/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module RS_dec_top(clk, reset, CE, input_byte, Out_byte, CEO, Valid_out);
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.64-19.66" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  (* force_downto = 32'h00000001 *)
  (* init = 8'b0000xxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:280.21-280.27|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  (* unused_bits = "1 2 3" *)
  (* force_downto = 32'h00000001 *)
  (* init = 8'bxxxxx0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:280.21-280.27|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "0 1" *)
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:277.30-277.41|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  (* force_downto = 32'h00000001 *)
  (* init = 3'bxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:468.11-468.17|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  (* unused_bits = "1 2" *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* init = 1'h0 *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* unused_bits = "8" *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  (* hdlname = "BM_lamda_unit D" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:51.11-51.12" *)
  (* hdlname = "BM_lamda_unit IS_255_1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:62.5-62.13" *)
  (* hdlname = "BM_lamda_unit K" *)
  (* init = 5'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:53.12-53.13" *)
  (* hdlname = "BM_lamda_unit L[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  (* hdlname = "BM_lamda_unit L_ready" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:44.12-44.19" *)
  (* hdlname = "BM_lamda_unit Lt[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit Lt[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit Lt[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit Lt[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit Lt[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit Lt[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit Lt[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit Lt[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit Lt[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  (* hdlname = "BM_lamda_unit N" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:54.12-54.13" *)
  (* hdlname = "BM_lamda_unit S[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[11]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[12]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[13]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[14]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[15]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[16]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit S[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  (* hdlname = "BM_lamda_unit Step" *)
  (* init = 8'b0000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:77.11-77.15" *)
  (* unused_bits = "0" *)
  (* hdlname = "BM_lamda_unit T[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit T[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  (* hdlname = "BM_lamda_unit add_1" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:61.11-61.16" *)
  (* hdlname = "BM_lamda_unit add_pow1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:40.18-40.26" *)
  (* hdlname = "BM_lamda_unit add_pow2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:40.27-40.35" *)
  (* hdlname = "BM_lamda_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:23.7-23.10" *)
  (* hdlname = "BM_lamda_unit cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:65.11-65.14" *)
  (* hdlname = "BM_lamda_unit const_timing" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:76.11-76.23" *)
  (* hdlname = "BM_lamda_unit div1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:63.5-63.9" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:25.9-25.11" *)
  input CE;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:29.10-29.13" *)
  output CEO;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:416.5-416.13" *)
  (* unused_bits = "0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:412.11-412.28" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.12-551.18" *)
  (* unused_bits = "0" *)
  (* hdlname = "Omega_Phy_unit F1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:115.5-115.7" *)
  (* hdlname = "Omega_Phy_unit L[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  (* hdlname = "Omega_Phy_unit L[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  (* hdlname = "Omega_Phy_unit L[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  (* hdlname = "Omega_Phy_unit L[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  (* hdlname = "Omega_Phy_unit L[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  (* hdlname = "Omega_Phy_unit L[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  (* hdlname = "Omega_Phy_unit L[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  (* hdlname = "Omega_Phy_unit Lp[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  (* hdlname = "Omega_Phy_unit Lp[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  (* hdlname = "Omega_Phy_unit Lp[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  (* hdlname = "Omega_Phy_unit Lp[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  (* hdlname = "Omega_Phy_unit Lp[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  (* hdlname = "Omega_Phy_unit Lp[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  (* hdlname = "Omega_Phy_unit Lp[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  (* hdlname = "Omega_Phy_unit Lp[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  (* hdlname = "Omega_Phy_unit O[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[11]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[12]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[13]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[14]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[15]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[16]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit O[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  (* hdlname = "Omega_Phy_unit P1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:54.19-54.21" *)
  (* hdlname = "Omega_Phy_unit P3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:55.19-55.21" *)
  (* hdlname = "Omega_Phy_unit P5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:55.22-55.24" *)
  (* hdlname = "Omega_Phy_unit P7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:55.25-55.27" *)
  (* hdlname = "Omega_Phy_unit Sp[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[11]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[12]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[13]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[14]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[15]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit Sp[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  (* hdlname = "Omega_Phy_unit add_1" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:114.11-114.16" *)
  (* hdlname = "Omega_Phy_unit add_pow1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:44.18-44.26" *)
  (* hdlname = "Omega_Phy_unit add_pow2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:44.27-44.35" *)
  (* hdlname = "Omega_Phy_unit add_pow3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:44.36-44.44" *)
  (* hdlname = "Omega_Phy_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:27.7-27.10" *)
  (* hdlname = "Omega_Phy_unit cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:109.12-109.15" *)
  (* hdlname = "Omega_Phy_unit cnt1" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:110.12-110.16" *)
  (* hdlname = "Omega_Phy_unit cnt2" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:111.12-111.16" *)
  (* hdlname = "Omega_Phy_unit poly_ready" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:48.12-48.22" *)
  (* hdlname = "Omega_Phy_unit state" *)
  (* init = 19'b000000000000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:82.12-82.17" *)
  (* unused_bits = "0 18" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:28.16-28.24" *)
  output [7:0] Out_byte;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:440.5-440.8" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:440.13-440.16" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:441.11-441.17" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:441.25-441.31" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.19-551.25" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.5-551.11" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.26-551.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:30.10-30.19" *)
  output Valid_out;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:440.9-440.12" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:440.17-440.20" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:441.18-441.24" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:441.32-441.38" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:23.9-23.12" *)
  input clk;
  (* hdlname = "error_correction_unit Address" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:48.18-48.25" *)
  (* hdlname = "error_correction_unit DONE" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:53.12-53.16" *)
  (* hdlname = "error_correction_unit IS_255_1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:83.5-83.13" *)
  (* hdlname = "error_correction_unit IS_255_1_delayed" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:84.5-84.21" *)
  (* hdlname = "error_correction_unit IS_255_2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:83.14-83.22" *)
  (* hdlname = "error_correction_unit IS_255_2_delayed" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:84.22-84.38" *)
  (* hdlname = "error_correction_unit IS_255_3" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:83.23-83.31" *)
  (* hdlname = "error_correction_unit IS_255_3_delayed" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:84.39-84.55" *)
  (* hdlname = "error_correction_unit IS_255_4" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:83.32-83.40" *)
  (* hdlname = "error_correction_unit IS_255_4_delayed" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:84.56-84.72" *)
  (* hdlname = "error_correction_unit OV" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:87.11-87.13" *)
  (* hdlname = "error_correction_unit O[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[11]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[12]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[13]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[14]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[15]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[16]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit O[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  (* hdlname = "error_correction_unit PV" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:87.14-87.16" *)
  (* hdlname = "error_correction_unit P[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:64.11-64.12" *)
  (* hdlname = "error_correction_unit P[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:64.11-64.12" *)
  (* hdlname = "error_correction_unit P[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:64.11-64.12" *)
  (* hdlname = "error_correction_unit P[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:64.11-64.12" *)
  (* hdlname = "error_correction_unit RE_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:58.10-58.14" *)
  (* unused_bits = "0" *)
  (* hdlname = "error_correction_unit V" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:70.11-70.12" *)
  (* hdlname = "error_correction_unit Vx3" *)
  (* init = 10'b000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:72.11-72.14" *)
  (* hdlname = "error_correction_unit Vx6" *)
  (* init = 11'b0000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:73.12-73.15" *)
  (* hdlname = "error_correction_unit Vx7" *)
  (* init = 11'b0000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:74.12-74.15" *)
  (* hdlname = "error_correction_unit Vx8" *)
  (* init = 11'b0000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:75.12-75.15" *)
  (* hdlname = "error_correction_unit Vx9" *)
  (* init = 12'b00000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:76.12-76.15" *)
  (* hdlname = "error_correction_unit WE_0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:58.5-58.9" *)
  (* hdlname = "error_correction_unit add1" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:79.12-79.16" *)
  (* hdlname = "error_correction_unit add2" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:79.17-79.21" *)
  (* hdlname = "error_correction_unit add3" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:79.22-79.26" *)
  (* hdlname = "error_correction_unit add4" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:79.27-79.31" *)
  (* hdlname = "error_correction_unit add_1" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:80.11-80.16" *)
  (* hdlname = "error_correction_unit add_2" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:80.17-80.22" *)
  (* hdlname = "error_correction_unit add_3" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:80.23-80.28" *)
  (* hdlname = "error_correction_unit add_4" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:80.29-80.34" *)
  (* hdlname = "error_correction_unit add_pow1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:44.18-44.26" *)
  (* hdlname = "error_correction_unit add_pow2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:44.27-44.35" *)
  (* hdlname = "error_correction_unit add_pow3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:44.36-44.44" *)
  (* hdlname = "error_correction_unit add_pow4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:44.45-44.53" *)
  (* hdlname = "error_correction_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:24.7-24.10" *)
  (* hdlname = "error_correction_unit cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:90.11-90.14" *)
  (* hdlname = "error_correction_unit correction_value" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:50.18-50.34" *)
  (* hdlname = "error_correction_unit div1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:85.5-85.9" *)
  (* hdlname = "error_correction_unit eL[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eL[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eL[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eL[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eL[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eL[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eL[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eL[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eL[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  (* hdlname = "error_correction_unit eV[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit eV[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit eV[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit eV[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit eV[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit eV[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit eV[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit eV[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit eV[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  (* hdlname = "error_correction_unit in_range" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:106.5-106.13" *)
  (* hdlname = "error_correction_unit initial_value" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:51.13-51.26" *)
  (* hdlname = "error_correction_unit op_cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:92.11-92.17" *)
  (* hdlname = "error_correction_unit r_cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:60.11-60.16" *)
  (* hdlname = "error_correction_unit rd[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  (* hdlname = "error_correction_unit rd[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  (* hdlname = "error_correction_unit rd[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  (* hdlname = "error_correction_unit rd[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  (* hdlname = "error_correction_unit rd[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  (* hdlname = "error_correction_unit rd[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  (* hdlname = "error_correction_unit rd[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  (* hdlname = "error_correction_unit rd[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  (* hdlname = "error_correction_unit rp[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  (* hdlname = "error_correction_unit rp[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  (* hdlname = "error_correction_unit rp[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  (* hdlname = "error_correction_unit rp[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  (* hdlname = "error_correction_unit rp[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  (* hdlname = "error_correction_unit rp[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  (* hdlname = "error_correction_unit rp[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  (* hdlname = "error_correction_unit rp[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  (* hdlname = "error_correction_unit state" *)
  (* init = 7'b000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:103.11-103.16" *)
  (* unused_bits = "0 6" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:316.11-316.24" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:26.15-26.25" *)
  input [7:0] input_byte;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:443.13-443.24" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:443.25-443.36" *)
  (* hdlname = "input_syndromes_unit Address_GF_ascending" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:92.11-92.31" *)
  (* hdlname = "input_syndromes_unit CE0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:91.5-91.8" *)
  (* hdlname = "input_syndromes_unit CE1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:91.9-91.12" *)
  (* hdlname = "input_syndromes_unit CE_GF_mult_add" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:326.5-326.19" *)
  (* hdlname = "input_syndromes_unit S_Ready" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:37.12-37.19" *)
  (* hdlname = "input_syndromes_unit WE" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:44.5-44.7" *)
  (* hdlname = "input_syndromes_unit W_Add" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:46.11-46.16" *)
  (* hdlname = "input_syndromes_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:26.7-26.10" *)
  (* hdlname = "input_syndromes_unit cnt8" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:445.11-445.15" *)
  (* unused_bits = "0 1 2" *)
  (* hdlname = "input_syndromes_unit count_in" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:329.11-329.19" *)
  (* unused_bits = "0 1" *)
  (* hdlname = "input_syndromes_unit ip1_1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:328.11-328.16" *)
  (* hdlname = "input_syndromes_unit ip2_0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:327.17-327.22" *)
  (* hdlname = "input_syndromes_unit ip2_1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:328.17-328.22" *)
  (* hdlname = "input_syndromes_unit mem_in_0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:24.7-24.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:58.1-68.2" *)
  (* hdlname = "input_syndromes_unit mem_in_0 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:27.25-27.33|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:58.1-68.2" *)
  (* hdlname = "input_syndromes_unit mem_in_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:24.7-24.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:71.1-80.2" *)
  (* hdlname = "input_syndromes_unit mem_in_1 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:27.25-27.33|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:71.1-80.2" *)
  (* hdlname = "input_syndromes_unit out_GF_ascending" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:93.12-93.28" *)
  (* hdlname = "input_syndromes_unit rom_instant clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:141.28-147.2" *)
  (* hdlname = "input_syndromes_unit s0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.18-38.20" *)
  (* hdlname = "input_syndromes_unit s1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.21-38.23" *)
  (* hdlname = "input_syndromes_unit s10" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.48-38.51" *)
  (* hdlname = "input_syndromes_unit s11" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.52-38.55" *)
  (* hdlname = "input_syndromes_unit s12" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.56-38.59" *)
  (* hdlname = "input_syndromes_unit s13" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.60-38.63" *)
  (* hdlname = "input_syndromes_unit s14" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.64-38.67" *)
  (* hdlname = "input_syndromes_unit s15" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.68-38.71" *)
  (* hdlname = "input_syndromes_unit s2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.24-38.26" *)
  (* hdlname = "input_syndromes_unit s3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.27-38.29" *)
  (* hdlname = "input_syndromes_unit s4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.30-38.32" *)
  (* hdlname = "input_syndromes_unit s5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.33-38.35" *)
  (* hdlname = "input_syndromes_unit s6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.36-38.38" *)
  (* hdlname = "input_syndromes_unit s7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.39-38.41" *)
  (* hdlname = "input_syndromes_unit s8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.42-38.44" *)
  (* hdlname = "input_syndromes_unit s9" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.45-38.47" *)
  (* hdlname = "input_syndromes_unit unit0 CE1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:54.5-54.8|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "0" *)
  (* hdlname = "input_syndromes_unit unit0 F" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:69.5-69.6|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "0" *)
  (* hdlname = "input_syndromes_unit unit0 S" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:37.18-37.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 S_Ready" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:36.12-36.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 add_inputs" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:41.11-41.21|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 address_GF_dec" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:45.11-45.25|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:30.7-30.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 cnt203_0" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.11-50.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit0 cnt203_1" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.20-50.28|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit0 cnt203_2" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.29-50.37|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit0 cnt203_3" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.38-50.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit0 cnt203_4" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.47-50.55|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit0 cnt203_5" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.56-50.64|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit0 cnt203_6" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.65-50.73|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit0 cnt203_7" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.74-50.82|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit0 count_in2" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:68.31-68.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 count_in3" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:68.41-68.50|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 out_GF_dec" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:46.11-46.21|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 out_GF_mult_0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:42.11-42.24|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 rom_instant clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:56.15-62.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 rom_instant re" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:56.15-62.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.11-25.13|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 xor_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.11-48.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 xor_reg1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.20-48.28|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 xor_reg2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.29-48.37|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 xor_reg3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.38-48.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 xor_reg4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.47-48.55|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 xor_reg5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.56-48.64|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 xor_reg6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.65-48.73|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit0 xor_reg7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.74-48.82|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* hdlname = "input_syndromes_unit unit1 S" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:37.18-37.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 add_inputs" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:41.11-41.21|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 address_GF_dec" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:45.11-45.25|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:30.7-30.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 cnt203_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.11-50.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 cnt203_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.20-50.28|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 cnt203_2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.29-50.37|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 cnt203_3" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.38-50.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 cnt203_4" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.47-50.55|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 cnt203_5" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.56-50.64|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 cnt203_6" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.65-50.73|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 cnt203_7" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.74-50.82|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 count_in0" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:68.11-68.20|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 count_in1" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:68.21-68.30|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 ip1_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:67.11-67.16|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  (* hdlname = "input_syndromes_unit unit1 out_GF_dec" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:46.11-46.21|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 out_GF_mult_0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:42.11-42.24|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 rom_instant clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:56.15-62.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 xor_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.11-48.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 xor_reg1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.20-48.28|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 xor_reg2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.29-48.37|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 xor_reg3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.38-48.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 xor_reg4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.47-48.55|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 xor_reg5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.56-48.64|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 xor_reg6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.65-48.73|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit unit1 xor_reg7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.74-48.82|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* hdlname = "input_syndromes_unit x1" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:156.11-156.13" *)
  (* unused_bits = "7" *)
  (* hdlname = "input_syndromes_unit x10" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:184.11-184.14" *)
  (* hdlname = "input_syndromes_unit x11" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:187.11-187.14" *)
  (* unused_bits = "0 1 8" *)
  (* hdlname = "input_syndromes_unit x12" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:190.11-190.14" *)
  (* hdlname = "input_syndromes_unit x13" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:193.11-193.14" *)
  (* unused_bits = "0 8" *)
  (* hdlname = "input_syndromes_unit x14" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:196.11-196.14" *)
  (* hdlname = "input_syndromes_unit x15" *)
  (* init = 9'b0xxxxx000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:199.11-199.14" *)
  (* unused_bits = "0 1 8" *)
  (* hdlname = "input_syndromes_unit x2" *)
  (* init = 9'b000xxxxxx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:159.11-159.13" *)
  (* hdlname = "input_syndromes_unit x3" *)
  (* init = 9'h0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:162.11-162.13" *)
  (* hdlname = "input_syndromes_unit x4" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:165.11-165.13" *)
  (* hdlname = "input_syndromes_unit x5" *)
  (* init = 9'h0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:168.11-168.13" *)
  (* unused_bits = "0 8" *)
  (* hdlname = "input_syndromes_unit x6" *)
  (* init = 9'b00xxxxxxx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:171.11-171.13" *)
  (* hdlname = "input_syndromes_unit x7" *)
  (* init = 9'h0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:174.11-174.13" *)
  (* unused_bits = "0 8" *)
  (* hdlname = "input_syndromes_unit x8" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:177.11-177.13" *)
  (* hdlname = "input_syndromes_unit x9" *)
  (* init = 9'b0xxxxxxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:181.11-181.13" *)
  (* unused_bits = "0 8" *)
  (* hdlname = "input_syndromes_unit x_power_0" *)
  (* init = 8'b000000xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:154.11-154.20" *)
  (* hdlname = "input_syndromes_unit x_power_1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:157.11-157.20" *)
  (* hdlname = "input_syndromes_unit x_power_10" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:185.11-185.21" *)
  (* hdlname = "input_syndromes_unit x_power_11" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:188.11-188.21" *)
  (* hdlname = "input_syndromes_unit x_power_12" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:191.11-191.21" *)
  (* hdlname = "input_syndromes_unit x_power_13" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:194.11-194.21" *)
  (* hdlname = "input_syndromes_unit x_power_14" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:197.11-197.21" *)
  (* hdlname = "input_syndromes_unit x_power_15" *)
  (* init = 8'bxxx0xxxx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:200.11-200.21" *)
  (* hdlname = "input_syndromes_unit x_power_2" *)
  (* init = 8'bxxxxxx0x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:160.11-160.20" *)
  (* hdlname = "input_syndromes_unit x_power_3" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:163.11-163.20" *)
  (* hdlname = "input_syndromes_unit x_power_4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:166.11-166.20" *)
  (* hdlname = "input_syndromes_unit x_power_5" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:169.11-169.20" *)
  (* hdlname = "input_syndromes_unit x_power_6" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:172.11-172.20" *)
  (* hdlname = "input_syndromes_unit x_power_7" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:175.11-175.20" *)
  (* hdlname = "input_syndromes_unit x_power_8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:178.11-178.20" *)
  (* hdlname = "input_syndromes_unit x_power_9" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:182.11-182.20" *)
  (* hdlname = "lamda_roots_unit CEO" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:36.12-36.15" *)
  (* hdlname = "lamda_roots_unit E" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:62.9-62.10" *)
  (* hdlname = "lamda_roots_unit F0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:58.5-58.7" *)
  (* hdlname = "lamda_roots_unit F1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:58.8-58.10" *)
  (* hdlname = "lamda_roots_unit F2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:58.11-58.13" *)
  (* hdlname = "lamda_roots_unit FF0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:59.5-59.8" *)
  (* hdlname = "lamda_roots_unit FF1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:59.9-59.12" *)
  (* hdlname = "lamda_roots_unit FF2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:59.13-59.16" *)
  (* hdlname = "lamda_roots_unit FFF0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:60.5-60.9" *)
  (* hdlname = "lamda_roots_unit FFF1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:60.10-60.14" *)
  (* hdlname = "lamda_roots_unit FFF2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:60.15-60.19" *)
  (* hdlname = "lamda_roots_unit GF6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:55.15-55.18" *)
  (* hdlname = "lamda_roots_unit GF7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:55.19-55.22" *)
  (* hdlname = "lamda_roots_unit GF8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:55.23-55.26" *)
  (* hdlname = "lamda_roots_unit L0" *)
  (* init = 8'bxxxxxxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.11-61.13" *)
  (* hdlname = "lamda_roots_unit L1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.14-61.16" *)
  (* hdlname = "lamda_roots_unit L2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.17-61.19" *)
  (* hdlname = "lamda_roots_unit L3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.20-61.22" *)
  (* hdlname = "lamda_roots_unit L4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.23-61.25" *)
  (* hdlname = "lamda_roots_unit L5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.26-61.28" *)
  (* hdlname = "lamda_roots_unit L6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.29-61.31" *)
  (* hdlname = "lamda_roots_unit L7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.32-61.34" *)
  (* hdlname = "lamda_roots_unit L8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.35-61.37" *)
  (* hdlname = "lamda_roots_unit V" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:45.11-45.12" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  (* hdlname = "lamda_roots_unit Vp" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:45.13-45.15" *)
  (* hdlname = "lamda_roots_unit Vx2" *)
  (* init = 9'b00000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:50.11-50.14" *)
  (* hdlname = "lamda_roots_unit Vx3" *)
  (* init = 10'b000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:51.11-51.14" *)
  (* hdlname = "lamda_roots_unit Vx6" *)
  (* init = 11'b0000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:52.12-52.15" *)
  (* hdlname = "lamda_roots_unit X0" *)
  (* init = 8'bx0xxxxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:53.11-53.13" *)
  (* hdlname = "lamda_roots_unit X1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:53.14-53.16" *)
  (* hdlname = "lamda_roots_unit X2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:53.17-53.19" *)
  (* hdlname = "lamda_roots_unit X3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:53.20-53.22" *)
  (* hdlname = "lamda_roots_unit add0" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:49.12-49.16" *)
  (* hdlname = "lamda_roots_unit add1" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:49.17-49.21" *)
  (* hdlname = "lamda_roots_unit add2" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:49.22-49.26" *)
  (* hdlname = "lamda_roots_unit add_GF_ascending" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:29.18-29.34" *)
  (* hdlname = "lamda_roots_unit add_GF_dec0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:30.17-30.28" *)
  (* hdlname = "lamda_roots_unit add_GF_dec0_reg" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:56.11-56.26" *)
  (* hdlname = "lamda_roots_unit add_GF_dec0_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:57.11-57.27" *)
  (* hdlname = "lamda_roots_unit add_GF_dec1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:30.29-30.40" *)
  (* hdlname = "lamda_roots_unit add_GF_dec1_reg" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:56.27-56.42" *)
  (* hdlname = "lamda_roots_unit add_GF_dec1_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:57.28-57.44" *)
  (* hdlname = "lamda_roots_unit add_GF_dec2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:30.41-30.52" *)
  (* hdlname = "lamda_roots_unit add_GF_dec2_reg" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:56.43-56.58" *)
  (* hdlname = "lamda_roots_unit add_GF_dec2_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:57.45-57.61" *)
  (* hdlname = "lamda_roots_unit chk_cnt" *)
  (* init = 2'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:64.11-64.18" *)
  (* hdlname = "lamda_roots_unit chk_flag" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:63.5-63.13" *)
  (* hdlname = "lamda_roots_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:25.7-25.10" *)
  (* hdlname = "lamda_roots_unit cnt3" *)
  (* init = 2'bx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:47.11-47.15" *)
  (* hdlname = "lamda_roots_unit cnt9" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:46.11-46.15" *)
  (* hdlname = "lamda_roots_unit one" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:43.5-43.8" *)
  (* hdlname = "lamda_roots_unit r1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.18-39.20" *)
  (* hdlname = "lamda_roots_unit r2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.21-39.23" *)
  (* hdlname = "lamda_roots_unit r3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.24-39.26" *)
  (* hdlname = "lamda_roots_unit r4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.27-39.29" *)
  (* hdlname = "lamda_roots_unit r5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.30-39.32" *)
  (* hdlname = "lamda_roots_unit r6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.33-39.35" *)
  (* hdlname = "lamda_roots_unit r7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.36-39.38" *)
  (* hdlname = "lamda_roots_unit r8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.39-39.41" *)
  (* hdlname = "lamda_roots_unit root_cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:37.18-37.26" *)
  (* hdlname = "lamda_roots_unit two" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:43.9-43.12" *)
  (* hdlname = "lamda_roots_unit yes" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:62.5-62.8" *)
  (* hdlname = "mem_out_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:446.1-455.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:24.7-24.10" *)
  (* hdlname = "mem_out_1 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:446.1-455.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:27.25-27.33" *)
  (* hdlname = "mem_out_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:458.1-467.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:24.7-24.10" *)
  (* hdlname = "mem_out_2 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:458.1-467.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:27.25-27.33" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.33-551.41" *)
  (* hdlname = "out_stage_unit CE" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:45.5-45.7" *)
  (* hdlname = "out_stage_unit CEO" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:38.12-38.15" *)
  (* hdlname = "out_stage_unit F" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:51.5-51.6" *)
  (* hdlname = "out_stage_unit Out_byte" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:37.18-37.26" *)
  (* hdlname = "out_stage_unit RE" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:31.12-31.14" *)
  (* hdlname = "out_stage_unit RdAdd" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:33.18-33.23" *)
  (* hdlname = "out_stage_unit Valid_out" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:39.12-39.21" *)
  (* hdlname = "out_stage_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:25.7-25.10" *)
  (* hdlname = "out_stage_unit cnt8" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:46.11-46.15" *)
  (* hdlname = "out_stage_unit out_done" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:41.12-41.20" *)
  (* hdlname = "out_stage_unit state" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:49.5-49.10" *)
  (* hdlname = "power_rom_instant1 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:479.30-485.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:25.27-25.39" *)
  (* hdlname = "power_rom_instant1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:479.30-485.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10" *)
  (* hdlname = "power_rom_instant1 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:479.30-485.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:26.25-26.33" *)
  (* hdlname = "power_rom_instant2 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:487.30-493.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:25.27-25.39" *)
  (* hdlname = "power_rom_instant2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:487.30-493.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10" *)
  (* hdlname = "power_rom_instant2 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:487.30-493.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:26.25-26.33" *)
  (* hdlname = "power_rom_instant3 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:495.30-501.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:25.27-25.39" *)
  (* hdlname = "power_rom_instant3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:495.30-501.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10" *)
  (* hdlname = "power_rom_instant3 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:495.30-501.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:26.25-26.33" *)
  (* hdlname = "power_rom_instant4 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:503.30-509.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:25.27-25.39" *)
  (* hdlname = "power_rom_instant4 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:503.30-509.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10" *)
  (* hdlname = "power_rom_instant4 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:503.30-509.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:26.25-26.33" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:24.9-24.14" *)
  input reset;
  (* hdlname = "rom_instant_1 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:511.15-517.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:26.27-26.39" *)
  (* hdlname = "rom_instant_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:511.15-517.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10" *)
  (* hdlname = "rom_instant_1 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:511.15-517.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:27.25-27.33" *)
  (* hdlname = "rom_instant_2 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:519.15-525.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:26.27-26.39" *)
  (* hdlname = "rom_instant_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:519.15-525.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10" *)
  (* hdlname = "rom_instant_2 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:519.15-525.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:27.25-27.33" *)
  (* hdlname = "rom_instant_3 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:528.15-534.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:26.27-26.39" *)
  (* hdlname = "rom_instant_3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:528.15-534.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10" *)
  (* hdlname = "rom_instant_3 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:528.15-534.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:27.25-27.33" *)
  (* hdlname = "rom_instant_4 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:537.15-543.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:26.27-26.39" *)
  (* hdlname = "rom_instant_4 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:537.15-543.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10" *)
  (* hdlname = "rom_instant_4 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:537.15-543.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:27.25-27.33" *)
  (* init = 6'bxxx0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:559.11-559.16" *)
  (* unused_bits = "0" *)
  (* hdlname = "transport_in2out_unit RE" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:32.12-32.14" *)
  (* hdlname = "transport_in2out_unit RdAdd" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:34.18-34.23" *)
  (* hdlname = "transport_in2out_unit WE" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:32.15-32.17" *)
  (* hdlname = "transport_in2out_unit WrAdd" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:34.24-34.29" *)
  (* hdlname = "transport_in2out_unit Wr_done" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:36.12-36.19" *)
  (* hdlname = "transport_in2out_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:26.7-26.10" *)
  (* hdlname = "transport_in2out_unit cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:41.5-41.8" *)
  (* hdlname = "transport_in2out_unit state" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:43.5-43.10" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$129531$lo067 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$129531$lo068 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$135148$lo000 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$135148$lo001 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$135148$lo121 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$135148$lo122 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$135148$lo123 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$135148$lo124 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$135148$lo125 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$135148$lo126 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$135148$lo127 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$135148$lo128 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$136354$lo010 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$136354$lo011 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$136354$lo014 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$136354$lo015 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$140386$lo00 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141469$lo2 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141469$lo3 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141469$lo6 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141469$lo7 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141521$lo2 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141521$lo3 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141521$lo6 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141521$lo7 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141573$lo2 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141573$lo3 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141573$lo6 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141573$lo7 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141625$lo2 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141625$lo3 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141625$lo6 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141625$lo7 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141677$lo2 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141677$lo3 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141677$lo6 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141677$lo7 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141729$lo2 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141729$lo3 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141729$lo6 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141729$lo7 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141781$lo2 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141781$lo3 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141781$lo6 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141781$lo7 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141833$lo2 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141833$lo3 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141833$lo6 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$141833$lo7 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$142608$lo0 ;
  wire \$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$142879$lo1 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$142879$lo3 ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[0] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[1] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[2] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[3] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[4] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[5] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[6] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[7] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[0] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[1] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[2] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[3] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[4] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[5] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[6] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[7] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[0] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[1] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[2] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[3] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[4] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[5] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[6] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[7] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[0] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[1] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[2] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[3] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[4] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[5] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[6] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[7] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[0] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[1] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[2] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[3] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[4] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[5] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[6] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[7] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[0] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[1] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[2] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[3] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[4] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[5] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[6] ;
  wire \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[7] ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$143964$lo0 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "0" *)
  wire \$abc$147390$lo0 ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  wire \$abc$148279$auto$rtlil.cc:2510:ReduceOr$17336 ;
  wire \$abc$153262$li0000_li0000 ;
  wire \$abc$153262$li0001_li0001 ;
  wire \$abc$153262$li0006_li0006 ;
  wire \$abc$153262$li0007_li0007 ;
  wire \$abc$153262$li0026_li0026 ;
  wire \$abc$153262$li0044_li0044 ;
  wire \$abc$153262$li0057_li0057 ;
  wire \$abc$153262$li0077_li0077 ;
  wire \$abc$153262$li0078_li0078 ;
  wire \$abc$153262$li0079_li0079 ;
  wire \$abc$153262$li0080_li0080 ;
  wire \$abc$153262$li0228_li0228 ;
  wire \$abc$153262$li0237_li0237 ;
  wire \$abc$153262$li0238_li0238 ;
  wire \$abc$153262$li0239_li0239 ;
  wire \$abc$153262$li0240_li0240 ;
  wire \$abc$153262$li0241_li0241 ;
  wire \$abc$153262$li0242_li0242 ;
  wire \$abc$153262$li0243_li0243 ;
  wire \$abc$153262$li0244_li0244 ;
  wire \$abc$153262$li0245_li0245 ;
  wire \$abc$153262$li0304_li0304 ;
  wire \$abc$153262$li0305_li0305 ;
  wire \$abc$153262$li0766_li0766 ;
  wire \$abc$153262$li0767_li0767 ;
  wire \$abc$153262$li0768_li0768 ;
  wire \$abc$153262$li0769_li0769 ;
  wire \$abc$153262$li0776_li0776 ;
  wire \$abc$153262$li0777_li0777 ;
  wire \$abc$153262$li0851_li0851 ;
  wire \$abc$153262$li0852_li0852 ;
  wire \$abc$153262$li0855_li0855 ;
  wire \$abc$153262$li0897_li0897 ;
  wire \$abc$153262$li0898_li0898 ;
  wire \$abc$153262$li0899_li0899 ;
  wire \$abc$153262$li0900_li0900 ;
  wire \$abc$153262$li0993_li0993 ;
  wire \$abc$153262$li0994_li0994 ;
  wire \$abc$153262$li0999_li0999 ;
  wire \$abc$153262$li1026_li1026 ;
  wire \$abc$153262$li1027_li1027 ;
  wire \$abc$153262$li1028_li1028 ;
  wire \$abc$153262$li1029_li1029 ;
  wire \$abc$153262$li1030_li1030 ;
  wire \$abc$153262$li1218_li1218 ;
  wire \$abc$153262$li1243_li1243 ;
  wire \$abc$153262$li1245_li1245 ;
  wire \$abc$153262$li1247_li1247 ;
  wire \$abc$153262$li1249_li1249 ;
  wire \$abc$153262$li1255_li1255 ;
  wire \$abc$153262$li1256_li1256 ;
  wire \$abc$153262$li1257_li1257 ;
  wire \$abc$153262$li1260_li1260 ;
  wire \$abc$153262$li1262_li1262 ;
  wire \$abc$153262$li1264_li1264 ;
  wire \$abc$153262$li1266_li1266 ;
  wire \$abc$153262$li1267_li1267 ;
  wire \$abc$153262$li1269_li1269 ;
  wire \$abc$153262$li1270_li1270 ;
  wire \$abc$153262$li1271_li1271 ;
  wire \$abc$153262$li1272_li1272 ;
  wire \$abc$153262$li1273_li1273 ;
  wire \$abc$153262$li1274_li1274 ;
  wire \$abc$153262$li1275_li1275 ;
  wire \$abc$153262$li1276_li1276 ;
  wire \$abc$153262$li1277_li1277 ;
  wire \$abc$153262$li1278_li1278 ;
  wire \$abc$153262$li1279_li1279 ;
  wire \$abc$153262$li1280_li1280 ;
  wire \$abc$153262$li1281_li1281 ;
  wire \$abc$153262$li1282_li1282 ;
  wire \$abc$153262$li1283_li1283 ;
  wire \$abc$153262$li1284_li1284 ;
  wire \$abc$153262$li1285_li1285 ;
  wire \$abc$153262$li1286_li1286 ;
  wire \$abc$153262$li1287_li1287 ;
  wire \$abc$153262$li1288_li1288 ;
  wire \$abc$153262$li1289_li1289 ;
  wire \$abc$153262$li1290_li1290 ;
  wire \$abc$153262$li1291_li1291 ;
  wire \$abc$153262$li1292_li1292 ;
  wire \$abc$153262$li1328_li1328 ;
  wire \$abc$153262$li1548_li1548 ;
  wire \$abc$153262$li1859_li1859 ;
  wire \$abc$153262$li1949_li1949 ;
  wire \$abc$153262$li1950_li1950 ;
  wire \$abc$153262$li2066_li2066 ;
  wire \$abc$153262$li2068_li2068 ;
  wire \$abc$153262$li2069_li2069 ;
  wire \$abc$153262$li2232_li2232 ;
  wire \$abc$153262$li2233_li2233 ;
  wire \$abc$153262$li2252_li2252 ;
  wire \$abc$153262$li2253_li2253 ;
  wire \$abc$153262$li2254_li2254 ;
  wire \$abc$153262$li2255_li2255 ;
  wire \$abc$153262$li2256_li2256 ;
  wire \$abc$153262$li2257_li2257 ;
  wire \$abc$153262$li2258_li2258 ;
  wire \$abc$153262$li2259_li2259 ;
  wire \$abc$153262$li2260_li2260 ;
  wire \$abc$153262$li2261_li2261 ;
  wire \$abc$153262$li2262_li2262 ;
  wire \$abc$153262$li2263_li2263 ;
  wire \$abc$153262$li2276_li2276 ;
  wire \$abc$153262$li2288_li2288 ;
  wire \$abc$153262$li2289_li2289 ;
  wire \$abc$153262$li2348_li2348 ;
  wire \$abc$153262$li2349_li2349 ;
  wire \$abc$153262$li2350_li2350 ;
  wire \$abc$153262$li2351_li2351 ;
  wire \$abc$153262$li2352_li2352 ;
  wire \$abc$153262$li2353_li2353 ;
  wire \$abc$153262$li2354_li2354 ;
  wire \$abc$153262$li2355_li2355 ;
  wire \$abc$153262$li2356_li2356 ;
  wire \$abc$153262$li2357_li2357 ;
  wire \$abc$153262$li2358_li2358 ;
  wire \$abc$153262$li2359_li2359 ;
  wire \$abc$153262$li2360_li2360 ;
  wire \$abc$153262$li2361_li2361 ;
  wire \$abc$153262$li2362_li2362 ;
  wire \$abc$153262$li2363_li2363 ;
  wire \$abc$153262$li2364_li2364 ;
  wire \$abc$153262$li2365_li2365 ;
  wire \$abc$153262$li2366_li2366 ;
  wire \$abc$153262$li2367_li2367 ;
  wire \$abc$153262$li2368_li2368 ;
  wire \$abc$153262$li2369_li2369 ;
  wire \$abc$153262$li2370_li2370 ;
  wire \$abc$153262$li2371_li2371 ;
  wire \$abc$153262$li2372_li2372 ;
  wire \$abc$153262$li2373_li2373 ;
  wire \$abc$153262$li2374_li2374 ;
  wire \$abc$153262$li2375_li2375 ;
  wire \$abc$153262$li2376_li2376 ;
  wire \$abc$153262$li2377_li2377 ;
  wire \$abc$153262$li2378_li2378 ;
  wire \$abc$153262$li2379_li2379 ;
  wire \$abc$153262$li2380_li2380 ;
  wire \$abc$153262$li2381_li2381 ;
  wire \$abc$153262$li2382_li2382 ;
  wire \$abc$153262$li2383_li2383 ;
  wire \$abc$153262$li2384_li2384 ;
  wire \$abc$153262$li2385_li2385 ;
  wire \$abc$153262$li2386_li2386 ;
  wire \$abc$153262$li2387_li2387 ;
  wire \$abc$153262$li2388_li2388 ;
  wire \$abc$153262$li2389_li2389 ;
  wire \$abc$153262$li2390_li2390 ;
  wire \$abc$153262$li2391_li2391 ;
  wire \$abc$153262$li2392_li2392 ;
  wire \$abc$153262$li2393_li2393 ;
  wire \$abc$153262$li2394_li2394 ;
  wire \$abc$153262$li2395_li2395 ;
  wire \$abc$153262$li2396_li2396 ;
  wire \$abc$153262$li2397_li2397 ;
  wire \$abc$153262$li2398_li2398 ;
  wire \$abc$153262$li2399_li2399 ;
  wire \$abc$153262$li2400_li2400 ;
  wire \$abc$153262$li2401_li2401 ;
  wire \$abc$153262$li2402_li2402 ;
  wire \$abc$153262$li2403_li2403 ;
  wire \$abc$153262$li2404_li2404 ;
  wire \$abc$153262$li2405_li2405 ;
  wire \$abc$153262$li2406_li2406 ;
  wire \$abc$153262$li2407_li2407 ;
  wire \$abc$153262$li2408_li2408 ;
  wire \$abc$153262$li2411_li2411 ;
  wire \$abc$153262$li2412_li2412 ;
  wire \$abc$153262$li2413_li2413 ;
  wire \$abc$153262$li2414_li2414 ;
  wire \$abc$153262$li2415_li2415 ;
  wire \$abc$153262$li2416_li2416 ;
  wire \$abc$153262$li2417_li2417 ;
  wire \$abc$153262$li2418_li2418 ;
  wire \$abc$153262$li2419_li2419 ;
  wire \$abc$153262$li2420_li2420 ;
  wire \$abc$153262$li2421_li2421 ;
  wire \$abc$153262$li2422_li2422 ;
  wire \$abc$153262$li2423_li2423 ;
  wire \$abc$153262$li2424_li2424 ;
  wire \$abc$153262$li2425_li2425 ;
  wire \$abc$153262$li2426_li2426 ;
  wire \$abc$153262$li2427_li2427 ;
  wire \$abc$153262$li2428_li2428 ;
  wire \$abc$153262$li2429_li2429 ;
  wire \$abc$153262$li2430_li2430 ;
  wire \$abc$153262$li2431_li2431 ;
  wire \$abc$153262$li2432_li2432 ;
  wire \$abc$153262$li2433_li2433 ;
  wire \$abc$153262$li2434_li2434 ;
  wire \$abc$153262$li2435_li2435 ;
  wire \$abc$153262$li2436_li2436 ;
  wire \$abc$153262$li2437_li2437 ;
  wire \$abc$153262$li2438_li2438 ;
  wire \$abc$153262$li2439_li2439 ;
  wire \$abc$153262$li2440_li2440 ;
  wire \$abc$153262$li2441_li2441 ;
  wire \$abc$153262$li2444_li2444 ;
  wire \$abc$153262$li2445_li2445 ;
  wire \$abc$153262$li2446_li2446 ;
  wire \$abc$153262$li2447_li2447 ;
  wire \$abc$153262$li2448_li2448 ;
  wire \$abc$153262$li2449_li2449 ;
  wire \$abc$153262$li2450_li2450 ;
  wire \$abc$153262$li2451_li2451 ;
  wire \$abc$153262$li2452_li2452 ;
  wire \$abc$153262$li2453_li2453 ;
  wire \$abc$153262$li2454_li2454 ;
  wire \$abc$153262$li2455_li2455 ;
  wire \$abc$153262$li2456_li2456 ;
  wire \$abc$153262$li2457_li2457 ;
  wire \$abc$153262$li2459_li2459 ;
  wire \$abc$153262$li2460_li2460 ;
  wire \$abc$153262$li2461_li2461 ;
  wire \$abc$153262$li2462_li2462 ;
  wire \$abc$153262$li2463_li2463 ;
  wire \$abc$153262$li2464_li2464 ;
  wire \$abc$153262$li2465_li2465 ;
  wire \$abc$153262$li2466_li2466 ;
  wire \$abc$153262$li2467_li2467 ;
  wire \$abc$153262$li2468_li2468 ;
  wire \$abc$153262$li2469_li2469 ;
  wire \$abc$153262$li2470_li2470 ;
  wire \$abc$153262$li2471_li2471 ;
  wire \$abc$153262$li2472_li2472 ;
  wire \$abc$153262$li2473_li2473 ;
  wire \$abc$153262$li2476_li2476 ;
  wire \$abc$153262$li2477_li2477 ;
  wire \$abc$153262$li2478_li2478 ;
  wire \$abc$153262$li2479_li2479 ;
  wire \$abc$153262$li2480_li2480 ;
  wire \$abc$153262$li2481_li2481 ;
  wire \$abc$153262$li2483_li2482 ;
  wire \$abc$153262$li2484_li2483 ;
  wire \$abc$153262$li2485_li2484 ;
  wire \$abc$153262$li2486_li2485 ;
  wire \$abc$153262$li2487_li2486 ;
  wire \$abc$153262$li2493_li2492 ;
  wire \$abc$153262$li2494_li2493 ;
  wire \$abc$153262$li2495_li2494 ;
  wire \$abc$153262$li2496_li2495 ;
  wire \$abc$153262$li2497_li2496 ;
  wire \$abc$153262$li2498_li2497 ;
  wire \$abc$153262$li2499_li2498 ;
  wire \$abc$153262$li2500_li2499 ;
  wire \$abc$153262$li2501_li2500 ;
  wire \$abc$153262$li2502_li2501 ;
  wire \$abc$153262$li2503_li2502 ;
  wire \$abc$153262$li2504_li2503 ;
  wire \$abc$153262$li2505_li2504 ;
  wire \$abc$153262$li2506_li2505 ;
  wire \$abc$153262$li2507_li2506 ;
  wire \$abc$153262$li2508_li2507 ;
  wire \$abc$153262$li2509_li2508 ;
  wire \$abc$153262$li2510_li2509 ;
  wire \$abc$153262$li2511_li2510 ;
  wire \$abc$153262$li2512_li2511 ;
  wire \$abc$153262$li2513_li2512 ;
  wire \$abc$153262$li2514_li2513 ;
  wire \$abc$153262$li2515_li2514 ;
  wire \$abc$153262$li2516_li2515 ;
  wire \$abc$153262$li2517_li2516 ;
  wire \$abc$153262$li2518_li2517 ;
  wire \$abc$153262$li2519_li2518 ;
  wire \$abc$153262$li2520_li2519 ;
  wire \$abc$153262$li2521_li2520 ;
  wire \$abc$153262$li2522_li2521 ;
  wire \$abc$153262$li2523_li2522 ;
  wire \$abc$153262$li2524_li2523 ;
  wire \$abc$153262$li2525_li2524 ;
  wire \$abc$153262$li2526_li2525 ;
  wire \$abc$153262$li2527_li2526 ;
  wire \$abc$153262$li2528_li2527 ;
  wire \$abc$153262$li2529_li2528 ;
  wire \$abc$153262$li2530_li2529 ;
  wire \$abc$153262$li2531_li2530 ;
  wire \$abc$153262$li2532_li2531 ;
  wire \$abc$153262$li2533_li2532 ;
  wire \$abc$153262$li2534_li2533 ;
  wire \$abc$153262$li2535_li2534 ;
  wire \$abc$153262$li2536_li2535 ;
  wire \$abc$153262$li2537_li2536 ;
  wire \$abc$153262$li2538_li2537 ;
  wire \$abc$153262$li2539_li2538 ;
  wire \$abc$153262$li2540_li2539 ;
  wire \$abc$153262$li2541_li2540 ;
  wire \$abc$153262$li2542_li2541 ;
  wire \$abc$153262$li2543_li2542 ;
  wire \$abc$153262$li2544_li2543 ;
  wire \$abc$153262$li2545_li2544 ;
  wire \$abc$153262$li2546_li2545 ;
  wire \$abc$153262$li2547_li2546 ;
  wire \$abc$153262$li2548_li2547 ;
  wire \$abc$153262$li2549_li2548 ;
  wire \$abc$153262$li2550_li2549 ;
  wire \$abc$153262$li2551_li2550 ;
  wire \$abc$153262$li2552_li2551 ;
  wire \$abc$153262$li2553_li2552 ;
  wire \$abc$153262$li2554_li2553 ;
  wire \$abc$153262$li2555_li2554 ;
  wire \$abc$153262$li2556_li2555 ;
  wire \$abc$153262$li2557_li2556 ;
  wire \$abc$153262$li2558_li2557 ;
  wire \$abc$153262$li2559_li2558 ;
  wire \$abc$153262$li2560_li2559 ;
  wire \$abc$153262$li2561_li2560 ;
  wire \$abc$153262$li2562_li2561 ;
  wire \$abc$153262$li2563_li2562 ;
  wire \$abc$153262$li2564_li2563 ;
  wire \$abc$153262$li2565_li2564 ;
  wire \$abc$153262$li2566_li2565 ;
  wire \$abc$153262$li2567_li2566 ;
  wire \$abc$153262$li2568_li2567 ;
  wire \$abc$153262$li2569_li2568 ;
  wire \$abc$153262$li2570_li2569 ;
  wire \$abc$153262$li2571_li2570 ;
  wire \$abc$153262$li2572_li2571 ;
  wire \$abc$153262$li2573_li2572 ;
  wire \$abc$153262$li2574_li2573 ;
  wire \$abc$153262$li2575_li2574 ;
  wire \$abc$153262$li2576_li2575 ;
  wire \$abc$153262$li2577_li2576 ;
  wire \$abc$153262$li2578_li2577 ;
  wire \$abc$153262$li2579_li2578 ;
  wire \$abc$153262$li2580_li2579 ;
  wire \$abc$153262$li2581_li2580 ;
  wire \$abc$153262$li2582_li2581 ;
  wire \$abc$153262$li2583_li2582 ;
  wire \$abc$153262$li2584_li2583 ;
  wire \$abc$153262$li2585_li2584 ;
  wire \$abc$153262$li2586_li2585 ;
  wire \$abc$153262$li2587_li2586 ;
  wire \$abc$153262$li2588_li2587 ;
  wire \$abc$153262$li2589_li2588 ;
  wire \$abc$153262$li2590_li2589 ;
  wire \$abc$153262$li2591_li2590 ;
  wire \$abc$153262$li2592_li2591 ;
  wire \$abc$153262$li2593_li2592 ;
  wire \$abc$153262$li2594_li2593 ;
  wire \$abc$153262$li2595_li2594 ;
  wire \$abc$153262$li2596_li2595 ;
  wire \$abc$153262$li2597_li2596 ;
  wire \$abc$153262$li2598_li2597 ;
  wire \$abc$153262$li2599_li2598 ;
  wire \$abc$153262$li2600_li2599 ;
  wire \$abc$153262$li2601_li2600 ;
  wire \$abc$153262$li2602_li2601 ;
  wire \$abc$153262$li2603_li2602 ;
  wire \$abc$153262$li2604_li2603 ;
  wire \$abc$153262$li2605_li2604 ;
  wire \$abc$153262$li2606_li2605 ;
  wire \$abc$153262$li2607_li2606 ;
  wire \$abc$153262$li2608_li2607 ;
  wire \$abc$153262$li2609_li2608 ;
  wire \$abc$153262$li2610_li2609 ;
  wire \$abc$153262$li2611_li2610 ;
  wire \$abc$153262$li2612_li2611 ;
  wire \$abc$153262$li2613_li2612 ;
  wire \$abc$153262$li2614_li2613 ;
  wire \$abc$153262$li2615_li2614 ;
  wire \$abc$153262$li2616_li2615 ;
  wire \$abc$153262$li2617_li2616 ;
  wire \$abc$153262$li2618_li2617 ;
  wire \$abc$153262$li2619_li2618 ;
  wire \$abc$153262$li2620_li2619 ;
  wire \$abc$153262$li2621_li2620 ;
  wire \$abc$153262$li2622_li2621 ;
  wire \$abc$153262$li2623_li2622 ;
  wire \$abc$153262$li2624_li2623 ;
  wire \$abc$153262$li2625_li2624 ;
  wire \$abc$153262$li2626_li2625 ;
  wire \$abc$153262$li2627_li2626 ;
  wire \$abc$153262$li2628_li2627 ;
  wire \$abc$153262$li2629_li2628 ;
  wire \$abc$153262$li2630_li2629 ;
  wire \$abc$153262$li2631_li2630 ;
  wire \$abc$153262$li2632_li2631 ;
  wire \$abc$153262$li2633_li2632 ;
  wire \$abc$153262$li2634_li2633 ;
  wire \$abc$153262$li2635_li2634 ;
  wire \$abc$153262$li2636_li2635 ;
  wire \$abc$153262$li2637_li2636 ;
  wire \$abc$153262$li2638_li2637 ;
  wire \$abc$153262$li2639_li2638 ;
  wire \$abc$153262$li2640_li2639 ;
  wire \$abc$153262$li2642_li2641 ;
  wire \$abc$153262$li2643_li2642 ;
  wire \$abc$153262$li2644_li2643 ;
  wire \$abc$153262$li2645_li2644 ;
  wire \$abc$153262$li2646_li2645 ;
  wire \$abc$153262$new_n11200_ ;
  wire \$abc$153262$new_n11971_ ;
  wire \$abc$153262$new_n11974_ ;
  wire \$abc$153262$new_n11976_ ;
  wire \$abc$153262$new_n11981_ ;
  wire \$abc$153262$new_n11985_ ;
  wire \$abc$153262$new_n12000_ ;
  wire \$abc$153262$new_n12003_ ;
  wire \$abc$153262$new_n12036_ ;
  wire \$abc$153262$new_n12048_ ;
  wire \$abc$153262$new_n12050_ ;
  wire \$abc$153262$new_n12052_ ;
  wire \$abc$153262$new_n12054_ ;
  wire \$abc$153262$new_n12056_ ;
  wire \$abc$153262$new_n12058_ ;
  wire \$abc$153262$new_n12060_ ;
  wire \$abc$153262$new_n12062_ ;
  wire \$abc$153262$new_n12064_ ;
  wire \$abc$153262$new_n12086_ ;
  wire \$abc$153262$new_n12097_ ;
  wire \$abc$153262$new_n12101_ ;
  wire \$abc$153262$new_n12105_ ;
  wire \$abc$153262$new_n12109_ ;
  wire \$abc$153262$new_n12110_ ;
  wire \$abc$153262$new_n12112_ ;
  wire \$abc$153262$new_n12114_ ;
  wire \$abc$153262$new_n12116_ ;
  wire \$abc$153262$new_n12118_ ;
  wire \$abc$153262$new_n12120_ ;
  wire \$abc$153262$new_n12122_ ;
  wire \$abc$153262$new_n12124_ ;
  wire \$abc$153262$new_n12133_ ;
  wire \$abc$153262$new_n12135_ ;
  wire \$abc$153262$new_n12156_ ;
  wire \$abc$153262$new_n12173_ ;
  wire \$abc$153262$new_n12176_ ;
  wire \$abc$153262$new_n12177_ ;
  wire \$abc$153262$new_n12180_ ;
  wire \$abc$153262$new_n12181_ ;
  wire \$abc$153262$new_n12184_ ;
  wire \$abc$153262$new_n12185_ ;
  wire \$abc$153262$new_n12188_ ;
  wire \$abc$153262$new_n12189_ ;
  wire \$abc$153262$new_n12192_ ;
  wire \$abc$153262$new_n12193_ ;
  wire \$abc$153262$new_n12196_ ;
  wire \$abc$153262$new_n12197_ ;
  wire \$abc$153262$new_n12200_ ;
  wire \$abc$153262$new_n12201_ ;
  wire \$abc$153262$new_n12204_ ;
  wire \$abc$153262$new_n12205_ ;
  wire \$abc$153262$new_n12207_ ;
  wire \$abc$153262$new_n12209_ ;
  wire \$abc$153262$new_n12211_ ;
  wire \$abc$153262$new_n12213_ ;
  wire \$abc$153262$new_n12215_ ;
  wire \$abc$153262$new_n12217_ ;
  wire \$abc$153262$new_n12219_ ;
  wire \$abc$153262$new_n12221_ ;
  wire \$abc$153262$new_n12224_ ;
  wire \$abc$153262$new_n12228_ ;
  wire \$abc$153262$new_n12244_ ;
  wire \$abc$153262$new_n12266_ ;
  wire \$abc$153262$new_n12267_ ;
  wire \$abc$153262$new_n12268_ ;
  wire \$abc$153262$new_n12270_ ;
  wire \$abc$153262$new_n12271_ ;
  wire \$abc$153262$new_n12273_ ;
  wire \$abc$153262$new_n12274_ ;
  wire \$abc$153262$new_n12276_ ;
  wire \$abc$153262$new_n12277_ ;
  wire \$abc$153262$new_n12279_ ;
  wire \$abc$153262$new_n12280_ ;
  wire \$abc$153262$new_n12282_ ;
  wire \$abc$153262$new_n12283_ ;
  wire \$abc$153262$new_n12285_ ;
  wire \$abc$153262$new_n12286_ ;
  wire \$abc$153262$new_n12288_ ;
  wire \$abc$153262$new_n12289_ ;
  wire \$abc$153262$new_n12292_ ;
  wire \$abc$153262$new_n12294_ ;
  wire \$abc$153262$new_n12296_ ;
  wire \$abc$153262$new_n12298_ ;
  wire \$abc$153262$new_n12300_ ;
  wire \$abc$153262$new_n12302_ ;
  wire \$abc$153262$new_n12304_ ;
  wire \$abc$153262$new_n12306_ ;
  wire \$abc$153262$new_n12309_ ;
  wire \$abc$153262$new_n12311_ ;
  wire \$abc$153262$new_n12312_ ;
  wire \$abc$153262$new_n12315_ ;
  wire \$abc$153262$new_n12318_ ;
  wire \$abc$153262$new_n12321_ ;
  wire \$abc$153262$new_n12324_ ;
  wire \$abc$153262$new_n12326_ ;
  wire \$abc$153262$new_n12327_ ;
  wire \$abc$153262$new_n12329_ ;
  wire \$abc$153262$new_n12330_ ;
  wire \$abc$153262$new_n12351_ ;
  wire \$abc$153262$new_n12360_ ;
  wire \$abc$153262$new_n12370_ ;
  wire \$abc$153262$new_n12380_ ;
  wire \$abc$153262$new_n12390_ ;
  wire \$abc$153262$new_n12400_ ;
  wire \$abc$153262$new_n12410_ ;
  wire \$abc$153262$new_n12420_ ;
  wire \$abc$153262$new_n12430_ ;
  wire \$abc$153262$new_n12445_ ;
  wire \$abc$153262$new_n12478_ ;
  wire \$abc$153262$new_n12496_ ;
  wire \$abc$153262$new_n12514_ ;
  wire \$abc$153262$new_n12532_ ;
  wire \$abc$153262$new_n12550_ ;
  wire \$abc$153262$new_n12568_ ;
  wire \$abc$153262$new_n12586_ ;
  wire \$abc$153262$new_n12604_ ;
  wire \$abc$153262$new_n12609_ ;
  wire \$abc$153262$new_n12621_ ;
  wire \$abc$153262$new_n12675_ ;
  wire \$abc$153262$new_n12676_ ;
  wire \$abc$153262$new_n12677_ ;
  wire \$abc$153262$new_n12679_ ;
  wire \$abc$153262$new_n12680_ ;
  wire \$abc$153262$new_n12682_ ;
  wire \$abc$153262$new_n12683_ ;
  wire \$abc$153262$new_n12685_ ;
  wire \$abc$153262$new_n12686_ ;
  wire \$abc$153262$new_n12688_ ;
  wire \$abc$153262$new_n12689_ ;
  wire \$abc$153262$new_n12691_ ;
  wire \$abc$153262$new_n12692_ ;
  wire \$abc$153262$new_n12694_ ;
  wire \$abc$153262$new_n12695_ ;
  wire \$abc$153262$new_n12697_ ;
  wire \$abc$153262$new_n12698_ ;
  wire \$abc$153262$new_n12703_ ;
  wire \$abc$153262$new_n12715_ ;
  wire \$abc$153262$new_n12727_ ;
  wire \$abc$153262$new_n12742_ ;
  wire \$abc$153262$new_n12743_ ;
  wire \$abc$153262$new_n12745_ ;
  wire \$abc$153262$new_n12747_ ;
  wire \$abc$153262$new_n12749_ ;
  wire \$abc$153262$new_n12751_ ;
  wire \$abc$153262$new_n12753_ ;
  wire \$abc$153262$new_n12755_ ;
  wire \$abc$153262$new_n12757_ ;
  wire \$abc$153262$new_n12762_ ;
  wire \$abc$153262$new_n12772_ ;
  wire \$abc$153262$new_n12773_ ;
  wire \$abc$153262$new_n12774_ ;
  wire \$abc$153262$new_n12776_ ;
  wire \$abc$153262$new_n12777_ ;
  wire \$abc$153262$new_n12779_ ;
  wire \$abc$153262$new_n12780_ ;
  wire \$abc$153262$new_n12782_ ;
  wire \$abc$153262$new_n12783_ ;
  wire \$abc$153262$new_n12785_ ;
  wire \$abc$153262$new_n12786_ ;
  wire \$abc$153262$new_n12788_ ;
  wire \$abc$153262$new_n12789_ ;
  wire \$abc$153262$new_n12791_ ;
  wire \$abc$153262$new_n12792_ ;
  wire \$abc$153262$new_n12794_ ;
  wire \$abc$153262$new_n12795_ ;
  wire \$abc$153262$new_n12805_ ;
  wire \$abc$153262$new_n12806_ ;
  wire \$abc$153262$new_n12808_ ;
  wire \$abc$153262$new_n12810_ ;
  wire \$abc$153262$new_n12812_ ;
  wire \$abc$153262$new_n12814_ ;
  wire \$abc$153262$new_n12816_ ;
  wire \$abc$153262$new_n12818_ ;
  wire \$abc$153262$new_n12820_ ;
  wire \$abc$153262$new_n12865_ ;
  wire \$abc$153262$new_n12869_ ;
  wire \$abc$153262$new_n12874_ ;
  wire \$abc$153262$new_n12879_ ;
  wire \$abc$153262$new_n12884_ ;
  wire \$abc$153262$new_n12889_ ;
  wire \$abc$153262$new_n12894_ ;
  wire \$abc$153262$new_n12899_ ;
  wire \$abc$153262$new_n12904_ ;
  wire \$abc$153262$new_n12910_ ;
  wire \$abc$153262$new_n12913_ ;
  wire \$abc$153262$new_n12917_ ;
  wire \$abc$153262$new_n12921_ ;
  wire \$abc$153262$new_n12925_ ;
  wire \$abc$153262$new_n12929_ ;
  wire \$abc$153262$new_n12933_ ;
  wire \$abc$153262$new_n12937_ ;
  wire \$abc$153262$new_n12941_ ;
  wire \$abc$153262$new_n12947_ ;
  wire \$abc$153262$new_n12948_ ;
  wire \$abc$153262$new_n12950_ ;
  wire \$abc$153262$new_n12952_ ;
  wire \$abc$153262$new_n12954_ ;
  wire \$abc$153262$new_n12956_ ;
  wire \$abc$153262$new_n12958_ ;
  wire \$abc$153262$new_n12960_ ;
  wire \$abc$153262$new_n12962_ ;
  wire \$abc$153262$new_n12968_ ;
  wire \$abc$153262$new_n12969_ ;
  wire \$abc$153262$new_n12982_ ;
  wire \$abc$153262$new_n12985_ ;
  wire \$abc$153262$new_n12988_ ;
  wire \$abc$153262$new_n12990_ ;
  wire \$abc$153262$new_n12997_ ;
  wire \$abc$153262$new_n13000_ ;
  wire \$abc$153262$new_n13004_ ;
  wire \$abc$153262$new_n13008_ ;
  wire \$abc$153262$new_n13012_ ;
  wire \$abc$153262$new_n13016_ ;
  wire \$abc$153262$new_n13020_ ;
  wire \$abc$153262$new_n13024_ ;
  wire \$abc$153262$new_n13028_ ;
  wire \$abc$153262$new_n13034_ ;
  wire \$abc$153262$new_n13035_ ;
  wire \$abc$153262$new_n13037_ ;
  wire \$abc$153262$new_n13039_ ;
  wire \$abc$153262$new_n13041_ ;
  wire \$abc$153262$new_n13043_ ;
  wire \$abc$153262$new_n13045_ ;
  wire \$abc$153262$new_n13047_ ;
  wire \$abc$153262$new_n13049_ ;
  wire \$abc$153262$new_n13055_ ;
  wire \$abc$153262$new_n13056_ ;
  wire \$abc$153262$new_n13058_ ;
  wire \$abc$153262$new_n13060_ ;
  wire \$abc$153262$new_n13062_ ;
  wire \$abc$153262$new_n13064_ ;
  wire \$abc$153262$new_n13066_ ;
  wire \$abc$153262$new_n13068_ ;
  wire \$abc$153262$new_n13070_ ;
  wire \$abc$153262$new_n13073_ ;
  wire \$abc$153262$new_n13081_ ;
  wire \$abc$153262$new_n13084_ ;
  wire \$abc$153262$new_n13089_ ;
  wire \$abc$153262$new_n13092_ ;
  wire \$abc$153262$new_n13096_ ;
  wire \$abc$153262$new_n13099_ ;
  wire \$abc$153262$new_n13106_ ;
  wire \$abc$153262$new_n13123_ ;
  wire \$abc$153262$new_n13148_ ;
  wire \$abc$153262$new_n13176_ ;
  wire \$abc$153262$new_n13185_ ;
  wire \$abc$153262$new_n13191_ ;
  wire \$abc$153262$new_n13192_ ;
  wire \$abc$153262$new_n13194_ ;
  wire \$abc$153262$new_n13196_ ;
  wire \$abc$153262$new_n13198_ ;
  wire \$abc$153262$new_n13200_ ;
  wire \$abc$153262$new_n13202_ ;
  wire \$abc$153262$new_n13204_ ;
  wire \$abc$153262$new_n13206_ ;
  wire \$abc$153262$new_n13265_ ;
  wire \$abc$153262$new_n13270_ ;
  wire \$abc$153262$new_n13276_ ;
  wire \$abc$153262$new_n13282_ ;
  wire \$abc$153262$new_n13288_ ;
  wire \$abc$153262$new_n13294_ ;
  wire \$abc$153262$new_n13300_ ;
  wire \$abc$153262$new_n13306_ ;
  wire \$abc$153262$new_n13312_ ;
  wire \$abc$153262$new_n13316_ ;
  wire \$abc$153262$new_n13317_ ;
  wire \$abc$153262$new_n13319_ ;
  wire \$abc$153262$new_n13321_ ;
  wire \$abc$153262$new_n13323_ ;
  wire \$abc$153262$new_n13325_ ;
  wire \$abc$153262$new_n13327_ ;
  wire \$abc$153262$new_n13329_ ;
  wire \$abc$153262$new_n13331_ ;
  wire \$abc$153262$new_n13333_ ;
  wire \$abc$153262$new_n13335_ ;
  wire \$abc$153262$new_n13337_ ;
  wire \$abc$153262$new_n13339_ ;
  wire \$abc$153262$new_n13341_ ;
  wire \$abc$153262$new_n13343_ ;
  wire \$abc$153262$new_n13345_ ;
  wire \$abc$153262$new_n13347_ ;
  wire \$abc$153262$new_n13367_ ;
  wire \$abc$153262$new_n13369_ ;
  wire \$abc$153262$new_n13374_ ;
  wire \$abc$153262$new_n13423_ ;
  wire \$abc$153262$new_n13446_ ;
  wire \$abc$153262$new_n13449_ ;
  wire \$abc$153262$new_n13453_ ;
  wire \$abc$153262$new_n13457_ ;
  wire \$abc$153262$new_n13461_ ;
  wire \$abc$153262$new_n13465_ ;
  wire \$abc$153262$new_n13469_ ;
  wire \$abc$153262$new_n13473_ ;
  wire \$abc$153262$new_n13477_ ;
  wire \$abc$153262$new_n13486_ ;
  wire \$abc$153262$new_n13489_ ;
  wire \$abc$153262$new_n13493_ ;
  wire \$abc$153262$new_n13497_ ;
  wire \$abc$153262$new_n13501_ ;
  wire \$abc$153262$new_n13505_ ;
  wire \$abc$153262$new_n13509_ ;
  wire \$abc$153262$new_n13513_ ;
  wire \$abc$153262$new_n13517_ ;
  wire \$abc$153262$new_n13529_ ;
  wire \$abc$153262$new_n13534_ ;
  wire \$abc$153262$new_n13537_ ;
  wire \$abc$153262$new_n13540_ ;
  wire \$abc$153262$new_n13542_ ;
  wire \$abc$153262$new_n13560_ ;
  wire \$abc$153262$new_n13577_ ;
  wire \$abc$153262$new_n13595_ ;
  wire \$abc$153262$new_n13612_ ;
  wire \$abc$153262$new_n13641_ ;
  wire \$abc$153262$new_n13642_ ;
  wire \$abc$153262$new_n13644_ ;
  wire \$abc$153262$new_n13646_ ;
  wire \$abc$153262$new_n13648_ ;
  wire \$abc$153262$new_n13650_ ;
  wire \$abc$153262$new_n13652_ ;
  wire \$abc$153262$new_n13654_ ;
  wire \$abc$153262$new_n13656_ ;
  wire \$abc$153262$new_n13661_ ;
  wire \$abc$153262$new_n13663_ ;
  wire \$abc$153262$new_n13666_ ;
  wire \$abc$153262$new_n13669_ ;
  wire \$abc$153262$new_n13672_ ;
  wire \$abc$153262$new_n13675_ ;
  wire \$abc$153262$new_n13678_ ;
  wire \$abc$153262$new_n13681_ ;
  wire \$abc$153262$new_n13684_ ;
  wire \$abc$153262$new_n13687_ ;
  wire \$abc$153262$new_n13690_ ;
  wire \$abc$153262$new_n13693_ ;
  wire \$abc$153262$new_n13696_ ;
  wire \$abc$153262$new_n13699_ ;
  wire \$abc$153262$new_n13702_ ;
  wire \$abc$153262$new_n13705_ ;
  wire \$abc$153262$new_n13708_ ;
  wire \$abc$153262$new_n13716_ ;
  wire \$abc$153262$new_n13719_ ;
  wire \$abc$153262$new_n13723_ ;
  wire \$abc$153262$new_n13727_ ;
  wire \$abc$153262$new_n13731_ ;
  wire \$abc$153262$new_n13735_ ;
  wire \$abc$153262$new_n13739_ ;
  wire \$abc$153262$new_n13743_ ;
  wire \$abc$153262$new_n13747_ ;
  wire \$abc$153262$new_n13749_ ;
  wire \$abc$153262$new_n13778_ ;
  wire \$abc$153262$new_n13791_ ;
  wire \$abc$153262$new_n13792_ ;
  wire \$abc$153262$new_n13794_ ;
  wire \$abc$153262$new_n13796_ ;
  wire \$abc$153262$new_n13798_ ;
  wire \$abc$153262$new_n13800_ ;
  wire \$abc$153262$new_n13802_ ;
  wire \$abc$153262$new_n13804_ ;
  wire \$abc$153262$new_n13807_ ;
  wire \$abc$153262$new_n13814_ ;
  wire \$abc$153262$new_n13817_ ;
  wire \$abc$153262$new_n13821_ ;
  wire \$abc$153262$new_n13825_ ;
  wire \$abc$153262$new_n13829_ ;
  wire \$abc$153262$new_n13833_ ;
  wire \$abc$153262$new_n13837_ ;
  wire \$abc$153262$new_n13841_ ;
  wire \$abc$153262$new_n13845_ ;
  wire \$abc$153262$new_n13853_ ;
  wire \$abc$153262$new_n13856_ ;
  wire \$abc$153262$new_n13860_ ;
  wire \$abc$153262$new_n13864_ ;
  wire \$abc$153262$new_n13868_ ;
  wire \$abc$153262$new_n13872_ ;
  wire \$abc$153262$new_n13876_ ;
  wire \$abc$153262$new_n13880_ ;
  wire \$abc$153262$new_n13884_ ;
  wire \$abc$153262$new_n13890_ ;
  wire \$abc$153262$new_n13893_ ;
  wire \$abc$153262$new_n13897_ ;
  wire \$abc$153262$new_n13901_ ;
  wire \$abc$153262$new_n13905_ ;
  wire \$abc$153262$new_n13909_ ;
  wire \$abc$153262$new_n13913_ ;
  wire \$abc$153262$new_n13917_ ;
  wire \$abc$153262$new_n13921_ ;
  wire \$abc$153262$new_n13927_ ;
  wire \$abc$153262$new_n13930_ ;
  wire \$abc$153262$new_n13934_ ;
  wire \$abc$153262$new_n13938_ ;
  wire \$abc$153262$new_n13942_ ;
  wire \$abc$153262$new_n13946_ ;
  wire \$abc$153262$new_n13950_ ;
  wire \$abc$153262$new_n13954_ ;
  wire \$abc$153262$new_n13958_ ;
  wire \$abc$153262$new_n13964_ ;
  wire \$abc$153262$new_n13967_ ;
  wire \$abc$153262$new_n13971_ ;
  wire \$abc$153262$new_n13975_ ;
  wire \$abc$153262$new_n13979_ ;
  wire \$abc$153262$new_n13983_ ;
  wire \$abc$153262$new_n13987_ ;
  wire \$abc$153262$new_n13991_ ;
  wire \$abc$153262$new_n13995_ ;
  wire \$abc$153262$new_n14002_ ;
  wire \$abc$153262$new_n14005_ ;
  wire \$abc$153262$new_n14009_ ;
  wire \$abc$153262$new_n14013_ ;
  wire \$abc$153262$new_n14017_ ;
  wire \$abc$153262$new_n14021_ ;
  wire \$abc$153262$new_n14025_ ;
  wire \$abc$153262$new_n14029_ ;
  wire \$abc$153262$new_n14033_ ;
  wire \$abc$153262$new_n14038_ ;
  wire \$abc$153262$new_n14077_ ;
  wire \$abc$153262$new_n14084_ ;
  wire \$abc$153262$new_n14087_ ;
  wire \$abc$153262$new_n14091_ ;
  wire \$abc$153262$new_n14094_ ;
  wire \$abc$153262$new_n14098_ ;
  wire \$abc$153262$new_n14101_ ;
  wire \$abc$153262$new_n14114_ ;
  wire \$abc$153262$new_n14117_ ;
  wire \$abc$153262$new_n14121_ ;
  wire \$abc$153262$new_n14125_ ;
  wire \$abc$153262$new_n14129_ ;
  wire \$abc$153262$new_n14133_ ;
  wire \$abc$153262$new_n14137_ ;
  wire \$abc$153262$new_n14141_ ;
  wire \$abc$153262$new_n14145_ ;
  wire \$abc$153262$new_n14149_ ;
  wire \$abc$153262$new_n14155_ ;
  wire \$abc$153262$new_n14158_ ;
  wire \$abc$153262$new_n14162_ ;
  wire \$abc$153262$new_n14165_ ;
  wire \$abc$153262$new_n14169_ ;
  wire \$abc$153262$new_n14172_ ;
  wire \$abc$153262$new_n14174_ ;
  wire \$abc$153262$new_n14176_ ;
  wire \$abc$153262$new_n14178_ ;
  wire \$abc$153262$new_n14179_ ;
  wire \$abc$153262$new_n14181_ ;
  wire \$abc$153262$new_n14183_ ;
  wire \$abc$153262$new_n14185_ ;
  wire \$abc$153262$new_n14187_ ;
  wire \$abc$153262$new_n14189_ ;
  wire \$abc$153262$new_n14191_ ;
  wire \$abc$153262$new_n14193_ ;
  wire \$abc$153262$new_n14195_ ;
  wire \$abc$153262$new_n14197_ ;
  wire \$abc$153262$new_n14199_ ;
  wire \$abc$153262$new_n14201_ ;
  wire \$abc$153262$new_n14203_ ;
  wire \$abc$153262$new_n14205_ ;
  wire \$abc$153262$new_n14207_ ;
  wire \$abc$153262$new_n14209_ ;
  wire \$abc$153262$new_n14211_ ;
  wire \$abc$153262$new_n14213_ ;
  wire \$abc$153262$new_n14215_ ;
  wire \$abc$153262$new_n14217_ ;
  wire \$abc$153262$new_n14219_ ;
  wire \$abc$153262$new_n14221_ ;
  wire \$abc$153262$new_n14223_ ;
  wire \$abc$153262$new_n14225_ ;
  wire \$abc$153262$new_n14227_ ;
  wire \$abc$153262$new_n14229_ ;
  wire \$abc$153262$new_n14231_ ;
  wire \$abc$153262$new_n14233_ ;
  wire \$abc$153262$new_n14235_ ;
  wire \$abc$153262$new_n14237_ ;
  wire \$abc$153262$new_n14239_ ;
  wire \$abc$153262$new_n14241_ ;
  wire \$abc$153262$new_n14243_ ;
  wire \$abc$153262$new_n14274_ ;
  wire \$abc$153262$new_n14283_ ;
  wire \$abc$153262$new_n14290_ ;
  wire \$abc$153262$new_n14296_ ;
  wire \$abc$153262$new_n14299_ ;
  wire \$abc$153262$new_n14303_ ;
  wire \$abc$153262$new_n14307_ ;
  wire \$abc$153262$new_n14311_ ;
  wire \$abc$153262$new_n14315_ ;
  wire \$abc$153262$new_n14319_ ;
  wire \$abc$153262$new_n14323_ ;
  wire \$abc$153262$new_n14327_ ;
  wire \$abc$153262$new_n14347_ ;
  wire \$abc$153262$new_n14357_ ;
  wire \$abc$153262$new_n14377_ ;
  wire \$abc$153262$new_n14397_ ;
  wire \$abc$153262$new_n14408_ ;
  wire \$abc$153262$new_n14431_ ;
  wire \$abc$153262$new_n14442_ ;
  wire \$abc$153262$new_n14450_ ;
  wire \$abc$153262$new_n14458_ ;
  wire \$abc$153262$new_n14466_ ;
  wire \$abc$153262$new_n14474_ ;
  wire \$abc$153262$new_n14482_ ;
  wire \$abc$153262$new_n14490_ ;
  wire \$abc$153262$new_n14498_ ;
  wire \$abc$153262$new_n14506_ ;
  wire \$abc$153262$new_n14514_ ;
  wire \$abc$153262$new_n14522_ ;
  wire \$abc$153262$new_n14530_ ;
  wire \$abc$153262$new_n14538_ ;
  wire \$abc$153262$new_n14546_ ;
  wire \$abc$153262$new_n14554_ ;
  wire \$abc$153262$new_n14562_ ;
  wire \$abc$153262$new_n14609_ ;
  wire \$abc$153262$new_n14612_ ;
  wire \$abc$153262$new_n14616_ ;
  wire \$abc$153262$new_n14620_ ;
  wire \$abc$153262$new_n14624_ ;
  wire \$abc$153262$new_n14628_ ;
  wire \$abc$153262$new_n14632_ ;
  wire \$abc$153262$new_n14636_ ;
  wire \$abc$153262$new_n14640_ ;
  wire \$abc$153262$new_n14653_ ;
  wire \$abc$153262$new_n14672_ ;
  wire \$abc$153262$new_n14688_ ;
  wire \$abc$153262$new_n14704_ ;
  wire \$abc$153262$new_n14720_ ;
  wire \$abc$153262$new_n14736_ ;
  wire \$abc$153262$new_n14752_ ;
  wire \$abc$153262$new_n14768_ ;
  wire \$abc$153262$new_n14784_ ;
  wire \$abc$153262$new_n14786_ ;
  wire \$abc$153262$new_n14819_ ;
  wire \$abc$153262$new_n14841_ ;
  wire \$abc$153262$new_n14850_ ;
  wire \$abc$153262$new_n14857_ ;
  wire \$abc$153262$new_n14864_ ;
  wire \$abc$153262$new_n14869_ ;
  wire \$abc$153262$new_n14878_ ;
  wire \$abc$153262$new_n14914_ ;
  wire \$abc$153262$new_n14917_ ;
  wire \$abc$153262$new_n14921_ ;
  wire \$abc$153262$new_n14924_ ;
  wire \$abc$153262$new_n14928_ ;
  wire \$abc$153262$new_n14931_ ;
  wire \$abc$153262$new_n14934_ ;
  wire \$abc$153262$new_n14936_ ;
  wire \$abc$153262$new_n14948_ ;
  wire \$abc$153262$new_n15193_ ;
  wire \$abc$153262$new_n15197_ ;
  wire \$abc$153262$new_n15202_ ;
  wire \$abc$153262$new_n15205_ ;
  wire \$abc$153262$new_n15251_ ;
  wire \$abc$153262$new_n15320_ ;
  wire \$abc$153262$new_n15385_ ;
  wire \$abc$153262$new_n15390_ ;
  wire \$abc$153262$new_n15392_ ;
  wire \$abc$153262$new_n15395_ ;
  wire \$abc$153262$new_n15398_ ;
  wire \$abc$153262$new_n15402_ ;
  wire \$abc$153262$new_n15405_ ;
  wire \$abc$153262$new_n15411_ ;
  wire \$abc$153262$new_n15413_ ;
  wire \$abc$153262$new_n15416_ ;
  wire \$abc$153262$new_n15419_ ;
  wire \$abc$153262$new_n15423_ ;
  wire \$abc$153262$new_n15426_ ;
  wire \$abc$153262$new_n15432_ ;
  wire \$abc$153262$new_n15434_ ;
  wire \$abc$153262$new_n15437_ ;
  wire \$abc$153262$new_n15440_ ;
  wire \$abc$153262$new_n15444_ ;
  wire \$abc$153262$new_n15447_ ;
  wire \$abc$153262$new_n15453_ ;
  wire \$abc$153262$new_n15455_ ;
  wire \$abc$153262$new_n15458_ ;
  wire \$abc$153262$new_n15461_ ;
  wire \$abc$153262$new_n15465_ ;
  wire \$abc$153262$new_n15468_ ;
  wire \$abc$153262$new_n15474_ ;
  wire \$abc$153262$new_n15476_ ;
  wire \$abc$153262$new_n15479_ ;
  wire \$abc$153262$new_n15482_ ;
  wire \$abc$153262$new_n15486_ ;
  wire \$abc$153262$new_n15489_ ;
  wire \$abc$153262$new_n15495_ ;
  wire \$abc$153262$new_n15497_ ;
  wire \$abc$153262$new_n15500_ ;
  wire \$abc$153262$new_n15503_ ;
  wire \$abc$153262$new_n15507_ ;
  wire \$abc$153262$new_n15510_ ;
  wire \$abc$153262$new_n15516_ ;
  wire \$abc$153262$new_n15518_ ;
  wire \$abc$153262$new_n15521_ ;
  wire \$abc$153262$new_n15524_ ;
  wire \$abc$153262$new_n15528_ ;
  wire \$abc$153262$new_n15531_ ;
  wire \$abc$153262$new_n15533_ ;
  wire \$abc$153262$new_n15540_ ;
  wire \$abc$153262$new_n15542_ ;
  wire \$abc$153262$new_n15545_ ;
  wire \$abc$153262$new_n15548_ ;
  wire \$abc$153262$new_n15552_ ;
  wire \$abc$153262$new_n15555_ ;
  wire \$abc$153262$new_n15559_ ;
  wire \$abc$153262$new_n15576_ ;
  wire \$abc$153262$new_n15592_ ;
  wire \$abc$153262$new_n15608_ ;
  wire \$abc$153262$new_n15624_ ;
  wire \$abc$153262$new_n15640_ ;
  wire \$abc$153262$new_n15656_ ;
  wire \$abc$153262$new_n15672_ ;
  wire \$abc$153262$new_n15688_ ;
  wire \$abc$153262$new_n15703_ ;
  wire \$abc$153262$new_n15718_ ;
  wire \$abc$153262$new_n15733_ ;
  wire \$abc$153262$new_n15748_ ;
  wire \$abc$153262$new_n15763_ ;
  wire \$abc$153262$new_n15778_ ;
  wire \$abc$153262$new_n15793_ ;
  wire \$abc$153262$new_n15808_ ;
  wire \$abc$153262$new_n15819_ ;
  wire \$abc$153262$new_n15830_ ;
  wire \$abc$153262$new_n15841_ ;
  wire \$abc$153262$new_n15852_ ;
  wire \$abc$153262$new_n15857_ ;
  wire \$abc$153262$new_n15862_ ;
  wire \$abc$153262$new_n15867_ ;
  wire \$abc$153262$new_n15872_ ;
  wire \$abc$153262$new_n15895_ ;
  wire \$abc$153262$new_n15898_ ;
  wire \$abc$153262$new_n15906_ ;
  wire \$abc$153262$new_n15914_ ;
  wire \$abc$153262$new_n15922_ ;
  wire \$abc$153262$new_n15929_ ;
  wire \$abc$153262$new_n16042_ ;
  wire \$abc$153262$new_n16083_ ;
  wire \$abc$153262$new_n16103_ ;
  wire \$abc$153262$new_n16125_ ;
  wire \$abc$153262$new_n16142_ ;
  wire \$abc$153262$new_n16165_ ;
  wire \$abc$153262$new_n16182_ ;
  wire \$abc$153262$new_n16200_ ;
  wire \$abc$153262$new_n16224_ ;
  wire \$abc$153262$new_n16277_ ;
  wire \$abc$153262$new_n16287_ ;
  wire \$abc$153262$new_n16291_ ;
  wire \$abc$153262$new_n16298_ ;
  wire \$abc$153262$new_n16302_ ;
  wire \$abc$153262$new_n16310_ ;
  wire \$abc$153262$new_n16314_ ;
  wire \$abc$153262$new_n16318_ ;
  wire \$abc$153262$new_n16322_ ;
  wire \$abc$153262$new_n16339_ ;
  wire \$abc$153262$new_n16396_ ;
  wire \$abc$153262$new_n16399_ ;
  wire \$abc$153262$new_n16404_ ;
  wire \$abc$153262$new_n16407_ ;
  wire \$abc$153262$new_n16416_ ;
  wire \$abc$153262$new_n16419_ ;
  wire \$abc$153262$new_n16425_ ;
  wire \$abc$153262$new_n16428_ ;
  wire \$abc$153262$new_n16434_ ;
  wire \$abc$153262$new_n16446_ ;
  wire \$abc$153262$new_n16449_ ;
  wire \$abc$153262$new_n16453_ ;
  wire \$abc$153262$new_n16457_ ;
  wire \$abc$153262$new_n16461_ ;
  wire \$abc$153262$new_n16465_ ;
  wire \$abc$153262$new_n16469_ ;
  wire \$abc$153262$new_n16473_ ;
  wire \$abc$153262$new_n16477_ ;
  wire \$abc$153262$new_n16479_ ;
  wire \$abc$153262$new_n16481_ ;
  wire \$abc$153262$new_n16483_ ;
  wire \$abc$153262$new_n16485_ ;
  wire \$abc$153262$new_n16487_ ;
  wire \$abc$153262$new_n16489_ ;
  wire \$abc$153262$new_n16491_ ;
  wire \$abc$153262$new_n16493_ ;
  wire \$abc$153262$new_n16495_ ;
  wire \$abc$153262$new_n16497_ ;
  wire \$abc$153262$new_n16499_ ;
  wire \$abc$153262$new_n16501_ ;
  wire \$abc$153262$new_n16503_ ;
  wire \$abc$153262$new_n16505_ ;
  wire \$abc$153262$new_n16507_ ;
  wire \$abc$153262$new_n16509_ ;
  wire \$abc$153262$new_n16511_ ;
  wire \$abc$153262$new_n16513_ ;
  wire \$abc$153262$new_n16515_ ;
  wire \$abc$153262$new_n16517_ ;
  wire \$abc$153262$new_n16519_ ;
  wire \$abc$153262$new_n16521_ ;
  wire \$abc$153262$new_n16523_ ;
  wire \$abc$153262$new_n16525_ ;
  wire \$abc$153262$new_n16527_ ;
  wire \$abc$153262$new_n16529_ ;
  wire \$abc$153262$new_n16531_ ;
  wire \$abc$153262$new_n16533_ ;
  wire \$abc$153262$new_n16535_ ;
  wire \$abc$153262$new_n16537_ ;
  wire \$abc$153262$new_n16539_ ;
  wire \$abc$153262$new_n16541_ ;
  wire \$abc$153262$new_n16543_ ;
  wire \$abc$153262$new_n16545_ ;
  wire \$abc$153262$new_n16547_ ;
  wire \$abc$153262$new_n16549_ ;
  wire \$abc$153262$new_n16551_ ;
  wire \$abc$153262$new_n16553_ ;
  wire \$abc$153262$new_n16555_ ;
  wire \$abc$153262$new_n16557_ ;
  wire \$abc$153262$new_n16559_ ;
  wire \$abc$153262$new_n16561_ ;
  wire \$abc$153262$new_n16563_ ;
  wire \$abc$153262$new_n16565_ ;
  wire \$abc$153262$new_n16567_ ;
  wire \$abc$153262$new_n16569_ ;
  wire \$abc$153262$new_n16571_ ;
  wire \$abc$153262$new_n16573_ ;
  wire \$abc$153262$new_n16575_ ;
  wire \$abc$153262$new_n16577_ ;
  wire \$abc$153262$new_n16579_ ;
  wire \$abc$153262$new_n16581_ ;
  wire \$abc$153262$new_n16583_ ;
  wire \$abc$153262$new_n16585_ ;
  wire \$abc$153262$new_n16587_ ;
  wire \$abc$153262$new_n16589_ ;
  wire \$abc$153262$new_n16591_ ;
  wire \$abc$153262$new_n16593_ ;
  wire \$abc$153262$new_n16595_ ;
  wire \$abc$153262$new_n16597_ ;
  wire \$abc$153262$new_n16599_ ;
  wire \$abc$153262$new_n16601_ ;
  wire \$abc$153262$new_n16603_ ;
  wire \$abc$153262$new_n16605_ ;
  wire \$abc$153262$new_n16607_ ;
  wire \$abc$153262$new_n16609_ ;
  wire \$abc$153262$new_n16611_ ;
  wire \$abc$153262$new_n16613_ ;
  wire \$abc$153262$new_n16615_ ;
  wire \$abc$153262$new_n16617_ ;
  wire \$abc$153262$new_n16619_ ;
  wire \$abc$153262$new_n16622_ ;
  wire \$abc$153262$new_n17047_ ;
  wire \$abc$153262$new_n17062_ ;
  wire \$abc$153262$new_n17069_ ;
  wire \$abc$153262$new_n17080_ ;
  wire \$abc$153262$new_n17087_ ;
  wire \$abc$153262$new_n17098_ ;
  wire \$abc$153262$new_n17105_ ;
  wire \$abc$153262$new_n17112_ ;
  wire \$abc$153262$new_n17119_ ;
  wire \$abc$153262$new_n17154_ ;
  wire \$abc$153262$new_n17161_ ;
  wire \$abc$153262$new_n17252_ ;
  wire \$abc$153262$new_n17270_ ;
  wire \$abc$153262$new_n17288_ ;
  wire \$abc$153262$new_n17306_ ;
  wire \$abc$153262$new_n17324_ ;
  wire \$abc$153262$new_n17342_ ;
  wire \$abc$153262$new_n17360_ ;
  wire \$abc$153262$new_n17378_ ;
  wire \$abc$153262$new_n17405_ ;
  wire \$abc$153262$new_n17423_ ;
  wire \$abc$153262$new_n17441_ ;
  wire \$abc$153262$new_n17459_ ;
  wire \$abc$153262$new_n17477_ ;
  wire \$abc$153262$new_n17495_ ;
  wire \$abc$153262$new_n17513_ ;
  wire \$abc$153262$new_n17531_ ;
  wire \$abc$153262$new_n17613_ ;
  wire \$abc$153262$new_n17625_ ;
  wire \$abc$153262$new_n17629_ ;
  wire \$abc$153262$new_n17637_ ;
  wire \$abc$153262$new_n17641_ ;
  wire \$abc$153262$new_n17649_ ;
  wire \$abc$153262$new_n17653_ ;
  wire \$abc$153262$new_n17657_ ;
  wire \$abc$153262$new_n17659_ ;
  wire \$abc$153262$new_n17675_ ;
  wire \$abc$153262$new_n17677_ ;
  wire \$abc$153262$new_n17694_ ;
  wire \$abc$153262$new_n17700_ ;
  wire \$abc$153262$new_n17707_ ;
  wire \$abc$153262$new_n17717_ ;
  wire \$abc$153262$new_n17724_ ;
  wire \$abc$153262$new_n17738_ ;
  wire \$abc$153262$new_n17745_ ;
  wire \$abc$153262$new_n17755_ ;
  wire \$abc$153262$new_n17766_ ;
  wire \$abc$153262$new_n17768_ ;
  wire \$abc$153262$new_n17774_ ;
  wire \$abc$153262$new_n17776_ ;
  wire \$abc$153262$new_n17780_ ;
  wire \$abc$153262$new_n17782_ ;
  wire \$abc$153262$new_n17786_ ;
  wire \$abc$153262$new_n17788_ ;
  wire \$abc$153262$new_n17790_ ;
  wire \$abc$153262$new_n17811_ ;
  wire \$abc$153262$new_n17840_ ;
  wire \$abc$153262$new_n17842_ ;
  wire \$abc$153262$new_n17845_ ;
  wire \$abc$153262$new_n17847_ ;
  wire \$abc$153262$new_n17849_ ;
  wire \$abc$153262$new_n17858_ ;
  wire \$abc$153262$new_n17866_ ;
  wire \$abc$153262$new_n18039_ ;
  wire \$abc$153262$new_n18041_ ;
  wire \$abc$153262$new_n18044_ ;
  wire \$abc$153262$new_n18047_ ;
  wire \$abc$153262$new_n18051_ ;
  wire \$abc$153262$new_n18054_ ;
  wire \$abc$153262$new_n18064_ ;
  wire \$abc$153262$new_n18069_ ;
  wire \$abc$153262$new_n18072_ ;
  wire \$abc$153262$new_n18076_ ;
  wire \$abc$153262$new_n18079_ ;
  wire \$abc$153262$new_n18083_ ;
  wire \$abc$153262$new_n18087_ ;
  wire \$abc$153262$new_n18089_ ;
  wire \$abc$153262$new_n18091_ ;
  wire \$abc$153262$new_n18102_ ;
  wire \$abc$153262$new_n18108_ ;
  wire \$abc$153262$new_n18111_ ;
  wire \$abc$153262$new_n18115_ ;
  wire \$abc$153262$new_n18118_ ;
  wire \$abc$153262$new_n18122_ ;
  wire \$abc$153262$new_n18125_ ;
  wire \$abc$153262$new_n18129_ ;
  wire \$abc$153262$new_n18131_ ;
  wire \$abc$153262$new_n18137_ ;
  wire \$abc$153262$new_n18143_ ;
  wire \$abc$153262$new_n18146_ ;
  wire \$abc$153262$new_n18151_ ;
  wire \$abc$153262$new_n18154_ ;
  wire \$abc$153262$new_n18156_ ;
  wire \$abc$153262$new_n18158_ ;
  wire \$abc$153262$new_n18160_ ;
  wire \$abc$153262$new_n18162_ ;
  wire \$abc$153262$new_n18172_ ;
  wire \$abc$153262$new_n18177_ ;
  wire \$abc$153262$new_n18180_ ;
  wire \$abc$153262$new_n18185_ ;
  wire \$abc$153262$new_n18188_ ;
  wire \$abc$153262$new_n18192_ ;
  wire \$abc$153262$new_n18195_ ;
  wire \$abc$153262$new_n18198_ ;
  wire \$abc$153262$new_n18200_ ;
  wire \$abc$153262$new_n18209_ ;
  wire \$abc$153262$new_n18214_ ;
  wire \$abc$153262$new_n18217_ ;
  wire \$abc$153262$new_n18222_ ;
  wire \$abc$153262$new_n18225_ ;
  wire \$abc$153262$new_n18229_ ;
  wire \$abc$153262$new_n18232_ ;
  wire \$abc$153262$new_n18234_ ;
  wire \$abc$153262$new_n18236_ ;
  wire \$abc$153262$new_n18242_ ;
  wire \$abc$153262$new_n18245_ ;
  wire \$abc$153262$new_n18251_ ;
  wire \$abc$153262$new_n18255_ ;
  wire \$abc$153262$new_n18261_ ;
  wire \$abc$153262$new_n18265_ ;
  wire \$abc$153262$new_n18270_ ;
  wire \$abc$153262$new_n18273_ ;
  wire \$abc$153262$new_n18275_ ;
  wire \$abc$153262$new_n18277_ ;
  wire \$abc$153262$new_n18286_ ;
  wire \$abc$153262$new_n18291_ ;
  wire \$abc$153262$new_n18294_ ;
  wire \$abc$153262$new_n18298_ ;
  wire \$abc$153262$new_n18301_ ;
  wire \$abc$153262$new_n18305_ ;
  wire \$abc$153262$new_n18308_ ;
  wire \$abc$153262$new_n18311_ ;
  wire \$abc$153262$new_n18313_ ;
  wire \$abc$153262$new_n18315_ ;
  wire \$abc$153262$new_n18317_ ;
  wire \$abc$153262$new_n18326_ ;
  wire \$abc$153262$new_n18332_ ;
  wire \$abc$153262$new_n18335_ ;
  wire \$abc$153262$new_n18340_ ;
  wire \$abc$153262$new_n18343_ ;
  wire \$abc$153262$new_n18347_ ;
  wire \$abc$153262$new_n18350_ ;
  wire \$abc$153262$new_n18353_ ;
  wire \$abc$153262$new_n18355_ ;
  wire \$abc$153262$new_n18357_ ;
  wire \$abc$153262$new_n18359_ ;
  wire \$abc$153262$new_n18370_ ;
  wire \$abc$153262$new_n18375_ ;
  wire \$abc$153262$new_n18378_ ;
  wire \$abc$153262$new_n18383_ ;
  wire \$abc$153262$new_n18386_ ;
  wire \$abc$153262$new_n18390_ ;
  wire \$abc$153262$new_n18393_ ;
  wire \$abc$153262$new_n18396_ ;
  wire \$abc$153262$new_n18398_ ;
  wire \$abc$153262$new_n18404_ ;
  wire \$abc$153262$new_n18406_ ;
  wire \$abc$153262$new_n18409_ ;
  wire \$abc$153262$new_n18412_ ;
  wire \$abc$153262$new_n18416_ ;
  wire \$abc$153262$new_n18419_ ;
  wire \$abc$153262$new_n18421_ ;
  wire \$abc$153262$new_n18437_ ;
  wire \$abc$153262$new_n18442_ ;
  wire \$abc$153262$new_n18447_ ;
  wire \$abc$153262$new_n18452_ ;
  wire \$abc$153262$new_n18457_ ;
  wire \$abc$153262$new_n18462_ ;
  wire \$abc$153262$new_n18467_ ;
  wire \$abc$153262$new_n18472_ ;
  wire \$abc$153262$new_n18479_ ;
  wire \$abc$153262$new_n18484_ ;
  wire \$abc$153262$new_n18489_ ;
  wire \$abc$153262$new_n18494_ ;
  wire \$abc$153262$new_n18499_ ;
  wire \$abc$153262$new_n18504_ ;
  wire \$abc$153262$new_n18509_ ;
  wire \$abc$153262$new_n18514_ ;
  wire \$abc$153262$new_n18521_ ;
  wire \$abc$153262$new_n18526_ ;
  wire \$abc$153262$new_n18531_ ;
  wire \$abc$153262$new_n18536_ ;
  wire \$abc$153262$new_n18541_ ;
  wire \$abc$153262$new_n18546_ ;
  wire \$abc$153262$new_n18551_ ;
  wire \$abc$153262$new_n18556_ ;
  wire \$abc$153262$new_n18563_ ;
  wire \$abc$153262$new_n18568_ ;
  wire \$abc$153262$new_n18573_ ;
  wire \$abc$153262$new_n18578_ ;
  wire \$abc$153262$new_n18583_ ;
  wire \$abc$153262$new_n18588_ ;
  wire \$abc$153262$new_n18593_ ;
  wire \$abc$153262$new_n18598_ ;
  wire \$abc$153262$new_n18609_ ;
  wire \$abc$153262$new_n18614_ ;
  wire \$abc$153262$new_n18619_ ;
  wire \$abc$153262$new_n18624_ ;
  wire \$abc$153262$new_n18629_ ;
  wire \$abc$153262$new_n18634_ ;
  wire \$abc$153262$new_n18639_ ;
  wire \$abc$153262$new_n18644_ ;
  wire \$abc$153262$new_n18649_ ;
  wire \$abc$153262$new_n18654_ ;
  wire \$abc$153262$new_n18659_ ;
  wire \$abc$153262$new_n18664_ ;
  wire \$abc$153262$new_n18669_ ;
  wire \$abc$153262$new_n18674_ ;
  wire \$abc$153262$new_n18679_ ;
  wire \$abc$153262$new_n18684_ ;
  wire \$abc$153262$new_n18689_ ;
  wire \$abc$153262$new_n18694_ ;
  wire \$abc$153262$new_n18699_ ;
  wire \$abc$153262$new_n18704_ ;
  wire \$abc$153262$new_n18709_ ;
  wire \$abc$153262$new_n18714_ ;
  wire \$abc$153262$new_n18719_ ;
  wire \$abc$153262$new_n18724_ ;
  wire \$abc$153262$new_n18729_ ;
  wire \$abc$153262$new_n18734_ ;
  wire \$abc$153262$new_n18739_ ;
  wire \$abc$153262$new_n18744_ ;
  wire \$abc$153262$new_n18749_ ;
  wire \$abc$153262$new_n18754_ ;
  wire \$abc$153262$new_n18759_ ;
  wire \$abc$153262$new_n18764_ ;
  wire \$abc$153262$new_n18773_ ;
  wire \$abc$153262$new_n18775_ ;
  wire \$abc$153262$new_n18778_ ;
  wire \$abc$153262$new_n18780_ ;
  wire \$abc$153262$new_n18783_ ;
  wire \$abc$153262$new_n18785_ ;
  wire \$abc$153262$new_n18787_ ;
  wire \$abc$153262$new_n18789_ ;
  wire \$abc$153262$new_n18809_ ;
  wire \$abc$153262$new_n18812_ ;
  wire \$abc$153262$new_n18816_ ;
  wire \$abc$153262$new_n18819_ ;
  wire \$abc$153262$new_n18823_ ;
  wire \$abc$153262$new_n18826_ ;
  wire \$abc$153262$new_n18829_ ;
  wire \$abc$153262$new_n18835_ ;
  wire \$abc$153262$new_n18869_ ;
  wire \$abc$153262$new_n18875_ ;
  wire \$abc$153262$new_n18877_ ;
  wire \$abc$153262$new_n18881_ ;
  wire \$abc$153262$new_n18883_ ;
  wire \$abc$153262$new_n18887_ ;
  wire \$abc$153262$new_n18889_ ;
  wire \$abc$153262$new_n18891_ ;
  wire \$abc$153262$new_n18893_ ;
  wire \$abc$153262$new_n18898_ ;
  wire \$abc$153262$new_n18903_ ;
  wire \$abc$153262$new_n18908_ ;
  wire \$abc$153262$new_n18913_ ;
  wire \$abc$153262$new_n18918_ ;
  wire \$abc$153262$new_n18923_ ;
  wire \$abc$153262$new_n18928_ ;
  wire \$abc$153262$new_n18933_ ;
  wire \$abc$153262$new_n18938_ ;
  wire \$abc$153262$new_n18943_ ;
  wire \$abc$153262$new_n18948_ ;
  wire \$abc$153262$new_n18953_ ;
  wire \$abc$153262$new_n18958_ ;
  wire \$abc$153262$new_n18963_ ;
  wire \$abc$153262$new_n18968_ ;
  wire \$abc$153262$new_n18973_ ;
  wire \$abc$153262$new_n18978_ ;
  wire \$abc$153262$new_n18983_ ;
  wire \$abc$153262$new_n18988_ ;
  wire \$abc$153262$new_n18993_ ;
  wire \$abc$153262$new_n18998_ ;
  wire \$abc$153262$new_n19003_ ;
  wire \$abc$153262$new_n19008_ ;
  wire \$abc$153262$new_n19013_ ;
  wire \$abc$153262$new_n19018_ ;
  wire \$abc$153262$new_n19023_ ;
  wire \$abc$153262$new_n19028_ ;
  wire \$abc$153262$new_n19033_ ;
  wire \$abc$153262$new_n19038_ ;
  wire \$abc$153262$new_n19043_ ;
  wire \$abc$153262$new_n19048_ ;
  wire \$abc$153262$new_n19053_ ;
  wire \$abc$153262$new_n19058_ ;
  wire \$abc$153262$new_n19063_ ;
  wire \$abc$153262$new_n19068_ ;
  wire \$abc$153262$new_n19073_ ;
  wire \$abc$153262$new_n19078_ ;
  wire \$abc$153262$new_n19083_ ;
  wire \$abc$153262$new_n19088_ ;
  wire \$abc$153262$new_n19093_ ;
  wire \$abc$153262$new_n19098_ ;
  wire \$abc$153262$new_n19103_ ;
  wire \$abc$153262$new_n19108_ ;
  wire \$abc$153262$new_n19113_ ;
  wire \$abc$153262$new_n19118_ ;
  wire \$abc$153262$new_n19123_ ;
  wire \$abc$153262$new_n19128_ ;
  wire \$abc$153262$new_n19133_ ;
  wire \$abc$153262$new_n19138_ ;
  wire \$abc$153262$new_n19143_ ;
  wire \$abc$153262$new_n19148_ ;
  wire \$abc$153262$new_n19153_ ;
  wire \$abc$153262$new_n19158_ ;
  wire \$abc$153262$new_n19163_ ;
  wire \$abc$153262$new_n19168_ ;
  wire \$abc$153262$new_n19173_ ;
  wire \$abc$153262$new_n19178_ ;
  wire \$abc$153262$new_n19183_ ;
  wire \$abc$153262$new_n19188_ ;
  wire \$abc$153262$new_n19193_ ;
  wire \$abc$153262$new_n19198_ ;
  wire \$abc$153262$new_n19203_ ;
  wire \$abc$153262$new_n19208_ ;
  wire \$abc$153262$new_n19213_ ;
  wire \$abc$153262$new_n19222_ ;
  wire \$abc$153262$new_n19224_ ;
  wire \$abc$153262$new_n19227_ ;
  wire \$abc$153262$new_n19229_ ;
  wire \$abc$153262$new_n19232_ ;
  wire \$abc$153262$new_n19234_ ;
  wire \$abc$153262$new_n19236_ ;
  wire \$abc$153262$new_n19238_ ;
  wire \$abc$153262$new_n19256_ ;
  wire \$abc$153262$new_n19259_ ;
  wire \$abc$153262$new_n19263_ ;
  wire \$abc$153262$new_n19266_ ;
  wire \$abc$153262$new_n19270_ ;
  wire \$abc$153262$new_n19273_ ;
  wire \$abc$153262$new_n19276_ ;
  wire \$abc$153262$new_n19282_ ;
  wire \$abc$153262$new_n19316_ ;
  wire \$abc$153262$new_n19322_ ;
  wire \$abc$153262$new_n19324_ ;
  wire \$abc$153262$new_n19328_ ;
  wire \$abc$153262$new_n19330_ ;
  wire \$abc$153262$new_n19334_ ;
  wire \$abc$153262$new_n19336_ ;
  wire \$abc$153262$new_n19338_ ;
  wire \$abc$153262$new_n19340_ ;
  wire \$abc$153262$new_n19349_ ;
  wire \$abc$153262$new_n19380_ ;
  wire \$abc$153262$new_n19384_ ;
  wire \$abc$153262$new_n19386_ ;
  wire \$abc$153262$new_n19389_ ;
  wire \$abc$153262$new_n19391_ ;
  wire \$abc$153262$new_n19395_ ;
  wire \$abc$153262$new_n19397_ ;
  wire \$abc$153262$new_n19399_ ;
  wire \$abc$153262$new_n19401_ ;
  wire \$abc$153262$new_n19410_ ;
  wire \$abc$153262$new_n19412_ ;
  wire \$abc$153262$new_n19414_ ;
  wire \$abc$153262$new_n19416_ ;
  wire \$abc$153262$new_n19426_ ;
  wire \$abc$153262$new_n19429_ ;
  wire \$abc$153262$new_n19434_ ;
  wire \$abc$153262$new_n19437_ ;
  wire \$abc$153262$new_n19442_ ;
  wire \$abc$153262$new_n19445_ ;
  wire \$abc$153262$new_n19448_ ;
  wire \$abc$153262$new_n19451_ ;
  wire \$abc$153262$new_n19470_ ;
  wire \$abc$153262$new_n19474_ ;
  wire \$abc$153262$new_n19476_ ;
  wire \$abc$153262$new_n19479_ ;
  wire \$abc$153262$new_n19481_ ;
  wire \$abc$153262$new_n19485_ ;
  wire \$abc$153262$new_n19487_ ;
  wire \$abc$153262$new_n19489_ ;
  wire \$abc$153262$new_n19491_ ;
  wire \$abc$153262$new_n19500_ ;
  wire \$abc$153262$new_n19502_ ;
  wire \$abc$153262$new_n19504_ ;
  wire \$abc$153262$new_n19506_ ;
  wire \$abc$153262$new_n19516_ ;
  wire \$abc$153262$new_n19519_ ;
  wire \$abc$153262$new_n19524_ ;
  wire \$abc$153262$new_n19527_ ;
  wire \$abc$153262$new_n19532_ ;
  wire \$abc$153262$new_n19535_ ;
  wire \$abc$153262$new_n19538_ ;
  wire \$abc$153262$new_n19541_ ;
  wire \$abc$153262$new_n19560_ ;
  wire \$abc$153262$new_n19564_ ;
  wire \$abc$153262$new_n19566_ ;
  wire \$abc$153262$new_n19569_ ;
  wire \$abc$153262$new_n19571_ ;
  wire \$abc$153262$new_n19575_ ;
  wire \$abc$153262$new_n19577_ ;
  wire \$abc$153262$new_n19579_ ;
  wire \$abc$153262$new_n19581_ ;
  wire \$abc$153262$new_n19590_ ;
  wire \$abc$153262$new_n19592_ ;
  wire \$abc$153262$new_n19594_ ;
  wire \$abc$153262$new_n19596_ ;
  wire \$abc$153262$new_n19606_ ;
  wire \$abc$153262$new_n19609_ ;
  wire \$abc$153262$new_n19614_ ;
  wire \$abc$153262$new_n19617_ ;
  wire \$abc$153262$new_n19622_ ;
  wire \$abc$153262$new_n19625_ ;
  wire \$abc$153262$new_n19628_ ;
  wire \$abc$153262$new_n19631_ ;
  wire \$abc$153262$new_n19785_ ;
  wire \$abc$153262$new_n19788_ ;
  wire \$abc$153262$new_n19794_ ;
  wire \$abc$153262$new_n19797_ ;
  wire \$abc$153262$new_n19804_ ;
  wire \$abc$153262$new_n19807_ ;
  wire \$abc$153262$new_n19812_ ;
  wire \$abc$153262$new_n19815_ ;
  wire \$abc$153262$new_n19820_ ;
  wire \$abc$153262$new_n19823_ ;
  wire \$abc$153262$new_n19826_ ;
  wire \$abc$153262$new_n19830_ ;
  wire \$abc$153262$new_n20069_ ;
  wire \$abc$153262$new_n20071_ ;
  wire \$abc$153262$new_n20074_ ;
  wire \$abc$153262$new_n20076_ ;
  wire \$abc$153262$new_n20082_ ;
  wire \$abc$153262$new_n20084_ ;
  wire \$abc$153262$new_n20088_ ;
  wire \$abc$153262$new_n20090_ ;
  wire \$abc$153262$new_n20094_ ;
  wire \$abc$153262$new_n20096_ ;
  wire \$abc$153262$new_n20098_ ;
  wire \$abc$153262$new_n20100_ ;
  wire \$abc$153262$new_n20133_ ;
  wire \$abc$153262$new_n20136_ ;
  wire \$abc$153262$new_n20177_ ;
  wire \$abc$153262$new_n20218_ ;
  wire \$abc$153262$new_n20239_ ;
  wire \$abc$153262$new_n20248_ ;
  wire \$abc$153262$new_n20263_ ;
  wire \$abc$153262$new_n20272_ ;
  wire \$abc$153262$new_n20287_ ;
  wire \$abc$153262$new_n20296_ ;
  wire \$abc$153262$new_n20305_ ;
  wire \$abc$153262$new_n20313_ ;
  wire \$abc$153262$new_n20354_ ;
  wire \$abc$153262$new_n20356_ ;
  wire \$abc$153262$new_n20362_ ;
  wire \$abc$153262$new_n20364_ ;
  wire \$abc$153262$new_n20368_ ;
  wire \$abc$153262$new_n20370_ ;
  wire \$abc$153262$new_n20374_ ;
  wire \$abc$153262$new_n20376_ ;
  wire \$abc$153262$new_n20378_ ;
  wire \$abc$153262$new_n20421_ ;
  wire \$abc$153262$new_n20449_ ;
  wire \$abc$153262$new_n20477_ ;
  wire \$abc$153262$new_n20496_ ;
  wire \$abc$153262$new_n20500_ ;
  wire \$abc$153262$new_n20502_ ;
  wire \$abc$153262$new_n20505_ ;
  wire \$abc$153262$new_n20507_ ;
  wire \$abc$153262$new_n20511_ ;
  wire \$abc$153262$new_n20513_ ;
  wire \$abc$153262$new_n20538_ ;
  wire \$abc$153262$new_n20542_ ;
  wire \$abc$153262$new_n20544_ ;
  wire \$abc$153262$new_n20547_ ;
  wire \$abc$153262$new_n20549_ ;
  wire \$abc$153262$new_n20553_ ;
  wire \$abc$153262$new_n20555_ ;
  wire \$abc$153262$new_n20557_ ;
  wire \$abc$153262$new_n20559_ ;
  wire \$abc$153262$new_n20578_ ;
  wire \$abc$153262$new_n20582_ ;
  wire \$abc$153262$new_n20584_ ;
  wire \$abc$153262$new_n20587_ ;
  wire \$abc$153262$new_n20589_ ;
  wire \$abc$153262$new_n20593_ ;
  wire \$abc$153262$new_n20595_ ;
  wire \$abc$153262$new_n20597_ ;
  wire \$abc$153262$new_n20599_ ;
  wire \$abc$153262$new_n20655_ ;
  wire \$abc$153262$new_n20984_ ;
  wire \$abc$153262$new_n21210_ ;
  wire \$abc$153262$new_n21220_ ;
  wire \$abc$153262$new_n21274_ ;
  wire \$abc$153262$new_n21287_ ;
  wire \$abc$153262$new_n21320_ ;
  wire \$abc$153262$new_n21333_ ;
  wire \$abc$153262$new_n21356_ ;
  wire \$abc$153262$new_n21369_ ;
  wire \$abc$153262$new_n21392_ ;
  wire \$abc$153262$new_n21405_ ;
  wire \$abc$153262$new_n21418_ ;
  wire \$abc$153262$new_n21429_ ;
  wire \$abc$153262$new_n21708_ ;
  wire \$abc$153262$new_n21749_ ;
  wire \$abc$153262$new_n21757_ ;
  wire \$abc$153262$new_n21781_ ;
  wire \$abc$153262$new_n21789_ ;
  wire \$abc$153262$new_n21805_ ;
  wire \$abc$153262$new_n21813_ ;
  wire \$abc$153262$new_n21827_ ;
  wire \$abc$153262$new_n21835_ ;
  wire \$abc$153262$new_n21843_ ;
  wire \$abc$153262$new_n21848_ ;
  wire \$abc$153262$new_n22095_ ;
  wire \$abc$153262$new_n22140_ ;
  wire \$abc$153262$new_n22173_ ;
  wire \$abc$153262$new_n22186_ ;
  wire \$abc$153262$new_n22209_ ;
  wire \$abc$153262$new_n22222_ ;
  wire \$abc$153262$new_n22245_ ;
  wire \$abc$153262$new_n22258_ ;
  wire \$abc$153262$new_n22271_ ;
  wire \$abc$153262$new_n22283_ ;
  wire \$abc$153262$new_n22323_ ;
  wire \$abc$153262$new_n22325_ ;
  wire \$abc$153262$new_n22329_ ;
  wire \$abc$153262$new_n22331_ ;
  wire \$abc$153262$new_n22337_ ;
  wire \$abc$153262$new_n22339_ ;
  wire \$abc$153262$new_n22343_ ;
  wire \$abc$153262$new_n22345_ ;
  wire \$abc$153262$new_n22349_ ;
  wire \$abc$153262$new_n22351_ ;
  wire \$abc$153262$new_n22353_ ;
  wire \$abc$153262$new_n22374_ ;
  wire \$abc$153262$new_n22378_ ;
  wire \$abc$153262$new_n22380_ ;
  wire \$abc$153262$new_n22386_ ;
  wire \$abc$153262$new_n22388_ ;
  wire \$abc$153262$new_n22392_ ;
  wire \$abc$153262$new_n22394_ ;
  wire \$abc$153262$new_n22398_ ;
  wire \$abc$153262$new_n22400_ ;
  wire \$abc$153262$new_n22420_ ;
  wire \$abc$153262$new_n22423_ ;
  wire \$abc$153262$new_n22425_ ;
  wire \$abc$153262$new_n22431_ ;
  wire \$abc$153262$new_n22433_ ;
  wire \$abc$153262$new_n22437_ ;
  wire \$abc$153262$new_n22439_ ;
  wire \$abc$153262$new_n22443_ ;
  wire \$abc$153262$new_n22445_ ;
  wire \$abc$153262$new_n22491_ ;
  wire \$abc$153262$new_n22533_ ;
  wire \$abc$153262$new_n22575_ ;
  wire \$abc$153262$new_n22616_ ;
  wire \$abc$171203$new_n602_ ;
  wire \$abc$171203$new_n790_ ;
  wire \$abc$171203$new_n799_ ;
  wire \$abc$171203$new_n803_ ;
  wire \$abc$171203$new_n805_ ;
  wire \$abc$171203$new_n807_ ;
  wire \$abc$171203$new_n809_ ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233382 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233386 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233390 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233394 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233398 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233402 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233406 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233410 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233414 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233418 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233422 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233426 ;
  wire \$abc$371688$auto$rtlil.cc:2715:NotGate$233430 ;
  wire \$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] ;
  wire \$abc$371688$new_new_n4567__ ;
  wire \$abc$371688$new_new_n4576__ ;
  wire \$abc$371688$new_new_n4578__ ;
  wire \$abc$371688$new_new_n4597__ ;
  wire \$abc$371688$new_new_n4598__ ;
  wire \$abc$371688$new_new_n4599__ ;
  wire \$abc$371688$new_new_n4600__ ;
  wire \$abc$371688$new_new_n4601__ ;
  wire \$abc$371688$new_new_n4602__ ;
  wire \$abc$371688$new_new_n4603__ ;
  wire \$abc$371688$new_new_n4604__ ;
  wire \$abc$371688$new_new_n4605__ ;
  wire \$abc$371688$new_new_n4606__ ;
  wire \$abc$371688$new_new_n4607__ ;
  wire \$abc$371688$new_new_n4608__ ;
  wire \$abc$371688$new_new_n4609__ ;
  wire \$abc$371688$new_new_n4610__ ;
  wire \$abc$371688$new_new_n4611__ ;
  wire \$abc$371688$new_new_n4612__ ;
  wire \$abc$371688$new_new_n4613__ ;
  wire \$abc$371688$new_new_n4614__ ;
  wire \$abc$371688$new_new_n4615__ ;
  wire \$abc$371688$new_new_n4616__ ;
  wire \$abc$371688$new_new_n4617__ ;
  wire \$abc$371688$new_new_n4618__ ;
  wire \$abc$371688$new_new_n4619__ ;
  wire \$abc$371688$new_new_n4620__ ;
  wire \$abc$371688$new_new_n4621__ ;
  wire \$abc$371688$new_new_n4622__ ;
  wire \$abc$371688$new_new_n4623__ ;
  wire \$abc$371688$new_new_n4624__ ;
  wire \$abc$371688$new_new_n4625__ ;
  wire \$abc$371688$new_new_n4626__ ;
  wire \$abc$371688$new_new_n4627__ ;
  wire \$abc$371688$new_new_n4628__ ;
  wire \$abc$371688$new_new_n4629__ ;
  wire \$abc$371688$new_new_n4630__ ;
  wire \$abc$371688$new_new_n4631__ ;
  wire \$abc$371688$new_new_n4632__ ;
  wire \$abc$371688$new_new_n4633__ ;
  wire \$abc$371688$new_new_n4634__ ;
  wire \$abc$371688$new_new_n4635__ ;
  wire \$abc$371688$new_new_n4636__ ;
  wire \$abc$371688$new_new_n4637__ ;
  wire \$abc$371688$new_new_n4638__ ;
  wire \$abc$371688$new_new_n4639__ ;
  wire \$abc$371688$new_new_n4641__ ;
  wire \$abc$371688$new_new_n4642__ ;
  wire \$abc$371688$new_new_n4643__ ;
  wire \$abc$371688$new_new_n4644__ ;
  wire \$abc$371688$new_new_n4645__ ;
  wire \$abc$371688$new_new_n4646__ ;
  wire \$abc$371688$new_new_n4647__ ;
  wire \$abc$371688$new_new_n4648__ ;
  wire \$abc$371688$new_new_n4649__ ;
  wire \$abc$371688$new_new_n4651__ ;
  wire \$abc$371688$new_new_n4655__ ;
  wire \$abc$371688$new_new_n4656__ ;
  wire \$abc$371688$new_new_n4657__ ;
  wire \$abc$371688$new_new_n4658__ ;
  wire \$abc$371688$new_new_n4659__ ;
  wire \$abc$371688$new_new_n4660__ ;
  wire \$abc$371688$new_new_n4661__ ;
  wire \$abc$371688$new_new_n4662__ ;
  wire \$abc$371688$new_new_n4663__ ;
  wire \$abc$371688$new_new_n4664__ ;
  wire \$abc$371688$new_new_n4666__ ;
  wire \$abc$371688$new_new_n4667__ ;
  wire \$abc$371688$new_new_n4668__ ;
  wire \$abc$371688$new_new_n4669__ ;
  wire \$abc$371688$new_new_n4670__ ;
  wire \$abc$371688$new_new_n4671__ ;
  wire \$abc$371688$new_new_n4672__ ;
  wire \$abc$371688$new_new_n4673__ ;
  wire \$abc$371688$new_new_n4674__ ;
  wire \$abc$371688$new_new_n4676__ ;
  wire \$abc$371688$new_new_n4677__ ;
  wire \$abc$371688$new_new_n4678__ ;
  wire \$abc$371688$new_new_n4679__ ;
  wire \$abc$371688$new_new_n4680__ ;
  wire \$abc$371688$new_new_n4682__ ;
  wire \$abc$371688$new_new_n4683__ ;
  wire \$abc$371688$new_new_n4684__ ;
  wire \$abc$371688$new_new_n4685__ ;
  wire \$abc$371688$new_new_n4687__ ;
  wire \$abc$371688$new_new_n4688__ ;
  wire \$abc$371688$new_new_n4690__ ;
  wire \$abc$371688$new_new_n4691__ ;
  wire \$abc$371688$new_new_n4693__ ;
  wire \$abc$371688$new_new_n4694__ ;
  wire \$abc$371688$new_new_n4696__ ;
  wire \$abc$371688$new_new_n4697__ ;
  wire \$abc$371688$new_new_n4700__ ;
  wire \$abc$371688$new_new_n4701__ ;
  wire \$abc$371688$new_new_n4705__ ;
  wire \$abc$371688$new_new_n4708__ ;
  wire \$abc$371688$new_new_n4710__ ;
  wire \$abc$371688$new_new_n4715__ ;
  wire \$abc$371688$new_new_n4717__ ;
  wire \$abc$371688$new_new_n4719__ ;
  wire \$abc$371688$new_new_n4726__ ;
  wire \$abc$371688$new_new_n4727__ ;
  wire \$abc$371688$new_new_n4728__ ;
  wire \$abc$371688$new_new_n4732__ ;
  wire \$abc$371688$new_new_n4733__ ;
  wire \$abc$371688$new_new_n4734__ ;
  wire \$abc$371688$new_new_n4736__ ;
  wire \$abc$371688$new_new_n4737__ ;
  wire \$abc$371688$new_new_n4738__ ;
  wire \$abc$371688$new_new_n4741__ ;
  wire \$abc$371688$new_new_n4743__ ;
  wire \$abc$371688$new_new_n4744__ ;
  wire \$abc$371688$new_new_n4747__ ;
  wire \$abc$371688$new_new_n4749__ ;
  wire \$abc$371688$new_new_n4750__ ;
  wire \$abc$371688$new_new_n4752__ ;
  wire \$abc$371688$new_new_n4755__ ;
  wire \$abc$371688$new_new_n4757__ ;
  wire \$abc$371688$new_new_n4761__ ;
  wire \$abc$371688$new_new_n4762__ ;
  wire \$abc$371688$new_new_n4763__ ;
  wire \$abc$371688$new_new_n4764__ ;
  wire \$abc$371688$new_new_n4781__ ;
  wire \$abc$371688$new_new_n4782__ ;
  wire \$abc$371688$new_new_n4783__ ;
  wire \$abc$371688$new_new_n4795__ ;
  wire \$abc$371688$new_new_n4800__ ;
  wire \$abc$371688$new_new_n4802__ ;
  wire \$abc$371688$new_new_n4805__ ;
  wire \$abc$371688$new_new_n4809__ ;
  wire \$abc$371688$new_new_n4813__ ;
  wire \$abc$371688$new_new_n4817__ ;
  wire \$abc$371688$new_new_n4818__ ;
  wire \$abc$371688$new_new_n4819__ ;
  wire \$abc$371688$new_new_n4820__ ;
  wire \$abc$371688$new_new_n4821__ ;
  wire \$abc$371688$new_new_n4822__ ;
  wire \$abc$371688$new_new_n4823__ ;
  wire \$abc$371688$new_new_n4824__ ;
  wire \$abc$371688$new_new_n4825__ ;
  wire \$abc$371688$new_new_n4826__ ;
  wire \$abc$371688$new_new_n4827__ ;
  wire \$abc$371688$new_new_n4828__ ;
  wire \$abc$371688$new_new_n4829__ ;
  wire \$abc$371688$new_new_n4830__ ;
  wire \$abc$371688$new_new_n4831__ ;
  wire \$abc$371688$new_new_n4832__ ;
  wire \$abc$371688$new_new_n4833__ ;
  wire \$abc$371688$new_new_n4834__ ;
  wire \$abc$371688$new_new_n4835__ ;
  wire \$abc$371688$new_new_n4836__ ;
  wire \$abc$371688$new_new_n4838__ ;
  wire \$abc$371688$new_new_n4840__ ;
  wire \$abc$371688$new_new_n4841__ ;
  wire \$abc$371688$new_new_n4842__ ;
  wire \$abc$371688$new_new_n4843__ ;
  wire \$abc$371688$new_new_n4844__ ;
  wire \$abc$371688$new_new_n4845__ ;
  wire \$abc$371688$new_new_n4846__ ;
  wire \$abc$371688$new_new_n4847__ ;
  wire \$abc$371688$new_new_n4848__ ;
  wire \$abc$371688$new_new_n4849__ ;
  wire \$abc$371688$new_new_n4850__ ;
  wire \$abc$371688$new_new_n4851__ ;
  wire \$abc$371688$new_new_n4852__ ;
  wire \$abc$371688$new_new_n4853__ ;
  wire \$abc$371688$new_new_n4854__ ;
  wire \$abc$371688$new_new_n4855__ ;
  wire \$abc$371688$new_new_n4856__ ;
  wire \$abc$371688$new_new_n4857__ ;
  wire \$abc$371688$new_new_n4858__ ;
  wire \$abc$371688$new_new_n4859__ ;
  wire \$abc$371688$new_new_n4860__ ;
  wire \$abc$371688$new_new_n4861__ ;
  wire \$abc$371688$new_new_n4862__ ;
  wire \$abc$371688$new_new_n4863__ ;
  wire \$abc$371688$new_new_n4864__ ;
  wire \$abc$371688$new_new_n4866__ ;
  wire \$abc$371688$new_new_n4867__ ;
  wire \$abc$371688$new_new_n4868__ ;
  wire \$abc$371688$new_new_n4869__ ;
  wire \$abc$371688$new_new_n4870__ ;
  wire \$abc$371688$new_new_n4871__ ;
  wire \$abc$371688$new_new_n4872__ ;
  wire \$abc$371688$new_new_n4874__ ;
  wire \$abc$371688$new_new_n4877__ ;
  wire \$abc$371688$new_new_n4878__ ;
  wire \$abc$371688$new_new_n4879__ ;
  wire \$abc$371688$new_new_n4880__ ;
  wire \$abc$371688$new_new_n4881__ ;
  wire \$abc$371688$new_new_n4884__ ;
  wire \$abc$371688$new_new_n4886__ ;
  wire \$abc$371688$new_new_n4887__ ;
  wire \$abc$371688$new_new_n4888__ ;
  wire \$abc$371688$new_new_n4889__ ;
  wire \$abc$371688$new_new_n4890__ ;
  wire \$abc$371688$new_new_n4891__ ;
  wire \$abc$371688$new_new_n4892__ ;
  wire \$abc$371688$new_new_n4893__ ;
  wire \$abc$371688$new_new_n4894__ ;
  wire \$abc$371688$new_new_n4895__ ;
  wire \$abc$371688$new_new_n4896__ ;
  wire \$abc$371688$new_new_n4897__ ;
  wire \$abc$371688$new_new_n4898__ ;
  wire \$abc$371688$new_new_n4899__ ;
  wire \$abc$371688$new_new_n4900__ ;
  wire \$abc$371688$new_new_n4901__ ;
  wire \$abc$371688$new_new_n4902__ ;
  wire \$abc$371688$new_new_n4903__ ;
  wire \$abc$371688$new_new_n4904__ ;
  wire \$abc$371688$new_new_n4905__ ;
  wire \$abc$371688$new_new_n4906__ ;
  wire \$abc$371688$new_new_n4907__ ;
  wire \$abc$371688$new_new_n4908__ ;
  wire \$abc$371688$new_new_n4909__ ;
  wire \$abc$371688$new_new_n4910__ ;
  wire \$abc$371688$new_new_n4911__ ;
  wire \$abc$371688$new_new_n4913__ ;
  wire \$abc$371688$new_new_n4914__ ;
  wire \$abc$371688$new_new_n4915__ ;
  wire \$abc$371688$new_new_n4916__ ;
  wire \$abc$371688$new_new_n4917__ ;
  wire \$abc$371688$new_new_n4918__ ;
  wire \$abc$371688$new_new_n4919__ ;
  wire \$abc$371688$new_new_n4920__ ;
  wire \$abc$371688$new_new_n4921__ ;
  wire \$abc$371688$new_new_n4922__ ;
  wire \$abc$371688$new_new_n4923__ ;
  wire \$abc$371688$new_new_n4924__ ;
  wire \$abc$371688$new_new_n4925__ ;
  wire \$abc$371688$new_new_n4926__ ;
  wire \$abc$371688$new_new_n4928__ ;
  wire \$abc$371688$new_new_n4929__ ;
  wire \$abc$371688$new_new_n4930__ ;
  wire \$abc$371688$new_new_n4931__ ;
  wire \$abc$371688$new_new_n4933__ ;
  wire \$abc$371688$new_new_n4934__ ;
  wire \$abc$371688$new_new_n4935__ ;
  wire \$abc$371688$new_new_n4937__ ;
  wire \$abc$371688$new_new_n4938__ ;
  wire \$abc$371688$new_new_n4939__ ;
  wire \$abc$371688$new_new_n4940__ ;
  wire \$abc$371688$new_new_n4941__ ;
  wire \$abc$371688$new_new_n4942__ ;
  wire \$abc$371688$new_new_n4943__ ;
  wire \$abc$371688$new_new_n4944__ ;
  wire \$abc$371688$new_new_n4945__ ;
  wire \$abc$371688$new_new_n4946__ ;
  wire \$abc$371688$new_new_n4947__ ;
  wire \$abc$371688$new_new_n4948__ ;
  wire \$abc$371688$new_new_n4949__ ;
  wire \$abc$371688$new_new_n4950__ ;
  wire \$abc$371688$new_new_n4951__ ;
  wire \$abc$371688$new_new_n4952__ ;
  wire \$abc$371688$new_new_n4953__ ;
  wire \$abc$371688$new_new_n4954__ ;
  wire \$abc$371688$new_new_n4955__ ;
  wire \$abc$371688$new_new_n4956__ ;
  wire \$abc$371688$new_new_n4957__ ;
  wire \$abc$371688$new_new_n4958__ ;
  wire \$abc$371688$new_new_n4959__ ;
  wire \$abc$371688$new_new_n4960__ ;
  wire \$abc$371688$new_new_n4961__ ;
  wire \$abc$371688$new_new_n4962__ ;
  wire \$abc$371688$new_new_n4963__ ;
  wire \$abc$371688$new_new_n4964__ ;
  wire \$abc$371688$new_new_n4965__ ;
  wire \$abc$371688$new_new_n4966__ ;
  wire \$abc$371688$new_new_n4967__ ;
  wire \$abc$371688$new_new_n4968__ ;
  wire \$abc$371688$new_new_n4969__ ;
  wire \$abc$371688$new_new_n4970__ ;
  wire \$abc$371688$new_new_n4971__ ;
  wire \$abc$371688$new_new_n4972__ ;
  wire \$abc$371688$new_new_n4973__ ;
  wire \$abc$371688$new_new_n4974__ ;
  wire \$abc$371688$new_new_n4975__ ;
  wire \$abc$371688$new_new_n4976__ ;
  wire \$abc$371688$new_new_n4977__ ;
  wire \$abc$371688$new_new_n4978__ ;
  wire \$abc$371688$new_new_n4979__ ;
  wire \$abc$371688$new_new_n4980__ ;
  wire \$abc$371688$new_new_n4981__ ;
  wire \$abc$371688$new_new_n4982__ ;
  wire \$abc$371688$new_new_n4983__ ;
  wire \$abc$371688$new_new_n4984__ ;
  wire \$abc$371688$new_new_n4985__ ;
  wire \$abc$371688$new_new_n4986__ ;
  wire \$abc$371688$new_new_n4988__ ;
  wire \$abc$371688$new_new_n4989__ ;
  wire \$abc$371688$new_new_n4990__ ;
  wire \$abc$371688$new_new_n4991__ ;
  wire \$abc$371688$new_new_n4992__ ;
  wire \$abc$371688$new_new_n4993__ ;
  wire \$abc$371688$new_new_n4994__ ;
  wire \$abc$371688$new_new_n4995__ ;
  wire \$abc$371688$new_new_n4996__ ;
  wire \$abc$371688$new_new_n4997__ ;
  wire \$abc$371688$new_new_n4998__ ;
  wire \$abc$371688$new_new_n4999__ ;
  wire \$abc$371688$new_new_n5000__ ;
  wire \$abc$371688$new_new_n5001__ ;
  wire \$abc$371688$new_new_n5002__ ;
  wire \$abc$371688$new_new_n5003__ ;
  wire \$abc$371688$new_new_n5004__ ;
  wire \$abc$371688$new_new_n5005__ ;
  wire \$abc$371688$new_new_n5006__ ;
  wire \$abc$371688$new_new_n5007__ ;
  wire \$abc$371688$new_new_n5008__ ;
  wire \$abc$371688$new_new_n5009__ ;
  wire \$abc$371688$new_new_n5010__ ;
  wire \$abc$371688$new_new_n5011__ ;
  wire \$abc$371688$new_new_n5012__ ;
  wire \$abc$371688$new_new_n5013__ ;
  wire \$abc$371688$new_new_n5014__ ;
  wire \$abc$371688$new_new_n5015__ ;
  wire \$abc$371688$new_new_n5016__ ;
  wire \$abc$371688$new_new_n5017__ ;
  wire \$abc$371688$new_new_n5018__ ;
  wire \$abc$371688$new_new_n5019__ ;
  wire \$abc$371688$new_new_n5020__ ;
  wire \$abc$371688$new_new_n5021__ ;
  wire \$abc$371688$new_new_n5022__ ;
  wire \$abc$371688$new_new_n5023__ ;
  wire \$abc$371688$new_new_n5024__ ;
  wire \$abc$371688$new_new_n5025__ ;
  wire \$abc$371688$new_new_n5026__ ;
  wire \$abc$371688$new_new_n5027__ ;
  wire \$abc$371688$new_new_n5028__ ;
  wire \$abc$371688$new_new_n5029__ ;
  wire \$abc$371688$new_new_n5030__ ;
  wire \$abc$371688$new_new_n5031__ ;
  wire \$abc$371688$new_new_n5032__ ;
  wire \$abc$371688$new_new_n5033__ ;
  wire \$abc$371688$new_new_n5034__ ;
  wire \$abc$371688$new_new_n5035__ ;
  wire \$abc$371688$new_new_n5036__ ;
  wire \$abc$371688$new_new_n5037__ ;
  wire \$abc$371688$new_new_n5038__ ;
  wire \$abc$371688$new_new_n5039__ ;
  wire \$abc$371688$new_new_n5040__ ;
  wire \$abc$371688$new_new_n5041__ ;
  wire \$abc$371688$new_new_n5043__ ;
  wire \$abc$371688$new_new_n5044__ ;
  wire \$abc$371688$new_new_n5045__ ;
  wire \$abc$371688$new_new_n5046__ ;
  wire \$abc$371688$new_new_n5047__ ;
  wire \$abc$371688$new_new_n5048__ ;
  wire \$abc$371688$new_new_n5049__ ;
  wire \$abc$371688$new_new_n5051__ ;
  wire \$abc$371688$new_new_n5052__ ;
  wire \$abc$371688$new_new_n5053__ ;
  wire \$abc$371688$new_new_n5055__ ;
  wire \$abc$371688$new_new_n5056__ ;
  wire \$abc$371688$new_new_n5057__ ;
  wire \$abc$371688$new_new_n5058__ ;
  wire \$abc$371688$new_new_n5060__ ;
  wire \$abc$371688$new_new_n5061__ ;
  wire \$abc$371688$new_new_n5062__ ;
  wire \$abc$371688$new_new_n5063__ ;
  wire \$abc$371688$new_new_n5064__ ;
  wire \$abc$371688$new_new_n5066__ ;
  wire \$abc$371688$new_new_n5067__ ;
  wire \$abc$371688$new_new_n5068__ ;
  wire \$abc$371688$new_new_n5070__ ;
  wire \$abc$371688$new_new_n5072__ ;
  wire \$abc$371688$new_new_n5073__ ;
  wire \$abc$371688$new_new_n5075__ ;
  wire \$abc$371688$new_new_n5076__ ;
  wire \$abc$371688$new_new_n5077__ ;
  wire \$abc$371688$new_new_n5078__ ;
  wire \$abc$371688$new_new_n5079__ ;
  wire \$abc$371688$new_new_n5080__ ;
  wire \$abc$371688$new_new_n5081__ ;
  wire \$abc$371688$new_new_n5082__ ;
  wire \$abc$371688$new_new_n5083__ ;
  wire \$abc$371688$new_new_n5084__ ;
  wire \$abc$371688$new_new_n5085__ ;
  wire \$abc$371688$new_new_n5086__ ;
  wire \$abc$371688$new_new_n5088__ ;
  wire \$abc$371688$new_new_n5090__ ;
  wire \$abc$371688$new_new_n5093__ ;
  wire \$abc$371688$new_new_n5101__ ;
  wire \$abc$371688$new_new_n5102__ ;
  wire \$abc$371688$new_new_n5103__ ;
  wire \$abc$371688$new_new_n5104__ ;
  wire \$abc$371688$new_new_n5105__ ;
  wire \$abc$371688$new_new_n5106__ ;
  wire \$abc$371688$new_new_n5107__ ;
  wire \$abc$371688$new_new_n5108__ ;
  wire \$abc$371688$new_new_n5109__ ;
  wire \$abc$371688$new_new_n5110__ ;
  wire \$abc$371688$new_new_n5111__ ;
  wire \$abc$371688$new_new_n5112__ ;
  wire \$abc$371688$new_new_n5114__ ;
  wire \$abc$371688$new_new_n5115__ ;
  wire \$abc$371688$new_new_n5116__ ;
  wire \$abc$371688$new_new_n5117__ ;
  wire \$abc$371688$new_new_n5118__ ;
  wire \$abc$371688$new_new_n5123__ ;
  wire \$abc$371688$new_new_n5125__ ;
  wire \$abc$371688$new_new_n5127__ ;
  wire \$abc$371688$new_new_n5132__ ;
  wire \$abc$371688$new_new_n5137__ ;
  wire \$abc$371688$new_new_n5140__ ;
  wire \$abc$371688$new_new_n5143__ ;
  wire \$abc$371688$new_new_n5146__ ;
  wire \$abc$371688$new_new_n5148__ ;
  wire \$abc$371688$new_new_n5152__ ;
  wire \$abc$371688$new_new_n5153__ ;
  wire \$abc$371688$new_new_n5154__ ;
  wire \$abc$371688$new_new_n5155__ ;
  wire \$abc$371688$new_new_n5156__ ;
  wire \$abc$371688$new_new_n5157__ ;
  wire \$abc$371688$new_new_n5158__ ;
  wire \$abc$371688$new_new_n5159__ ;
  wire \$abc$371688$new_new_n5162__ ;
  wire \$abc$371688$new_new_n5164__ ;
  wire \$abc$371688$new_new_n5166__ ;
  wire \$abc$371688$new_new_n5169__ ;
  wire \$abc$371688$new_new_n5172__ ;
  wire \$abc$371688$new_new_n5175__ ;
  wire \$abc$371688$new_new_n5178__ ;
  wire \$abc$371688$new_new_n5195__ ;
  wire \$abc$371688$new_new_n5197__ ;
  wire \$abc$371688$new_new_n5199__ ;
  wire \$abc$371688$new_new_n5201__ ;
  wire \$abc$371688$new_new_n5202__ ;
  wire \$abc$371688$new_new_n5203__ ;
  wire \$abc$371688$new_new_n5204__ ;
  wire \$abc$371688$new_new_n5205__ ;
  wire \$abc$371688$new_new_n5207__ ;
  wire \$abc$371688$new_new_n5208__ ;
  wire \$abc$371688$new_new_n5209__ ;
  wire \$abc$371688$new_new_n5210__ ;
  wire \$abc$371688$new_new_n5211__ ;
  wire \$abc$371688$new_new_n5213__ ;
  wire \$abc$371688$new_new_n5214__ ;
  wire \$abc$371688$new_new_n5215__ ;
  wire \$abc$371688$new_new_n5216__ ;
  wire \$abc$371688$new_new_n5217__ ;
  wire \$abc$371688$new_new_n5219__ ;
  wire \$abc$371688$new_new_n5220__ ;
  wire \$abc$371688$new_new_n5221__ ;
  wire \$abc$371688$new_new_n5223__ ;
  wire \$abc$371688$new_new_n5224__ ;
  wire \$abc$371688$new_new_n5225__ ;
  wire \$abc$371688$new_new_n5227__ ;
  wire \$abc$371688$new_new_n5228__ ;
  wire \$abc$371688$new_new_n5231__ ;
  wire \$abc$371688$new_new_n5232__ ;
  wire \$abc$371688$new_new_n5233__ ;
  wire \$abc$371688$new_new_n5234__ ;
  wire \$abc$371688$new_new_n5236__ ;
  wire \$abc$371688$new_new_n5237__ ;
  wire \$abc$371688$new_new_n5238__ ;
  wire \$abc$371688$new_new_n5239__ ;
  wire \$abc$371688$new_new_n5241__ ;
  wire \$abc$371688$new_new_n5242__ ;
  wire \$abc$371688$new_new_n5243__ ;
  wire \$abc$371688$new_new_n5245__ ;
  wire \$abc$371688$new_new_n5246__ ;
  wire \$abc$371688$new_new_n5247__ ;
  wire \$abc$371688$new_new_n5248__ ;
  wire \$abc$371688$new_new_n5250__ ;
  wire \$abc$371688$new_new_n5251__ ;
  wire \$abc$371688$new_new_n5253__ ;
  wire \$abc$371688$new_new_n5254__ ;
  wire \$abc$371688$new_new_n5255__ ;
  wire \$abc$371688$new_new_n5256__ ;
  wire \$abc$371688$new_new_n5258__ ;
  wire \$abc$371688$new_new_n5259__ ;
  wire \$abc$371688$new_new_n5261__ ;
  wire \$abc$371688$new_new_n5262__ ;
  wire \$abc$371688$new_new_n5263__ ;
  wire \$abc$371688$new_new_n5265__ ;
  wire \$abc$371688$new_new_n5266__ ;
  wire \$abc$371688$new_new_n5268__ ;
  wire \$abc$371688$new_new_n5269__ ;
  wire \$abc$371688$new_new_n5270__ ;
  wire \$abc$371688$new_new_n5271__ ;
  wire \$abc$371688$new_new_n5274__ ;
  wire \$abc$371688$new_new_n5275__ ;
  wire \$abc$371688$new_new_n5276__ ;
  wire \$abc$371688$new_new_n5278__ ;
  wire \$abc$371688$new_new_n5279__ ;
  wire \$abc$371688$new_new_n5280__ ;
  wire \$abc$371688$new_new_n5281__ ;
  wire \$abc$371688$new_new_n5282__ ;
  wire \$abc$371688$new_new_n5283__ ;
  wire \$abc$371688$new_new_n5285__ ;
  wire \$abc$371688$new_new_n5286__ ;
  wire \$abc$371688$new_new_n5287__ ;
  wire \$abc$371688$new_new_n5288__ ;
  wire \$abc$371688$new_new_n5290__ ;
  wire \$abc$371688$new_new_n5291__ ;
  wire \$abc$371688$new_new_n5292__ ;
  wire \$abc$371688$new_new_n5293__ ;
  wire \$abc$371688$new_new_n5294__ ;
  wire \$abc$371688$new_new_n5296__ ;
  wire \$abc$371688$new_new_n5297__ ;
  wire \$abc$371688$new_new_n5298__ ;
  wire \$abc$371688$new_new_n5299__ ;
  wire \$abc$371688$new_new_n5300__ ;
  wire \$abc$371688$new_new_n5302__ ;
  wire \$abc$371688$new_new_n5303__ ;
  wire \$abc$371688$new_new_n5304__ ;
  wire \$abc$371688$new_new_n5305__ ;
  wire \$abc$371688$new_new_n5306__ ;
  wire \$abc$371688$new_new_n5307__ ;
  wire \$abc$371688$new_new_n5309__ ;
  wire \$abc$371688$new_new_n5310__ ;
  wire \$abc$371688$new_new_n5311__ ;
  wire \$abc$371688$new_new_n5312__ ;
  wire \$abc$371688$new_new_n5313__ ;
  wire \$abc$371688$new_new_n5315__ ;
  wire \$abc$371688$new_new_n5316__ ;
  wire \$abc$371688$new_new_n5317__ ;
  wire \$abc$371688$new_new_n5318__ ;
  wire \$abc$371688$new_new_n5320__ ;
  wire \$abc$371688$new_new_n5321__ ;
  wire \$abc$371688$new_new_n5322__ ;
  wire \$abc$371688$new_new_n5324__ ;
  wire \$abc$371688$new_new_n5326__ ;
  wire \$abc$371688$new_new_n5327__ ;
  wire \$abc$371688$new_new_n5329__ ;
  wire \$abc$371688$new_new_n5330__ ;
  wire \$abc$371688$new_new_n5332__ ;
  wire \$abc$371688$new_new_n5333__ ;
  wire \$abc$371688$new_new_n5334__ ;
  wire \$abc$371688$new_new_n5335__ ;
  wire \$abc$371688$new_new_n5337__ ;
  wire \$abc$371688$new_new_n5338__ ;
  wire \$abc$371688$new_new_n5340__ ;
  wire \$abc$371688$new_new_n5341__ ;
  wire \$abc$371688$new_new_n5342__ ;
  wire \$abc$371688$new_new_n5344__ ;
  wire \$abc$371688$new_new_n5345__ ;
  wire \$abc$371688$new_new_n5346__ ;
  wire \$abc$371688$new_new_n5348__ ;
  wire \$abc$371688$new_new_n5349__ ;
  wire \$abc$371688$new_new_n5354__ ;
  wire \$abc$371688$new_new_n5371__ ;
  wire \$abc$371688$new_new_n5378__ ;
  wire \$abc$371688$new_new_n5379__ ;
  wire \$abc$371688$new_new_n5380__ ;
  wire \$abc$371688$new_new_n5381__ ;
  wire \$abc$371688$new_new_n5382__ ;
  wire \$abc$371688$new_new_n5384__ ;
  wire \$abc$371688$new_new_n5385__ ;
  wire \$abc$371688$new_new_n5386__ ;
  wire \$abc$371688$new_new_n5387__ ;
  wire \$abc$371688$new_new_n5388__ ;
  wire \$abc$371688$new_new_n5397__ ;
  wire \$abc$371688$new_new_n5399__ ;
  wire \$abc$371688$new_new_n5400__ ;
  wire \$abc$371688$new_new_n5402__ ;
  wire \$abc$371688$new_new_n5403__ ;
  wire \$abc$371688$new_new_n5404__ ;
  wire \$abc$371688$new_new_n5406__ ;
  wire \$abc$371688$new_new_n5407__ ;
  wire \$abc$371688$new_new_n5409__ ;
  wire \$abc$371688$new_new_n5410__ ;
  wire \$abc$371688$new_new_n5412__ ;
  wire \$abc$371688$new_new_n5413__ ;
  wire \$abc$371688$new_new_n5414__ ;
  wire \$abc$371688$new_new_n5416__ ;
  wire \$abc$371688$new_new_n5417__ ;
  wire \$abc$371688$new_new_n5418__ ;
  wire \$abc$371688$new_new_n5420__ ;
  wire \$abc$371688$new_new_n5421__ ;
  wire \$abc$371688$new_new_n5423__ ;
  wire \$abc$371688$new_new_n5432__ ;
  wire \$abc$371688$new_new_n5433__ ;
  wire \$abc$371688$new_new_n5434__ ;
  wire \$abc$371688$new_new_n5435__ ;
  wire \$abc$371688$new_new_n5436__ ;
  wire \$abc$371688$new_new_n5437__ ;
  wire \$abc$371688$new_new_n5438__ ;
  wire \$abc$371688$new_new_n5439__ ;
  wire \$abc$371688$new_new_n5440__ ;
  wire \$abc$371688$new_new_n5442__ ;
  wire \$abc$371688$new_new_n5443__ ;
  wire \$abc$371688$new_new_n5444__ ;
  wire \$abc$371688$new_new_n5445__ ;
  wire \$abc$371688$new_new_n5446__ ;
  wire \$abc$371688$new_new_n5448__ ;
  wire \$abc$371688$new_new_n5449__ ;
  wire \$abc$371688$new_new_n5450__ ;
  wire \$abc$371688$new_new_n5451__ ;
  wire \$abc$371688$new_new_n5453__ ;
  wire \$abc$371688$new_new_n5454__ ;
  wire \$abc$371688$new_new_n5456__ ;
  wire \$abc$371688$new_new_n5460__ ;
  wire \$abc$371688$new_new_n5463__ ;
  wire \$abc$371688$new_new_n5466__ ;
  wire \$abc$371688$new_new_n5467__ ;
  wire \$abc$371688$new_new_n5468__ ;
  wire \$abc$371688$new_new_n5469__ ;
  wire \$abc$371688$new_new_n5471__ ;
  wire \$abc$371688$new_new_n5472__ ;
  wire \$abc$371688$new_new_n5474__ ;
  wire \$abc$371688$new_new_n5475__ ;
  wire \$abc$371688$new_new_n5476__ ;
  wire \$abc$371688$new_new_n5478__ ;
  wire \$abc$371688$new_new_n5481__ ;
  wire \$abc$371688$new_new_n5500__ ;
  wire \$abc$371688$new_new_n5501__ ;
  wire \$abc$371688$new_new_n5505__ ;
  wire \$abc$371688$new_new_n5511__ ;
  wire \$abc$371688$new_new_n5512__ ;
  wire \$abc$371688$new_new_n5513__ ;
  wire \$abc$371688$new_new_n5514__ ;
  wire \$abc$371688$new_new_n5515__ ;
  wire \$abc$371688$new_new_n5516__ ;
  wire \$abc$371688$new_new_n5518__ ;
  wire \$abc$371688$new_new_n5519__ ;
  wire \$abc$371688$new_new_n5520__ ;
  wire \$abc$371688$new_new_n5521__ ;
  wire \$abc$371688$new_new_n5522__ ;
  wire \$abc$371688$new_new_n5560__ ;
  wire \$abc$371688$new_new_n5561__ ;
  wire \$abc$371688$new_new_n5562__ ;
  wire \$abc$371688$new_new_n5563__ ;
  wire \$abc$371688$new_new_n5565__ ;
  wire \$abc$371688$new_new_n5566__ ;
  wire \$abc$371688$new_new_n5567__ ;
  wire \$abc$371688$new_new_n5568__ ;
  wire \$abc$371688$new_new_n5570__ ;
  wire \$abc$371688$new_new_n5571__ ;
  wire \$abc$371688$new_new_n5572__ ;
  wire \$abc$371688$new_new_n5573__ ;
  wire \$abc$371688$new_new_n5574__ ;
  wire \$abc$371688$new_new_n5577__ ;
  wire \$abc$371688$new_new_n5579__ ;
  wire \$abc$371688$new_new_n5580__ ;
  wire \$abc$371688$new_new_n5581__ ;
  wire \$abc$371688$new_new_n5582__ ;
  wire \$abc$371688$new_new_n5583__ ;
  wire \$abc$371688$new_new_n5585__ ;
  wire \$abc$371688$new_new_n5586__ ;
  wire \$abc$371688$new_new_n5587__ ;
  wire \$abc$371688$new_new_n5589__ ;
  wire \$abc$371688$new_new_n5590__ ;
  wire \$abc$371688$new_new_n5591__ ;
  wire \$abc$371688$new_new_n5593__ ;
  wire \$abc$371688$new_new_n5594__ ;
  wire \$abc$371688$new_new_n5595__ ;
  wire \$abc$371688$new_new_n5597__ ;
  wire \$abc$371688$new_new_n5598__ ;
  wire \$abc$371688$new_new_n5599__ ;
  wire \$abc$371688$new_new_n5600__ ;
  wire \$abc$371688$new_new_n5602__ ;
  wire \$abc$371688$new_new_n5603__ ;
  wire \$abc$371688$new_new_n5604__ ;
  wire \$abc$371688$new_new_n5605__ ;
  wire \$abc$371688$new_new_n5607__ ;
  wire \$abc$371688$new_new_n5608__ ;
  wire \$abc$371688$new_new_n5609__ ;
  wire \$abc$371688$new_new_n5611__ ;
  wire \$abc$371688$new_new_n5612__ ;
  wire \$abc$371688$new_new_n5613__ ;
  wire \$abc$371688$new_new_n5614__ ;
  wire \$abc$371688$new_new_n5616__ ;
  wire \$abc$371688$new_new_n5640__ ;
  wire \$abc$371688$new_new_n5641__ ;
  wire \$abc$371688$new_new_n5642__ ;
  wire \$abc$371688$new_new_n5643__ ;
  wire \$abc$371688$new_new_n5644__ ;
  wire \$abc$371688$new_new_n5645__ ;
  wire \$abc$371688$new_new_n5647__ ;
  wire \$abc$371688$new_new_n5648__ ;
  wire \$abc$371688$new_new_n5649__ ;
  wire \$abc$371688$new_new_n5650__ ;
  wire \$abc$371688$new_new_n5651__ ;
  wire \$abc$371688$new_new_n5653__ ;
  wire \$abc$371688$new_new_n5654__ ;
  wire \$abc$371688$new_new_n5655__ ;
  wire \$abc$371688$new_new_n5656__ ;
  wire \$abc$371688$new_new_n5657__ ;
  wire \$abc$371688$new_new_n5659__ ;
  wire \$abc$371688$new_new_n5660__ ;
  wire \$abc$371688$new_new_n5661__ ;
  wire \$abc$371688$new_new_n5662__ ;
  wire \$abc$371688$new_new_n5663__ ;
  wire \$abc$371688$new_new_n5665__ ;
  wire \$abc$371688$new_new_n5666__ ;
  wire \$abc$371688$new_new_n5667__ ;
  wire \$abc$371688$new_new_n5668__ ;
  wire \$abc$371688$new_new_n5670__ ;
  wire \$abc$371688$new_new_n5671__ ;
  wire \$abc$371688$new_new_n5672__ ;
  wire \$abc$371688$new_new_n5673__ ;
  wire \$abc$371688$new_new_n5674__ ;
  wire \$abc$371688$new_new_n5676__ ;
  wire \$abc$371688$new_new_n5677__ ;
  wire \$abc$371688$new_new_n5678__ ;
  wire \$abc$371688$new_new_n5679__ ;
  wire \$abc$371688$new_new_n5680__ ;
  wire \$abc$371688$new_new_n5731__ ;
  wire \$abc$371688$new_new_n5767__ ;
  wire \$abc$371688$new_new_n5774__ ;
  wire \$abc$371688$new_new_n5782__ ;
  wire \$abc$371688$new_new_n5783__ ;
  wire \$abc$371688$new_new_n5785__ ;
  wire \$abc$371688$new_new_n5786__ ;
  wire \$abc$371688$new_new_n5788__ ;
  wire \$abc$371688$new_new_n5789__ ;
  wire \$abc$371688$new_new_n5791__ ;
  wire \$abc$371688$new_new_n5792__ ;
  wire \$abc$371688$new_new_n5794__ ;
  wire \$abc$371688$new_new_n5795__ ;
  wire \$abc$371688$new_new_n5797__ ;
  wire \$abc$371688$new_new_n5798__ ;
  wire \$abc$371688$new_new_n5800__ ;
  wire \$abc$371688$new_new_n5801__ ;
  wire \$abc$371688$new_new_n5803__ ;
  wire \$abc$371688$new_new_n5804__ ;
  wire \$abc$371688$new_new_n5806__ ;
  wire \$abc$371688$new_new_n5807__ ;
  wire \$abc$371688$new_new_n5809__ ;
  wire \$abc$371688$new_new_n5810__ ;
  wire \$abc$371688$new_new_n5812__ ;
  wire \$abc$371688$new_new_n5813__ ;
  wire \$abc$371688$new_new_n5815__ ;
  wire \$abc$371688$new_new_n5816__ ;
  wire \$abc$371688$new_new_n5818__ ;
  wire \$abc$371688$new_new_n5819__ ;
  wire \$abc$371688$new_new_n5821__ ;
  wire \$abc$371688$new_new_n5822__ ;
  wire \$abc$371688$new_new_n5857__ ;
  wire \$abc$371688$new_new_n5877__ ;
  wire \$abc$371688$new_new_n5884__ ;
  wire \$abc$371688$new_new_n5885__ ;
  wire \$abc$371688$new_new_n5886__ ;
  wire \$abc$371688$new_new_n5887__ ;
  wire \$abc$371688$new_new_n5888__ ;
  wire \$abc$371688$new_new_n5889__ ;
  wire \$abc$371688$new_new_n5890__ ;
  wire \$abc$371688$new_new_n5891__ ;
  wire \$abc$371688$new_new_n5892__ ;
  wire \$abc$371688$new_new_n5893__ ;
  wire \$abc$371688$new_new_n5895__ ;
  wire \$abc$371688$new_new_n5896__ ;
  wire \$abc$371688$new_new_n5897__ ;
  wire \$abc$371688$new_new_n5898__ ;
  wire \$abc$371688$new_new_n5899__ ;
  wire \$abc$371688$new_new_n5900__ ;
  wire \$abc$371688$new_new_n5901__ ;
  wire \$abc$371688$new_new_n5902__ ;
  wire \$abc$371688$new_new_n5903__ ;
  wire \$abc$371688$new_new_n5904__ ;
  wire \$abc$371688$new_new_n5908__ ;
  wire \$abc$371688$new_new_n5909__ ;
  wire \$abc$371688$new_new_n5910__ ;
  wire \$abc$371688$new_new_n5911__ ;
  wire \$abc$371688$new_new_n5912__ ;
  wire \$abc$371688$new_new_n5919__ ;
  wire \$abc$371688$new_new_n5924__ ;
  wire \$abc$371688$new_new_n5939__ ;
  wire \$abc$371688$new_new_n5944__ ;
  wire \$abc$371688$new_new_n5961__ ;
  wire \$abc$371688$new_new_n5967__ ;
  wire \$abc$371688$new_new_n5969__ ;
  wire \$abc$371688$new_new_n6030__ ;
  wire \$abc$371688$new_new_n6037__ ;
  wire \$abc$371688$new_new_n6043__ ;
  wire \$abc$371688$new_new_n6117__ ;
  wire \$abc$371688$new_new_n6120__ ;
  wire \$abc$371688$new_new_n6128__ ;
  wire \$abc$371688$new_new_n6138__ ;
  wire \$abc$371688$new_new_n6144__ ;
  wire \$abc$371688$new_new_n6154__ ;
  wire \$abc$371688$new_new_n6177__ ;
  wire \$abc$371688$new_new_n6193__ ;
  wire \$abc$371688$new_new_n6210__ ;
  wire \$abc$371688$new_new_n6211__ ;
  wire \$abc$371688$new_new_n6212__ ;
  wire \$abc$371688$new_new_n6214__ ;
  wire \$abc$371688$new_new_n6215__ ;
  wire \$abc$371688$new_new_n6216__ ;
  wire \$abc$371688$new_new_n6218__ ;
  wire \$abc$371688$new_new_n6219__ ;
  wire \$abc$371688$new_new_n6221__ ;
  wire \$abc$371688$new_new_n6222__ ;
  wire \$abc$371688$new_new_n6223__ ;
  wire \$abc$371688$new_new_n6225__ ;
  wire \$abc$371688$new_new_n6226__ ;
  wire \$abc$371688$new_new_n6227__ ;
  wire \$abc$371688$new_new_n6228__ ;
  wire \$abc$371688$new_new_n6230__ ;
  wire \$abc$371688$new_new_n6231__ ;
  wire \$abc$371688$new_new_n6232__ ;
  wire \$abc$371688$new_new_n6233__ ;
  wire \$abc$371688$new_new_n6235__ ;
  wire \$abc$371688$new_new_n6236__ ;
  wire \$abc$371688$new_new_n6237__ ;
  wire \$abc$371688$new_new_n6238__ ;
  wire \$abc$371688$new_new_n6239__ ;
  wire \$abc$371688$new_new_n6241__ ;
  wire \$abc$371688$new_new_n6242__ ;
  wire \$abc$371688$new_new_n6243__ ;
  wire \$abc$371688$new_new_n6244__ ;
  wire \$abc$371688$new_new_n6249__ ;
  wire \$abc$371688$new_new_n6250__ ;
  wire \$abc$371688$new_new_n6253__ ;
  wire \$abc$371688$new_new_n6254__ ;
  wire \$abc$371688$new_new_n6257__ ;
  wire \$abc$371688$new_new_n6258__ ;
  wire \$abc$371688$new_new_n6260__ ;
  wire \$abc$371688$new_new_n6264__ ;
  wire \$abc$371688$new_new_n6270__ ;
  wire \$abc$371688$new_new_n6271__ ;
  wire \$abc$371688$new_new_n6272__ ;
  wire \$abc$371688$new_new_n6276__ ;
  wire \$abc$371688$new_new_n6279__ ;
  wire \$abc$371688$new_new_n6281__ ;
  wire \$abc$371688$new_new_n6282__ ;
  wire \$abc$371688$new_new_n6284__ ;
  wire \$abc$371688$new_new_n6285__ ;
  wire \$abc$371688$new_new_n6288__ ;
  wire \$abc$371688$new_new_n6289__ ;
  wire \$abc$371688$new_new_n6290__ ;
  wire \$abc$371688$new_new_n6291__ ;
  wire \$abc$371688$new_new_n6292__ ;
  wire \$abc$371688$new_new_n6293__ ;
  wire \$abc$371688$new_new_n6294__ ;
  wire \$abc$371688$new_new_n6295__ ;
  wire \$abc$371688$new_new_n6297__ ;
  wire \$abc$371688$new_new_n6298__ ;
  wire \$abc$371688$new_new_n6299__ ;
  wire \$abc$371688$new_new_n6300__ ;
  wire \$abc$371688$new_new_n6301__ ;
  wire \$abc$371688$new_new_n6302__ ;
  wire \$abc$371688$new_new_n6303__ ;
  wire \$abc$371688$new_new_n6305__ ;
  wire \$abc$371688$new_new_n6306__ ;
  wire \$abc$371688$new_new_n6307__ ;
  wire \$abc$371688$new_new_n6308__ ;
  wire \$abc$371688$new_new_n6309__ ;
  wire \$abc$371688$new_new_n6310__ ;
  wire \$abc$371688$new_new_n6311__ ;
  wire \$abc$371688$new_new_n6312__ ;
  wire \$abc$371688$new_new_n6314__ ;
  wire \$abc$371688$new_new_n6315__ ;
  wire \$abc$371688$new_new_n6316__ ;
  wire \$abc$371688$new_new_n6317__ ;
  wire \$abc$371688$new_new_n6318__ ;
  wire \$abc$371688$new_new_n6319__ ;
  wire \$abc$371688$new_new_n6321__ ;
  wire \$abc$371688$new_new_n6322__ ;
  wire \$abc$371688$new_new_n6323__ ;
  wire \$abc$371688$new_new_n6324__ ;
  wire \$abc$371688$new_new_n6325__ ;
  wire \$abc$371688$new_new_n6326__ ;
  wire \$abc$371688$new_new_n6328__ ;
  wire \$abc$371688$new_new_n6329__ ;
  wire \$abc$371688$new_new_n6330__ ;
  wire \$abc$371688$new_new_n6331__ ;
  wire \$abc$371688$new_new_n6332__ ;
  wire \$abc$371688$new_new_n6333__ ;
  wire \$abc$371688$new_new_n6335__ ;
  wire \$abc$371688$new_new_n6336__ ;
  wire \$abc$371688$new_new_n6337__ ;
  wire \$abc$371688$new_new_n6338__ ;
  wire \$abc$371688$new_new_n6339__ ;
  wire \$abc$371688$new_new_n6340__ ;
  wire \$abc$371688$new_new_n6341__ ;
  wire \$abc$371688$new_new_n6342__ ;
  wire \$abc$371688$new_new_n6343__ ;
  wire \$abc$371688$new_new_n6344__ ;
  wire \$abc$371688$new_new_n6345__ ;
  wire \$abc$371688$new_new_n6346__ ;
  wire \$abc$371688$new_new_n6347__ ;
  wire \$abc$371688$new_new_n6348__ ;
  wire \$abc$371688$new_new_n6349__ ;
  wire \$abc$371688$new_new_n6350__ ;
  wire \$abc$371688$new_new_n6351__ ;
  wire \$abc$371688$new_new_n6352__ ;
  wire \$abc$371688$new_new_n6353__ ;
  wire \$abc$371688$new_new_n6354__ ;
  wire \$abc$371688$new_new_n6355__ ;
  wire \$abc$371688$new_new_n6356__ ;
  wire \$abc$371688$new_new_n6357__ ;
  wire \$abc$371688$new_new_n6358__ ;
  wire \$abc$371688$new_new_n6359__ ;
  wire \$abc$371688$new_new_n6360__ ;
  wire \$abc$371688$new_new_n6362__ ;
  wire \$abc$371688$new_new_n6363__ ;
  wire \$abc$371688$new_new_n6364__ ;
  wire \$abc$371688$new_new_n6365__ ;
  wire \$abc$371688$new_new_n6366__ ;
  wire \$abc$371688$new_new_n6367__ ;
  wire \$abc$371688$new_new_n6368__ ;
  wire \$abc$371688$new_new_n6370__ ;
  wire \$abc$371688$new_new_n6371__ ;
  wire \$abc$371688$new_new_n6372__ ;
  wire \$abc$371688$new_new_n6373__ ;
  wire \$abc$371688$new_new_n6374__ ;
  wire \$abc$371688$new_new_n6375__ ;
  wire \$abc$371688$new_new_n6376__ ;
  wire \$abc$371688$new_new_n6378__ ;
  wire \$abc$371688$new_new_n6379__ ;
  wire \$abc$371688$new_new_n6380__ ;
  wire \$abc$371688$new_new_n6381__ ;
  wire \$abc$371688$new_new_n6382__ ;
  wire \$abc$371688$new_new_n6383__ ;
  wire \$abc$371688$new_new_n6384__ ;
  wire \$abc$371688$new_new_n6385__ ;
  wire \$abc$371688$new_new_n6387__ ;
  wire \$abc$371688$new_new_n6388__ ;
  wire \$abc$371688$new_new_n6389__ ;
  wire \$abc$371688$new_new_n6390__ ;
  wire \$abc$371688$new_new_n6391__ ;
  wire \$abc$371688$new_new_n6392__ ;
  wire \$abc$371688$new_new_n6393__ ;
  wire \$abc$371688$new_new_n6395__ ;
  wire \$abc$371688$new_new_n6396__ ;
  wire \$abc$371688$new_new_n6397__ ;
  wire \$abc$371688$new_new_n6398__ ;
  wire \$abc$371688$new_new_n6399__ ;
  wire \$abc$371688$new_new_n6400__ ;
  wire \$abc$371688$new_new_n6401__ ;
  wire \$abc$371688$new_new_n6403__ ;
  wire \$abc$371688$new_new_n6404__ ;
  wire \$abc$371688$new_new_n6405__ ;
  wire \$abc$371688$new_new_n6406__ ;
  wire \$abc$371688$new_new_n6407__ ;
  wire \$abc$371688$new_new_n6408__ ;
  wire \$abc$371688$new_new_n6410__ ;
  wire \$abc$371688$new_new_n6411__ ;
  wire \$abc$371688$new_new_n6412__ ;
  wire \$abc$371688$new_new_n6413__ ;
  wire \$abc$371688$new_new_n6414__ ;
  wire \$abc$371688$new_new_n6415__ ;
  wire \$abc$371688$new_new_n6416__ ;
  wire \$abc$371688$new_new_n6418__ ;
  wire \$abc$371688$new_new_n6419__ ;
  wire \$abc$371688$new_new_n6422__ ;
  wire \$abc$371688$new_new_n6423__ ;
  wire \$abc$371688$new_new_n6424__ ;
  wire \$abc$371688$new_new_n6425__ ;
  wire \$abc$371688$new_new_n6426__ ;
  wire \$abc$371688$new_new_n6427__ ;
  wire \$abc$371688$new_new_n6428__ ;
  wire \$abc$371688$new_new_n6429__ ;
  wire \$abc$371688$new_new_n6430__ ;
  wire \$abc$371688$new_new_n6431__ ;
  wire \$abc$371688$new_new_n6432__ ;
  wire \$abc$371688$new_new_n6433__ ;
  wire \$abc$371688$new_new_n6434__ ;
  wire \$abc$371688$new_new_n6435__ ;
  wire \$abc$371688$new_new_n6436__ ;
  wire \$abc$371688$new_new_n6437__ ;
  wire \$abc$371688$new_new_n6438__ ;
  wire \$abc$371688$new_new_n6439__ ;
  wire \$abc$371688$new_new_n6440__ ;
  wire \$abc$371688$new_new_n6441__ ;
  wire \$abc$371688$new_new_n6442__ ;
  wire \$abc$371688$new_new_n6443__ ;
  wire \$abc$371688$new_new_n6444__ ;
  wire \$abc$371688$new_new_n6445__ ;
  wire \$abc$371688$new_new_n6446__ ;
  wire \$abc$371688$new_new_n6447__ ;
  wire \$abc$371688$new_new_n6448__ ;
  wire \$abc$371688$new_new_n6449__ ;
  wire \$abc$371688$new_new_n6450__ ;
  wire \$abc$371688$new_new_n6451__ ;
  wire \$abc$371688$new_new_n6452__ ;
  wire \$abc$371688$new_new_n6453__ ;
  wire \$abc$371688$new_new_n6454__ ;
  wire \$abc$371688$new_new_n6455__ ;
  wire \$abc$371688$new_new_n6456__ ;
  wire \$abc$371688$new_new_n6457__ ;
  wire \$abc$371688$new_new_n6458__ ;
  wire \$abc$371688$new_new_n6459__ ;
  wire \$abc$371688$new_new_n6460__ ;
  wire \$abc$371688$new_new_n6461__ ;
  wire \$abc$371688$new_new_n6462__ ;
  wire \$abc$371688$new_new_n6463__ ;
  wire \$abc$371688$new_new_n6464__ ;
  wire \$abc$371688$new_new_n6465__ ;
  wire \$abc$371688$new_new_n6466__ ;
  wire \$abc$371688$new_new_n6467__ ;
  wire \$abc$371688$new_new_n6468__ ;
  wire \$abc$371688$new_new_n6469__ ;
  wire \$abc$371688$new_new_n6470__ ;
  wire \$abc$371688$new_new_n6471__ ;
  wire \$abc$371688$new_new_n6472__ ;
  wire \$abc$371688$new_new_n6473__ ;
  wire \$abc$371688$new_new_n6474__ ;
  wire \$abc$371688$new_new_n6475__ ;
  wire \$abc$371688$new_new_n6476__ ;
  wire \$abc$371688$new_new_n6477__ ;
  wire \$abc$371688$new_new_n6478__ ;
  wire \$abc$371688$new_new_n6479__ ;
  wire \$abc$371688$new_new_n6480__ ;
  wire \$abc$371688$new_new_n6481__ ;
  wire \$abc$371688$new_new_n6482__ ;
  wire \$abc$371688$new_new_n6483__ ;
  wire \$abc$371688$new_new_n6484__ ;
  wire \$abc$371688$new_new_n6485__ ;
  wire \$abc$371688$new_new_n6486__ ;
  wire \$abc$371688$new_new_n6487__ ;
  wire \$abc$371688$new_new_n6488__ ;
  wire \$abc$371688$new_new_n6489__ ;
  wire \$abc$371688$new_new_n6490__ ;
  wire \$abc$371688$new_new_n6491__ ;
  wire \$abc$371688$new_new_n6492__ ;
  wire \$abc$371688$new_new_n6493__ ;
  wire \$abc$371688$new_new_n6494__ ;
  wire \$abc$371688$new_new_n6495__ ;
  wire \$abc$371688$new_new_n6496__ ;
  wire \$abc$371688$new_new_n6497__ ;
  wire \$abc$371688$new_new_n6498__ ;
  wire \$abc$371688$new_new_n6499__ ;
  wire \$abc$371688$new_new_n6500__ ;
  wire \$abc$371688$new_new_n6501__ ;
  wire \$abc$371688$new_new_n6502__ ;
  wire \$abc$371688$new_new_n6503__ ;
  wire \$abc$371688$new_new_n6504__ ;
  wire \$abc$371688$new_new_n6505__ ;
  wire \$abc$371688$new_new_n6506__ ;
  wire \$abc$371688$new_new_n6507__ ;
  wire \$abc$371688$new_new_n6508__ ;
  wire \$abc$371688$new_new_n6511__ ;
  wire \$abc$371688$new_new_n6513__ ;
  wire \$abc$371688$new_new_n6514__ ;
  wire \$abc$371688$new_new_n6516__ ;
  wire \$abc$371688$new_new_n6517__ ;
  wire \$abc$371688$new_new_n6519__ ;
  wire \$abc$371688$new_new_n6520__ ;
  wire \$abc$371688$new_new_n6522__ ;
  wire \$abc$371688$new_new_n6523__ ;
  wire \$abc$371688$new_new_n6525__ ;
  wire \$abc$371688$new_new_n6526__ ;
  wire \$abc$371688$new_new_n6528__ ;
  wire \$abc$371688$new_new_n6529__ ;
  wire \$abc$371688$new_new_n6531__ ;
  wire \$abc$371688$new_new_n6605__ ;
  wire \$abc$371688$new_new_n6606__ ;
  wire \$abc$371688$new_new_n6607__ ;
  wire \$abc$371688$new_new_n6608__ ;
  wire \$abc$371688$new_new_n6609__ ;
  wire \$abc$371688$new_new_n6610__ ;
  wire \$abc$371688$new_new_n6611__ ;
  wire \$abc$371688$new_new_n6612__ ;
  wire \$abc$371688$new_new_n6613__ ;
  wire \$abc$371688$new_new_n6614__ ;
  wire \$abc$371688$new_new_n6615__ ;
  wire \$abc$371688$new_new_n6616__ ;
  wire \$abc$371688$new_new_n6617__ ;
  wire \$abc$371688$new_new_n6619__ ;
  wire \$abc$371688$new_new_n6620__ ;
  wire \$abc$371688$new_new_n6621__ ;
  wire \$abc$371688$new_new_n6622__ ;
  wire \$abc$371688$new_new_n6623__ ;
  wire \$abc$371688$new_new_n6624__ ;
  wire \$abc$371688$new_new_n6625__ ;
  wire \$abc$371688$new_new_n6627__ ;
  wire \$abc$371688$new_new_n6628__ ;
  wire \$abc$371688$new_new_n6629__ ;
  wire \$abc$371688$new_new_n6630__ ;
  wire \$abc$371688$new_new_n6631__ ;
  wire \$abc$371688$new_new_n6632__ ;
  wire \$abc$371688$new_new_n6633__ ;
  wire \$abc$371688$new_new_n6635__ ;
  wire \$abc$371688$new_new_n6636__ ;
  wire \$abc$371688$new_new_n6637__ ;
  wire \$abc$371688$new_new_n6638__ ;
  wire \$abc$371688$new_new_n6639__ ;
  wire \$abc$371688$new_new_n6640__ ;
  wire \$abc$371688$new_new_n6642__ ;
  wire \$abc$371688$new_new_n6643__ ;
  wire \$abc$371688$new_new_n6644__ ;
  wire \$abc$371688$new_new_n6645__ ;
  wire \$abc$371688$new_new_n6646__ ;
  wire \$abc$371688$new_new_n6647__ ;
  wire \$abc$371688$new_new_n6649__ ;
  wire \$abc$371688$new_new_n6650__ ;
  wire \$abc$371688$new_new_n6651__ ;
  wire \$abc$371688$new_new_n6652__ ;
  wire \$abc$371688$new_new_n6653__ ;
  wire \$abc$371688$new_new_n6654__ ;
  wire \$abc$371688$new_new_n6655__ ;
  wire \$abc$371688$new_new_n6657__ ;
  wire \$abc$371688$new_new_n6658__ ;
  wire \$abc$371688$new_new_n6659__ ;
  wire \$abc$371688$new_new_n6660__ ;
  wire \$abc$371688$new_new_n6661__ ;
  wire \$abc$371688$new_new_n6662__ ;
  wire \$abc$371688$new_new_n6663__ ;
  wire \$abc$371688$new_new_n6664__ ;
  wire \$abc$371688$new_new_n6666__ ;
  wire \$abc$371688$new_new_n6667__ ;
  wire \$abc$371688$new_new_n6668__ ;
  wire \$abc$371688$new_new_n6669__ ;
  wire \$abc$371688$new_new_n6670__ ;
  wire \$abc$371688$new_new_n6671__ ;
  wire \$abc$371688$new_new_n6673__ ;
  wire \$abc$371688$new_new_n6676__ ;
  wire \$abc$371688$new_new_n6686__ ;
  wire \$abc$371688$new_new_n6687__ ;
  wire \$abc$371688$new_new_n6688__ ;
  wire \$abc$371688$new_new_n6689__ ;
  wire \$abc$371688$new_new_n6690__ ;
  wire \$abc$371688$new_new_n6691__ ;
  wire \$abc$371688$new_new_n6692__ ;
  wire \$abc$371688$new_new_n6702__ ;
  wire \$abc$371688$new_new_n6705__ ;
  wire \$abc$371688$new_new_n6706__ ;
  wire \$abc$371688$new_new_n6708__ ;
  wire \$abc$371688$new_new_n6713__ ;
  wire \$abc$371688$new_new_n6715__ ;
  wire \$abc$371688$new_new_n6718__ ;
  wire \$abc$371688$new_new_n6722__ ;
  wire \$abc$371688$new_new_n6724__ ;
  wire \$abc$371688$new_new_n6728__ ;
  wire \$abc$371688$new_new_n6729__ ;
  wire \$abc$371688$new_new_n6730__ ;
  wire \$abc$371688$new_new_n6731__ ;
  wire \$abc$371688$new_new_n6732__ ;
  wire \$abc$371688$new_new_n6733__ ;
  wire \$abc$371688$new_new_n6735__ ;
  wire \$abc$371688$new_new_n6737__ ;
  wire \$abc$371688$new_new_n6738__ ;
  wire \$abc$371688$new_new_n6739__ ;
  wire \$abc$371688$new_new_n6741__ ;
  wire \$abc$371688$new_new_n6742__ ;
  wire \$abc$371688$new_new_n6743__ ;
  wire \$abc$371688$new_new_n6744__ ;
  wire \$abc$371688$new_new_n6745__ ;
  wire \$abc$371688$new_new_n6747__ ;
  wire \$abc$371688$new_new_n6748__ ;
  wire \$abc$371688$new_new_n6749__ ;
  wire \$abc$371688$new_new_n6750__ ;
  wire \$abc$371688$new_new_n6752__ ;
  wire \$abc$371688$new_new_n6753__ ;
  wire \$abc$371688$new_new_n6783__ ;
  wire \$abc$371688$new_new_n6786__ ;
  wire \$abc$371688$new_new_n6789__ ;
  wire \$abc$371688$new_new_n6802__ ;
  wire \$abc$371688$new_new_n6805__ ;
  wire \$abc$371688$new_new_n6819__ ;
  wire \$abc$371688$new_new_n6820__ ;
  wire \$abc$371688$new_new_n6821__ ;
  wire \$abc$371688$new_new_n6822__ ;
  wire \$abc$371688$new_new_n6824__ ;
  wire \$abc$371688$new_new_n6825__ ;
  wire \$abc$371688$new_new_n6827__ ;
  wire \$abc$371688$new_new_n6828__ ;
  wire \$abc$371688$new_new_n6829__ ;
  wire \$abc$371688$new_new_n6830__ ;
  wire \$abc$371688$new_new_n6831__ ;
  wire \$abc$371688$new_new_n6833__ ;
  wire \$abc$371688$new_new_n6834__ ;
  wire \$abc$371688$new_new_n6835__ ;
  wire \$abc$371688$new_new_n6836__ ;
  wire \$abc$371688$new_new_n6837__ ;
  wire \$abc$371688$new_new_n6847__ ;
  wire \$abc$371688$new_new_n6850__ ;
  wire \$abc$371688$new_new_n6853__ ;
  wire \$abc$371688$new_new_n6856__ ;
  wire \$abc$371688$new_new_n6859__ ;
  wire \$abc$371688$new_new_n6864__ ;
  wire \$abc$371688$new_new_n6871__ ;
  wire \$abc$371688$new_new_n6874__ ;
  wire \$abc$371688$new_new_n6884__ ;
  wire \$abc$371688$new_new_n6885__ ;
  wire \$abc$371688$new_new_n6886__ ;
  wire \$abc$371688$new_new_n6887__ ;
  wire \$abc$371688$new_new_n6888__ ;
  wire \$abc$371688$new_new_n6892__ ;
  wire \$abc$371688$new_new_n6902__ ;
  wire \$abc$371688$new_new_n6906__ ;
  wire \$abc$371688$new_new_n6908__ ;
  wire \$abc$371688$new_new_n6909__ ;
  wire \$abc$371688$new_new_n6910__ ;
  wire \$abc$371688$new_new_n6963__ ;
  wire \$abc$371688$new_new_n6976__ ;
  wire \$abc$371688$new_new_n6977__ ;
  wire \$abc$371688$new_new_n6978__ ;
  wire \$abc$371688$new_new_n6982__ ;
  wire \$abc$371688$new_new_n6985__ ;
  wire \$abc$371688$new_new_n6988__ ;
  wire \$abc$371688$new_new_n6990__ ;
  wire \$abc$371688$new_new_n6991__ ;
  wire \$abc$371688$new_new_n6992__ ;
  wire \$abc$371688$new_new_n6996__ ;
  wire \$abc$371688$new_new_n6999__ ;
  wire \$abc$371688$new_new_n7002__ ;
  wire \$abc$371688$new_new_n7004__ ;
  wire \$abc$371688$new_new_n7005__ ;
  wire \$abc$371688$new_new_n7007__ ;
  wire \$abc$371688$new_new_n7009__ ;
  wire \$abc$371688$new_new_n7010__ ;
  wire \$abc$371688$new_new_n7012__ ;
  wire \$abc$371688$new_new_n7014__ ;
  wire \$abc$371688$new_new_n7016__ ;
  wire \$abc$371688$new_new_n7017__ ;
  wire \$abc$371688$new_new_n7018__ ;
  wire \$abc$371688$new_new_n7021__ ;
  wire \$abc$371688$new_new_n7022__ ;
  wire \$abc$371688$new_new_n7023__ ;
  wire \$abc$371688$new_new_n7025__ ;
  wire \$abc$371688$new_new_n7026__ ;
  wire \$abc$371688$new_new_n7027__ ;
  wire \$abc$371688$new_new_n7028__ ;
  wire \$abc$371688$new_new_n7038__ ;
  wire \$abc$371688$new_new_n7039__ ;
  wire \$abc$371688$new_new_n7041__ ;
  wire \$abc$371688$new_new_n7044__ ;
  wire \$abc$371688$new_new_n7045__ ;
  wire \$abc$371688$new_new_n7047__ ;
  wire \$abc$371688$new_new_n7048__ ;
  wire \$abc$371688$new_new_n7050__ ;
  wire \$abc$371688$new_new_n7051__ ;
  wire \$abc$371688$new_new_n7053__ ;
  wire \$abc$371688$new_new_n7054__ ;
  wire \$abc$371688$new_new_n7056__ ;
  wire \$abc$371688$new_new_n7057__ ;
  wire \$abc$371688$new_new_n7060__ ;
  wire \$abc$371688$new_new_n7061__ ;
  wire \$abc$371688$new_new_n7062__ ;
  wire \$abc$371688$new_new_n7063__ ;
  wire \$abc$371688$new_new_n7067__ ;
  wire \$abc$371688$new_new_n7068__ ;
  wire \$abc$371688$new_new_n7069__ ;
  wire \$abc$371688$new_new_n7070__ ;
  wire \$abc$371688$new_new_n7071__ ;
  wire \$abc$371688$new_new_n7072__ ;
  wire \$abc$371688$new_new_n7091__ ;
  wire \$abc$371688$new_new_n7094__ ;
  wire \$abc$371688$new_new_n7095__ ;
  wire \$abc$371688$new_new_n7096__ ;
  wire \$abc$371688$new_new_n7097__ ;
  wire \$abc$371688$new_new_n7101__ ;
  wire \$abc$371688$new_new_n7132__ ;
  wire \$abc$371688$new_new_n7135__ ;
  wire \$abc$371688$new_new_n7144__ ;
  wire \$abc$371688$new_new_n7147__ ;
  wire \$abc$371688$new_new_n7152__ ;
  wire \$abc$371688$new_new_n7153__ ;
  wire \$abc$371688$new_new_n7154__ ;
  wire \$abc$371688$new_new_n7155__ ;
  wire \$abc$371688$new_new_n7156__ ;
  wire \$abc$371688$new_new_n7158__ ;
  wire \$abc$371688$new_new_n7164__ ;
  wire \$abc$371688$new_new_n7165__ ;
  wire \$abc$371688$new_new_n7166__ ;
  wire \$abc$371688$new_new_n7167__ ;
  wire \$abc$371688$new_new_n7168__ ;
  wire \$abc$371688$new_new_n7174__ ;
  wire \$abc$371688$new_new_n7175__ ;
  wire \$abc$371688$new_new_n7176__ ;
  wire \$abc$371688$new_new_n7177__ ;
  wire \$abc$371688$new_new_n7186__ ;
  wire \$abc$371688$new_new_n7187__ ;
  wire \$abc$371688$new_new_n7189__ ;
  wire \$abc$371688$new_new_n7190__ ;
  wire \$abc$371688$new_new_n7192__ ;
  wire \$abc$371688$new_new_n7194__ ;
  wire \$abc$371688$new_new_n7196__ ;
  wire \$abc$371688$new_new_n7197__ ;
  wire \$abc$371688$new_new_n7212__ ;
  wire \$abc$371688$new_new_n7213__ ;
  wire \$abc$371688$new_new_n7214__ ;
  wire \$abc$371688$new_new_n7215__ ;
  wire \$abc$371688$new_new_n7217__ ;
  wire \$abc$371688$new_new_n7218__ ;
  wire \$abc$371688$new_new_n7219__ ;
  wire \$abc$371688$new_new_n7220__ ;
  wire \$abc$371688$new_new_n7221__ ;
  wire \$abc$371688$new_new_n7223__ ;
  wire \$abc$371688$new_new_n7224__ ;
  wire \$abc$371688$new_new_n7225__ ;
  wire \$abc$371688$new_new_n7226__ ;
  wire \$abc$371688$new_new_n7227__ ;
  wire \$abc$371688$new_new_n7229__ ;
  wire \$abc$371688$new_new_n7230__ ;
  wire \$abc$371688$new_new_n7231__ ;
  wire \$abc$371688$new_new_n7232__ ;
  wire \$abc$371688$new_new_n7233__ ;
  wire \$abc$371688$new_new_n7235__ ;
  wire \$abc$371688$new_new_n7236__ ;
  wire \$abc$371688$new_new_n7238__ ;
  wire \$abc$371688$new_new_n7239__ ;
  wire \$abc$371688$new_new_n7240__ ;
  wire \$abc$371688$new_new_n7241__ ;
  wire \$abc$371688$new_new_n7242__ ;
  wire \$abc$371688$new_new_n7244__ ;
  wire \$abc$371688$new_new_n7245__ ;
  wire \$abc$371688$new_new_n7246__ ;
  wire \$abc$371688$new_new_n7247__ ;
  wire \$abc$371688$new_new_n7248__ ;
  wire \$abc$371688$new_new_n7249__ ;
  wire \$abc$371688$new_new_n7262__ ;
  wire \$abc$371688$new_new_n7263__ ;
  wire \$abc$371688$new_new_n7265__ ;
  wire \$abc$371688$new_new_n7267__ ;
  wire \$abc$371688$new_new_n7270__ ;
  wire \$abc$371688$new_new_n7271__ ;
  wire \$abc$371688$new_new_n7297__ ;
  wire \$abc$371688$new_new_n7298__ ;
  wire \$abc$371688$new_new_n7299__ ;
  wire \$abc$371688$new_new_n7301__ ;
  wire \$abc$371688$new_new_n7302__ ;
  wire \$abc$371688$new_new_n7303__ ;
  wire \$abc$371688$new_new_n7305__ ;
  wire \$abc$371688$new_new_n7306__ ;
  wire \$abc$371688$new_new_n7307__ ;
  wire \$abc$371688$new_new_n7308__ ;
  wire \$abc$371688$new_new_n7310__ ;
  wire \$abc$371688$new_new_n7311__ ;
  wire \$abc$371688$new_new_n7313__ ;
  wire \$abc$371688$new_new_n7314__ ;
  wire \$abc$371688$new_new_n7316__ ;
  wire \$abc$371688$new_new_n7317__ ;
  wire \$abc$371688$new_new_n7319__ ;
  wire \$abc$371688$new_new_n7320__ ;
  wire \$abc$371688$new_new_n7322__ ;
  wire \$abc$371688$new_new_n7323__ ;
  wire \$abc$371688$new_new_n7325__ ;
  wire \$abc$371688$new_new_n7326__ ;
  wire \$abc$371688$new_new_n7328__ ;
  wire \$abc$371688$new_new_n7329__ ;
  wire \$abc$371688$new_new_n7331__ ;
  wire \$abc$371688$new_new_n7332__ ;
  wire \$abc$371688$new_new_n7333__ ;
  wire \$abc$371688$new_new_n7334__ ;
  wire \$abc$371688$new_new_n7336__ ;
  wire \$abc$371688$new_new_n7337__ ;
  wire \$abc$371688$new_new_n7338__ ;
  wire \$abc$371688$new_new_n7340__ ;
  wire \$abc$371688$new_new_n7343__ ;
  wire \$abc$371688$new_new_n7344__ ;
  wire \$abc$371688$new_new_n7345__ ;
  wire \$abc$371688$new_new_n7347__ ;
  wire \$abc$371688$new_new_n7348__ ;
  wire \$abc$371688$new_new_n7349__ ;
  wire \$abc$371688$new_new_n7351__ ;
  wire \$abc$371688$new_new_n7352__ ;
  wire \$abc$371688$new_new_n7354__ ;
  wire \$abc$371688$new_new_n7355__ ;
  wire \$abc$371688$new_new_n7357__ ;
  wire \$abc$371688$new_new_n7358__ ;
  wire \$abc$371688$new_new_n7360__ ;
  wire \$abc$371688$new_new_n7361__ ;
  wire \$abc$371688$new_new_n7362__ ;
  wire \$abc$371688$new_new_n7363__ ;
  wire \$abc$371688$new_new_n7366__ ;
  wire \$abc$371688$new_new_n7367__ ;
  wire \$abc$371688$new_new_n7368__ ;
  wire \$abc$371688$new_new_n7370__ ;
  wire \$abc$371688$new_new_n7371__ ;
  wire \$abc$371688$new_new_n7372__ ;
  wire \$abc$371688$new_new_n7374__ ;
  wire \$abc$371688$new_new_n7375__ ;
  wire \$abc$371688$new_new_n7376__ ;
  wire \$abc$371688$new_new_n7377__ ;
  wire \$abc$371688$new_new_n7379__ ;
  wire \$abc$371688$new_new_n7380__ ;
  wire \$abc$371688$new_new_n7381__ ;
  wire \$abc$371688$new_new_n7383__ ;
  wire \$abc$371688$new_new_n7391__ ;
  wire \$abc$371688$new_new_n7407__ ;
  wire \$abc$371688$new_new_n7425__ ;
  wire \$abc$371688$new_new_n7429__ ;
  wire \$abc$371688$new_new_n7431__ ;
  wire \$abc$371688$new_new_n7435__ ;
  wire \$abc$371688$new_new_n7438__ ;
  wire \$abc$371688$new_new_n7440__ ;
  wire \$abc$371688$new_new_n7442__ ;
  wire \$abc$371688$new_new_n7444__ ;
  wire \$abc$371688$new_new_n7447__ ;
  wire \$abc$371688$new_new_n7452__ ;
  wire \$abc$371688$new_new_n7462__ ;
  wire \$abc$371688$new_new_n7480__ ;
  wire \$abc$371688$new_new_n7501__ ;
  wire \$abc$371688$new_new_n7505__ ;
  wire \$abc$371688$new_new_n7537__ ;
  wire \$abc$371688$new_new_n7564__ ;
  wire \$abc$371688$new_new_n7565__ ;
  wire \$abc$371688$new_new_n7575__ ;
  wire \$abc$371688$new_new_n7576__ ;
  wire \$abc$371688$new_new_n7577__ ;
  wire \$abc$371688$new_new_n7586__ ;
  wire \$abc$371688$new_new_n7587__ ;
  wire \$abc$371688$new_new_n7588__ ;
  wire \$abc$371688$new_new_n7599__ ;
  wire \$abc$371688$new_new_n7600__ ;
  wire \$abc$371688$new_new_n7611__ ;
  wire \$abc$371688$new_new_n7613__ ;
  wire \$abc$371688$new_new_n7636__ ;
  wire \$abc$371688$new_new_n7637__ ;
  wire \$abc$371688$new_new_n7638__ ;
  wire \$abc$371688$new_new_n7657__ ;
  wire \$abc$371688$new_new_n7658__ ;
  wire \$abc$371688$new_new_n7659__ ;
  wire \$abc$371688$new_new_n7661__ ;
  wire \$abc$371688$new_new_n7662__ ;
  wire \$abc$371688$new_new_n7663__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.64-19.66" *)
  wire \$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap234779\RS_dec_top:state[2]_227725.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$371688$techmap$techmap367937\RS_dec_top:transport_in2out_unit.Wr_done_227738.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ;
  (* force_downto = 32'h00000001 *)
  (* init = 8'b0000xxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:280.21-280.27|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  (* unused_bits = "1 2 3" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$16844.X ;
  (* force_downto = 32'h00000001 *)
  (* init = 8'bxxxxx0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:280.21-280.27|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27" *)
  (* unused_bits = "0 1" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$16844.Y ;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:277.30-277.41|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23" *)
  wire [7:0] \$auto$alumacc.cc:485:replace_alu$16952.B ;
  (* force_downto = 32'h00000001 *)
  (* init = 3'bxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:468.11-468.17|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v:270.23-270.24" *)
  (* unused_bits = "1 2" *)
  wire [2:0] \$auto$alumacc.cc:485:replace_alu$16964.X ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233380 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233384 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233388 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233392 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233396 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233400 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233404 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233408 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233412 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233416 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233420 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233424 ;
  (* init = 1'h0 *)
  wire \$auto$ff.cc:740:flip_bits$233428 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17324 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17334 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17337 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17345 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17353 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17361 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17371 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17374 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17375 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17376 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17377 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17378 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17379 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17380 ;
  (* unused_bits = "8" *)
  wire [8:0] \$auto$memory_libmap.cc:2027:emit_port$17381 ;
  (* keep = 32'h00000001 *)
  wire [7:0] \$auto$memory_libmap.cc:2436:execute$17319 ;
  (* keep = 32'h00000001 *)
  wire [7:0] \$auto$memory_libmap.cc:2436:execute$17329 ;
  (* keep = 32'h00000001 *)
  wire [7:0] \$auto$memory_libmap.cc:2436:execute$17340 ;
  (* keep = 32'h00000001 *)
  wire [7:0] \$auto$memory_libmap.cc:2436:execute$17348 ;
  (* keep = 32'h00000001 *)
  wire [7:0] \$auto$memory_libmap.cc:2436:execute$17356 ;
  (* keep = 32'h00000001 *)
  wire [7:0] \$auto$memory_libmap.cc:2436:execute$17366 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$17320 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$17330 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$17341 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$17357 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$17367 ;
  wire \$iopadmap$CE ;
  wire \$iopadmap$CEO ;
  wire \$iopadmap$clk ;
  wire [7:0] \$iopadmap$input_byte ;
  wire \$iopadmap$reset ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_A1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_A2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_B2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_A1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_A2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_B2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_A1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_A2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_B2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_A1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_A2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_A1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_A2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_B2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_A1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_A2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_B2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  wire \$techmap17405\rom_instant_4.mem.0.0.C1DATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17405\rom_instant_4.mem.0.0.PORT_A1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17405\rom_instant_4.mem.0.0.PORT_A2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17405\rom_instant_4.mem.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17405\rom_instant_4.mem.0.0.PORT_B2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_A1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_A2_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_B1_RDATA ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_B2_RDATA ;
  (* hdlname = "BM_lamda_unit D" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:51.11-51.12" *)
  wire [7:0] \BM_lamda_unit.D ;
  (* hdlname = "BM_lamda_unit IS_255_1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:62.5-62.13" *)
  wire \BM_lamda_unit.IS_255_1 ;
  (* hdlname = "BM_lamda_unit K" *)
  (* init = 5'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:53.12-53.13" *)
  wire [4:0] \BM_lamda_unit.K ;
  (* hdlname = "BM_lamda_unit L[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[1] ;
  (* hdlname = "BM_lamda_unit L[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[2] ;
  (* hdlname = "BM_lamda_unit L[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[3] ;
  (* hdlname = "BM_lamda_unit L[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[4] ;
  (* hdlname = "BM_lamda_unit L[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[5] ;
  (* hdlname = "BM_lamda_unit L[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[6] ;
  (* hdlname = "BM_lamda_unit L[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[7] ;
  (* hdlname = "BM_lamda_unit L[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[8] ;
  (* hdlname = "BM_lamda_unit L[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:48.11-48.12" *)
  wire [7:0] \BM_lamda_unit.L[9] ;
  (* hdlname = "BM_lamda_unit L_ready" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:44.12-44.19" *)
  wire \BM_lamda_unit.L_ready ;
  (* hdlname = "BM_lamda_unit Lt[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[1] ;
  (* hdlname = "BM_lamda_unit Lt[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[2] ;
  (* hdlname = "BM_lamda_unit Lt[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[3] ;
  (* hdlname = "BM_lamda_unit Lt[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[4] ;
  (* hdlname = "BM_lamda_unit Lt[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[5] ;
  (* hdlname = "BM_lamda_unit Lt[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[6] ;
  (* hdlname = "BM_lamda_unit Lt[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[7] ;
  (* hdlname = "BM_lamda_unit Lt[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[8] ;
  (* hdlname = "BM_lamda_unit Lt[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:49.11-49.13" *)
  wire [7:0] \BM_lamda_unit.Lt[9] ;
  (* hdlname = "BM_lamda_unit N" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:54.12-54.13" *)
  wire [3:0] \BM_lamda_unit.N ;
  (* hdlname = "BM_lamda_unit S[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[10] ;
  (* hdlname = "BM_lamda_unit S[11]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[11] ;
  (* hdlname = "BM_lamda_unit S[12]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[12] ;
  (* hdlname = "BM_lamda_unit S[13]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[13] ;
  (* hdlname = "BM_lamda_unit S[14]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[14] ;
  (* hdlname = "BM_lamda_unit S[15]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[15] ;
  (* hdlname = "BM_lamda_unit S[16]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[16] ;
  (* hdlname = "BM_lamda_unit S[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[1] ;
  (* hdlname = "BM_lamda_unit S[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[2] ;
  (* hdlname = "BM_lamda_unit S[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[3] ;
  (* hdlname = "BM_lamda_unit S[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[4] ;
  (* hdlname = "BM_lamda_unit S[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[5] ;
  (* hdlname = "BM_lamda_unit S[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[6] ;
  (* hdlname = "BM_lamda_unit S[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[7] ;
  (* hdlname = "BM_lamda_unit S[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[8] ;
  (* hdlname = "BM_lamda_unit S[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:58.11-58.12" *)
  wire [7:0] \BM_lamda_unit.S[9] ;
  (* hdlname = "BM_lamda_unit Step" *)
  (* init = 8'b0000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:77.11-77.15" *)
  (* unused_bits = "0" *)
  wire [7:0] \BM_lamda_unit.Step ;
  (* hdlname = "BM_lamda_unit T[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[0] ;
  (* hdlname = "BM_lamda_unit T[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[10] ;
  (* hdlname = "BM_lamda_unit T[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[1] ;
  (* hdlname = "BM_lamda_unit T[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[2] ;
  (* hdlname = "BM_lamda_unit T[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[3] ;
  (* hdlname = "BM_lamda_unit T[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[4] ;
  (* hdlname = "BM_lamda_unit T[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[5] ;
  (* hdlname = "BM_lamda_unit T[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[6] ;
  (* hdlname = "BM_lamda_unit T[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[7] ;
  (* hdlname = "BM_lamda_unit T[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[8] ;
  (* hdlname = "BM_lamda_unit T[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:50.11-50.12" *)
  wire [7:0] \BM_lamda_unit.T[9] ;
  (* hdlname = "BM_lamda_unit add_1" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:61.11-61.16" *)
  wire [8:0] \BM_lamda_unit.add_1 ;
  (* hdlname = "BM_lamda_unit add_pow1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:40.18-40.26" *)
  wire [7:0] \BM_lamda_unit.add_pow1 ;
  (* hdlname = "BM_lamda_unit add_pow2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:40.27-40.35" *)
  wire [7:0] \BM_lamda_unit.add_pow2 ;
  (* hdlname = "BM_lamda_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:23.7-23.10" *)
  wire \BM_lamda_unit.clk ;
  (* hdlname = "BM_lamda_unit cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:65.11-65.14" *)
  wire [3:0] \BM_lamda_unit.cnt ;
  (* hdlname = "BM_lamda_unit const_timing" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:76.11-76.23" *)
  wire [8:0] \BM_lamda_unit.const_timing ;
  (* hdlname = "BM_lamda_unit div1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:105.12-160.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/BM_lamda.v:63.5-63.9" *)
  wire \BM_lamda_unit.div1 ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:25.9-25.11" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:25.9-25.11" *)
  wire CE;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:29.10-29.13" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:29.10-29.13" *)
  wire CEO;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:416.5-416.13" *)
  (* unused_bits = "0" *)
  wire DONE_ext;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:412.11-412.28" *)
  wire [7:0] In_byte_out_stage;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.12-551.18" *)
  (* unused_bits = "0" *)
  wire L_flag;
  (* hdlname = "Omega_Phy_unit F1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:115.5-115.7" *)
  wire \Omega_Phy_unit.F1 ;
  (* hdlname = "Omega_Phy_unit L[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  wire [7:0] \Omega_Phy_unit.L[2] ;
  (* hdlname = "Omega_Phy_unit L[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  wire [7:0] \Omega_Phy_unit.L[3] ;
  (* hdlname = "Omega_Phy_unit L[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  wire [7:0] \Omega_Phy_unit.L[4] ;
  (* hdlname = "Omega_Phy_unit L[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  wire [7:0] \Omega_Phy_unit.L[5] ;
  (* hdlname = "Omega_Phy_unit L[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  wire [7:0] \Omega_Phy_unit.L[6] ;
  (* hdlname = "Omega_Phy_unit L[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  wire [7:0] \Omega_Phy_unit.L[7] ;
  (* hdlname = "Omega_Phy_unit L[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:86.11-86.12" *)
  wire [7:0] \Omega_Phy_unit.L[8] ;
  (* hdlname = "Omega_Phy_unit Lp[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  wire [7:0] \Omega_Phy_unit.Lp[1] ;
  (* hdlname = "Omega_Phy_unit Lp[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  wire [7:0] \Omega_Phy_unit.Lp[2] ;
  (* hdlname = "Omega_Phy_unit Lp[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  wire [7:0] \Omega_Phy_unit.Lp[3] ;
  (* hdlname = "Omega_Phy_unit Lp[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  wire [7:0] \Omega_Phy_unit.Lp[4] ;
  (* hdlname = "Omega_Phy_unit Lp[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  wire [7:0] \Omega_Phy_unit.Lp[5] ;
  (* hdlname = "Omega_Phy_unit Lp[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  wire [7:0] \Omega_Phy_unit.Lp[6] ;
  (* hdlname = "Omega_Phy_unit Lp[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  wire [7:0] \Omega_Phy_unit.Lp[7] ;
  (* hdlname = "Omega_Phy_unit Lp[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:87.11-87.13" *)
  wire [7:0] \Omega_Phy_unit.Lp[8] ;
  (* hdlname = "Omega_Phy_unit O[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[10] ;
  (* hdlname = "Omega_Phy_unit O[11]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[11] ;
  (* hdlname = "Omega_Phy_unit O[12]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[12] ;
  (* hdlname = "Omega_Phy_unit O[13]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[13] ;
  (* hdlname = "Omega_Phy_unit O[14]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[14] ;
  (* hdlname = "Omega_Phy_unit O[15]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[15] ;
  (* hdlname = "Omega_Phy_unit O[16]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[16] ;
  (* hdlname = "Omega_Phy_unit O[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[1] ;
  (* hdlname = "Omega_Phy_unit O[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[2] ;
  (* hdlname = "Omega_Phy_unit O[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[3] ;
  (* hdlname = "Omega_Phy_unit O[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[4] ;
  (* hdlname = "Omega_Phy_unit O[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[5] ;
  (* hdlname = "Omega_Phy_unit O[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[6] ;
  (* hdlname = "Omega_Phy_unit O[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[7] ;
  (* hdlname = "Omega_Phy_unit O[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[8] ;
  (* hdlname = "Omega_Phy_unit O[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:89.11-89.12" *)
  wire [7:0] \Omega_Phy_unit.O[9] ;
  (* hdlname = "Omega_Phy_unit P1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:54.19-54.21" *)
  wire [7:0] \Omega_Phy_unit.P1 ;
  (* hdlname = "Omega_Phy_unit P3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:55.19-55.21" *)
  wire [7:0] \Omega_Phy_unit.P3 ;
  (* hdlname = "Omega_Phy_unit P5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:55.22-55.24" *)
  wire [7:0] \Omega_Phy_unit.P5 ;
  (* hdlname = "Omega_Phy_unit P7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:55.25-55.27" *)
  wire [7:0] \Omega_Phy_unit.P7 ;
  (* hdlname = "Omega_Phy_unit Sp[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[10] ;
  (* hdlname = "Omega_Phy_unit Sp[11]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[11] ;
  (* hdlname = "Omega_Phy_unit Sp[12]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[12] ;
  (* hdlname = "Omega_Phy_unit Sp[13]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[13] ;
  (* hdlname = "Omega_Phy_unit Sp[14]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[14] ;
  (* hdlname = "Omega_Phy_unit Sp[15]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[15] ;
  (* hdlname = "Omega_Phy_unit Sp[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[1] ;
  (* hdlname = "Omega_Phy_unit Sp[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[2] ;
  (* hdlname = "Omega_Phy_unit Sp[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[3] ;
  (* hdlname = "Omega_Phy_unit Sp[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[4] ;
  (* hdlname = "Omega_Phy_unit Sp[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[5] ;
  (* hdlname = "Omega_Phy_unit Sp[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[6] ;
  (* hdlname = "Omega_Phy_unit Sp[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[7] ;
  (* hdlname = "Omega_Phy_unit Sp[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[8] ;
  (* hdlname = "Omega_Phy_unit Sp[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:85.11-85.13" *)
  wire [7:0] \Omega_Phy_unit.Sp[9] ;
  (* hdlname = "Omega_Phy_unit add_1" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:114.11-114.16" *)
  wire [8:0] \Omega_Phy_unit.add_1 ;
  (* hdlname = "Omega_Phy_unit add_pow1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:44.18-44.26" *)
  wire [7:0] \Omega_Phy_unit.add_pow1 ;
  (* hdlname = "Omega_Phy_unit add_pow2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:44.27-44.35" *)
  wire [7:0] \Omega_Phy_unit.add_pow2 ;
  (* hdlname = "Omega_Phy_unit add_pow3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:44.36-44.44" *)
  wire [7:0] \Omega_Phy_unit.add_pow3 ;
  (* hdlname = "Omega_Phy_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:27.7-27.10" *)
  wire \Omega_Phy_unit.clk ;
  (* hdlname = "Omega_Phy_unit cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:109.12-109.15" *)
  wire [3:0] \Omega_Phy_unit.cnt ;
  (* hdlname = "Omega_Phy_unit cnt1" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:110.12-110.16" *)
  wire [3:0] \Omega_Phy_unit.cnt1 ;
  (* hdlname = "Omega_Phy_unit cnt2" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:111.12-111.16" *)
  wire [3:0] \Omega_Phy_unit.cnt2 ;
  (* hdlname = "Omega_Phy_unit poly_ready" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:48.12-48.22" *)
  wire \Omega_Phy_unit.poly_ready ;
  (* hdlname = "Omega_Phy_unit state" *)
  (* init = 19'b000000000000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:229.13-309.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/Omega_Phy.v:82.12-82.17" *)
  (* unused_bits = "0 18" *)
  wire [18:0] \Omega_Phy_unit.state ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:28.16-28.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:28.16-28.24" *)
  wire [7:0] Out_byte;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:440.5-440.8" *)
  wire RE1;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:440.13-440.16" *)
  wire RE2;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:441.11-441.17" *)
  wire [7:0] R_Add1;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:441.25-441.31" *)
  wire [7:0] R_Add2;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.19-551.25" *)
  wire R_flag;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.5-551.11" *)
  wire S_flag;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.26-551.32" *)
  wire T_flag;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:30.10-30.19" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:30.10-30.19" *)
  wire Valid_out;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:440.9-440.12" *)
  wire WE1;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:440.17-440.20" *)
  wire WE2;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:441.18-441.24" *)
  wire [7:0] W_Add1;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:441.32-441.38" *)
  wire [7:0] W_Add2;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:23.9-23.12" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:23.9-23.12" *)
  wire clk;
  (* hdlname = "error_correction_unit Address" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:48.18-48.25" *)
  wire [7:0] \error_correction_unit.Address ;
  (* hdlname = "error_correction_unit DONE" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:53.12-53.16" *)
  wire \error_correction_unit.DONE ;
  (* hdlname = "error_correction_unit IS_255_1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:83.5-83.13" *)
  wire \error_correction_unit.IS_255_1 ;
  (* hdlname = "error_correction_unit IS_255_1_delayed" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:84.5-84.21" *)
  wire \error_correction_unit.IS_255_1_delayed ;
  (* hdlname = "error_correction_unit IS_255_2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:83.14-83.22" *)
  wire \error_correction_unit.IS_255_2 ;
  (* hdlname = "error_correction_unit IS_255_2_delayed" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:84.22-84.38" *)
  wire \error_correction_unit.IS_255_2_delayed ;
  (* hdlname = "error_correction_unit IS_255_3" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:83.23-83.31" *)
  wire \error_correction_unit.IS_255_3 ;
  (* hdlname = "error_correction_unit IS_255_3_delayed" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:84.39-84.55" *)
  wire \error_correction_unit.IS_255_3_delayed ;
  (* hdlname = "error_correction_unit IS_255_4" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:83.32-83.40" *)
  wire \error_correction_unit.IS_255_4 ;
  (* hdlname = "error_correction_unit IS_255_4_delayed" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:84.56-84.72" *)
  wire \error_correction_unit.IS_255_4_delayed ;
  (* hdlname = "error_correction_unit OV" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:87.11-87.13" *)
  wire [7:0] \error_correction_unit.OV ;
  (* hdlname = "error_correction_unit O[10]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[10] ;
  (* hdlname = "error_correction_unit O[11]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[11] ;
  (* hdlname = "error_correction_unit O[12]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[12] ;
  (* hdlname = "error_correction_unit O[13]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[13] ;
  (* hdlname = "error_correction_unit O[14]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[14] ;
  (* hdlname = "error_correction_unit O[15]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[15] ;
  (* hdlname = "error_correction_unit O[16]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[16] ;
  (* hdlname = "error_correction_unit O[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[1] ;
  (* hdlname = "error_correction_unit O[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[2] ;
  (* hdlname = "error_correction_unit O[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[3] ;
  (* hdlname = "error_correction_unit O[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[4] ;
  (* hdlname = "error_correction_unit O[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[5] ;
  (* hdlname = "error_correction_unit O[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[6] ;
  (* hdlname = "error_correction_unit O[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[7] ;
  (* hdlname = "error_correction_unit O[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[8] ;
  (* hdlname = "error_correction_unit O[9]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:63.11-63.12" *)
  wire [7:0] \error_correction_unit.O[9] ;
  (* hdlname = "error_correction_unit PV" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:87.14-87.16" *)
  wire [7:0] \error_correction_unit.PV ;
  (* hdlname = "error_correction_unit P[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:64.11-64.12" *)
  wire [7:0] \error_correction_unit.P[1] ;
  (* hdlname = "error_correction_unit P[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:64.11-64.12" *)
  wire [7:0] \error_correction_unit.P[2] ;
  (* hdlname = "error_correction_unit P[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:64.11-64.12" *)
  wire [7:0] \error_correction_unit.P[3] ;
  (* hdlname = "error_correction_unit P[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:64.11-64.12" *)
  wire [7:0] \error_correction_unit.P[4] ;
  (* hdlname = "error_correction_unit RE_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:58.10-58.14" *)
  (* unused_bits = "0" *)
  wire \error_correction_unit.RE_0 ;
  (* hdlname = "error_correction_unit V" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:70.11-70.12" *)
  wire [7:0] \error_correction_unit.V ;
  (* hdlname = "error_correction_unit Vx3" *)
  (* init = 10'b000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:72.11-72.14" *)
  wire [9:0] \error_correction_unit.Vx3 ;
  (* hdlname = "error_correction_unit Vx6" *)
  (* init = 11'b0000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:73.12-73.15" *)
  wire [10:0] \error_correction_unit.Vx6 ;
  (* hdlname = "error_correction_unit Vx7" *)
  (* init = 11'b0000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:74.12-74.15" *)
  wire [10:0] \error_correction_unit.Vx7 ;
  (* hdlname = "error_correction_unit Vx8" *)
  (* init = 11'b0000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:75.12-75.15" *)
  wire [10:0] \error_correction_unit.Vx8 ;
  (* hdlname = "error_correction_unit Vx9" *)
  (* init = 12'b00000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:76.12-76.15" *)
  wire [11:0] \error_correction_unit.Vx9 ;
  (* hdlname = "error_correction_unit WE_0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:58.5-58.9" *)
  wire \error_correction_unit.WE_0 ;
  (* hdlname = "error_correction_unit add1" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:79.12-79.16" *)
  wire [11:0] \error_correction_unit.add1 ;
  (* hdlname = "error_correction_unit add2" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:79.17-79.21" *)
  wire [11:0] \error_correction_unit.add2 ;
  (* hdlname = "error_correction_unit add3" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:79.22-79.26" *)
  wire [11:0] \error_correction_unit.add3 ;
  (* hdlname = "error_correction_unit add4" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:79.27-79.31" *)
  wire [11:0] \error_correction_unit.add4 ;
  (* hdlname = "error_correction_unit add_1" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:80.11-80.16" *)
  wire [8:0] \error_correction_unit.add_1 ;
  (* hdlname = "error_correction_unit add_2" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:80.17-80.22" *)
  wire [8:0] \error_correction_unit.add_2 ;
  (* hdlname = "error_correction_unit add_3" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:80.23-80.28" *)
  wire [8:0] \error_correction_unit.add_3 ;
  (* hdlname = "error_correction_unit add_4" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:80.29-80.34" *)
  wire [8:0] \error_correction_unit.add_4 ;
  (* hdlname = "error_correction_unit add_pow1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:44.18-44.26" *)
  wire [7:0] \error_correction_unit.add_pow1 ;
  (* hdlname = "error_correction_unit add_pow2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:44.27-44.35" *)
  wire [7:0] \error_correction_unit.add_pow2 ;
  (* hdlname = "error_correction_unit add_pow3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:44.36-44.44" *)
  wire [7:0] \error_correction_unit.add_pow3 ;
  (* hdlname = "error_correction_unit add_pow4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:44.45-44.53" *)
  wire [7:0] \error_correction_unit.add_pow4 ;
  (* hdlname = "error_correction_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:24.7-24.10" *)
  wire \error_correction_unit.clk ;
  (* hdlname = "error_correction_unit cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:90.11-90.14" *)
  wire [3:0] \error_correction_unit.cnt ;
  (* hdlname = "error_correction_unit correction_value" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:50.18-50.34" *)
  wire [7:0] \error_correction_unit.correction_value ;
  (* hdlname = "error_correction_unit div1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:85.5-85.9" *)
  wire \error_correction_unit.div1 ;
  (* hdlname = "error_correction_unit eL[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[0] ;
  (* hdlname = "error_correction_unit eL[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[1] ;
  (* hdlname = "error_correction_unit eL[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[2] ;
  (* hdlname = "error_correction_unit eL[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[3] ;
  (* hdlname = "error_correction_unit eL[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[4] ;
  (* hdlname = "error_correction_unit eL[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[5] ;
  (* hdlname = "error_correction_unit eL[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[6] ;
  (* hdlname = "error_correction_unit eL[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[7] ;
  (* hdlname = "error_correction_unit eL[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:66.11-66.13" *)
  wire [7:0] \error_correction_unit.eL[8] ;
  (* hdlname = "error_correction_unit eV[0]" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[0] ;
  (* hdlname = "error_correction_unit eV[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[1] ;
  (* hdlname = "error_correction_unit eV[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[2] ;
  (* hdlname = "error_correction_unit eV[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[3] ;
  (* hdlname = "error_correction_unit eV[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[4] ;
  (* hdlname = "error_correction_unit eV[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[5] ;
  (* hdlname = "error_correction_unit eV[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[6] ;
  (* hdlname = "error_correction_unit eV[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[7] ;
  (* hdlname = "error_correction_unit eV[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:67.11-67.13" *)
  wire [7:0] \error_correction_unit.eV[8] ;
  (* hdlname = "error_correction_unit in_range" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:106.5-106.13" *)
  wire \error_correction_unit.in_range ;
  (* hdlname = "error_correction_unit initial_value" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:51.13-51.26" *)
  wire [7:0] \error_correction_unit.initial_value ;
  (* hdlname = "error_correction_unit op_cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:92.11-92.17" *)
  wire [3:0] \error_correction_unit.op_cnt ;
  (* hdlname = "error_correction_unit r_cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:60.11-60.16" *)
  wire [3:0] \error_correction_unit.r_cnt ;
  (* hdlname = "error_correction_unit rd[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  wire [7:0] \error_correction_unit.rd[1] ;
  (* hdlname = "error_correction_unit rd[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  wire [7:0] \error_correction_unit.rd[2] ;
  (* hdlname = "error_correction_unit rd[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  wire [7:0] \error_correction_unit.rd[3] ;
  (* hdlname = "error_correction_unit rd[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  wire [7:0] \error_correction_unit.rd[4] ;
  (* hdlname = "error_correction_unit rd[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  wire [7:0] \error_correction_unit.rd[5] ;
  (* hdlname = "error_correction_unit rd[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  wire [7:0] \error_correction_unit.rd[6] ;
  (* hdlname = "error_correction_unit rd[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  wire [7:0] \error_correction_unit.rd[7] ;
  (* hdlname = "error_correction_unit rd[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:61.11-61.13" *)
  wire [7:0] \error_correction_unit.rd[8] ;
  (* hdlname = "error_correction_unit rp[1]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  wire [7:0] \error_correction_unit.rp[1] ;
  (* hdlname = "error_correction_unit rp[2]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  wire [7:0] \error_correction_unit.rp[2] ;
  (* hdlname = "error_correction_unit rp[3]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  wire [7:0] \error_correction_unit.rp[3] ;
  (* hdlname = "error_correction_unit rp[4]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  wire [7:0] \error_correction_unit.rp[4] ;
  (* hdlname = "error_correction_unit rp[5]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  wire [7:0] \error_correction_unit.rp[5] ;
  (* hdlname = "error_correction_unit rp[6]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  wire [7:0] \error_correction_unit.rp[6] ;
  (* hdlname = "error_correction_unit rp[7]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  wire [7:0] \error_correction_unit.rp[7] ;
  (* hdlname = "error_correction_unit rp[8]" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:62.11-62.13" *)
  wire [7:0] \error_correction_unit.rp[8] ;
  (* hdlname = "error_correction_unit state" *)
  (* init = 7'b000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:329.20-407.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/error_correction.v:103.11-103.16" *)
  (* unused_bits = "0 6" *)
  wire [6:0] \error_correction_unit.state ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:316.11-316.24" *)
  wire [7:0] initial_value;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:26.15-26.25" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:26.15-26.25" *)
  wire [7:0] input_byte;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:443.13-443.24" *)
  wire [7:0] input_byte1;
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:443.25-443.36" *)
  wire [7:0] input_byte2;
  (* hdlname = "input_syndromes_unit Address_GF_ascending" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:92.11-92.31" *)
  wire [7:0] \input_syndromes_unit.Address_GF_ascending ;
  (* hdlname = "input_syndromes_unit CE0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:91.5-91.8" *)
  wire \input_syndromes_unit.CE0 ;
  (* hdlname = "input_syndromes_unit CE1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:91.9-91.12" *)
  wire \input_syndromes_unit.CE1 ;
  (* hdlname = "input_syndromes_unit CE_GF_mult_add" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:326.5-326.19" *)
  wire \input_syndromes_unit.CE_GF_mult_add ;
  (* hdlname = "input_syndromes_unit S_Ready" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:37.12-37.19" *)
  wire \input_syndromes_unit.S_Ready ;
  (* hdlname = "input_syndromes_unit WE" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:44.5-44.7" *)
  wire \input_syndromes_unit.WE ;
  (* hdlname = "input_syndromes_unit W_Add" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:46.11-46.16" *)
  wire [7:0] \input_syndromes_unit.W_Add ;
  (* hdlname = "input_syndromes_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:26.7-26.10" *)
  wire \input_syndromes_unit.clk ;
  (* hdlname = "input_syndromes_unit cnt8" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:445.11-445.15" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] \input_syndromes_unit.cnt8 ;
  (* hdlname = "input_syndromes_unit count_in" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:329.11-329.19" *)
  (* unused_bits = "0 1" *)
  wire [2:0] \input_syndromes_unit.count_in ;
  (* hdlname = "input_syndromes_unit ip1_1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:328.11-328.16" *)
  wire [7:0] \input_syndromes_unit.ip1_1 ;
  (* hdlname = "input_syndromes_unit ip2_0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:327.17-327.22" *)
  wire [7:0] \input_syndromes_unit.ip2_0 ;
  (* hdlname = "input_syndromes_unit ip2_1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:328.17-328.22" *)
  wire [7:0] \input_syndromes_unit.ip2_1 ;
  (* hdlname = "input_syndromes_unit mem_in_0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:24.7-24.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:58.1-68.2" *)
  wire \input_syndromes_unit.mem_in_0.clk ;
  (* hdlname = "input_syndromes_unit mem_in_0 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:27.25-27.33|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:58.1-68.2" *)
  wire [7:0] \input_syndromes_unit.mem_in_0.data_out ;
  (* hdlname = "input_syndromes_unit mem_in_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:24.7-24.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:71.1-80.2" *)
  wire \input_syndromes_unit.mem_in_1.clk ;
  (* hdlname = "input_syndromes_unit mem_in_1 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:27.25-27.33|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:71.1-80.2" *)
  wire [7:0] \input_syndromes_unit.mem_in_1.data_out ;
  (* hdlname = "input_syndromes_unit out_GF_ascending" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:93.12-93.28" *)
  wire [7:0] \input_syndromes_unit.out_GF_ascending ;
  (* hdlname = "input_syndromes_unit rom_instant clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:141.28-147.2" *)
  wire \input_syndromes_unit.rom_instant.clk ;
  (* hdlname = "input_syndromes_unit s0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.18-38.20" *)
  wire [7:0] \input_syndromes_unit.s0 ;
  (* hdlname = "input_syndromes_unit s1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.21-38.23" *)
  wire [7:0] \input_syndromes_unit.s1 ;
  (* hdlname = "input_syndromes_unit s10" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.48-38.51" *)
  wire [7:0] \input_syndromes_unit.s10 ;
  (* hdlname = "input_syndromes_unit s11" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.52-38.55" *)
  wire [7:0] \input_syndromes_unit.s11 ;
  (* hdlname = "input_syndromes_unit s12" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.56-38.59" *)
  wire [7:0] \input_syndromes_unit.s12 ;
  (* hdlname = "input_syndromes_unit s13" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.60-38.63" *)
  wire [7:0] \input_syndromes_unit.s13 ;
  (* hdlname = "input_syndromes_unit s14" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.64-38.67" *)
  wire [7:0] \input_syndromes_unit.s14 ;
  (* hdlname = "input_syndromes_unit s15" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.68-38.71" *)
  wire [7:0] \input_syndromes_unit.s15 ;
  (* hdlname = "input_syndromes_unit s2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.24-38.26" *)
  wire [7:0] \input_syndromes_unit.s2 ;
  (* hdlname = "input_syndromes_unit s3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.27-38.29" *)
  wire [7:0] \input_syndromes_unit.s3 ;
  (* hdlname = "input_syndromes_unit s4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.30-38.32" *)
  wire [7:0] \input_syndromes_unit.s4 ;
  (* hdlname = "input_syndromes_unit s5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.33-38.35" *)
  wire [7:0] \input_syndromes_unit.s5 ;
  (* hdlname = "input_syndromes_unit s6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.36-38.38" *)
  wire [7:0] \input_syndromes_unit.s6 ;
  (* hdlname = "input_syndromes_unit s7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.39-38.41" *)
  wire [7:0] \input_syndromes_unit.s7 ;
  (* hdlname = "input_syndromes_unit s8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.42-38.44" *)
  wire [7:0] \input_syndromes_unit.s8 ;
  (* hdlname = "input_syndromes_unit s9" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:38.45-38.47" *)
  wire [7:0] \input_syndromes_unit.s9 ;
  (* hdlname = "input_syndromes_unit unit0 CE1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:54.5-54.8|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "0" *)
  wire \input_syndromes_unit.unit0.CE1 ;
  (* hdlname = "input_syndromes_unit unit0 F" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:69.5-69.6|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "0" *)
  wire \input_syndromes_unit.unit0.F ;
  (* hdlname = "input_syndromes_unit unit0 S" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:37.18-37.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.S ;
  (* hdlname = "input_syndromes_unit unit0 S_Ready" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:36.12-36.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire \input_syndromes_unit.unit0.S_Ready ;
  (* hdlname = "input_syndromes_unit unit0 add_inputs" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:41.11-41.21|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [8:0] \input_syndromes_unit.unit0.add_inputs ;
  (* hdlname = "input_syndromes_unit unit0 address_GF_dec" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:45.11-45.25|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.address_GF_dec ;
  (* hdlname = "input_syndromes_unit unit0 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:30.7-30.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire \input_syndromes_unit.unit0.clk ;
  (* hdlname = "input_syndromes_unit unit0 cnt203_0" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.11-50.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit0.cnt203_0 ;
  (* hdlname = "input_syndromes_unit unit0 cnt203_1" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.20-50.28|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit0.cnt203_1 ;
  (* hdlname = "input_syndromes_unit unit0 cnt203_2" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.29-50.37|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit0.cnt203_2 ;
  (* hdlname = "input_syndromes_unit unit0 cnt203_3" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.38-50.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit0.cnt203_3 ;
  (* hdlname = "input_syndromes_unit unit0 cnt203_4" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.47-50.55|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit0.cnt203_4 ;
  (* hdlname = "input_syndromes_unit unit0 cnt203_5" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.56-50.64|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit0.cnt203_5 ;
  (* hdlname = "input_syndromes_unit unit0 cnt203_6" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.65-50.73|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit0.cnt203_6 ;
  (* hdlname = "input_syndromes_unit unit0 cnt203_7" *)
  (* init = 8'bxx00xx00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.74-50.82|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit0.cnt203_7 ;
  (* hdlname = "input_syndromes_unit unit0 count_in2" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:68.31-68.40|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [2:0] \input_syndromes_unit.unit0.count_in2 ;
  (* hdlname = "input_syndromes_unit unit0 count_in3" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:68.41-68.50|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [2:0] \input_syndromes_unit.unit0.count_in3 ;
  (* hdlname = "input_syndromes_unit unit0 out_GF_dec" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:46.11-46.21|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.out_GF_dec ;
  (* hdlname = "input_syndromes_unit unit0 out_GF_mult_0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:42.11-42.24|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.out_GF_mult_0 ;
  (* hdlname = "input_syndromes_unit unit0 rom_instant clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:56.15-62.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire \input_syndromes_unit.unit0.rom_instant.clk ;
  (* hdlname = "input_syndromes_unit unit0 rom_instant re" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:56.15-62.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.11-25.13|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire \input_syndromes_unit.unit0.rom_instant.re ;
  (* hdlname = "input_syndromes_unit unit0 xor_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.11-48.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.xor_reg0 ;
  (* hdlname = "input_syndromes_unit unit0 xor_reg1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.20-48.28|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.xor_reg1 ;
  (* hdlname = "input_syndromes_unit unit0 xor_reg2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.29-48.37|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.xor_reg2 ;
  (* hdlname = "input_syndromes_unit unit0 xor_reg3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.38-48.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.xor_reg3 ;
  (* hdlname = "input_syndromes_unit unit0 xor_reg4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.47-48.55|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.xor_reg4 ;
  (* hdlname = "input_syndromes_unit unit0 xor_reg5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.56-48.64|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.xor_reg5 ;
  (* hdlname = "input_syndromes_unit unit0 xor_reg6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.65-48.73|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.xor_reg6 ;
  (* hdlname = "input_syndromes_unit unit0 xor_reg7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.74-48.82|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:333.26-345.2" *)
  wire [7:0] \input_syndromes_unit.unit0.xor_reg7 ;
  (* hdlname = "input_syndromes_unit unit1 S" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:37.18-37.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.S ;
  (* hdlname = "input_syndromes_unit unit1 add_inputs" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:41.11-41.21|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [8:0] \input_syndromes_unit.unit1.add_inputs ;
  (* hdlname = "input_syndromes_unit unit1 address_GF_dec" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:45.11-45.25|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.address_GF_dec ;
  (* hdlname = "input_syndromes_unit unit1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:30.7-30.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire \input_syndromes_unit.unit1.clk ;
  (* hdlname = "input_syndromes_unit unit1 cnt203_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.11-50.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.cnt203_0 ;
  (* hdlname = "input_syndromes_unit unit1 cnt203_1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.20-50.28|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.cnt203_1 ;
  (* hdlname = "input_syndromes_unit unit1 cnt203_2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.29-50.37|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.cnt203_2 ;
  (* hdlname = "input_syndromes_unit unit1 cnt203_3" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.38-50.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.cnt203_3 ;
  (* hdlname = "input_syndromes_unit unit1 cnt203_4" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.47-50.55|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.cnt203_4 ;
  (* hdlname = "input_syndromes_unit unit1 cnt203_5" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.56-50.64|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.cnt203_5 ;
  (* hdlname = "input_syndromes_unit unit1 cnt203_6" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.65-50.73|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.cnt203_6 ;
  (* hdlname = "input_syndromes_unit unit1 cnt203_7" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:50.74-50.82|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "2 3 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.cnt203_7 ;
  (* hdlname = "input_syndromes_unit unit1 count_in0" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:68.11-68.20|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [2:0] \input_syndromes_unit.unit1.count_in0 ;
  (* hdlname = "input_syndromes_unit unit1 count_in1" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:68.21-68.30|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [2:0] \input_syndromes_unit.unit1.count_in1 ;
  (* hdlname = "input_syndromes_unit unit1 ip1_0" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:67.11-67.16|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \input_syndromes_unit.unit1.ip1_0 ;
  (* hdlname = "input_syndromes_unit unit1 out_GF_dec" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:46.11-46.21|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.out_GF_dec ;
  (* hdlname = "input_syndromes_unit unit1 out_GF_mult_0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:42.11-42.24|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.out_GF_mult_0 ;
  (* hdlname = "input_syndromes_unit unit1 rom_instant clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:56.15-62.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire \input_syndromes_unit.unit1.rom_instant.clk ;
  (* hdlname = "input_syndromes_unit unit1 xor_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.11-48.19|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.xor_reg0 ;
  (* hdlname = "input_syndromes_unit unit1 xor_reg1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.20-48.28|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.xor_reg1 ;
  (* hdlname = "input_syndromes_unit unit1 xor_reg2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.29-48.37|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.xor_reg2 ;
  (* hdlname = "input_syndromes_unit unit1 xor_reg3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.38-48.46|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.xor_reg3 ;
  (* hdlname = "input_syndromes_unit unit1 xor_reg4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.47-48.55|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.xor_reg4 ;
  (* hdlname = "input_syndromes_unit unit1 xor_reg5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.56-48.64|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.xor_reg5 ;
  (* hdlname = "input_syndromes_unit unit1 xor_reg6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.65-48.73|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.xor_reg6 ;
  (* hdlname = "input_syndromes_unit unit1 xor_reg7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_mult_add_syndromes.v:48.74-48.82|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:349.26-360.2" *)
  wire [7:0] \input_syndromes_unit.unit1.xor_reg7 ;
  (* hdlname = "input_syndromes_unit x1" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:156.11-156.13" *)
  (* unused_bits = "7" *)
  wire [8:0] \input_syndromes_unit.x1 ;
  (* hdlname = "input_syndromes_unit x10" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:184.11-184.14" *)
  wire [8:0] \input_syndromes_unit.x10 ;
  (* hdlname = "input_syndromes_unit x11" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:187.11-187.14" *)
  (* unused_bits = "0 1 8" *)
  wire [8:0] \input_syndromes_unit.x11 ;
  (* hdlname = "input_syndromes_unit x12" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:190.11-190.14" *)
  wire [8:0] \input_syndromes_unit.x12 ;
  (* hdlname = "input_syndromes_unit x13" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:193.11-193.14" *)
  (* unused_bits = "0 8" *)
  wire [8:0] \input_syndromes_unit.x13 ;
  (* hdlname = "input_syndromes_unit x14" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:196.11-196.14" *)
  wire [8:0] \input_syndromes_unit.x14 ;
  (* hdlname = "input_syndromes_unit x15" *)
  (* init = 9'b0xxxxx000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:199.11-199.14" *)
  (* unused_bits = "0 1 8" *)
  wire [8:0] \input_syndromes_unit.x15 ;
  (* hdlname = "input_syndromes_unit x2" *)
  (* init = 9'b000xxxxxx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:159.11-159.13" *)
  wire [8:0] \input_syndromes_unit.x2 ;
  (* hdlname = "input_syndromes_unit x3" *)
  (* init = 9'h0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:162.11-162.13" *)
  wire [8:0] \input_syndromes_unit.x3 ;
  (* hdlname = "input_syndromes_unit x4" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:165.11-165.13" *)
  wire [8:0] \input_syndromes_unit.x4 ;
  (* hdlname = "input_syndromes_unit x5" *)
  (* init = 9'h0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:168.11-168.13" *)
  (* unused_bits = "0 8" *)
  wire [8:0] \input_syndromes_unit.x5 ;
  (* hdlname = "input_syndromes_unit x6" *)
  (* init = 9'b00xxxxxxx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:171.11-171.13" *)
  wire [8:0] \input_syndromes_unit.x6 ;
  (* hdlname = "input_syndromes_unit x7" *)
  (* init = 9'h0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:174.11-174.13" *)
  (* unused_bits = "0 8" *)
  wire [8:0] \input_syndromes_unit.x7 ;
  (* hdlname = "input_syndromes_unit x8" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:177.11-177.13" *)
  wire [8:0] \input_syndromes_unit.x8 ;
  (* hdlname = "input_syndromes_unit x9" *)
  (* init = 9'b0xxxxxxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:181.11-181.13" *)
  (* unused_bits = "0 8" *)
  wire [8:0] \input_syndromes_unit.x9 ;
  (* hdlname = "input_syndromes_unit x_power_0" *)
  (* init = 8'b000000xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:154.11-154.20" *)
  wire [7:0] \input_syndromes_unit.x_power_0 ;
  (* hdlname = "input_syndromes_unit x_power_1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:157.11-157.20" *)
  wire [7:0] \input_syndromes_unit.x_power_1 ;
  (* hdlname = "input_syndromes_unit x_power_10" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:185.11-185.21" *)
  wire [7:0] \input_syndromes_unit.x_power_10 ;
  (* hdlname = "input_syndromes_unit x_power_11" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:188.11-188.21" *)
  wire [7:0] \input_syndromes_unit.x_power_11 ;
  (* hdlname = "input_syndromes_unit x_power_12" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:191.11-191.21" *)
  wire [7:0] \input_syndromes_unit.x_power_12 ;
  (* hdlname = "input_syndromes_unit x_power_13" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:194.11-194.21" *)
  wire [7:0] \input_syndromes_unit.x_power_13 ;
  (* hdlname = "input_syndromes_unit x_power_14" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:197.11-197.21" *)
  wire [7:0] \input_syndromes_unit.x_power_14 ;
  (* hdlname = "input_syndromes_unit x_power_15" *)
  (* init = 8'bxxx0xxxx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:200.11-200.21" *)
  wire [7:0] \input_syndromes_unit.x_power_15 ;
  (* hdlname = "input_syndromes_unit x_power_2" *)
  (* init = 8'bxxxxxx0x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:160.11-160.20" *)
  wire [7:0] \input_syndromes_unit.x_power_2 ;
  (* hdlname = "input_syndromes_unit x_power_3" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:163.11-163.20" *)
  wire [7:0] \input_syndromes_unit.x_power_3 ;
  (* hdlname = "input_syndromes_unit x_power_4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:166.11-166.20" *)
  wire [7:0] \input_syndromes_unit.x_power_4 ;
  (* hdlname = "input_syndromes_unit x_power_5" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:169.11-169.20" *)
  wire [7:0] \input_syndromes_unit.x_power_5 ;
  (* hdlname = "input_syndromes_unit x_power_6" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:172.11-172.20" *)
  wire [7:0] \input_syndromes_unit.x_power_6 ;
  (* hdlname = "input_syndromes_unit x_power_7" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:175.11-175.20" *)
  wire [7:0] \input_syndromes_unit.x_power_7 ;
  (* hdlname = "input_syndromes_unit x_power_8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:178.11-178.20" *)
  wire [7:0] \input_syndromes_unit.x_power_8 ;
  (* hdlname = "input_syndromes_unit x_power_9" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:50.17-67.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/input_syndromes.v:182.11-182.20" *)
  wire [7:0] \input_syndromes_unit.x_power_9 ;
  (* hdlname = "lamda_roots_unit CEO" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:36.12-36.15" *)
  wire \lamda_roots_unit.CEO ;
  (* hdlname = "lamda_roots_unit E" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:62.9-62.10" *)
  wire \lamda_roots_unit.E ;
  (* hdlname = "lamda_roots_unit F0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:58.5-58.7" *)
  wire \lamda_roots_unit.F0 ;
  (* hdlname = "lamda_roots_unit F1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:58.8-58.10" *)
  wire \lamda_roots_unit.F1 ;
  (* hdlname = "lamda_roots_unit F2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:58.11-58.13" *)
  wire \lamda_roots_unit.F2 ;
  (* hdlname = "lamda_roots_unit FF0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:59.5-59.8" *)
  wire \lamda_roots_unit.FF0 ;
  (* hdlname = "lamda_roots_unit FF1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:59.9-59.12" *)
  wire \lamda_roots_unit.FF1 ;
  (* hdlname = "lamda_roots_unit FF2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:59.13-59.16" *)
  wire \lamda_roots_unit.FF2 ;
  (* hdlname = "lamda_roots_unit FFF0" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:60.5-60.9" *)
  wire \lamda_roots_unit.FFF0 ;
  (* hdlname = "lamda_roots_unit FFF1" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:60.10-60.14" *)
  wire \lamda_roots_unit.FFF1 ;
  (* hdlname = "lamda_roots_unit FFF2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:60.15-60.19" *)
  wire \lamda_roots_unit.FFF2 ;
  (* hdlname = "lamda_roots_unit GF6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:55.15-55.18" *)
  wire [7:0] \lamda_roots_unit.GF6 ;
  (* hdlname = "lamda_roots_unit GF7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:55.19-55.22" *)
  wire [7:0] \lamda_roots_unit.GF7 ;
  (* hdlname = "lamda_roots_unit GF8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:55.23-55.26" *)
  wire [7:0] \lamda_roots_unit.GF8 ;
  (* hdlname = "lamda_roots_unit L0" *)
  (* init = 8'bxxxxxxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.11-61.13" *)
  wire [7:0] \lamda_roots_unit.L0 ;
  (* hdlname = "lamda_roots_unit L1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.14-61.16" *)
  wire [7:0] \lamda_roots_unit.L1 ;
  (* hdlname = "lamda_roots_unit L2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.17-61.19" *)
  wire [7:0] \lamda_roots_unit.L2 ;
  (* hdlname = "lamda_roots_unit L3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.20-61.22" *)
  wire [7:0] \lamda_roots_unit.L3 ;
  (* hdlname = "lamda_roots_unit L4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.23-61.25" *)
  wire [7:0] \lamda_roots_unit.L4 ;
  (* hdlname = "lamda_roots_unit L5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.26-61.28" *)
  wire [7:0] \lamda_roots_unit.L5 ;
  (* hdlname = "lamda_roots_unit L6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.29-61.31" *)
  wire [7:0] \lamda_roots_unit.L6 ;
  (* hdlname = "lamda_roots_unit L7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.32-61.34" *)
  wire [7:0] \lamda_roots_unit.L7 ;
  (* hdlname = "lamda_roots_unit L8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:61.35-61.37" *)
  wire [7:0] \lamda_roots_unit.L8 ;
  (* hdlname = "lamda_roots_unit V" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:45.11-45.12" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \lamda_roots_unit.V ;
  (* hdlname = "lamda_roots_unit Vp" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:45.13-45.15" *)
  wire [7:0] \lamda_roots_unit.Vp ;
  (* hdlname = "lamda_roots_unit Vx2" *)
  (* init = 9'b00000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:50.11-50.14" *)
  wire [8:0] \lamda_roots_unit.Vx2 ;
  (* hdlname = "lamda_roots_unit Vx3" *)
  (* init = 10'b000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:51.11-51.14" *)
  wire [9:0] \lamda_roots_unit.Vx3 ;
  (* hdlname = "lamda_roots_unit Vx6" *)
  (* init = 11'b0000000000x *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:52.12-52.15" *)
  wire [10:0] \lamda_roots_unit.Vx6 ;
  (* hdlname = "lamda_roots_unit X0" *)
  (* init = 8'bx0xxxxx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:53.11-53.13" *)
  wire [7:0] \lamda_roots_unit.X0 ;
  (* hdlname = "lamda_roots_unit X1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:53.14-53.16" *)
  wire [7:0] \lamda_roots_unit.X1 ;
  (* hdlname = "lamda_roots_unit X2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:53.17-53.19" *)
  wire [7:0] \lamda_roots_unit.X2 ;
  (* hdlname = "lamda_roots_unit X3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:53.20-53.22" *)
  wire [7:0] \lamda_roots_unit.X3 ;
  (* hdlname = "lamda_roots_unit add0" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:49.12-49.16" *)
  wire [11:0] \lamda_roots_unit.add0 ;
  (* hdlname = "lamda_roots_unit add1" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:49.17-49.21" *)
  wire [11:0] \lamda_roots_unit.add1 ;
  (* hdlname = "lamda_roots_unit add2" *)
  (* init = 12'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:49.22-49.26" *)
  wire [11:0] \lamda_roots_unit.add2 ;
  (* hdlname = "lamda_roots_unit add_GF_ascending" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:29.18-29.34" *)
  wire [7:0] \lamda_roots_unit.add_GF_ascending ;
  (* hdlname = "lamda_roots_unit add_GF_dec0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:30.17-30.28" *)
  wire [7:0] \lamda_roots_unit.add_GF_dec0 ;
  (* hdlname = "lamda_roots_unit add_GF_dec0_reg" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:56.11-56.26" *)
  wire [8:0] \lamda_roots_unit.add_GF_dec0_reg ;
  (* hdlname = "lamda_roots_unit add_GF_dec0_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:57.11-57.27" *)
  wire [7:0] \lamda_roots_unit.add_GF_dec0_reg0 ;
  (* hdlname = "lamda_roots_unit add_GF_dec1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:30.29-30.40" *)
  wire [7:0] \lamda_roots_unit.add_GF_dec1 ;
  (* hdlname = "lamda_roots_unit add_GF_dec1_reg" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:56.27-56.42" *)
  wire [8:0] \lamda_roots_unit.add_GF_dec1_reg ;
  (* hdlname = "lamda_roots_unit add_GF_dec1_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:57.28-57.44" *)
  wire [7:0] \lamda_roots_unit.add_GF_dec1_reg0 ;
  (* hdlname = "lamda_roots_unit add_GF_dec2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:30.41-30.52" *)
  wire [7:0] \lamda_roots_unit.add_GF_dec2 ;
  (* hdlname = "lamda_roots_unit add_GF_dec2_reg" *)
  (* init = 9'h000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:56.43-56.58" *)
  wire [8:0] \lamda_roots_unit.add_GF_dec2_reg ;
  (* hdlname = "lamda_roots_unit add_GF_dec2_reg0" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:57.45-57.61" *)
  wire [7:0] \lamda_roots_unit.add_GF_dec2_reg0 ;
  (* hdlname = "lamda_roots_unit chk_cnt" *)
  (* init = 2'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:64.11-64.18" *)
  wire [1:0] \lamda_roots_unit.chk_cnt ;
  (* hdlname = "lamda_roots_unit chk_flag" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:63.5-63.13" *)
  wire \lamda_roots_unit.chk_flag ;
  (* hdlname = "lamda_roots_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:25.7-25.10" *)
  wire \lamda_roots_unit.clk ;
  (* hdlname = "lamda_roots_unit cnt3" *)
  (* init = 2'bx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:47.11-47.15" *)
  wire [1:0] \lamda_roots_unit.cnt3 ;
  (* hdlname = "lamda_roots_unit cnt9" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:46.11-46.15" *)
  wire [3:0] \lamda_roots_unit.cnt9 ;
  (* hdlname = "lamda_roots_unit one" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:43.5-43.8" *)
  wire \lamda_roots_unit.one ;
  (* hdlname = "lamda_roots_unit r1" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.18-39.20" *)
  wire [7:0] \lamda_roots_unit.r1 ;
  (* hdlname = "lamda_roots_unit r2" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.21-39.23" *)
  wire [7:0] \lamda_roots_unit.r2 ;
  (* hdlname = "lamda_roots_unit r3" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.24-39.26" *)
  wire [7:0] \lamda_roots_unit.r3 ;
  (* hdlname = "lamda_roots_unit r4" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.27-39.29" *)
  wire [7:0] \lamda_roots_unit.r4 ;
  (* hdlname = "lamda_roots_unit r5" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.30-39.32" *)
  wire [7:0] \lamda_roots_unit.r5 ;
  (* hdlname = "lamda_roots_unit r6" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.33-39.35" *)
  wire [7:0] \lamda_roots_unit.r6 ;
  (* hdlname = "lamda_roots_unit r7" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.36-39.38" *)
  wire [7:0] \lamda_roots_unit.r7 ;
  (* hdlname = "lamda_roots_unit r8" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:39.39-39.41" *)
  wire [7:0] \lamda_roots_unit.r8 ;
  (* hdlname = "lamda_roots_unit root_cnt" *)
  (* init = 4'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:37.18-37.26" *)
  wire [3:0] \lamda_roots_unit.root_cnt ;
  (* hdlname = "lamda_roots_unit two" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:43.9-43.12" *)
  wire \lamda_roots_unit.two ;
  (* hdlname = "lamda_roots_unit yes" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:174.13-210.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/lamda_roots.v:62.5-62.8" *)
  wire \lamda_roots_unit.yes ;
  (* hdlname = "mem_out_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:446.1-455.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:24.7-24.10" *)
  wire \mem_out_1.clk ;
  (* hdlname = "mem_out_1 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:446.1-455.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:27.25-27.33" *)
  wire [7:0] \mem_out_1.data_out ;
  (* hdlname = "mem_out_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:458.1-467.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:24.7-24.10" *)
  wire \mem_out_2.clk ;
  (* hdlname = "mem_out_2 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:458.1-467.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/DP_RAM.v:27.25-27.33" *)
  wire [7:0] \mem_out_2.data_out ;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:551.33-551.41" *)
  wire out_flag;
  (* hdlname = "out_stage_unit CE" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:45.5-45.7" *)
  wire \out_stage_unit.CE ;
  (* hdlname = "out_stage_unit CEO" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:38.12-38.15" *)
  wire \out_stage_unit.CEO ;
  (* hdlname = "out_stage_unit F" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:51.5-51.6" *)
  wire \out_stage_unit.F ;
  (* hdlname = "out_stage_unit Out_byte" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:37.18-37.26" *)
  wire [7:0] \out_stage_unit.Out_byte ;
  (* hdlname = "out_stage_unit RE" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:31.12-31.14" *)
  wire \out_stage_unit.RE ;
  (* hdlname = "out_stage_unit RdAdd" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:33.18-33.23" *)
  wire [7:0] \out_stage_unit.RdAdd ;
  (* hdlname = "out_stage_unit Valid_out" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:39.12-39.21" *)
  wire \out_stage_unit.Valid_out ;
  (* hdlname = "out_stage_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:25.7-25.10" *)
  wire \out_stage_unit.clk ;
  (* hdlname = "out_stage_unit cnt8" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:46.11-46.15" *)
  wire [2:0] \out_stage_unit.cnt8 ;
  (* hdlname = "out_stage_unit out_done" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:41.12-41.20" *)
  wire \out_stage_unit.out_done ;
  (* hdlname = "out_stage_unit state" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:418.13-436.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/out_stage.v:49.5-49.10" *)
  wire \out_stage_unit.state ;
  (* hdlname = "power_rom_instant1 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:479.30-485.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:25.27-25.39" *)
  wire [7:0] \power_rom_instant1.address_read ;
  (* hdlname = "power_rom_instant1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:479.30-485.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10" *)
  wire \power_rom_instant1.clk ;
  (* hdlname = "power_rom_instant1 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:479.30-485.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:26.25-26.33" *)
  wire [7:0] \power_rom_instant1.data_out ;
  (* hdlname = "power_rom_instant2 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:487.30-493.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:25.27-25.39" *)
  wire [7:0] \power_rom_instant2.address_read ;
  (* hdlname = "power_rom_instant2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:487.30-493.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10" *)
  wire \power_rom_instant2.clk ;
  (* hdlname = "power_rom_instant2 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:487.30-493.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:26.25-26.33" *)
  wire [7:0] \power_rom_instant2.data_out ;
  (* hdlname = "power_rom_instant3 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:495.30-501.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:25.27-25.39" *)
  wire [7:0] \power_rom_instant3.address_read ;
  (* hdlname = "power_rom_instant3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:495.30-501.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10" *)
  wire \power_rom_instant3.clk ;
  (* hdlname = "power_rom_instant3 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:495.30-501.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:26.25-26.33" *)
  wire [7:0] \power_rom_instant3.data_out ;
  (* hdlname = "power_rom_instant4 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:503.30-509.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:25.27-25.39" *)
  wire [7:0] \power_rom_instant4.address_read ;
  (* hdlname = "power_rom_instant4 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:503.30-509.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:24.7-24.10" *)
  wire \power_rom_instant4.clk ;
  (* hdlname = "power_rom_instant4 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:503.30-509.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_ascending_binary.v:26.25-26.33" *)
  wire [7:0] \power_rom_instant4.data_out ;
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:24.9-24.14" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:24.9-24.14" *)
  wire reset;
  (* hdlname = "rom_instant_1 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:511.15-517.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:26.27-26.39" *)
  wire [7:0] \rom_instant_1.address_read ;
  (* hdlname = "rom_instant_1 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:511.15-517.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10" *)
  wire \rom_instant_1.clk ;
  (* hdlname = "rom_instant_1 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:511.15-517.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:27.25-27.33" *)
  wire [7:0] \rom_instant_1.data_out ;
  (* hdlname = "rom_instant_2 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:519.15-525.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:26.27-26.39" *)
  wire [7:0] \rom_instant_2.address_read ;
  (* hdlname = "rom_instant_2 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:519.15-525.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10" *)
  wire \rom_instant_2.clk ;
  (* hdlname = "rom_instant_2 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:519.15-525.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:27.25-27.33" *)
  wire [7:0] \rom_instant_2.data_out ;
  (* hdlname = "rom_instant_3 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:528.15-534.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:26.27-26.39" *)
  wire [7:0] \rom_instant_3.address_read ;
  (* hdlname = "rom_instant_3 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:528.15-534.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10" *)
  wire \rom_instant_3.clk ;
  (* hdlname = "rom_instant_3 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:528.15-534.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:27.25-27.33" *)
  wire [7:0] \rom_instant_3.data_out ;
  (* hdlname = "rom_instant_4 address_read" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:537.15-543.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:26.27-26.39" *)
  wire [7:0] \rom_instant_4.address_read ;
  (* hdlname = "rom_instant_4 clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:537.15-543.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:25.7-25.10" *)
  wire \rom_instant_4.clk ;
  (* hdlname = "rom_instant_4 data_out" *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:537.15-543.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/GF_matrix_dec.v:27.25-27.33" *)
  wire [7:0] \rom_instant_4.data_out ;
  (* init = 6'bxxx0xx *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:559.11-559.16" *)
  (* unused_bits = "0" *)
  wire [5:0] state;
  (* hdlname = "transport_in2out_unit RE" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:32.12-32.14" *)
  wire \transport_in2out_unit.RE ;
  (* hdlname = "transport_in2out_unit RdAdd" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:34.18-34.23" *)
  wire [7:0] \transport_in2out_unit.RdAdd ;
  (* hdlname = "transport_in2out_unit WE" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:32.15-32.17" *)
  wire \transport_in2out_unit.WE ;
  (* hdlname = "transport_in2out_unit WrAdd" *)
  (* init = 8'h00 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:34.24-34.29" *)
  wire [7:0] \transport_in2out_unit.WrAdd ;
  (* hdlname = "transport_in2out_unit Wr_done" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:36.12-36.19" *)
  wire \transport_in2out_unit.Wr_done ;
  (* hdlname = "transport_in2out_unit clk" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:26.7-26.10" *)
  wire \transport_in2out_unit.clk ;
  (* hdlname = "transport_in2out_unit cnt" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:41.5-41.8" *)
  wire \transport_in2out_unit.cnt ;
  (* hdlname = "transport_in2out_unit state" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/rs_decoder_top.v:75.19-91.2|/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/.././rtl/transport_in2out.v:43.5-43.10" *)
  wire \transport_in2out_unit.state ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153263  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0000_li0000 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.two ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153264  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0001_li0001 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153269  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0006_li0006 ),
    .E(1'h1),
    .Q(\$abc$148279$auto$rtlil.cc:2510:ReduceOr$17336 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153270  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0007_li0007 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.CE_GF_mult_add ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153289  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0026_li0026 ),
    .E(1'h1),
    .Q(S_flag),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153307  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0044_li0044 ),
    .E(1'h1),
    .Q(\transport_in2out_unit.cnt ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153320  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0057_li0057 ),
    .E(1'h1),
    .Q(\out_stage_unit.RE ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153340  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0077_li0077 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.cnt9 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153341  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0078_li0078 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.cnt9 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153342  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0079_li0079 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.cnt9 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153343  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0080_li0080 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.cnt9 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153491  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0228_li0228 ),
    .E(1'h1),
    .Q(out_flag),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153500  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0237_li0237 ),
    .E(1'h1),
    .Q(\error_correction_unit.div1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153501  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0238_li0238 ),
    .E(1'h1),
    .Q(\error_correction_unit.correction_value [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153502  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0239_li0239 ),
    .E(1'h1),
    .Q(\error_correction_unit.correction_value [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153503  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0240_li0240 ),
    .E(1'h1),
    .Q(\error_correction_unit.correction_value [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153504  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0241_li0241 ),
    .E(1'h1),
    .Q(\error_correction_unit.correction_value [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153505  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0242_li0242 ),
    .E(1'h1),
    .Q(\error_correction_unit.correction_value [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153506  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0243_li0243 ),
    .E(1'h1),
    .Q(\error_correction_unit.correction_value [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153507  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0244_li0244 ),
    .E(1'h1),
    .Q(\error_correction_unit.correction_value [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153508  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0245_li0245 ),
    .E(1'h1),
    .Q(\error_correction_unit.correction_value [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153567  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0304_li0304 ),
    .E(1'h1),
    .Q(\transport_in2out_unit.RdAdd [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$153568  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0305_li0305 ),
    .E(1'h1),
    .Q(\transport_in2out_unit.RdAdd [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154029  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0766_li0766 ),
    .E(1'h1),
    .Q(\Omega_Phy_unit.cnt [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154030  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0767_li0767 ),
    .E(1'h1),
    .Q(\Omega_Phy_unit.cnt [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154031  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0768_li0768 ),
    .E(1'h1),
    .Q(\Omega_Phy_unit.cnt [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154032  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0769_li0769 ),
    .E(1'h1),
    .Q(\Omega_Phy_unit.cnt [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154039  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0776_li0776 ),
    .E(1'h1),
    .Q(\transport_in2out_unit.WrAdd [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154040  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0777_li0777 ),
    .E(1'h1),
    .Q(\transport_in2out_unit.WrAdd [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154114  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0851_li0851 ),
    .E(1'h1),
    .Q(\error_correction_unit.state [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154115  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0852_li0852 ),
    .E(1'h1),
    .Q(\error_correction_unit.state [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154118  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0855_li0855 ),
    .E(1'h1),
    .Q(\error_correction_unit.state [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154160  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0897_li0897 ),
    .E(1'h1),
    .Q(\error_correction_unit.cnt [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154161  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0898_li0898 ),
    .E(1'h1),
    .Q(\error_correction_unit.cnt [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154162  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0899_li0899 ),
    .E(1'h1),
    .Q(\error_correction_unit.cnt [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154163  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0900_li0900 ),
    .E(1'h1),
    .Q(\error_correction_unit.cnt [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154256  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0993_li0993 ),
    .E(1'h1),
    .Q(\transport_in2out_unit.RE ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154257  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0994_li0994 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.Step [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154262  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li0999_li0999 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.Step [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154289  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1026_li1026 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.K [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154290  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1027_li1027 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.K [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154291  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1028_li1028 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.K [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154292  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1029_li1029 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.K [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154293  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1030_li1030 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.K [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154432  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_6 [1]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154433  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_6 [0]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_7 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154440  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_5 [1]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154441  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_5 [0]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_6 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154448  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_3 [1]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154449  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_3 [0]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154456  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_2 [1]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154457  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_2 [0]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154464  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_1 [1]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154465  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_1 [0]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154472  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_0 [1]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154473  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_0 [0]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154481  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1218_li1218 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154488  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_4 [1]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_5 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154489  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.cnt203_4 [0]),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.cnt203_5 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154506  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1243_li1243 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154508  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1245_li1245 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154510  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1247_li1247 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154512  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1249_li1249 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154518  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1255_li1255 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154519  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1256_li1256 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154520  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1257_li1257 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154523  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1260_li1260 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154525  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1262_li1262 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154527  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1264_li1264 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154529  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1266_li1266 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154530  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1267_li1267 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.X0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154532  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1269_li1269 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF8 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154533  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1270_li1270 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF8 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154534  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1271_li1271 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF8 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154535  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1272_li1272 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF8 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154536  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1273_li1273 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF8 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154537  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1274_li1274 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF8 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154538  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1275_li1275 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF8 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154539  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1276_li1276 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF8 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154540  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1277_li1277 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF7 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154541  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1278_li1278 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF7 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154542  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1279_li1279 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154543  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1280_li1280 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154544  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1281_li1281 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF7 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154545  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1282_li1282 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF7 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154546  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1283_li1283 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154547  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1284_li1284 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF7 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154548  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1285_li1285 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154549  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1286_li1286 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF6 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154550  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1287_li1287 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154551  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1288_li1288 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154552  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1289_li1289 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF6 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154553  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1290_li1290 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF6 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154554  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1291_li1291 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154555  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1292_li1292 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.GF6 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154591  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1328_li1328 ),
    .E(1'h1),
    .Q(\Omega_Phy_unit.state [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$154811  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1548_li1548 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.div1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155122  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1859_li1859 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.W_Add [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155212  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1949_li1949 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit1.count_in0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155213  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li1950_li1950 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit1.count_in0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155329  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2066_li2066 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.unit0.S_Ready ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155331  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2068_li2068 ),
    .E(1'h1),
    .Q(\$abc$135148$lo000 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155332  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2069_li2069 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.yes ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155495  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2232_li2232 ),
    .E(1'h1),
    .Q(\error_correction_unit.add_4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155496  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2233_li2233 ),
    .E(1'h1),
    .Q(\error_correction_unit.add_4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155515  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2252_li2252 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155516  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2253_li2253 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155517  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2254_li2254 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155518  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2255_li2255 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155519  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2256_li2256 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155520  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2257_li2257 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155521  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2258_li2258 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155522  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2259_li2259 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155523  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2260_li2260 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155524  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2261_li2261 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155525  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2262_li2262 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155526  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2263_li2263 ),
    .E(1'h1),
    .Q(\error_correction_unit.add4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155539  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2276_li2276 ),
    .E(1'h1),
    .Q(\error_correction_unit.add2 [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155551  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2288_li2288 ),
    .E(1'h1),
    .Q(\error_correction_unit.add1 [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155552  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2289_li2289 ),
    .E(1'h1),
    .Q(\error_correction_unit.add1 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155611  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2348_li2348 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155612  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2349_li2349 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155613  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2350_li2350 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155614  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2351_li2351 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155615  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2352_li2352 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155616  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2353_li2353 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155617  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2354_li2354 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155618  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2355_li2355 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155619  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2356_li2356 ),
    .E(1'h1),
    .Q(\BM_lamda_unit.const_timing [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155620  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2357_li2357 ),
    .E(1'h1),
    .Q(RE1),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155621  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2358_li2358 ),
    .E(1'h1),
    .Q(RE2),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155622  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2359_li2359 ),
    .E(1'h1),
    .Q(R_Add1[0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155623  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2360_li2360 ),
    .E(1'h1),
    .Q(R_Add1[1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155624  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2361_li2361 ),
    .E(1'h1),
    .Q(R_Add1[2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155625  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2362_li2362 ),
    .E(1'h1),
    .Q(R_Add1[3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155626  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2363_li2363 ),
    .E(1'h1),
    .Q(R_Add1[4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155627  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2364_li2364 ),
    .E(1'h1),
    .Q(R_Add1[5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155628  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2365_li2365 ),
    .E(1'h1),
    .Q(R_Add1[6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155629  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2366_li2366 ),
    .E(1'h1),
    .Q(R_Add1[7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155630  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2367_li2367 ),
    .E(1'h1),
    .Q(R_Add2[0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155631  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2368_li2368 ),
    .E(1'h1),
    .Q(R_Add2[1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155632  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2369_li2369 ),
    .E(1'h1),
    .Q(R_Add2[2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155633  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2370_li2370 ),
    .E(1'h1),
    .Q(R_Add2[3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155634  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2371_li2371 ),
    .E(1'h1),
    .Q(R_Add2[4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155635  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2372_li2372 ),
    .E(1'h1),
    .Q(R_Add2[5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155636  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2373_li2373 ),
    .E(1'h1),
    .Q(R_Add2[6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155637  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2374_li2374 ),
    .E(1'h1),
    .Q(R_Add2[7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155638  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2375_li2375 ),
    .E(1'h1),
    .Q(WE1),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155639  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2376_li2376 ),
    .E(1'h1),
    .Q(WE2),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155640  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2377_li2377 ),
    .E(1'h1),
    .Q(W_Add1[0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155641  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2378_li2378 ),
    .E(1'h1),
    .Q(W_Add1[1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155642  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2379_li2379 ),
    .E(1'h1),
    .Q(W_Add1[2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155643  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2380_li2380 ),
    .E(1'h1),
    .Q(W_Add1[3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155644  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2381_li2381 ),
    .E(1'h1),
    .Q(W_Add1[4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155645  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2382_li2382 ),
    .E(1'h1),
    .Q(W_Add1[5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155646  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2383_li2383 ),
    .E(1'h1),
    .Q(W_Add1[6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155647  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2384_li2384 ),
    .E(1'h1),
    .Q(W_Add1[7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155648  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2385_li2385 ),
    .E(1'h1),
    .Q(W_Add2[0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155649  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2386_li2386 ),
    .E(1'h1),
    .Q(W_Add2[1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155650  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2387_li2387 ),
    .E(1'h1),
    .Q(W_Add2[2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155651  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2388_li2388 ),
    .E(1'h1),
    .Q(W_Add2[3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155652  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2389_li2389 ),
    .E(1'h1),
    .Q(W_Add2[4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155653  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2390_li2390 ),
    .E(1'h1),
    .Q(W_Add2[5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155654  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2391_li2391 ),
    .E(1'h1),
    .Q(W_Add2[6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155655  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2392_li2392 ),
    .E(1'h1),
    .Q(W_Add2[7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155656  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2393_li2393 ),
    .E(1'h1),
    .Q(input_byte1[0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155657  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2394_li2394 ),
    .E(1'h1),
    .Q(input_byte1[1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155658  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2395_li2395 ),
    .E(1'h1),
    .Q(input_byte1[2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155659  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2396_li2396 ),
    .E(1'h1),
    .Q(input_byte1[3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155660  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2397_li2397 ),
    .E(1'h1),
    .Q(input_byte1[4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155661  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2398_li2398 ),
    .E(1'h1),
    .Q(input_byte1[5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155662  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2399_li2399 ),
    .E(1'h1),
    .Q(input_byte1[6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155663  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2400_li2400 ),
    .E(1'h1),
    .Q(input_byte1[7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155664  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2401_li2401 ),
    .E(1'h1),
    .Q(input_byte2[0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155665  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2402_li2402 ),
    .E(1'h1),
    .Q(input_byte2[1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155666  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2403_li2403 ),
    .E(1'h1),
    .Q(input_byte2[2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155667  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2404_li2404 ),
    .E(1'h1),
    .Q(input_byte2[3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155668  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2405_li2405 ),
    .E(1'h1),
    .Q(input_byte2[4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155669  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2406_li2406 ),
    .E(1'h1),
    .Q(input_byte2[5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155670  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2407_li2407 ),
    .E(1'h1),
    .Q(input_byte2[6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155671  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2408_li2408 ),
    .E(1'h1),
    .Q(input_byte2[7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155672  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$CE ),
    .E(1'h1),
    .Q(\input_syndromes_unit.CE0 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155673  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.CE0 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.CE1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155674  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2411_li2411 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.S_Ready ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155675  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2412_li2412 ),
    .E(1'h1),
    .Q(\$auto$alumacc.cc:485:replace_alu$16964.X [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155676  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2413_li2413 ),
    .E(1'h1),
    .Q(\$abc$129531$auto$rtlil.cc:2715:NotGate$53939 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155677  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2414_li2414 ),
    .E(1'h1),
    .Q(\$abc$129531$auto$rtlil.cc:2715:NotGate$53979 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155678  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2415_li2415 ),
    .E(1'h1),
    .Q(\$abc$129531$lo067 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155679  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2416_li2416 ),
    .E(1'h1),
    .Q(\$abc$129531$lo068 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155680  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2417_li2417 ),
    .E(1'h1),
    .Q(\$abc$129531$auto$rtlil.cc:2715:NotGate$53377 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155681  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2418_li2418 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155682  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2419_li2419 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155683  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2420_li2420 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155684  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2421_li2421 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155685  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2422_li2422 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155686  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2423_li2423 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155687  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2424_li2424 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155688  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2425_li2425 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155689  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2426_li2426 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155690  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2427_li2427 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155691  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2428_li2428 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155692  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2429_li2429 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155693  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2430_li2430 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155694  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2431_li2431 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155695  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2432_li2432 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155696  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2433_li2433 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.ip2_1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155697  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2434_li2434 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_10 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155698  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2435_li2435 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_10 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155699  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2436_li2436 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_10 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155700  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2437_li2437 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_10 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155701  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2438_li2438 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_10 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155702  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2439_li2439 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_10 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155703  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2440_li2440 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_10 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155704  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2441_li2441 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_10 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155705  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x2 [6]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_11 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155706  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x2 [7]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_11 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155707  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2444_li2444 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_11 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155708  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2445_li2445 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_11 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155709  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2446_li2446 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_11 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155710  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2447_li2447 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_11 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155711  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2448_li2448 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_11 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155712  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2449_li2449 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_11 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155713  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2450_li2450 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_12 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155714  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2451_li2451 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_12 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155715  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2452_li2452 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_12 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155716  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2453_li2453 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_12 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155717  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2454_li2454 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_12 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155718  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2455_li2455 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_12 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155719  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2456_li2456 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_12 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155720  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2457_li2457 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_12 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155721  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x6 [7]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_13 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155722  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2459_li2459 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_13 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155723  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2460_li2460 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_13 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155724  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2461_li2461 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_13 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155725  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2462_li2462 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_13 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155726  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2463_li2463 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_13 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155727  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2464_li2464 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_13 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155728  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2465_li2465 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_13 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155729  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2466_li2466 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_14 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155730  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2467_li2467 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_14 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155731  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2468_li2468 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_14 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155732  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2469_li2469 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_14 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155733  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2470_li2470 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_14 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155734  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2471_li2471 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_14 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155735  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2472_li2472 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_14 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155736  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2473_li2473 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_14 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155737  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x1 [5]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155738  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x1 [6]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155739  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2476_li2476 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155740  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2477_li2477 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155741  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2478_li2478 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_15 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155742  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2479_li2479 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155743  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2480_li2480 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155744  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2481_li2481 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155745  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2483_li2482 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155746  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2484_li2483 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155747  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2485_li2484 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155748  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2486_li2485 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155749  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2487_li2486 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155750  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x4 [3]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155751  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x4 [4]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155752  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x4 [5]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155753  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x4 [6]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155754  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.x4 [7]),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155755  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2493_li2492 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_8 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155756  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2494_li2493 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_8 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155757  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2495_li2494 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_8 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155758  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2496_li2495 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_8 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155759  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2497_li2496 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_8 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155760  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2498_li2497 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_8 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155761  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2499_li2498 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_8 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155762  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2500_li2499 ),
    .E(1'h1),
    .Q(\input_syndromes_unit.x_power_8 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155763  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2501_li2500 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.CEO ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155764  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2502_li2501 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155765  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2503_li2502 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155766  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2504_li2503 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155767  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2505_li2504 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155768  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2506_li2505 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155769  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2507_li2506 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155770  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2508_li2507 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155771  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2509_li2508 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155772  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2510_li2509 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155773  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2511_li2510 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155774  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2512_li2511 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155775  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2513_li2512 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155776  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2514_li2513 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155777  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2515_li2514 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155778  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2516_li2515 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155779  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2517_li2516 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155780  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2518_li2517 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155781  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2519_li2518 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155782  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2520_li2519 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155783  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2521_li2520 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155784  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2522_li2521 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155785  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2523_li2522 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155786  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2524_li2523 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155787  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2525_li2524 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155788  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2526_li2525 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L5 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155789  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2527_li2526 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L5 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155790  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2528_li2527 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L5 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155791  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2529_li2528 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L5 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155792  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2530_li2529 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L5 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155793  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2531_li2530 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L5 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155794  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2532_li2531 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L5 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155795  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2533_li2532 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L5 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155796  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2534_li2533 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L6 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155797  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2535_li2534 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155798  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2536_li2535 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L6 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155799  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2537_li2536 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L6 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155800  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2538_li2537 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155801  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2539_li2538 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155802  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2540_li2539 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L6 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155803  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2541_li2540 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155804  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2542_li2541 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L7 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155805  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2543_li2542 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155806  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2544_li2543 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L7 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155807  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2545_li2544 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L7 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155808  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2546_li2545 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155809  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2547_li2546 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155810  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2548_li2547 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L7 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155811  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2549_li2548 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L7 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155812  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2550_li2549 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L8 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155813  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2551_li2550 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L8 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155814  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2552_li2551 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L8 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155815  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2553_li2552 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L8 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155816  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2554_li2553 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L8 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155817  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2555_li2554 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L8 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155818  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2556_li2555 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L8 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155819  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2557_li2556 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.L8 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155820  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2558_li2557 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.add_GF_ascending [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155821  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2559_li2558 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.add_GF_ascending [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155822  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2560_li2559 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.add_GF_ascending [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155823  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2561_li2560 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.add_GF_ascending [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155824  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2562_li2561 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.add_GF_ascending [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155825  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2563_li2562 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.add_GF_ascending [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155826  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2564_li2563 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.add_GF_ascending [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155827  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2565_li2564 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.add_GF_ascending [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155828  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2566_li2565 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.chk_cnt [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155829  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2567_li2566 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.chk_cnt [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155830  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2568_li2567 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.chk_flag ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155831  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2569_li2568 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.cnt3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155832  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2570_li2569 ),
    .E(1'h1),
    .Q(\$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155833  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2571_li2570 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.one ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155834  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2572_li2571 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155835  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2573_li2572 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155836  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2574_li2573 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155837  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2575_li2574 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155838  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2576_li2575 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155839  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2577_li2576 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155840  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2578_li2577 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155841  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2579_li2578 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155842  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2580_li2579 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155843  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2581_li2580 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155844  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2582_li2581 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155845  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2583_li2582 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155846  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2584_li2583 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155847  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2585_li2584 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155848  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2586_li2585 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155849  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2587_li2586 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155850  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2588_li2587 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155851  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2589_li2588 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155852  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2590_li2589 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155853  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2591_li2590 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155854  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2592_li2591 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155855  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2593_li2592 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155856  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2594_li2593 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155857  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2595_li2594 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155858  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2596_li2595 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155859  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2597_li2596 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155860  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2598_li2597 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155861  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2599_li2598 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155862  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2600_li2599 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155863  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2601_li2600 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155864  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2602_li2601 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155865  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2603_li2602 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155866  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2604_li2603 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r5 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155867  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2605_li2604 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r5 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155868  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2606_li2605 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r5 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155869  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2607_li2606 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r5 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155870  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2608_li2607 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r5 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155871  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2609_li2608 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r5 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155872  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2610_li2609 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r5 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155873  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2611_li2610 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r5 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155874  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2612_li2611 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r6 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155875  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2613_li2612 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155876  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2614_li2613 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r6 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155877  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2615_li2614 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r6 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155878  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2616_li2615 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155879  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2617_li2616 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155880  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2618_li2617 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r6 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155881  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2619_li2618 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155882  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2620_li2619 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r7 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155883  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2621_li2620 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155884  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2622_li2621 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r7 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155885  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2623_li2622 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r7 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155886  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2624_li2623 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155887  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2625_li2624 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155888  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2626_li2625 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r7 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155889  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2627_li2626 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r7 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155890  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2628_li2627 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r8 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155891  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2629_li2628 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r8 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155892  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2630_li2629 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r8 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155893  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2631_li2630 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r8 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155894  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2632_li2631 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r8 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155895  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2633_li2632 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r8 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155896  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2634_li2633 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r8 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155897  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2635_li2634 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.r8 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155898  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2636_li2635 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.root_cnt [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155899  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2637_li2636 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.root_cnt [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155900  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2638_li2637 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.root_cnt [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155901  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2639_li2638 ),
    .E(1'h1),
    .Q(\lamda_roots_unit.root_cnt [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155902  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2640_li2639 ),
    .E(1'h1),
    .Q(\out_stage_unit.CE ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155903  (
    .C(\BM_lamda_unit.clk ),
    .D(\out_stage_unit.CE ),
    .E(1'h1),
    .Q(\out_stage_unit.CEO ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155904  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2642_li2641 ),
    .E(1'h1),
    .Q(\out_stage_unit.cnt8 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155905  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2643_li2642 ),
    .E(1'h1),
    .Q(\out_stage_unit.cnt8 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155906  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2644_li2643 ),
    .E(1'h1),
    .Q(\out_stage_unit.cnt8 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155907  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2645_li2644 ),
    .E(1'h1),
    .Q(\out_stage_unit.state ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$153262$auto$blifparse.cc:377:parse_blif$155908  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$li2646_li2645 ),
    .E(1'h1),
    .Q(\transport_in2out_unit.state ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$171203$auto$blifparse.cc:377:parse_blif$171276  (
    .C(\BM_lamda_unit.clk ),
    .D(\transport_in2out_unit.RE ),
    .E(1'h1),
    .Q(\$auto$memory_libmap.cc:2437:execute$17320 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$171203$auto$blifparse.cc:377:parse_blif$171277  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .E(1'h1),
    .Q(\$auto$memory_libmap.cc:2437:execute$17330 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$171203$auto$blifparse.cc:377:parse_blif$171278  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.rom_instant.re ),
    .E(1'h1),
    .Q(\$auto$memory_libmap.cc:2437:execute$17341 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$171203$auto$blifparse.cc:377:parse_blif$171279  (
    .C(\BM_lamda_unit.clk ),
    .D(RE1),
    .E(1'h1),
    .Q(\$auto$memory_libmap.cc:2437:execute$17357 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$171203$auto$blifparse.cc:377:parse_blif$171280  (
    .C(\BM_lamda_unit.clk ),
    .D(RE2),
    .E(1'h1),
    .Q(\$auto$memory_libmap.cc:2437:execute$17367 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371689  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2] }),
    .Y(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h100010000000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371690  (
    .A({ \error_correction_unit.state [2], \$abc$143964$lo0 , \error_correction_unit.cnt [2], \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.cnt [3] }),
    .Y(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h100010000000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371691  (
    .A({ \error_correction_unit.state [2], \$abc$143964$lo0 , \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.cnt [2], \error_correction_unit.cnt [3] }),
    .Y(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371692  (
    .A({ \Omega_Phy_unit.poly_ready , \$abc$143964$lo0  }),
    .Y(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h400040000000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371693  (
    .A({ \error_correction_unit.state [2], \$abc$143964$lo0 , \error_correction_unit.cnt [1:0], \error_correction_unit.cnt [2], \error_correction_unit.cnt [3] }),
    .Y(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371694  (
    .A({ \BM_lamda_unit.Step [1], \BM_lamda_unit.Step [6], \BM_lamda_unit.Step [7], \BM_lamda_unit.Step [5], \BM_lamda_unit.Step [2], \BM_lamda_unit.Step [3] }),
    .Y(\$abc$371688$new_new_n4567__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371695  (
    .A({ \$abc$371688$new_new_n4567__ , \input_syndromes_unit.S_Ready , \BM_lamda_unit.Step [4] }),
    .Y(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h100010000000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371696  (
    .A({ \error_correction_unit.state [2], \$abc$143964$lo0 , \error_correction_unit.cnt [2:0], \error_correction_unit.cnt [3] }),
    .Y(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371697  (
    .A({ \error_correction_unit.state [2], \$abc$143964$lo0 , \error_correction_unit.cnt [3], \error_correction_unit.cnt [0], \error_correction_unit.cnt [2:1] }),
    .Y(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371698  (
    .A({ \error_correction_unit.state [2], \$abc$143964$lo0 , \error_correction_unit.cnt [1:0], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371699  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \$abc$129531$lo068  }),
    .Y(\$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371700  (
    .A({ \error_correction_unit.state [2], \$abc$143964$lo0 , \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371701  (
    .A({ \error_correction_unit.state [2], \$abc$143964$lo0 , \error_correction_unit.cnt [2], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3], \error_correction_unit.cnt [1] }),
    .Y(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371702  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377  }),
    .Y(\$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf000f0f0bb00bbbb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371703  (
    .A({ state[2], S_flag, \BM_lamda_unit.L_ready , \lamda_roots_unit.CEO , R_flag, \error_correction_unit.DONE  }),
    .Y(\$abc$371688$new_new_n4576__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371704  (
    .A({ \$abc$371688$new_new_n4576__ , \$auto$ff.cc:740:flip_bits$233416 , \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$371688$techmap$techmap234779\RS_dec_top:state[2]_227725.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371705  (
    .A({ \transport_in2out_unit.WrAdd [5], \transport_in2out_unit.WrAdd [7], \transport_in2out_unit.WrAdd [1], \transport_in2out_unit.WrAdd [6], \transport_in2out_unit.WrAdd [0], \transport_in2out_unit.WrAdd [2] }),
    .Y(\$abc$371688$new_new_n4578__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h808000ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371706  (
    .A({ \transport_in2out_unit.cnt , \transport_in2out_unit.state , \transport_in2out_unit.WrAdd [3], \$abc$371688$new_new_n4578__ , \transport_in2out_unit.WrAdd [4] }),
    .Y(\$abc$371688$techmap$techmap367937\RS_dec_top:transport_in2out_unit.Wr_done_227738.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371707  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17330 , \$auto$memory_libmap.cc:2436:execute$17329 [1], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[1]  }),
    .Y(\input_syndromes_unit.mem_in_1.data_out [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371708  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17330 , \$auto$memory_libmap.cc:2436:execute$17329 [2], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[2]  }),
    .Y(\input_syndromes_unit.mem_in_1.data_out [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371709  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17320 , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[1] , \$auto$memory_libmap.cc:2436:execute$17319 [1] }),
    .Y(\input_syndromes_unit.mem_in_0.data_out [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371710  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17330 , \$auto$memory_libmap.cc:2436:execute$17329 [3], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[3]  }),
    .Y(\input_syndromes_unit.mem_in_1.data_out [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371711  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17330 , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[5] , \$auto$memory_libmap.cc:2436:execute$17329 [5] }),
    .Y(\input_syndromes_unit.mem_in_1.data_out [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371712  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17320 , \$auto$memory_libmap.cc:2436:execute$17319 [4], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[4]  }),
    .Y(\input_syndromes_unit.mem_in_0.data_out [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371713  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17320 , \$auto$memory_libmap.cc:2436:execute$17319 [5], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[5]  }),
    .Y(\input_syndromes_unit.mem_in_0.data_out [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371714  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17320 , \$auto$memory_libmap.cc:2436:execute$17319 [3], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[3]  }),
    .Y(\input_syndromes_unit.mem_in_0.data_out [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371715  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17330 , \$auto$memory_libmap.cc:2436:execute$17329 [6], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[6]  }),
    .Y(\input_syndromes_unit.mem_in_1.data_out [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371716  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17330 , \$auto$memory_libmap.cc:2436:execute$17329 [4], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[4]  }),
    .Y(\input_syndromes_unit.mem_in_1.data_out [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371717  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17330 , \$auto$memory_libmap.cc:2436:execute$17329 [7], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[7]  }),
    .Y(\input_syndromes_unit.mem_in_1.data_out [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371718  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17320 , \$auto$memory_libmap.cc:2436:execute$17319 [7], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[7]  }),
    .Y(\input_syndromes_unit.mem_in_0.data_out [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371719  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17330 , \$auto$memory_libmap.cc:2436:execute$17329 [0], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[0]  }),
    .Y(\input_syndromes_unit.mem_in_1.data_out [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371720  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17320 , \$auto$memory_libmap.cc:2436:execute$17319 [6], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[6]  }),
    .Y(\input_syndromes_unit.mem_in_0.data_out [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371721  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17320 , \$auto$memory_libmap.cc:2436:execute$17319 [2], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[2]  }),
    .Y(\input_syndromes_unit.mem_in_0.data_out [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371722  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17320 , \$auto$memory_libmap.cc:2436:execute$17319 [0], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[0]  }),
    .Y(\input_syndromes_unit.mem_in_0.data_out [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371723  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X1 [4], \lamda_roots_unit.GF8 [4], \lamda_roots_unit.GF7 [4], \lamda_roots_unit.GF6 [4] }),
    .Y(\$abc$153262$new_n15872_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371724  (
    .A({ \error_correction_unit.cnt [1:0], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$371688$new_new_n4597__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371725  (
    .A({ \error_correction_unit.O[14] [5], \error_correction_unit.Vx7 [5], \error_correction_unit.Vx6 [5] }),
    .Y(\$abc$371688$new_new_n4598__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371726  (
    .A({ \error_correction_unit.O[14] [3], \error_correction_unit.Vx7 [3], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n4599__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'ha33f2aa3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371727  (
    .A({ \$abc$371688$new_new_n4599__ , \error_correction_unit.O[14] [4], \error_correction_unit.Vx7 [4], \error_correction_unit.Vx6 [4], \$abc$371688$new_new_n4598__  }),
    .Y(\$abc$371688$new_new_n4600__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371728  (
    .A({ \error_correction_unit.O[14] [1], \error_correction_unit.Vx7 [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[14] [0] }),
    .Y(\$abc$371688$new_new_n4601__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371729  (
    .A({ \error_correction_unit.O[14] [3], \error_correction_unit.Vx7 [3], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n4602__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfcc8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371730  (
    .A({ \error_correction_unit.O[14] [1], \error_correction_unit.Vx7 [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[14] [0] }),
    .Y(\$abc$371688$new_new_n4603__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h577f7fff00050557)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371731  (
    .A({ \$abc$371688$new_new_n4602__ , \error_correction_unit.O[14] [2], \error_correction_unit.Vx7 [2], \error_correction_unit.Vx6 [2], \$abc$371688$new_new_n4601__ , \$abc$371688$new_new_n4603__  }),
    .Y(\$abc$371688$new_new_n4604__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371732  (
    .A({ \error_correction_unit.O[14] [7], \error_correction_unit.Vx7 [7], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n4605__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371733  (
    .A({ \error_correction_unit.Vx6 [6], \error_correction_unit.O[14] [6], \error_correction_unit.Vx7 [6], \error_correction_unit.O[14] [5], \error_correction_unit.Vx7 [5], \error_correction_unit.Vx6 [5] }),
    .Y(\$abc$371688$new_new_n4606__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000abbf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371734  (
    .A({ \$abc$371688$new_new_n4606__ , \error_correction_unit.Vx6 [6], \error_correction_unit.O[14] [6], \error_correction_unit.Vx7 [6], \$abc$371688$new_new_n4605__  }),
    .Y(\$abc$371688$new_new_n4607__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80e8feff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371735  (
    .A({ \$abc$371688$new_new_n4598__ , \$abc$371688$new_new_n4599__ , \error_correction_unit.O[14] [4], \error_correction_unit.Vx7 [4], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n4608__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371736  (
    .A({ \error_correction_unit.Vx6 [6], \error_correction_unit.O[14] [6:5], \error_correction_unit.Vx7 [5], \error_correction_unit.Vx6 [5] }),
    .Y(\$abc$371688$new_new_n4609__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'ha8fec0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371737  (
    .A({ \$abc$371688$new_new_n4609__ , \$abc$371688$new_new_n4605__ , \error_correction_unit.Vx6 [6], \error_correction_unit.O[14] [6], \error_correction_unit.Vx7 [6] }),
    .Y(\$abc$371688$new_new_n4610__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f0f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371738  (
    .A({ \$abc$371688$new_new_n4610__ , \$abc$371688$new_new_n4608__ , \$abc$371688$new_new_n4607__ , \$abc$371688$new_new_n4600__ , \$abc$371688$new_new_n4604__  }),
    .Y(\$abc$371688$new_new_n4611__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371739  (
    .A({ \error_correction_unit.Vx7 [8], \error_correction_unit.Vx6 [8], \error_correction_unit.O[14] [7], \error_correction_unit.Vx7 [7], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n4612__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371740  (
    .A({ \error_correction_unit.O[6] [0], \error_correction_unit.V [0], \error_correction_unit.O[6] [1], \error_correction_unit.V [1] }),
    .Y(\$abc$371688$new_new_n4613__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371741  (
    .A({ \error_correction_unit.O[6] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n4614__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hea1515ea3fc0c03f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371742  (
    .A({ \error_correction_unit.V [1], \error_correction_unit.O[6] [2], \error_correction_unit.Vx3 [2:1], \error_correction_unit.V [0], \error_correction_unit.O[6] [1] }),
    .Y(\$abc$371688$new_new_n4615__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fff0003577f0115)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371743  (
    .A({ \$abc$371688$new_new_n4615__ , \$abc$371688$new_new_n4614__ , \error_correction_unit.O[6] [2], \error_correction_unit.Vx3 [2], \error_correction_unit.V [1], \$abc$371688$new_new_n4613__  }),
    .Y(\$abc$371688$new_new_n4616__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371744  (
    .A({ \error_correction_unit.O[6] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n4617__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371745  (
    .A({ \error_correction_unit.O[6] [5], \error_correction_unit.V [4], \error_correction_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n4618__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff7f7f1717010100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371746  (
    .A({ \$abc$371688$new_new_n4618__ , \$abc$371688$new_new_n4617__ , \$abc$371688$new_new_n4616__ , \error_correction_unit.O[6] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n4619__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371747  (
    .A({ \error_correction_unit.O[6] [5], \error_correction_unit.V [4], \error_correction_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n4620__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371748  (
    .A({ \error_correction_unit.O[6] [7], \error_correction_unit.Vx3 [7], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4621__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff7f7f1717010100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371749  (
    .A({ \$abc$371688$new_new_n4621__ , \$abc$371688$new_new_n4620__ , \$abc$371688$new_new_n4619__ , \error_correction_unit.O[6] [6], \error_correction_unit.V [5], \error_correction_unit.Vx3 [6] }),
    .Y(\$abc$371688$new_new_n4622__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371750  (
    .A({ \error_correction_unit.O[6] [7], \error_correction_unit.Vx3 [7], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4623__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371751  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1] }),
    .Y(\$abc$371688$new_new_n4624__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf40b0bf400000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371752  (
    .A({ \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n4623__ , \$abc$371688$new_new_n4622__ , \error_correction_unit.Vx3 [9:8], \error_correction_unit.V [7] }),
    .Y(\$abc$371688$new_new_n4625__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371753  (
    .A({ \error_correction_unit.Vx6 [1], \error_correction_unit.O[10] [0], \error_correction_unit.O[10] [1], \error_correction_unit.O[10] [2], \error_correction_unit.Vx9 [2:1] }),
    .Y(\$abc$371688$new_new_n4626__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371754  (
    .A({ \$abc$371688$new_new_n4626__ , \error_correction_unit.O[10] [3], \error_correction_unit.O[10] [4], \error_correction_unit.Vx9 [4:3] }),
    .Y(\$abc$371688$new_new_n4627__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371755  (
    .A({ \$abc$371688$new_new_n4627__ , \error_correction_unit.O[10] [5], \error_correction_unit.O[10] [6], \error_correction_unit.Vx9 [6:5] }),
    .Y(\$abc$371688$new_new_n4628__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371756  (
    .A({ \error_correction_unit.cnt [1], \error_correction_unit.cnt [3:2], \error_correction_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n4629__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h718e0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371757  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.Vx9 [8], \$abc$371688$new_new_n4628__ , \error_correction_unit.O[10] [7], \error_correction_unit.Vx9 [7] }),
    .Y(\$abc$371688$new_new_n4630__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371758  (
    .A(\error_correction_unit.cnt [3:2]),
    .Y(\$abc$371688$new_new_n4631__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371759  (
    .A({ \error_correction_unit.P[2] [1], \error_correction_unit.V [0], \error_correction_unit.P[2] [3:2], \error_correction_unit.V [1], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n4632__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371760  (
    .A({ \$abc$371688$new_new_n4632__ , \error_correction_unit.P[2] [5:4], \error_correction_unit.V [3], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n4633__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371761  (
    .A({ \$abc$371688$new_new_n4633__ , \error_correction_unit.P[2] [7:6], \error_correction_unit.V [5], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4634__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371762  (
    .A({ \error_correction_unit.O[2] [0], \error_correction_unit.V [0], \error_correction_unit.V [1], \error_correction_unit.V [2], \error_correction_unit.O[2] [2:1] }),
    .Y(\$abc$371688$new_new_n4635__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371763  (
    .A({ \$abc$371688$new_new_n4635__ , \error_correction_unit.V [3], \error_correction_unit.V [4], \error_correction_unit.O[2] [4:3] }),
    .Y(\$abc$371688$new_new_n4636__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371764  (
    .A({ \$abc$371688$new_new_n4636__ , \error_correction_unit.O[2] [6], \error_correction_unit.V [5], \error_correction_unit.O[2] [5], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4637__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371765  (
    .A(\error_correction_unit.cnt ),
    .Y(\$abc$371688$new_new_n4638__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0b00bbbbee0eeeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371766  (
    .A({ \error_correction_unit.V [7], \$abc$371688$new_new_n4638__ , \$abc$371688$new_new_n4637__ , \error_correction_unit.O[2] [7], \$abc$371688$new_new_n4634__ , \$abc$371688$new_new_n4631__  }),
    .Y(\$abc$371688$new_new_n4639__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff82ffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371767  (
    .A({ \$abc$371688$new_new_n4639__ , \$abc$371688$new_new_n4630__ , \$abc$371688$new_new_n4625__ , \$abc$371688$new_new_n4612__ , \$abc$371688$new_new_n4611__ , \$abc$371688$new_new_n4597__  }),
    .Y(\$abc$153262$new_n22140_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371768  (
    .A({ \Omega_Phy_unit.cnt [2:1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n4641__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371769  (
    .A({ \Omega_Phy_unit.O[3] [1], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[6] [1] }),
    .Y(\$abc$371688$new_new_n4642__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371770  (
    .A({ \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3] }),
    .Y(\$abc$371688$new_new_n4643__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haacc0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371771  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n4642__ , \Omega_Phy_unit.O[9] [1], \Omega_Phy_unit.O[12] [1] }),
    .Y(\$abc$371688$new_new_n4644__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371772  (
    .A({ \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3] }),
    .Y(\$abc$371688$new_new_n4645__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f55ff330f0f0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371773  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \$abc$371688$new_new_n4644__ , \Omega_Phy_unit.O[15] [1], \Omega_Phy_unit.L[3] [1] }),
    .Y(\$abc$371688$new_new_n4646__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00330055000f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371774  (
    .A({ \Omega_Phy_unit.cnt [1:0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.O[7] [1], \Omega_Phy_unit.O[13] [1], \Omega_Phy_unit.O[10] [1] }),
    .Y(\$abc$371688$new_new_n4647__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371775  (
    .A(\Omega_Phy_unit.cnt [1:0]),
    .Y(\$abc$371688$new_new_n4648__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f332f0f0fafaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371776  (
    .A({ \$abc$371688$new_new_n4648__ , \Omega_Phy_unit.cnt [3:2], \Omega_Phy_unit.O[4] [1], \Omega_Phy_unit.O[16] [1], \$abc$371688$new_new_n4647__  }),
    .Y(\$abc$371688$new_new_n4649__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0f88ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371777  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n4646__ , \$abc$371688$new_new_n4649__ , \Omega_Phy_unit.L[6] [1], \$abc$371688$new_new_n4641__  }),
    .Y(\$abc$153262$new_n14768_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371778  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$371688$new_new_n4651__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf00f0ff044444444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371779  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [0], \lamda_roots_unit.GF6 [0], \lamda_roots_unit.X0 [0], \lamda_roots_unit.X1 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li1266_li1266 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371780  (
    .A({ \lamda_roots_unit.two , \$auto$alumacc.cc:485:replace_alu$16844.X [0] }),
    .Y(\$abc$153262$new_n14936_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371781  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF7 [2], \rom_instant_2.data_out [2], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1282_li1282 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371782  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[5] [6], \BM_lamda_unit.L[7] [6], \BM_lamda_unit.L[6] [6], \BM_lamda_unit.L[8] [6] }),
    .Y(\$abc$371688$new_new_n4655__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371783  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[6] [6], \BM_lamda_unit.T[8] [6], \BM_lamda_unit.T[7] [6], \BM_lamda_unit.T[9] [6] }),
    .Y(\$abc$371688$new_new_n4656__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371784  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.Step [3], \BM_lamda_unit.L[9] [6], \BM_lamda_unit.T[10] [6], \$abc$371688$new_new_n4655__ , \$abc$371688$new_new_n4656__  }),
    .Y(\$abc$371688$new_new_n4657__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371785  (
    .A(\BM_lamda_unit.cnt [1:0]),
    .Y(\$abc$371688$new_new_n4658__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371786  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[2] [6], \BM_lamda_unit.T[4] [6], \BM_lamda_unit.T[3] [6], \BM_lamda_unit.T[5] [6] }),
    .Y(\$abc$371688$new_new_n4659__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371787  (
    .A(\BM_lamda_unit.cnt [3:2]),
    .Y(\$abc$371688$new_new_n4660__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f0fff0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371788  (
    .A({ \BM_lamda_unit.cnt [0], \$abc$371688$new_new_n4660__ , \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[1] [6], \BM_lamda_unit.L[2] [6], \BM_lamda_unit.L[4] [6] }),
    .Y(\$abc$371688$new_new_n4661__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f000ff00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371789  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n4661__ , \$abc$371688$new_new_n4659__ , \BM_lamda_unit.T[1] [6], \$abc$371688$new_new_n4658__  }),
    .Y(\$abc$371688$new_new_n4662__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371790  (
    .A({ \BM_lamda_unit.cnt [1], \BM_lamda_unit.cnt [3], \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n4663__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371791  (
    .A(\BM_lamda_unit.cnt ),
    .Y(\$abc$371688$new_new_n4664__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0b0b00bb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371792  (
    .A({ \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n4657__ , \$abc$371688$new_new_n4662__ , \$abc$371688$new_new_n4663__ , \BM_lamda_unit.L[3] [6] }),
    .Y(\$abc$153262$new_n17423_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000550033000f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371793  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.cnt [3], \BM_lamda_unit.L[5] [1], \BM_lamda_unit.L[7] [1], \BM_lamda_unit.L[6] [1] }),
    .Y(\$abc$371688$new_new_n4666__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371794  (
    .A(\BM_lamda_unit.cnt [1:0]),
    .Y(\$abc$371688$new_new_n4667__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f550f330fff0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371795  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.cnt [3], \BM_lamda_unit.L[1] [1], \BM_lamda_unit.L[2] [1], \BM_lamda_unit.L[4] [1] }),
    .Y(\$abc$371688$new_new_n4668__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccccccc00c040c0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371796  (
    .A({ \BM_lamda_unit.cnt [3], \BM_lamda_unit.cnt [1:0], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n4668__ , \BM_lamda_unit.L[3] [1] }),
    .Y(\$abc$371688$new_new_n4669__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000efff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371797  (
    .A({ \$abc$371688$new_new_n4669__ , \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n4667__ , \BM_lamda_unit.cnt [2], \BM_lamda_unit.L[9] [1] }),
    .Y(\$abc$371688$new_new_n4670__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371798  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[2] [1], \BM_lamda_unit.T[4] [1], \BM_lamda_unit.T[3] [1], \BM_lamda_unit.T[5] [1] }),
    .Y(\$abc$371688$new_new_n4671__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55ff33fffffff0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371799  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n4658__ , \$abc$371688$new_new_n4671__ , \BM_lamda_unit.T[9] [1], \BM_lamda_unit.T[1] [1] }),
    .Y(\$abc$371688$new_new_n4672__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aaaafffff0cc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371800  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.cnt [3], \BM_lamda_unit.T[10] [1], \BM_lamda_unit.T[6] [1], \BM_lamda_unit.T[7] [1] }),
    .Y(\$abc$371688$new_new_n4673__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fdf0f0f00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371801  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n4673__ , \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n4672__ , \BM_lamda_unit.T[8] [1], \BM_lamda_unit.cnt [1] }),
    .Y(\$abc$371688$new_new_n4674__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffffff000b00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371802  (
    .A({ \$abc$371688$new_new_n4674__ , \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n4670__ , \$abc$371688$new_new_n4666__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[8] [1] }),
    .Y(\$abc$153262$new_n17513_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h80a8eafe88aaeeff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371803  (
    .A({ \power_rom_instant2.data_out [0], \power_rom_instant2.data_out [2:1], \power_rom_instant1.data_out [0], \power_rom_instant1.data_out [1], \power_rom_instant1.data_out [2] }),
    .Y(\$abc$371688$new_new_n4676__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hd4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371804  (
    .A({ \$abc$371688$new_new_n4676__ , \power_rom_instant1.data_out [3], \power_rom_instant2.data_out [3] }),
    .Y(\$abc$371688$new_new_n4677__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371805  (
    .A({ \power_rom_instant2.data_out [0], \power_rom_instant1.data_out [0], \power_rom_instant2.data_out [2:1], \power_rom_instant1.data_out [1], \power_rom_instant1.data_out [2] }),
    .Y(\$abc$371688$new_new_n4678__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371806  (
    .A({ \$abc$371688$new_new_n4678__ , \power_rom_instant1.data_out [3], \power_rom_instant2.data_out [3] }),
    .Y(\$abc$371688$new_new_n4679__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371807  (
    .A({ S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$371688$new_new_n4680__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h53acac5300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371808  (
    .A({ \$abc$371688$new_new_n4680__ , \power_rom_instant2.data_out [4], \power_rom_instant1.data_out [4], \BM_lamda_unit.Step [4], \$abc$371688$new_new_n4679__ , \$abc$371688$new_new_n4677__  }),
    .Y(\$abc$153262$new_n17641_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371809  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eV[8] [0], \error_correction_unit.eV[5] [0], \error_correction_unit.eV[6] [0], \error_correction_unit.eV[7] [0] }),
    .Y(\$abc$371688$new_new_n4682__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f33330f0f550f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371810  (
    .A({ \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [3], \error_correction_unit.op_cnt [1], \error_correction_unit.eV[0] [0], \error_correction_unit.eV[1] [0], \error_correction_unit.eV[2] [0] }),
    .Y(\$abc$371688$new_new_n4683__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0140)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371811  (
    .A({ \error_correction_unit.op_cnt [2:0], \error_correction_unit.op_cnt [3] }),
    .Y(\$abc$371688$new_new_n4684__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371812  (
    .A({ \error_correction_unit.op_cnt [3:2], \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [1] }),
    .Y(\$abc$371688$new_new_n4685__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371813  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4682__ , \$abc$371688$new_new_n4683__ , \error_correction_unit.eV[3] [0], \error_correction_unit.eV[4] [0] }),
    .Y(\$abc$153262$new_n17755_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371814  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eV[8] [1], \error_correction_unit.eV[5] [1], \error_correction_unit.eV[6] [1], \error_correction_unit.eV[7] [1] }),
    .Y(\$abc$371688$new_new_n4687__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f33330f0f550f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371815  (
    .A({ \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [3], \error_correction_unit.op_cnt [1], \error_correction_unit.eV[0] [1], \error_correction_unit.eV[1] [1], \error_correction_unit.eV[2] [1] }),
    .Y(\$abc$371688$new_new_n4688__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371816  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4687__ , \$abc$371688$new_new_n4688__ , \error_correction_unit.eV[3] [1], \error_correction_unit.eV[4] [1] }),
    .Y(\$abc$153262$new_n17745_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371817  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eV[8] [3], \error_correction_unit.eV[5] [3], \error_correction_unit.eV[6] [3], \error_correction_unit.eV[7] [3] }),
    .Y(\$abc$371688$new_new_n4690__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371818  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eV[0] [3], \error_correction_unit.eV[1] [3], \error_correction_unit.eV[2] [3] }),
    .Y(\$abc$371688$new_new_n4691__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371819  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4690__ , \$abc$371688$new_new_n4691__ , \error_correction_unit.eV[3] [3], \error_correction_unit.eV[4] [3] }),
    .Y(\$abc$153262$new_n17724_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371820  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eV[8] [4], \error_correction_unit.eV[5] [4], \error_correction_unit.eV[6] [4], \error_correction_unit.eV[7] [4] }),
    .Y(\$abc$371688$new_new_n4693__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371821  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eV[0] [4], \error_correction_unit.eV[1] [4], \error_correction_unit.eV[2] [4] }),
    .Y(\$abc$371688$new_new_n4694__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371822  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4693__ , \$abc$371688$new_new_n4694__ , \error_correction_unit.eV[3] [4], \error_correction_unit.eV[4] [4] }),
    .Y(\$abc$153262$new_n17717_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371823  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eV[8] [2], \error_correction_unit.eV[5] [2], \error_correction_unit.eV[6] [2], \error_correction_unit.eV[7] [2] }),
    .Y(\$abc$371688$new_new_n4696__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371824  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eV[0] [2], \error_correction_unit.eV[1] [2], \error_correction_unit.eV[2] [2] }),
    .Y(\$abc$371688$new_new_n4697__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371825  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4696__ , \$abc$371688$new_new_n4697__ , \error_correction_unit.eV[3] [2], \error_correction_unit.eV[4] [2] }),
    .Y(\$abc$153262$new_n17738_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf30c8f70)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371826  (
    .A({ \$abc$153262$new_n17738_ , \$abc$153262$new_n17717_ , \$abc$153262$new_n17724_ , \$abc$153262$new_n17745_ , \$abc$153262$new_n17755_  }),
    .Y(\$abc$153262$new_n17782_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371827  (
    .A({ \input_syndromes_unit.W_Add [0], \input_syndromes_unit.W_Add [1], \input_syndromes_unit.x_power_0 [2] }),
    .Y(\$abc$371688$new_new_n4700__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371828  (
    .A({ \$abc$371688$new_new_n4700__ , \input_syndromes_unit.x_power_0 [3], \input_syndromes_unit.x_power_0 [5], \input_syndromes_unit.x_power_0 [6], \input_syndromes_unit.x_power_0 [7], \input_syndromes_unit.x_power_0 [4] }),
    .Y(\$abc$371688$new_new_n4701__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371829  (
    .A({ \input_syndromes_unit.x_power_4 [0], \input_syndromes_unit.x_power_4 [1], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18087_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371830  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_8 [0] }),
    .Y(\$abc$153262$new_n18131_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371831  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_13 [0] }),
    .Y(\$abc$153262$new_n18317_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000007)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371832  (
    .A({ \input_syndromes_unit.x_power_11 [6], \input_syndromes_unit.x_power_11 [7], \input_syndromes_unit.x_power_11 [5:2] }),
    .Y(\$abc$371688$new_new_n4705__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371833  (
    .A({ \$abc$371688$new_new_n4705__ , \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18357_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371834  (
    .A({ \$abc$371688$new_new_n4705__ , \input_syndromes_unit.x_power_11 [0], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18214_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff800000007)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371835  (
    .A({ \input_syndromes_unit.x_power_11 [7], \input_syndromes_unit.x_power_11 [5:4], \input_syndromes_unit.x_power_11 [6], \input_syndromes_unit.x_power_11 [3:2] }),
    .Y(\$abc$371688$new_new_n4708__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371836  (
    .A({ \$abc$371688$new_new_n4708__ , \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18217_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h001f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371837  (
    .A(\input_syndromes_unit.x_power_4 [3:0]),
    .Y(\$abc$371688$new_new_n4710__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371838  (
    .A({ \$abc$371688$new_new_n4710__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_4 [6:4] }),
    .Y(\$abc$153262$new_n18064_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371839  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_4 [7] }),
    .Y(\$abc$153262$new_n18091_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffeffffff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371840  (
    .A({ \input_syndromes_unit.x_power_4 [7], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n4710__ , \input_syndromes_unit.x_power_4 [6:4] }),
    .Y(\$abc$153262$new_n18245_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371841  (
    .A({ \input_syndromes_unit.x_power_1 [5], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18277_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00007fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371842  (
    .A({ \input_syndromes_unit.x_power_14 [4:3], \input_syndromes_unit.x_power_14 [0], \input_syndromes_unit.x_power_14 [1], \input_syndromes_unit.x_power_14 [2] }),
    .Y(\$abc$371688$new_new_n4715__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfbf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371843  (
    .A({ \input_syndromes_unit.x_power_14 [6], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n4715__ , \input_syndromes_unit.x_power_14 [5] }),
    .Y(\$abc$153262$new_n18294_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000f7f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371844  (
    .A({ \input_syndromes_unit.x_power_10 [4], \input_syndromes_unit.x_power_10 [5], \input_syndromes_unit.x_power_10 [2], \input_syndromes_unit.x_power_10 [3], \input_syndromes_unit.x_power_10 [0], \input_syndromes_unit.x_power_10 [1] }),
    .Y(\$abc$371688$new_new_n4717__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371845  (
    .A({ \$abc$371688$new_new_n4717__ , \input_syndromes_unit.x_power_10 [6], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18378_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371846  (
    .A({ \$abc$136354$lo010 , \$abc$136354$lo011 , \input_syndromes_unit.W_Add [4], \input_syndromes_unit.W_Add [5], \input_syndromes_unit.W_Add [0], \input_syndromes_unit.W_Add [1] }),
    .Y(\$abc$371688$new_new_n4719__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371847  (
    .A({ \$abc$371688$new_new_n4719__ , \$abc$136354$lo014  }),
    .Y(\$abc$153262$new_n18406_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371848  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[7] , \$auto$memory_libmap.cc:2436:execute$17348 [7] }),
    .Y(\input_syndromes_unit.unit1.out_GF_dec [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371849  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17348 [4], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[4]  }),
    .Y(\input_syndromes_unit.unit1.out_GF_dec [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371850  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17348 [0], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[0]  }),
    .Y(\input_syndromes_unit.unit1.out_GF_dec [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371851  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17348 [3], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[3]  }),
    .Y(\input_syndromes_unit.unit1.out_GF_dec [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371852  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068  }),
    .Y(\$abc$153262$new_n14347_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371853  (
    .A({ \$abc$141781$lo3 , \$abc$141781$lo2 , \input_syndromes_unit.unit0.cnt203_6 [0], \input_syndromes_unit.unit0.cnt203_6 [1] }),
    .Y(\$abc$371688$new_new_n4726__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371854  (
    .A({ \$abc$141781$lo6 , \$abc$141781$lo7 , \input_syndromes_unit.unit0.cnt203_6 [4], \input_syndromes_unit.unit0.cnt203_6 [5] }),
    .Y(\$abc$371688$new_new_n4727__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371855  (
    .A({ \input_syndromes_unit.unit0.count_in3 [1], \input_syndromes_unit.unit0.count_in3 [2], \input_syndromes_unit.unit0.count_in3 [0] }),
    .Y(\$abc$371688$new_new_n4728__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371856  (
    .A({ \input_syndromes_unit.unit1.xor_reg6 [3], \$abc$371688$new_new_n4728__ , \input_syndromes_unit.unit1.out_GF_dec [3], \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18499_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371857  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17348 [5], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[5]  }),
    .Y(\input_syndromes_unit.unit1.out_GF_dec [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371858  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067  }),
    .Y(\$abc$153262$new_n14357_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371859  (
    .A({ \$abc$141469$lo2 , \$abc$141469$lo3 , \input_syndromes_unit.unit0.cnt203_5 [4], \input_syndromes_unit.unit0.cnt203_5 [0], \input_syndromes_unit.unit0.cnt203_5 [1] }),
    .Y(\$abc$371688$new_new_n4732__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371860  (
    .A({ \$abc$141469$lo7 , \$abc$141469$lo6 , \input_syndromes_unit.unit0.cnt203_5 [5] }),
    .Y(\$abc$371688$new_new_n4733__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371861  (
    .A({ \input_syndromes_unit.unit0.count_in3 [2], \input_syndromes_unit.unit0.count_in3 [0], \input_syndromes_unit.unit0.count_in3 [1] }),
    .Y(\$abc$371688$new_new_n4734__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371862  (
    .A({ \input_syndromes_unit.unit1.xor_reg5 [5], \$abc$371688$new_new_n4734__ , \input_syndromes_unit.unit1.out_GF_dec [5], \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18531_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371863  (
    .A(\input_syndromes_unit.unit0.count_in3 ),
    .Y(\$abc$371688$new_new_n4736__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371864  (
    .A({ \$abc$141729$lo3 , \$abc$141729$lo2 , \input_syndromes_unit.unit0.cnt203_4 [0], \input_syndromes_unit.unit0.cnt203_4 [1], \input_syndromes_unit.unit0.cnt203_4 [4], \input_syndromes_unit.unit0.cnt203_4 [5] }),
    .Y(\$abc$371688$new_new_n4737__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371865  (
    .A({ \$abc$371688$new_new_n4737__ , \$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \$abc$141729$lo7 , \$abc$141729$lo6  }),
    .Y(\$abc$371688$new_new_n4738__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371866  (
    .A({ \input_syndromes_unit.unit1.xor_reg4 [7], \$abc$371688$new_new_n4738__ , \$abc$371688$new_new_n4736__ , \input_syndromes_unit.unit1.out_GF_dec [7] }),
    .Y(\$abc$153262$new_n18563_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371867  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17348 [1], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[1]  }),
    .Y(\input_syndromes_unit.unit1.out_GF_dec [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371868  (
    .A({ \input_syndromes_unit.unit0.count_in3 [1:0], \input_syndromes_unit.unit0.count_in3 [2] }),
    .Y(\$abc$371688$new_new_n4741__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371869  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067  }),
    .Y(\$abc$153262$new_n14377_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371870  (
    .A({ \$abc$141677$lo3 , \$abc$141677$lo2 , \input_syndromes_unit.unit0.cnt203_3 [1:0], \input_syndromes_unit.unit0.cnt203_3 [5:4] }),
    .Y(\$abc$371688$new_new_n4743__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371871  (
    .A({ \$abc$371688$new_new_n4743__ , \$abc$153262$new_n14377_ , \$abc$141677$lo7 , \$abc$141677$lo6  }),
    .Y(\$abc$371688$new_new_n4744__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371872  (
    .A({ \input_syndromes_unit.unit1.xor_reg3 [1], \$abc$371688$new_new_n4744__ , \$abc$371688$new_new_n4741__ , \input_syndromes_unit.unit1.out_GF_dec [1] }),
    .Y(\$abc$153262$new_n18639_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371873  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17348 [2], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[2]  }),
    .Y(\input_syndromes_unit.unit1.out_GF_dec [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371874  (
    .A({ \input_syndromes_unit.unit0.count_in3 [0], \input_syndromes_unit.unit0.count_in3 [1], \input_syndromes_unit.unit0.count_in3 [2] }),
    .Y(\$abc$371688$new_new_n4747__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371875  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067  }),
    .Y(\$abc$153262$new_n14397_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371876  (
    .A({ \$abc$141573$lo3 , \$abc$141573$lo2 , \input_syndromes_unit.unit0.cnt203_1 [1], \input_syndromes_unit.unit0.cnt203_1 [5:4], \input_syndromes_unit.unit0.cnt203_1 [0] }),
    .Y(\$abc$371688$new_new_n4749__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371877  (
    .A({ \$abc$371688$new_new_n4749__ , \$abc$153262$new_n14397_ , \$abc$141573$lo7 , \$abc$141573$lo6  }),
    .Y(\$abc$371688$new_new_n4750__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371878  (
    .A({ \input_syndromes_unit.unit1.xor_reg1 [2], \$abc$371688$new_new_n4750__ , \$abc$371688$new_new_n4747__ , \input_syndromes_unit.unit1.out_GF_dec [2] }),
    .Y(\$abc$153262$new_n18714_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371879  (
    .A({ \$abc$141521$lo3 , \$abc$141521$lo2 , \input_syndromes_unit.unit0.cnt203_0 [1:0] }),
    .Y(\$abc$371688$new_new_n4752__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371880  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067  }),
    .Y(\$abc$153262$new_n14408_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371881  (
    .A({ \$abc$153262$new_n14408_ , \$abc$371688$new_new_n4752__ , \$abc$141521$lo6 , \$abc$141521$lo7 , \input_syndromes_unit.unit0.cnt203_0 [4], \input_syndromes_unit.unit0.cnt203_0 [5] }),
    .Y(\$abc$153262$li2066_li2066 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371882  (
    .A({ \input_syndromes_unit.unit0.count_in3 [1:0], \input_syndromes_unit.unit0.count_in3 [2] }),
    .Y(\$abc$371688$new_new_n4755__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371883  (
    .A({ \input_syndromes_unit.unit1.xor_reg0 [2], \$abc$153262$li2066_li2066 , \$abc$371688$new_new_n4755__ , \input_syndromes_unit.unit1.out_GF_dec [2] }),
    .Y(\$abc$153262$new_n18754_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371884  (
    .A({ \input_syndromes_unit.unit1.add_inputs [3:0], \input_syndromes_unit.unit1.add_inputs [8] }),
    .Y(\$abc$371688$new_new_n4757__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371885  (
    .A({ \input_syndromes_unit.unit1.add_inputs [6], \$abc$371688$new_new_n4757__ , \input_syndromes_unit.unit1.add_inputs [4], \input_syndromes_unit.unit1.add_inputs [5] }),
    .Y(\$abc$153262$new_n18775_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371886  (
    .A({ \input_syndromes_unit.ip2_1 [0], \input_syndromes_unit.ip1_1 [0] }),
    .Y(\$abc$153262$new_n18893_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371887  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17340 [6], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[6]  }),
    .Y(\input_syndromes_unit.unit0.out_GF_dec [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371888  (
    .A({ \input_syndromes_unit.unit0.count_in3 [1:0], \input_syndromes_unit.unit0.count_in3 [2] }),
    .Y(\$abc$371688$new_new_n4761__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371889  (
    .A({ \$abc$141833$lo2 , \$abc$141833$lo3 , \input_syndromes_unit.unit0.cnt203_7 [0], \input_syndromes_unit.unit0.cnt203_7 [1], \input_syndromes_unit.unit0.cnt203_7 [4] }),
    .Y(\$abc$371688$new_new_n4762__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371890  (
    .A({ \$abc$371688$new_new_n4762__ , \$abc$141833$lo6 , \$abc$141833$lo7 , \input_syndromes_unit.unit0.cnt203_7 [5] }),
    .Y(\$abc$371688$new_new_n4763__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371891  (
    .A({ \$abc$371688$new_new_n4763__ , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067  }),
    .Y(\$abc$371688$new_new_n4764__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371892  (
    .A({ \input_syndromes_unit.unit0.xor_reg7 [6], \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4761__ , \input_syndromes_unit.unit0.out_GF_dec [6] }),
    .Y(\$abc$153262$new_n18903_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371893  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17340 [4], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[4]  }),
    .Y(\input_syndromes_unit.unit0.out_GF_dec [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371894  (
    .A({ \input_syndromes_unit.unit0.xor_reg7 [4], \$abc$371688$new_new_n4764__ , \input_syndromes_unit.unit0.out_GF_dec [4], \$abc$371688$new_new_n4761__  }),
    .Y(\$abc$153262$new_n18913_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371895  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17340 [2], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[2]  }),
    .Y(\input_syndromes_unit.unit0.out_GF_dec [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371896  (
    .A({ \input_syndromes_unit.unit0.xor_reg7 [2], \$abc$371688$new_new_n4764__ , \input_syndromes_unit.unit0.out_GF_dec [2], \$abc$371688$new_new_n4761__  }),
    .Y(\$abc$153262$new_n18923_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371897  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17340 [0], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[0]  }),
    .Y(\input_syndromes_unit.unit0.out_GF_dec [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371898  (
    .A({ \input_syndromes_unit.unit0.xor_reg7 [0], \$abc$371688$new_new_n4764__ , \input_syndromes_unit.unit0.out_GF_dec [0], \$abc$371688$new_new_n4761__  }),
    .Y(\$abc$153262$new_n18933_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371899  (
    .A({ \input_syndromes_unit.unit0.xor_reg6 [4], \input_syndromes_unit.unit0.out_GF_dec [4], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18953_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371900  (
    .A({ \input_syndromes_unit.unit0.xor_reg6 [0], \input_syndromes_unit.unit0.out_GF_dec [0], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18973_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371901  (
    .A({ \input_syndromes_unit.unit0.xor_reg5 [4], \input_syndromes_unit.unit0.out_GF_dec [4], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18993_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371902  (
    .A({ \input_syndromes_unit.unit0.xor_reg5 [0], \input_syndromes_unit.unit0.out_GF_dec [0], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n19013_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371903  (
    .A({ \input_syndromes_unit.unit0.xor_reg4 [4], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit0.out_GF_dec [4], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n19033_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371904  (
    .A({ \input_syndromes_unit.unit0.xor_reg4 [0], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit0.out_GF_dec [0], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n19053_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371905  (
    .A({ \input_syndromes_unit.unit0.xor_reg3 [4], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit0.out_GF_dec [4], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n19073_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371906  (
    .A({ \input_syndromes_unit.unit0.xor_reg3 [0], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit0.out_GF_dec [0], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n19093_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371907  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17340 [7], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[7]  }),
    .Y(\input_syndromes_unit.unit0.out_GF_dec [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371908  (
    .A({ \input_syndromes_unit.unit0.count_in3 [1:0], \input_syndromes_unit.unit0.count_in3 [2] }),
    .Y(\$abc$371688$new_new_n4781__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371909  (
    .A({ \$abc$141625$lo2 , \$abc$141625$lo3 , \$abc$141625$lo6 , \input_syndromes_unit.unit0.cnt203_2 [0], \input_syndromes_unit.unit0.cnt203_2 [1], \input_syndromes_unit.unit0.cnt203_2 [4] }),
    .Y(\$abc$371688$new_new_n4782__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371910  (
    .A({ \$abc$371688$new_new_n4782__ , \$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] , \$abc$141625$lo7 , \input_syndromes_unit.unit0.cnt203_2 [5] }),
    .Y(\$abc$371688$new_new_n4783__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371911  (
    .A({ \input_syndromes_unit.unit0.xor_reg2 [7], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit0.out_GF_dec [7] }),
    .Y(\$abc$153262$new_n19098_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371912  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17340 [3], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[3]  }),
    .Y(\input_syndromes_unit.unit0.out_GF_dec [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371913  (
    .A({ \input_syndromes_unit.unit0.xor_reg2 [3], \$abc$371688$new_new_n4783__ , \input_syndromes_unit.unit0.out_GF_dec [3], \$abc$371688$new_new_n4781__  }),
    .Y(\$abc$153262$new_n19118_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371914  (
    .A({ \input_syndromes_unit.unit0.xor_reg2 [2], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit0.out_GF_dec [2] }),
    .Y(\$abc$153262$new_n19123_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371915  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17340 [1], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[1]  }),
    .Y(\input_syndromes_unit.unit0.out_GF_dec [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371916  (
    .A({ \input_syndromes_unit.unit0.xor_reg2 [1], \$abc$371688$new_new_n4783__ , \input_syndromes_unit.unit0.out_GF_dec [1], \$abc$371688$new_new_n4781__  }),
    .Y(\$abc$153262$new_n19128_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371917  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17340 [5], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[5]  }),
    .Y(\input_syndromes_unit.unit0.out_GF_dec [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371918  (
    .A({ \input_syndromes_unit.unit0.xor_reg1 [5], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit0.out_GF_dec [5], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n19148_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371919  (
    .A({ \input_syndromes_unit.unit0.xor_reg1 [1], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit0.out_GF_dec [1], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n19168_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371920  (
    .A({ \input_syndromes_unit.unit0.xor_reg0 [5], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit0.out_GF_dec [5], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n19188_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371921  (
    .A({ \input_syndromes_unit.unit0.xor_reg0 [1], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit0.out_GF_dec [1], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n19208_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371922  (
    .A({ \input_syndromes_unit.unit0.add_inputs [4:3], \input_syndromes_unit.unit0.add_inputs [0], \input_syndromes_unit.unit0.add_inputs [8], \input_syndromes_unit.unit0.add_inputs [1], \input_syndromes_unit.unit0.add_inputs [2] }),
    .Y(\$abc$371688$new_new_n4795__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371923  (
    .A({ \input_syndromes_unit.unit0.add_inputs [6], \$abc$371688$new_new_n4795__ , \input_syndromes_unit.unit0.add_inputs [5] }),
    .Y(\$abc$153262$new_n19224_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371924  (
    .A({ \input_syndromes_unit.unit0.add_inputs [2], \input_syndromes_unit.unit0.add_inputs [0], \input_syndromes_unit.unit0.add_inputs [8], \input_syndromes_unit.unit0.add_inputs [1] }),
    .Y(\$abc$153262$new_n19234_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371925  (
    .A({ \input_syndromes_unit.unit0.add_inputs [1:0], \input_syndromes_unit.unit0.add_inputs [8] }),
    .Y(\$abc$153262$new_n19236_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371926  (
    .A({ \input_syndromes_unit.unit0.add_inputs [0], \input_syndromes_unit.unit0.add_inputs [8] }),
    .Y(\$abc$153262$new_n19238_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371927  (
    .A({ \input_syndromes_unit.unit0.out_GF_mult_0 [2], \input_syndromes_unit.unit0.out_GF_mult_0 [3], \input_syndromes_unit.unit0.out_GF_mult_0 [0], \input_syndromes_unit.unit0.out_GF_mult_0 [1], \input_syndromes_unit.unit0.out_GF_mult_0 [4] }),
    .Y(\$abc$371688$new_new_n4800__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371928  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit0.out_GF_mult_0 [7], \$abc$371688$new_new_n4800__ , \input_syndromes_unit.unit0.out_GF_mult_0 [6:5] }),
    .Y(\$abc$153262$new_n19256_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371929  (
    .A({ \input_syndromes_unit.ip1_1 [0], \input_syndromes_unit.ip2_0 [0], \input_syndromes_unit.ip1_1 [1], \input_syndromes_unit.ip2_0 [2], \input_syndromes_unit.ip1_1 [2], \input_syndromes_unit.ip2_0 [1] }),
    .Y(\$abc$371688$new_new_n4802__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371930  (
    .A({ \$abc$371688$new_new_n4802__ , \input_syndromes_unit.ip2_0 [3], \input_syndromes_unit.ip1_1 [3] }),
    .Y(\$abc$153262$new_n19334_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371931  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$153262$li2569_li2568 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371932  (
    .A({ \lamda_roots_unit.add2 [8], \lamda_roots_unit.add2 [0], \lamda_roots_unit.add2 [2:1], \lamda_roots_unit.add2 [9], \lamda_roots_unit.add2 [10] }),
    .Y(\$abc$371688$new_new_n4805__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371933  (
    .A({ \lamda_roots_unit.add2 [4], \$abc$371688$new_new_n4805__ , \lamda_roots_unit.add2 [3], \lamda_roots_unit.add2 [11] }),
    .Y(\$abc$153262$new_n19391_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371934  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg [0], \lamda_roots_unit.add_GF_dec2_reg [8] }),
    .Y(\$abc$153262$new_n19416_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371935  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg0 [2], \lamda_roots_unit.FFF2 , \lamda_roots_unit.add_GF_dec2_reg0 [0], \lamda_roots_unit.add_GF_dec2_reg0 [1] }),
    .Y(\$abc$153262$new_n19445_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371936  (
    .A({ \lamda_roots_unit.add1 [8], \lamda_roots_unit.add1 [0], \lamda_roots_unit.add1 [1], \lamda_roots_unit.add1 [2], \lamda_roots_unit.add1 [10:9] }),
    .Y(\$abc$371688$new_new_n4809__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dffb200)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371937  (
    .A({ \lamda_roots_unit.add1 [5:4], \lamda_roots_unit.add1 [11], \$abc$371688$new_new_n4809__ , \lamda_roots_unit.add1 [3] }),
    .Y(\$abc$153262$new_n19479_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371938  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg [1:0], \lamda_roots_unit.add_GF_dec1_reg [8] }),
    .Y(\$abc$153262$new_n19504_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371939  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg0 [3], \lamda_roots_unit.FFF1 , \lamda_roots_unit.add_GF_dec1_reg0 [0], \lamda_roots_unit.add_GF_dec1_reg0 [1], \lamda_roots_unit.add_GF_dec1_reg0 [2] }),
    .Y(\$abc$153262$new_n19532_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371940  (
    .A({ \lamda_roots_unit.add0 [8], \lamda_roots_unit.add0 [0], \lamda_roots_unit.add0 [1], \lamda_roots_unit.add0 [2], \lamda_roots_unit.add0 [10:9] }),
    .Y(\$abc$371688$new_new_n4813__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dffffffb2000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371941  (
    .A({ \lamda_roots_unit.add0 [6], \lamda_roots_unit.add0 [4], \lamda_roots_unit.add0 [5], \lamda_roots_unit.add0 [3], \$abc$371688$new_new_n4813__ , \lamda_roots_unit.add0 [11] }),
    .Y(\$abc$153262$new_n19566_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371942  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg [2], \lamda_roots_unit.add_GF_dec0_reg [8], \lamda_roots_unit.add_GF_dec0_reg [1:0] }),
    .Y(\$abc$153262$new_n19592_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371943  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg0 [4], \lamda_roots_unit.FFF0 , \lamda_roots_unit.add_GF_dec0_reg0 [0], \lamda_roots_unit.add_GF_dec0_reg0 [1], \lamda_roots_unit.add_GF_dec0_reg0 [2], \lamda_roots_unit.add_GF_dec0_reg0 [3] }),
    .Y(\$abc$153262$new_n19617_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h577ff115f115577f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371944  (
    .A({ \lamda_roots_unit.L8 [2], \lamda_roots_unit.Vx6 [2], \lamda_roots_unit.L8 [1], \lamda_roots_unit.Vx6 [1], \lamda_roots_unit.Vx2 [1], \lamda_roots_unit.Vx2 [2] }),
    .Y(\$abc$371688$new_new_n4817__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371945  (
    .A({ \lamda_roots_unit.L5 [2], \lamda_roots_unit.Vx3 [2], \lamda_roots_unit.L5 [1], \lamda_roots_unit.Vx3 [1], \lamda_roots_unit.L5 [0], \lamda_roots_unit.Vx2 [1] }),
    .Y(\$abc$371688$new_new_n4818__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0ff0f00f99999999)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371946  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L5 [0], \lamda_roots_unit.L5 [1], \lamda_roots_unit.Vx3 [1], \lamda_roots_unit.L8 [1], \lamda_roots_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n4819__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf330f3f3aaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371947  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.Vx2 [1], \$abc$371688$new_new_n4819__ , \$abc$371688$new_new_n4818__ , \lamda_roots_unit.Vx2 [2], \$abc$371688$new_new_n4817__  }),
    .Y(\$abc$371688$new_new_n4820__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371948  (
    .A({ \lamda_roots_unit.L5 [0], \lamda_roots_unit.Vx2 [1], \lamda_roots_unit.L5 [1], \lamda_roots_unit.L5 [2], \lamda_roots_unit.Vx3 [2:1] }),
    .Y(\$abc$371688$new_new_n4821__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h718e8e7100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371949  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L5 [4], \lamda_roots_unit.Vx3 [4], \$abc$371688$new_new_n4821__ , \lamda_roots_unit.L5 [3], \lamda_roots_unit.Vx3 [3] }),
    .Y(\$abc$371688$new_new_n4822__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371950  (
    .A({ \lamda_roots_unit.Vx6 [1], \lamda_roots_unit.L8 [1], \lamda_roots_unit.L8 [2], \lamda_roots_unit.Vx6 [3], \lamda_roots_unit.L8 [3], \lamda_roots_unit.Vx6 [2] }),
    .Y(\$abc$371688$new_new_n4823__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371951  (
    .A({ \$abc$371688$new_new_n4823__ , \lamda_roots_unit.L8 [4], \lamda_roots_unit.Vx6 [4], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n4824__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371952  (
    .A({ \lamda_roots_unit.Vx6 [3], \lamda_roots_unit.L8 [3:2], \lamda_roots_unit.Vx6 [2], \lamda_roots_unit.L8 [1], \lamda_roots_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n4825__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hc33caaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371953  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n4821__ , \lamda_roots_unit.L5 [3], \lamda_roots_unit.Vx3 [3], \$abc$371688$new_new_n4825__  }),
    .Y(\$abc$371688$new_new_n4826__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf775f775f7755110)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371954  (
    .A({ \$abc$371688$new_new_n4822__ , \$abc$371688$new_new_n4824__ , \$abc$371688$new_new_n4826__ , \$abc$371688$new_new_n4820__ , \lamda_roots_unit.Vx2 [3], \lamda_roots_unit.Vx2 [4] }),
    .Y(\$abc$371688$new_new_n4827__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371955  (
    .A({ \lamda_roots_unit.L5 [3], \lamda_roots_unit.Vx3 [3], \lamda_roots_unit.L5 [4], \lamda_roots_unit.Vx3 [4] }),
    .Y(\$abc$371688$new_new_n4828__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'heee8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371956  (
    .A({ \lamda_roots_unit.L5 [3], \lamda_roots_unit.Vx3 [3], \lamda_roots_unit.L5 [4], \lamda_roots_unit.Vx3 [4] }),
    .Y(\$abc$371688$new_new_n4829__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371957  (
    .A({ \lamda_roots_unit.Vx3 [6], \lamda_roots_unit.L5 [6] }),
    .Y(\$abc$371688$new_new_n4830__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h088f0ffff770f000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371958  (
    .A({ \$abc$371688$new_new_n4830__ , \$abc$371688$new_new_n4829__ , \lamda_roots_unit.Vx3 [5], \lamda_roots_unit.L5 [5], \$abc$371688$new_new_n4828__ , \$abc$371688$new_new_n4821__  }),
    .Y(\$abc$371688$new_new_n4831__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371959  (
    .A({ \$abc$371688$new_new_n4823__ , \lamda_roots_unit.L8 [4], \lamda_roots_unit.L8 [5], \lamda_roots_unit.Vx6 [5:4] }),
    .Y(\$abc$371688$new_new_n4832__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaaac33c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371960  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n4832__ , \lamda_roots_unit.L8 [6], \lamda_roots_unit.Vx6 [6], \$abc$371688$new_new_n4831__  }),
    .Y(\$abc$371688$new_new_n4833__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8e71718e718e8e71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371961  (
    .A({ \lamda_roots_unit.Vx2 [5], \lamda_roots_unit.L8 [5], \lamda_roots_unit.Vx6 [5], \$abc$371688$new_new_n4823__ , \lamda_roots_unit.L8 [4], \lamda_roots_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n4834__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h70)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371962  (
    .A({ \$abc$371688$new_new_n4829__ , \$abc$371688$new_new_n4828__ , \$abc$371688$new_new_n4821__  }),
    .Y(\$abc$371688$new_new_n4835__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc33c3cc3aaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371963  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n4835__ , \lamda_roots_unit.Vx3 [5], \lamda_roots_unit.Vx2 [5], \lamda_roots_unit.L5 [5], \$abc$371688$new_new_n4834__  }),
    .Y(\$abc$371688$new_new_n4836__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h050c0a030a03050c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371964  (
    .A({ \$abc$371688$new_new_n4833__ , \lamda_roots_unit.Vx2 [6], \$abc$371688$new_new_n4836__ , \$abc$153262$li2569_li2568 , \$abc$371688$new_new_n4827__ , \lamda_roots_unit.Vx2 [5] }),
    .Y(\$abc$153262$new_n19807_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4bb40000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371965  (
    .A({ \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L5 [1], \lamda_roots_unit.Vx3 [1], \lamda_roots_unit.Vx2 [1], \lamda_roots_unit.L5 [0] }),
    .Y(\$abc$371688$new_new_n4838__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaaac33c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371966  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.Vx2 [1], \lamda_roots_unit.L8 [1], \lamda_roots_unit.Vx6 [1], \$abc$371688$new_new_n4838__  }),
    .Y(\$abc$153262$new_n19826_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371967  (
    .A({ \lamda_roots_unit.L4 [0], \lamda_roots_unit.Vx2 [1], \lamda_roots_unit.L4 [1], \lamda_roots_unit.L4 [2], \lamda_roots_unit.Vx3 [2:1] }),
    .Y(\$abc$371688$new_new_n4840__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371968  (
    .A({ \lamda_roots_unit.Vx6 [3], \lamda_roots_unit.L7 [3:2], \lamda_roots_unit.Vx6 [2], \lamda_roots_unit.L7 [1], \lamda_roots_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n4841__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371969  (
    .A({ \lamda_roots_unit.L2 [0], \lamda_roots_unit.Vp [0], \lamda_roots_unit.L2 [1], \lamda_roots_unit.L2 [2], \lamda_roots_unit.Vp [2:1] }),
    .Y(\$abc$371688$new_new_n4842__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he00e0ee0eeeeeeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371970  (
    .A({ \$abc$153262$li2569_li2568 , \$abc$371688$new_new_n4842__ , \lamda_roots_unit.Vp [3], \lamda_roots_unit.L2 [3], \$abc$371688$new_new_n4841__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n4843__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hd77d0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371971  (
    .A({ \$abc$371688$new_new_n4843__ , \$abc$371688$new_new_n4840__ , \lamda_roots_unit.L4 [3], \lamda_roots_unit.Vx3 [3], \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$371688$new_new_n4844__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371972  (
    .A({ \lamda_roots_unit.Vx6 [1], \lamda_roots_unit.L7 [1], \lamda_roots_unit.L7 [2], \lamda_roots_unit.Vx6 [3], \lamda_roots_unit.L7 [3], \lamda_roots_unit.Vx6 [2] }),
    .Y(\$abc$371688$new_new_n4845__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db200000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371973  (
    .A({ \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L4 [4], \lamda_roots_unit.Vx3 [4], \lamda_roots_unit.L4 [3], \$abc$371688$new_new_n4840__ , \lamda_roots_unit.Vx3 [3] }),
    .Y(\$abc$371688$new_new_n4846__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db200000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371974  (
    .A({ \$abc$153262$li2569_li2568 , \lamda_roots_unit.Vp [4], \lamda_roots_unit.L2 [4], \lamda_roots_unit.Vp [3], \$abc$371688$new_new_n4842__ , \lamda_roots_unit.L2 [3] }),
    .Y(\$abc$371688$new_new_n4847__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000ebbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371975  (
    .A({ \$abc$371688$new_new_n4847__ , \$abc$371688$new_new_n4846__ , \$abc$371688$new_new_n4845__ , \lamda_roots_unit.L7 [4], \lamda_roots_unit.Vx6 [4], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n4848__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf30000f3a3a3a3a3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371976  (
    .A({ \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L4 [0], \lamda_roots_unit.Vx2 [1], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L7 [0], \lamda_roots_unit.L2 [0] }),
    .Y(\$abc$371688$new_new_n4849__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371977  (
    .A({ \lamda_roots_unit.Vp [0], \$abc$371688$new_new_n4849__  }),
    .Y(\$abc$371688$new_new_n4850__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371978  (
    .A({ \lamda_roots_unit.L2 [2], \lamda_roots_unit.Vp [2], \lamda_roots_unit.L2 [1], \lamda_roots_unit.Vp [1:0], \lamda_roots_unit.L2 [0] }),
    .Y(\$abc$371688$new_new_n4851__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371979  (
    .A({ \lamda_roots_unit.L4 [2], \lamda_roots_unit.Vx3 [2], \lamda_roots_unit.L4 [1], \lamda_roots_unit.Vx3 [1], \lamda_roots_unit.L4 [0], \lamda_roots_unit.Vx2 [1] }),
    .Y(\$abc$371688$new_new_n4852__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h08070708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371980  (
    .A({ \lamda_roots_unit.L7 [2], \lamda_roots_unit.Vx6 [2], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L7 [1], \lamda_roots_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n4853__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00cc00f5)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371981  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n4853__ , \$abc$371688$new_new_n4851__ , \$abc$371688$new_new_n4852__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n4854__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h87780000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371982  (
    .A({ \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L4 [1], \lamda_roots_unit.Vx3 [1], \lamda_roots_unit.L4 [0], \lamda_roots_unit.Vx2 [1] }),
    .Y(\$abc$371688$new_new_n4855__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00eb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371983  (
    .A({ \$abc$371688$new_new_n4855__ , \lamda_roots_unit.L7 [1], \lamda_roots_unit.Vx6 [1], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n4856__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h87)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371984  (
    .A({ \lamda_roots_unit.L2 [1], \lamda_roots_unit.Vp [0], \lamda_roots_unit.L2 [0] }),
    .Y(\$abc$371688$new_new_n4857__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0440000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371985  (
    .A({ \$abc$153262$li2569_li2568 , \$abc$371688$new_new_n4857__ , \lamda_roots_unit.Vp [1:0], \$abc$371688$new_new_n4849__  }),
    .Y(\$abc$371688$new_new_n4858__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccffccff80ecc8fe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371986  (
    .A({ \$abc$371688$new_new_n4858__ , \$abc$371688$new_new_n4856__ , \$abc$371688$new_new_n4854__ , \$abc$371688$new_new_n4850__ , \lamda_roots_unit.Vp [2:1] }),
    .Y(\$abc$371688$new_new_n4859__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefae8a08105175f7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371987  (
    .A({ \lamda_roots_unit.L2 [5], \lamda_roots_unit.Vp [4:3], \$abc$371688$new_new_n4842__ , \lamda_roots_unit.L2 [3], \lamda_roots_unit.L2 [4] }),
    .Y(\$abc$371688$new_new_n4860__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371988  (
    .A({ \lamda_roots_unit.L4 [5], \lamda_roots_unit.Vx3 [5], \lamda_roots_unit.Vp [5] }),
    .Y(\$abc$371688$new_new_n4861__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h157f0157ea80fea8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371989  (
    .A({ \$abc$371688$new_new_n4861__ , \$abc$371688$new_new_n4840__ , \lamda_roots_unit.L4 [4:3], \lamda_roots_unit.Vx3 [3], \lamda_roots_unit.Vx3 [4] }),
    .Y(\$abc$371688$new_new_n4862__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4db2b24d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371990  (
    .A({ \lamda_roots_unit.L7 [5], \lamda_roots_unit.Vx6 [5], \lamda_roots_unit.L7 [4], \$abc$371688$new_new_n4845__ , \lamda_roots_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n4863__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccccaaaaccf00ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371991  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n4863__ , \lamda_roots_unit.Vp [5], \$abc$371688$new_new_n4862__ , \$abc$371688$new_new_n4860__  }),
    .Y(\$abc$371688$new_new_n4864__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8aef08ae7510f751)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371992  (
    .A({ \$abc$371688$new_new_n4864__ , \$abc$371688$new_new_n4859__ , \$abc$371688$new_new_n4848__ , \$abc$371688$new_new_n4844__ , \lamda_roots_unit.Vp [3], \lamda_roots_unit.Vp [4] }),
    .Y(\$abc$153262$new_n20088_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371993  (
    .A({ \lamda_roots_unit.Vx6 [1], \lamda_roots_unit.L6 [1], \lamda_roots_unit.L6 [2], \lamda_roots_unit.Vx6 [3], \lamda_roots_unit.L6 [3], \lamda_roots_unit.Vx6 [2] }),
    .Y(\$abc$371688$new_new_n4866__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00b2004d004d00b2)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371994  (
    .A({ \lamda_roots_unit.L6 [5], \lamda_roots_unit.Vx6 [5], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L6 [4], \$abc$371688$new_new_n4866__ , \lamda_roots_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n4867__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371995  (
    .A({ \lamda_roots_unit.L3 [0], \lamda_roots_unit.Vx2 [1], \lamda_roots_unit.L3 [1], \lamda_roots_unit.L3 [2], \lamda_roots_unit.Vx3 [2:1] }),
    .Y(\$abc$371688$new_new_n4868__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hea80fea8157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371996  (
    .A({ \lamda_roots_unit.L3 [5], \$abc$371688$new_new_n4868__ , \lamda_roots_unit.L3 [4:3], \lamda_roots_unit.Vx3 [3], \lamda_roots_unit.Vx3 [4] }),
    .Y(\$abc$371688$new_new_n4869__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371997  (
    .A({ \lamda_roots_unit.L1 [0], \lamda_roots_unit.Vp [0], \lamda_roots_unit.L1 [1], \lamda_roots_unit.L1 [2], \lamda_roots_unit.Vp [2:1] }),
    .Y(\$abc$371688$new_new_n4870__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefae8a08105175f7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371998  (
    .A({ \lamda_roots_unit.L1 [5], \lamda_roots_unit.Vp [4:3], \$abc$371688$new_new_n4870__ , \lamda_roots_unit.L1 [3], \lamda_roots_unit.L1 [4] }),
    .Y(\$abc$371688$new_new_n4871__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h666666660ff0ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$371999  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n4871__ , \lamda_roots_unit.Vp [5], \$abc$371688$new_new_n4869__ , \lamda_roots_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n4872__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372000  (
    .A({ \$abc$371688$new_new_n4872__ , \$abc$371688$new_new_n4867__  }),
    .Y(\$abc$153262$new_n20263_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff13c0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372001  (
    .A({ \lamda_roots_unit.Vp [3], \lamda_roots_unit.Vp [4], \lamda_roots_unit.Vp [1], \lamda_roots_unit.Vp [2], \lamda_roots_unit.Vp [0] }),
    .Y(\$abc$371688$new_new_n4874__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfbf00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372002  (
    .A({ \lamda_roots_unit.Vp [7], \lamda_roots_unit.Vp [5], \lamda_roots_unit.Vp [6], \$abc$371688$new_new_n4874__ , \lamda_roots_unit.Vp [4] }),
    .Y(\$abc$153262$new_n20354_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372003  (
    .A(\lamda_roots_unit.Vp [2:0]),
    .Y(\$abc$153262$new_n20376_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372004  (
    .A({ \lamda_roots_unit.L8 [0], \lamda_roots_unit.L8 [3], \lamda_roots_unit.L8 [6], \lamda_roots_unit.L8 [7], \lamda_roots_unit.L8 [1], \lamda_roots_unit.L8 [5] }),
    .Y(\$abc$371688$new_new_n4877__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372005  (
    .A({ \lamda_roots_unit.L5 [0], \lamda_roots_unit.L5 [1], \lamda_roots_unit.L5 [2], \lamda_roots_unit.L5 [6], \lamda_roots_unit.L5 [7], \lamda_roots_unit.L5 [3] }),
    .Y(\$abc$371688$new_new_n4878__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372006  (
    .A({ \lamda_roots_unit.Vp [4], \lamda_roots_unit.Vp [0], \lamda_roots_unit.Vp [7:6] }),
    .Y(\$abc$371688$new_new_n4879__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372007  (
    .A({ \$abc$371688$new_new_n4879__ , \lamda_roots_unit.Vp [3:1], \lamda_roots_unit.Vp [5] }),
    .Y(\$abc$371688$new_new_n4880__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ffff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372008  (
    .A({ \$abc$153262$li2569_li2568 , \$abc$371688$new_new_n4880__ , \lamda_roots_unit.L5 [5], \$abc$371688$new_new_n4878__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L5 [4] }),
    .Y(\$abc$371688$new_new_n4881__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372009  (
    .A({ \$abc$371688$new_new_n4881__ , \lamda_roots_unit.L8 [4], \$abc$371688$new_new_n4877__ , \lamda_roots_unit.L8 [2], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$153262$new_n20421_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372010  (
    .A({ \error_correction_unit.add4 [10], \error_correction_unit.add4 [2:1], \error_correction_unit.add4 [9], \error_correction_unit.add4 [0], \error_correction_unit.add4 [8] }),
    .Y(\$abc$153262$new_n20513_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372011  (
    .A({ \error_correction_unit.add3 [8], \error_correction_unit.add3 [0], \error_correction_unit.add3 [1], \error_correction_unit.add3 [2], \error_correction_unit.add3 [10:9] }),
    .Y(\$abc$371688$new_new_n4884__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dffffffb2000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372012  (
    .A({ \error_correction_unit.add3 [6], \error_correction_unit.add3 [4], \error_correction_unit.add3 [5], \error_correction_unit.add3 [3], \$abc$371688$new_new_n4884__ , \error_correction_unit.add3 [11] }),
    .Y(\$abc$153262$new_n20544_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372013  (
    .A({ \error_correction_unit.O[9] [1], \error_correction_unit.Vx6 [1], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n4886__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372014  (
    .A({ \error_correction_unit.O[9] [3], \error_correction_unit.Vx6 [3], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n4887__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbfff022b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372015  (
    .A({ \$abc$371688$new_new_n4887__ , \error_correction_unit.O[9] [2], \error_correction_unit.V [1], \error_correction_unit.Vx6 [2], \$abc$371688$new_new_n4886__  }),
    .Y(\$abc$371688$new_new_n4888__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372016  (
    .A({ \error_correction_unit.O[9] [3], \error_correction_unit.Vx6 [3], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n4889__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372017  (
    .A({ \error_correction_unit.O[9] [5], \error_correction_unit.Vx6 [5], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n4890__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff7f7f1717010100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372018  (
    .A({ \$abc$371688$new_new_n4890__ , \$abc$371688$new_new_n4889__ , \$abc$371688$new_new_n4888__ , \error_correction_unit.V [3], \error_correction_unit.O[9] [4], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n4891__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372019  (
    .A({ \error_correction_unit.O[9] [5], \error_correction_unit.Vx6 [5], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n4892__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372020  (
    .A({ \error_correction_unit.O[9] [7], \error_correction_unit.Vx6 [7], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4893__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff7f7f1717010100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372021  (
    .A({ \$abc$371688$new_new_n4893__ , \$abc$371688$new_new_n4892__ , \$abc$371688$new_new_n4891__ , \error_correction_unit.O[9] [6], \error_correction_unit.V [5], \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n4894__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372022  (
    .A({ \error_correction_unit.Vx6 [8], \error_correction_unit.V [7], \error_correction_unit.O[9] [7], \error_correction_unit.Vx6 [7], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4895__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfc00d54003ff2abf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372023  (
    .A({ \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n4895__ , \error_correction_unit.Vx6 [9:8], \error_correction_unit.V [7], \$abc$371688$new_new_n4894__  }),
    .Y(\$abc$371688$new_new_n4896__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0115577f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372024  (
    .A({ \error_correction_unit.Vx9 [8], \error_correction_unit.O[13] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.Vx3 [7], \error_correction_unit.Vx3 [8] }),
    .Y(\$abc$371688$new_new_n4897__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h017f7f017f01017f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372025  (
    .A({ \error_correction_unit.O[13] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.Vx3 [7], \error_correction_unit.O[13] [6], \error_correction_unit.Vx3 [6], \error_correction_unit.Vx9 [6] }),
    .Y(\$abc$371688$new_new_n4898__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372026  (
    .A({ \error_correction_unit.O[13] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.Vx3 [7] }),
    .Y(\$abc$371688$new_new_n4899__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372027  (
    .A({ \error_correction_unit.O[13] [6], \error_correction_unit.Vx3 [6], \error_correction_unit.Vx9 [6] }),
    .Y(\$abc$371688$new_new_n4900__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he80000e800e8e800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372028  (
    .A({ \error_correction_unit.O[13] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.Vx3 [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[13] [0], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n4901__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372029  (
    .A({ \error_correction_unit.O[13] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n4902__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372030  (
    .A({ \error_correction_unit.O[13] [2], \error_correction_unit.Vx3 [2], \error_correction_unit.Vx9 [2], \error_correction_unit.O[13] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.Vx3 [1] }),
    .Y(\$abc$371688$new_new_n4903__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fff0003577f0115)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372031  (
    .A({ \$abc$371688$new_new_n4903__ , \$abc$371688$new_new_n4902__ , \error_correction_unit.O[13] [2], \error_correction_unit.Vx3 [2], \error_correction_unit.Vx9 [2], \$abc$371688$new_new_n4901__  }),
    .Y(\$abc$371688$new_new_n4904__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372032  (
    .A({ \error_correction_unit.O[13] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n4905__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372033  (
    .A({ \error_correction_unit.O[13] [5], \error_correction_unit.Vx3 [5], \error_correction_unit.Vx9 [5] }),
    .Y(\$abc$371688$new_new_n4906__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff7f7f1717010100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372034  (
    .A({ \$abc$371688$new_new_n4906__ , \$abc$371688$new_new_n4905__ , \$abc$371688$new_new_n4904__ , \error_correction_unit.O[13] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.Vx9 [4] }),
    .Y(\$abc$371688$new_new_n4907__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372035  (
    .A({ \error_correction_unit.O[13] [6], \error_correction_unit.Vx3 [6], \error_correction_unit.Vx9 [6], \error_correction_unit.O[13] [5], \error_correction_unit.Vx3 [5], \error_correction_unit.Vx9 [5] }),
    .Y(\$abc$371688$new_new_n4908__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372036  (
    .A({ \error_correction_unit.Vx9 [8], \error_correction_unit.Vx3 [8], \error_correction_unit.O[13] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.Vx3 [7] }),
    .Y(\$abc$371688$new_new_n4909__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000005555037f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372037  (
    .A({ \$abc$371688$new_new_n4909__ , \$abc$371688$new_new_n4908__ , \$abc$371688$new_new_n4907__ , \$abc$371688$new_new_n4900__ , \$abc$371688$new_new_n4899__ , \$abc$371688$new_new_n4898__  }),
    .Y(\$abc$371688$new_new_n4910__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfdd44000022bbfff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372038  (
    .A({ \error_correction_unit.Vx9 [11:10], \$abc$371688$new_new_n4910__ , \error_correction_unit.Vx9 [9], \error_correction_unit.Vx3 [9], \$abc$371688$new_new_n4897__  }),
    .Y(\$abc$371688$new_new_n4911__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8080ff8000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372039  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4911__ , \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n4896__ , \error_correction_unit.Vx6 [10] }),
    .Y(\$abc$153262$li2252_li2252 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555037faaaafc80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372040  (
    .A({ \$abc$371688$new_new_n4909__ , \$abc$371688$new_new_n4908__ , \$abc$371688$new_new_n4907__ , \$abc$371688$new_new_n4900__ , \$abc$371688$new_new_n4899__ , \$abc$371688$new_new_n4898__  }),
    .Y(\$abc$371688$new_new_n4913__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372041  (
    .A({ \error_correction_unit.O[5] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n4914__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h088ccccfcccfcccf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372042  (
    .A({ \error_correction_unit.V [0], \error_correction_unit.O[5] [2], \error_correction_unit.Vx3 [2], \error_correction_unit.V [2], \$abc$371688$new_new_n4914__ , \error_correction_unit.O[5] [1] }),
    .Y(\$abc$371688$new_new_n4915__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372043  (
    .A({ \error_correction_unit.O[5] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n4916__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372044  (
    .A({ \error_correction_unit.O[5] [5], \error_correction_unit.V [5], \error_correction_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n4917__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff7f7f1717010100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372045  (
    .A({ \$abc$371688$new_new_n4917__ , \$abc$371688$new_new_n4916__ , \$abc$371688$new_new_n4915__ , \error_correction_unit.O[5] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n4918__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372046  (
    .A({ \error_correction_unit.O[5] [7], \error_correction_unit.Vx3 [7], \error_correction_unit.V [7] }),
    .Y(\$abc$371688$new_new_n4919__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0317173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372047  (
    .A({ \error_correction_unit.O[5] [5], \error_correction_unit.V [5], \error_correction_unit.O[5] [6], \error_correction_unit.Vx3 [6:5] }),
    .Y(\$abc$371688$new_new_n4920__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372048  (
    .A({ \error_correction_unit.O[5] [6], \error_correction_unit.Vx3 [6], \error_correction_unit.V [6], \error_correction_unit.O[5] [5], \error_correction_unit.V [5], \error_correction_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n4921__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372049  (
    .A({ \error_correction_unit.Vx3 [8], \error_correction_unit.O[5] [7], \error_correction_unit.Vx3 [7], \error_correction_unit.V [7] }),
    .Y(\$abc$371688$new_new_n4922__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf550fcc00aaf033f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372050  (
    .A({ \$abc$371688$new_new_n4922__ , \$abc$371688$new_new_n4921__ , \$abc$371688$new_new_n4920__ , \$abc$371688$new_new_n4919__ , \$abc$371688$new_new_n4918__ , \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4923__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372051  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$371688$new_new_n4924__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372052  (
    .A(\error_correction_unit.cnt [3:1]),
    .Y(\$abc$371688$new_new_n4925__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3c550000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372053  (
    .A({ \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4894__ , \$abc$371688$new_new_n4895__ , \$abc$371688$new_new_n4923__  }),
    .Y(\$abc$371688$new_new_n4926__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372054  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4926__ , \$abc$371688$new_new_n4913__ , \$abc$371688$new_new_n4629__  }),
    .Y(\$abc$153262$li2255_li2255 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h178181e8e87e7e17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372055  (
    .A({ \$abc$371688$new_new_n4917__ , \$abc$371688$new_new_n4916__ , \$abc$371688$new_new_n4915__ , \error_correction_unit.O[5] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n4928__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h178181e8e87e7e17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372056  (
    .A({ \$abc$371688$new_new_n4906__ , \$abc$371688$new_new_n4905__ , \$abc$371688$new_new_n4904__ , \error_correction_unit.O[13] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.Vx9 [4] }),
    .Y(\$abc$371688$new_new_n4929__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h178181e8e87e7e17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372057  (
    .A({ \$abc$371688$new_new_n4890__ , \$abc$371688$new_new_n4888__ , \$abc$371688$new_new_n4889__ , \error_correction_unit.V [3], \error_correction_unit.O[9] [4], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n4930__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372058  (
    .A({ \error_correction_unit.state [4], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$371688$new_new_n4931__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0055330f00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372059  (
    .A({ \$abc$371688$new_new_n4931__ , \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \$abc$371688$new_new_n4928__ , \$abc$371688$new_new_n4929__ , \$abc$371688$new_new_n4930__  }),
    .Y(\$abc$153262$li2258_li2258 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc040403f3fbfbfc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372060  (
    .A({ \$abc$371688$new_new_n4914__ , \error_correction_unit.Vx3 [2], \error_correction_unit.V [2], \error_correction_unit.O[5] [2], \error_correction_unit.V [0], \error_correction_unit.O[5] [1] }),
    .Y(\$abc$371688$new_new_n4933__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8811e18777ee1e78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372061  (
    .A({ \$abc$371688$new_new_n4902__ , \$abc$371688$new_new_n4903__ , \error_correction_unit.O[13] [2], \$abc$371688$new_new_n4901__ , \error_correction_unit.Vx3 [2], \error_correction_unit.Vx9 [2] }),
    .Y(\$abc$371688$new_new_n4934__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he87e178100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372062  (
    .A({ \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n4887__ , \$abc$371688$new_new_n4886__ , \error_correction_unit.O[9] [2], \error_correction_unit.V [1], \error_correction_unit.Vx6 [2] }),
    .Y(\$abc$371688$new_new_n4935__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff44f400000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372063  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4935__ , \$abc$371688$new_new_n4933__ , \$abc$371688$new_new_n4638__ , \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n4934__  }),
    .Y(\$abc$153262$li2260_li2260 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372064  (
    .A({ \error_correction_unit.O[16] [3], \error_correction_unit.Vx6 [3], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n4937__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372065  (
    .A({ \error_correction_unit.O[16] [5], \error_correction_unit.Vx6 [5], \error_correction_unit.Vx9 [5] }),
    .Y(\$abc$371688$new_new_n4938__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hd3757551)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372066  (
    .A({ \error_correction_unit.Vx6 [4], \error_correction_unit.Vx9 [4], \error_correction_unit.O[16] [4], \$abc$371688$new_new_n4937__ , \$abc$371688$new_new_n4938__  }),
    .Y(\$abc$371688$new_new_n4939__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372067  (
    .A({ \error_correction_unit.O[16] [0], \error_correction_unit.Vx6 [1], \error_correction_unit.O[16] [1], \error_correction_unit.Vx9 [1] }),
    .Y(\$abc$371688$new_new_n4940__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372068  (
    .A({ \error_correction_unit.O[16] [3], \error_correction_unit.Vx6 [3], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n4941__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372069  (
    .A({ \error_correction_unit.O[16] [2], \error_correction_unit.Vx9 [2], \error_correction_unit.Vx6 [2], \error_correction_unit.O[16] [1], \error_correction_unit.Vx6 [1], \error_correction_unit.Vx9 [1] }),
    .Y(\$abc$371688$new_new_n4942__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fff0003577f0115)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372070  (
    .A({ \$abc$371688$new_new_n4942__ , \$abc$371688$new_new_n4941__ , \error_correction_unit.O[16] [2], \error_correction_unit.Vx9 [2], \error_correction_unit.Vx6 [2], \$abc$371688$new_new_n4940__  }),
    .Y(\$abc$371688$new_new_n4943__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0317173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372071  (
    .A({ \error_correction_unit.O[16] [5], \error_correction_unit.Vx6 [5], \error_correction_unit.O[16] [6], \error_correction_unit.Vx6 [6], \error_correction_unit.Vx9 [5] }),
    .Y(\$abc$371688$new_new_n4944__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372072  (
    .A({ \error_correction_unit.O[16] [6], \error_correction_unit.Vx6 [6], \error_correction_unit.Vx9 [6], \error_correction_unit.O[16] [5], \error_correction_unit.Vx6 [5], \error_correction_unit.Vx9 [5] }),
    .Y(\$abc$371688$new_new_n4945__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h41141441)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372073  (
    .A({ \$abc$371688$new_new_n4944__ , \error_correction_unit.O[16] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.Vx6 [7], \$abc$371688$new_new_n4945__  }),
    .Y(\$abc$371688$new_new_n4946__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbfff022b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372074  (
    .A({ \$abc$371688$new_new_n4938__ , \error_correction_unit.O[16] [4], \error_correction_unit.Vx6 [4], \error_correction_unit.Vx9 [4], \$abc$371688$new_new_n4937__  }),
    .Y(\$abc$371688$new_new_n4947__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2abfbf2abf2a2abf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372075  (
    .A({ \error_correction_unit.O[16] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.Vx6 [7], \error_correction_unit.Vx9 [6], \$abc$371688$new_new_n4945__ , \$abc$371688$new_new_n4944__  }),
    .Y(\$abc$371688$new_new_n4948__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbf0f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372076  (
    .A({ \$abc$371688$new_new_n4948__ , \$abc$371688$new_new_n4947__ , \$abc$371688$new_new_n4946__ , \$abc$371688$new_new_n4939__ , \$abc$371688$new_new_n4943__  }),
    .Y(\$abc$371688$new_new_n4949__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372077  (
    .A({ \error_correction_unit.O[16] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n4950__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h71188ee78ee77118)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372078  (
    .A({ \error_correction_unit.Vx9 [9], \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n4950__ , \$abc$371688$new_new_n4949__ , \error_correction_unit.Vx9 [8], \error_correction_unit.Vx6 [8] }),
    .Y(\$abc$371688$new_new_n4951__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372079  (
    .A({ \error_correction_unit.P[4] [1], \error_correction_unit.Vx6 [1], \error_correction_unit.P[4] [3:2], \error_correction_unit.Vx6 [2], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n4952__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372080  (
    .A({ \$abc$371688$new_new_n4952__ , \error_correction_unit.P[4] [4], \error_correction_unit.P[4] [5], \error_correction_unit.Vx6 [5:4] }),
    .Y(\$abc$371688$new_new_n4953__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefae8a0800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372081  (
    .A({ \error_correction_unit.Vx6 [8], \error_correction_unit.P[4] [7:6], \$abc$371688$new_new_n4953__ , \error_correction_unit.Vx6 [6], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n4954__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372082  (
    .A({ \error_correction_unit.O[12] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4955__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372083  (
    .A({ \error_correction_unit.O[12] [4], \error_correction_unit.Vx9 [4], \error_correction_unit.O[12] [3], \error_correction_unit.V [2], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n4956__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372084  (
    .A({ \error_correction_unit.O[12] [5], \error_correction_unit.V [4], \error_correction_unit.Vx9 [5] }),
    .Y(\$abc$371688$new_new_n4957__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff035515)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372085  (
    .A({ \$abc$371688$new_new_n4956__ , \$abc$371688$new_new_n4957__ , \error_correction_unit.O[12] [4], \error_correction_unit.Vx9 [4], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n4958__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372086  (
    .A({ \error_correction_unit.Vx6 [1], \error_correction_unit.O[12] [0], \error_correction_unit.O[12] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n4959__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372087  (
    .A({ \error_correction_unit.O[12] [3], \error_correction_unit.V [2], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n4960__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372088  (
    .A({ \error_correction_unit.O[12] [2], \error_correction_unit.V [1], \error_correction_unit.Vx9 [2], \error_correction_unit.O[12] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n4961__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fff0003577f0115)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372089  (
    .A({ \$abc$371688$new_new_n4961__ , \$abc$371688$new_new_n4960__ , \error_correction_unit.O[12] [2], \error_correction_unit.V [1], \error_correction_unit.Vx9 [2], \$abc$371688$new_new_n4959__  }),
    .Y(\$abc$371688$new_new_n4962__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372090  (
    .A({ \error_correction_unit.O[12] [6], \error_correction_unit.Vx9 [6], \error_correction_unit.O[12] [5], \error_correction_unit.V [4], \error_correction_unit.Vx9 [5] }),
    .Y(\$abc$371688$new_new_n4963__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372091  (
    .A({ \error_correction_unit.O[12] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4964__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff035515)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372092  (
    .A({ \$abc$371688$new_new_n4963__ , \$abc$371688$new_new_n4964__ , \error_correction_unit.O[12] [6], \error_correction_unit.Vx9 [6], \error_correction_unit.V [5] }),
    .Y(\$abc$371688$new_new_n4965__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'ha8fec0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372093  (
    .A({ \$abc$371688$new_new_n4956__ , \$abc$371688$new_new_n4957__ , \error_correction_unit.O[12] [4], \error_correction_unit.Vx9 [4], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n4966__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'ha8fec0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372094  (
    .A({ \$abc$371688$new_new_n4963__ , \$abc$371688$new_new_n4964__ , \error_correction_unit.O[12] [6], \error_correction_unit.Vx9 [6], \error_correction_unit.V [5] }),
    .Y(\$abc$371688$new_new_n4967__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f0f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372095  (
    .A({ \$abc$371688$new_new_n4967__ , \$abc$371688$new_new_n4966__ , \$abc$371688$new_new_n4965__ , \$abc$371688$new_new_n4958__ , \$abc$371688$new_new_n4962__  }),
    .Y(\$abc$371688$new_new_n4968__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1871e78e00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372096  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.Vx9 [9], \$abc$371688$new_new_n4968__ , \$abc$371688$new_new_n4955__ , \error_correction_unit.Vx9 [8], \error_correction_unit.V [7] }),
    .Y(\$abc$371688$new_new_n4969__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372097  (
    .A({ \error_correction_unit.V [0], \error_correction_unit.O[4] [0], \error_correction_unit.O[4] [1], \error_correction_unit.Vx3 [2], \error_correction_unit.O[4] [2], \error_correction_unit.Vx3 [1] }),
    .Y(\$abc$371688$new_new_n4970__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372098  (
    .A({ \$abc$371688$new_new_n4970__ , \error_correction_unit.O[4] [3], \error_correction_unit.O[4] [4], \error_correction_unit.Vx3 [4:3] }),
    .Y(\$abc$371688$new_new_n4971__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372099  (
    .A({ \$abc$371688$new_new_n4971__ , \error_correction_unit.O[4] [5], \error_correction_unit.O[4] [6], \error_correction_unit.Vx3 [6:5] }),
    .Y(\$abc$371688$new_new_n4972__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dffb20000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372100  (
    .A({ \$abc$371688$new_new_n4925__ , \error_correction_unit.Vx3 [9:8], \error_correction_unit.O[4] [7], \$abc$371688$new_new_n4972__ , \error_correction_unit.Vx3 [7] }),
    .Y(\$abc$371688$new_new_n4973__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000000000eb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372101  (
    .A({ \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n4973__ , \$abc$371688$new_new_n4969__ , \$abc$371688$new_new_n4954__ , \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n4631__  }),
    .Y(\$abc$371688$new_new_n4974__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372102  (
    .A({ \error_correction_unit.O[8] [0], \error_correction_unit.V [0], \error_correction_unit.O[8] [1], \error_correction_unit.V [1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n4975__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372103  (
    .A({ \error_correction_unit.O[8] [3], \error_correction_unit.V [3], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n4976__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372104  (
    .A({ \error_correction_unit.O[8] [2], \error_correction_unit.Vx6 [2], \error_correction_unit.V [2], \error_correction_unit.O[8] [1], \error_correction_unit.V [1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n4977__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fff0003577f0115)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372105  (
    .A({ \$abc$371688$new_new_n4977__ , \$abc$371688$new_new_n4976__ , \error_correction_unit.O[8] [2], \error_correction_unit.Vx6 [2], \error_correction_unit.V [2], \$abc$371688$new_new_n4975__  }),
    .Y(\$abc$371688$new_new_n4978__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372106  (
    .A({ \error_correction_unit.O[8] [5], \error_correction_unit.V [5], \error_correction_unit.Vx6 [5] }),
    .Y(\$abc$371688$new_new_n4979__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372107  (
    .A({ \error_correction_unit.O[8] [4:3], \error_correction_unit.V [3], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n4980__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f571501ff3f0300)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372108  (
    .A({ \$abc$371688$new_new_n4980__ , \$abc$371688$new_new_n4979__ , \$abc$371688$new_new_n4978__ , \error_correction_unit.Vx6 [4], \error_correction_unit.V [4], \error_correction_unit.O[8] [4] }),
    .Y(\$abc$371688$new_new_n4981__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h017f7f017f01017f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372109  (
    .A({ \error_correction_unit.O[8] [7], \error_correction_unit.Vx6 [7], \error_correction_unit.V [7], \error_correction_unit.Vx6 [6], \error_correction_unit.O[8] [6], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4982__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372110  (
    .A({ \error_correction_unit.O[8] [7], \error_correction_unit.Vx6 [7], \error_correction_unit.V [7] }),
    .Y(\$abc$371688$new_new_n4983__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372111  (
    .A({ \error_correction_unit.O[8] [7], \error_correction_unit.Vx6 [7], \error_correction_unit.V [7], \error_correction_unit.Vx6 [6], \error_correction_unit.O[8] [6], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n4984__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372112  (
    .A({ \error_correction_unit.Vx6 [6], \error_correction_unit.O[8] [6], \error_correction_unit.V [6], \error_correction_unit.O[8] [5], \error_correction_unit.V [5], \error_correction_unit.Vx6 [5] }),
    .Y(\$abc$371688$new_new_n4985__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcfcfcfaf0c0c0c0a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372113  (
    .A({ \$abc$371688$new_new_n4983__ , \$abc$371688$new_new_n4985__ , \$abc$371688$new_new_n4984__ , \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n4982__ , \$abc$371688$new_new_n4981__  }),
    .Y(\$abc$371688$new_new_n4986__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2f00002f2f2f2f2f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372114  (
    .A({ \$abc$371688$new_new_n4624__ , \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n4986__ , \$abc$371688$new_new_n4974__ , \$abc$371688$new_new_n4951__ , \$abc$371688$new_new_n4597__  }),
    .Y(\$abc$153262$new_n21274_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372115  (
    .A({ \error_correction_unit.O[7] [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[7] [3:2], \error_correction_unit.Vx6 [2], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n4988__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372116  (
    .A({ \$abc$371688$new_new_n4988__ , \error_correction_unit.O[7] [4], \error_correction_unit.O[7] [5], \error_correction_unit.Vx6 [5:4] }),
    .Y(\$abc$371688$new_new_n4989__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefae8a0800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372117  (
    .A({ \error_correction_unit.Vx6 [8], \error_correction_unit.O[7] [7:6], \$abc$371688$new_new_n4989__ , \error_correction_unit.Vx6 [6], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n4990__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0317173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372118  (
    .A({ \error_correction_unit.O[15] [3], \error_correction_unit.Vx8 [3], \error_correction_unit.O[15] [4], \error_correction_unit.Vx8 [4], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n4991__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372119  (
    .A({ \error_correction_unit.O[15] [5], \error_correction_unit.Vx8 [5], \error_correction_unit.Vx6 [5] }),
    .Y(\$abc$371688$new_new_n4992__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372120  (
    .A({ \error_correction_unit.O[15] [4], \error_correction_unit.Vx8 [4], \error_correction_unit.O[15] [3], \error_correction_unit.Vx8 [3], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n4993__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbbb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372121  (
    .A({ \$abc$371688$new_new_n4992__ , \$abc$371688$new_new_n4991__ , \error_correction_unit.Vx6 [4], \$abc$371688$new_new_n4993__  }),
    .Y(\$abc$371688$new_new_n4994__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he80000e800e8e800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372122  (
    .A({ \error_correction_unit.O[15] [3], \error_correction_unit.Vx8 [3], \error_correction_unit.Vx6 [3], \error_correction_unit.O[15] [2], \error_correction_unit.Vx8 [2], \error_correction_unit.Vx6 [2] }),
    .Y(\$abc$371688$new_new_n4995__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h017f7f017f01017f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372123  (
    .A({ \error_correction_unit.O[15] [3], \error_correction_unit.Vx8 [3], \error_correction_unit.Vx6 [3], \error_correction_unit.O[15] [2], \error_correction_unit.Vx8 [2], \error_correction_unit.Vx6 [2] }),
    .Y(\$abc$371688$new_new_n4996__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000feea)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372124  (
    .A({ \$abc$371688$new_new_n4996__ , \error_correction_unit.O[15] [1], \error_correction_unit.Vx8 [1], \error_correction_unit.Vx6 [1], \$abc$371688$new_new_n4995__  }),
    .Y(\$abc$371688$new_new_n4997__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372125  (
    .A({ \error_correction_unit.O[15] [6], \error_correction_unit.Vx8 [6], \error_correction_unit.Vx6 [6], \error_correction_unit.O[15] [5], \error_correction_unit.Vx8 [5], \error_correction_unit.Vx6 [5] }),
    .Y(\$abc$371688$new_new_n4998__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372126  (
    .A({ \error_correction_unit.O[15] [7], \error_correction_unit.Vx8 [7], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n4999__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff0117)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372127  (
    .A({ \$abc$371688$new_new_n4999__ , \error_correction_unit.O[15] [6], \error_correction_unit.Vx8 [6], \error_correction_unit.Vx6 [6], \$abc$371688$new_new_n4998__  }),
    .Y(\$abc$371688$new_new_n5000__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372128  (
    .A({ \error_correction_unit.O[15] [7], \error_correction_unit.Vx8 [7], \error_correction_unit.Vx6 [7], \error_correction_unit.O[15] [6], \error_correction_unit.Vx8 [6], \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n5001__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4d5f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372129  (
    .A({ \$abc$371688$new_new_n4993__ , \$abc$371688$new_new_n4991__ , \error_correction_unit.Vx6 [4], \$abc$371688$new_new_n4992__  }),
    .Y(\$abc$371688$new_new_n5002__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f040f0f0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372130  (
    .A({ \$abc$371688$new_new_n5002__ , \$abc$371688$new_new_n5001__ , \$abc$371688$new_new_n4998__ , \$abc$371688$new_new_n5000__ , \$abc$371688$new_new_n4994__ , \$abc$371688$new_new_n4997__  }),
    .Y(\$abc$371688$new_new_n5003__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372131  (
    .A({ \error_correction_unit.O[15] [7], \error_correction_unit.Vx8 [7], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n5004__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372132  (
    .A({ \error_correction_unit.Vx8 [9], \error_correction_unit.Vx6 [9] }),
    .Y(\$abc$371688$new_new_n5005__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000f771efff088e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372133  (
    .A({ \error_correction_unit.Vx8 [10], \$abc$371688$new_new_n5005__ , \error_correction_unit.Vx8 [8], \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n5004__ , \$abc$371688$new_new_n5003__  }),
    .Y(\$abc$371688$new_new_n5006__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc30faa003cf055ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372134  (
    .A({ \error_correction_unit.Vx6 [10], \error_correction_unit.cnt [1], \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n5006__ , \error_correction_unit.Vx8 [9], \$abc$371688$new_new_n4990__  }),
    .Y(\$abc$371688$new_new_n5007__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1428)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372135  (
    .A({ \error_correction_unit.Vx9 [5], \error_correction_unit.O[11] [4], \error_correction_unit.Vx9 [4], \error_correction_unit.O[11] [5] }),
    .Y(\$abc$371688$new_new_n5008__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372136  (
    .A({ \error_correction_unit.O[11] [0], \error_correction_unit.Vx6 [1], \error_correction_unit.O[11] [1], \error_correction_unit.O[11] [2], \error_correction_unit.Vx9 [2:1] }),
    .Y(\$abc$371688$new_new_n5009__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372137  (
    .A({ \error_correction_unit.O[11] [4], \error_correction_unit.Vx9 [4], \error_correction_unit.Vx9 [5], \error_correction_unit.O[11] [5] }),
    .Y(\$abc$371688$new_new_n5010__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f570000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372138  (
    .A({ \$abc$371688$new_new_n5010__ , \$abc$371688$new_new_n5009__ , \error_correction_unit.O[11] [3], \error_correction_unit.Vx9 [3], \$abc$371688$new_new_n5008__  }),
    .Y(\$abc$371688$new_new_n5011__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hef8cce0800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372139  (
    .A({ \error_correction_unit.Vx9 [8], \error_correction_unit.O[11] [6], \error_correction_unit.Vx9 [7], \$abc$371688$new_new_n5011__ , \error_correction_unit.O[11] [7], \error_correction_unit.Vx9 [6] }),
    .Y(\$abc$371688$new_new_n5012__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372140  (
    .A({ \error_correction_unit.V [0], \error_correction_unit.P[3] [0], \error_correction_unit.P[3] [1], \error_correction_unit.Vx3 [2], \error_correction_unit.P[3] [2], \error_correction_unit.Vx3 [1] }),
    .Y(\$abc$371688$new_new_n5013__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'heee8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372141  (
    .A({ \error_correction_unit.P[3] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.Vx3 [4], \error_correction_unit.P[3] [4] }),
    .Y(\$abc$371688$new_new_n5014__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1428)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372142  (
    .A({ \error_correction_unit.Vx3 [3], \error_correction_unit.Vx3 [4], \error_correction_unit.P[3] [4:3] }),
    .Y(\$abc$371688$new_new_n5015__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf550fcc00aaf033f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372143  (
    .A({ \error_correction_unit.P[3] [6], \$abc$371688$new_new_n5015__ , \error_correction_unit.Vx3 [5], \error_correction_unit.P[3] [5], \$abc$371688$new_new_n5014__ , \$abc$371688$new_new_n5013__  }),
    .Y(\$abc$371688$new_new_n5016__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h033f055f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372144  (
    .A({ \$abc$371688$new_new_n5016__ , \error_correction_unit.P[3] [7], \error_correction_unit.Vx3 [7], \error_correction_unit.P[3] [6], \error_correction_unit.Vx3 [6] }),
    .Y(\$abc$371688$new_new_n5017__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h999999990f00f0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372145  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.Vx3 [9:8], \$abc$371688$new_new_n5017__ , \$abc$371688$new_new_n5012__ , \error_correction_unit.Vx9 [9] }),
    .Y(\$abc$371688$new_new_n5018__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372146  (
    .A({ \error_correction_unit.O[11] [2], \error_correction_unit.Vx9 [2], \error_correction_unit.O[11] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.O[11] [0], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n5019__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h577ff115f115577f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372147  (
    .A({ \error_correction_unit.O[11] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.O[11] [0], \error_correction_unit.Vx6 [1], \error_correction_unit.V [0], \error_correction_unit.V [1] }),
    .Y(\$abc$371688$new_new_n5020__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3fa3a33f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372148  (
    .A({ \error_correction_unit.P[3] [1], \error_correction_unit.Vx3 [1], \error_correction_unit.V [0], \error_correction_unit.V [1], \error_correction_unit.P[3] [0] }),
    .Y(\$abc$371688$new_new_n5021__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372149  (
    .A({ \error_correction_unit.Vx3 [2], \error_correction_unit.P[3] [2:1], \error_correction_unit.Vx3 [1], \error_correction_unit.P[3] [0], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n5022__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8888eeeef000fff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372150  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.V [2], \$abc$371688$new_new_n5022__ , \$abc$371688$new_new_n5021__ , \$abc$371688$new_new_n5020__ , \$abc$371688$new_new_n5019__  }),
    .Y(\$abc$371688$new_new_n5023__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h008e00710071008e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372151  (
    .A({ \error_correction_unit.Vx3 [4], \error_correction_unit.P[3] [4], \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5013__ , \error_correction_unit.Vx3 [3], \error_correction_unit.P[3] [3] }),
    .Y(\$abc$371688$new_new_n5024__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8e71718e00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372152  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.O[11] [4], \error_correction_unit.Vx9 [4], \$abc$371688$new_new_n5009__ , \error_correction_unit.O[11] [3], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n5025__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372153  (
    .A({ \error_correction_unit.V [3], \error_correction_unit.O[11] [3], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n5026__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372154  (
    .A({ \error_correction_unit.Vx3 [3], \error_correction_unit.V [3], \error_correction_unit.P[3] [3] }),
    .Y(\$abc$371688$new_new_n5027__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h9999f00f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372155  (
    .A({ \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5027__ , \$abc$371688$new_new_n5013__ , \$abc$371688$new_new_n5026__ , \$abc$371688$new_new_n5009__  }),
    .Y(\$abc$371688$new_new_n5028__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfafafaa0f3f3f330)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372156  (
    .A({ \$abc$371688$new_new_n5028__ , \$abc$371688$new_new_n5025__ , \$abc$371688$new_new_n5024__ , \error_correction_unit.V [4], \$abc$371688$new_new_n5023__ , \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n5029__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hef8cce08107331f7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372157  (
    .A({ \error_correction_unit.Vx9 [5], \error_correction_unit.O[11] [3], \error_correction_unit.O[11] [4], \$abc$371688$new_new_n5009__ , \error_correction_unit.Vx9 [4:3] }),
    .Y(\$abc$371688$new_new_n5030__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h70)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372158  (
    .A({ \$abc$371688$new_new_n5014__ , \$abc$371688$new_new_n5013__ , \$abc$371688$new_new_n5015__  }),
    .Y(\$abc$371688$new_new_n5031__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h99999999f00f0ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372159  (
    .A({ \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5031__ , \error_correction_unit.Vx3 [5], \error_correction_unit.P[3] [5], \$abc$371688$new_new_n5030__ , \error_correction_unit.O[11] [5] }),
    .Y(\$abc$371688$new_new_n5032__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0ff0f00f99999999)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372160  (
    .A({ \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5011__ , \error_correction_unit.O[11] [6], \error_correction_unit.Vx9 [6], \$abc$371688$new_new_n5016__ , \error_correction_unit.Vx3 [6] }),
    .Y(\$abc$371688$new_new_n5033__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeeaa880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372161  (
    .A({ \$abc$371688$new_new_n5033__ , \$abc$371688$new_new_n5032__ , \$abc$371688$new_new_n5029__ , \error_correction_unit.V [5], \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n5034__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h718e8e7100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372162  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.Vx9 [7], \error_correction_unit.O[11] [7], \$abc$371688$new_new_n5011__ , \error_correction_unit.O[11] [6], \error_correction_unit.Vx9 [6] }),
    .Y(\$abc$371688$new_new_n5035__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h030c0c03050a0a05)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372163  (
    .A({ \$abc$371688$new_new_n5016__ , \error_correction_unit.P[3] [7], \error_correction_unit.Vx3 [7], \$abc$371688$new_new_n4629__ , \error_correction_unit.P[3] [6], \error_correction_unit.Vx3 [6] }),
    .Y(\$abc$371688$new_new_n5036__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372164  (
    .A({ \$abc$371688$new_new_n5036__ , \$abc$371688$new_new_n5035__  }),
    .Y(\$abc$371688$new_new_n5037__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he8c0fce8173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372165  (
    .A({ \error_correction_unit.Vx9 [8], \$abc$371688$new_new_n5011__ , \error_correction_unit.O[11] [6], \error_correction_unit.Vx9 [7], \error_correction_unit.O[11] [7], \error_correction_unit.Vx9 [6] }),
    .Y(\$abc$371688$new_new_n5038__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'haa3c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372166  (
    .A({ \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5017__ , \error_correction_unit.Vx3 [8], \$abc$371688$new_new_n5038__  }),
    .Y(\$abc$371688$new_new_n5039__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00e8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372167  (
    .A({ \$abc$371688$new_new_n5039__ , \$abc$371688$new_new_n5037__ , \$abc$371688$new_new_n5034__ , \error_correction_unit.V [7] }),
    .Y(\$abc$371688$new_new_n5040__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372168  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.Vx9 [10], \$abc$371688$new_new_n5012__ , \error_correction_unit.Vx9 [9] }),
    .Y(\$abc$371688$new_new_n5041__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555555500cf0030)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372169  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n5041__ , \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5040__ , \$abc$371688$new_new_n5018__ , \$abc$371688$new_new_n5007__  }),
    .Y(\$abc$153262$new_n21708_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372170  (
    .A({ \error_correction_unit.O[3] [1], \error_correction_unit.V [0], \error_correction_unit.O[3] [3:2], \error_correction_unit.V [1], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n5043__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefae8a08105175f7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372171  (
    .A({ \error_correction_unit.O[3] [6:4], \$abc$371688$new_new_n5043__ , \error_correction_unit.V [3], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n5044__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3cc35aa5)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372172  (
    .A({ \$abc$371688$new_new_n5044__ , \error_correction_unit.O[3] [7], \error_correction_unit.V [6], \error_correction_unit.O[3] [6], \error_correction_unit.V [5] }),
    .Y(\$abc$371688$new_new_n5045__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h718e8e71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372173  (
    .A({ \error_correction_unit.O[7] [7], \error_correction_unit.Vx6 [7], \$abc$371688$new_new_n4989__ , \error_correction_unit.O[7] [6], \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n5046__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372174  (
    .A({ \$abc$371688$new_new_n5002__ , \$abc$371688$new_new_n4994__ , \$abc$371688$new_new_n4997__  }),
    .Y(\$abc$371688$new_new_n5047__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8811e18777ee1e78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372175  (
    .A({ \$abc$371688$new_new_n4999__ , \$abc$371688$new_new_n4998__ , \error_correction_unit.O[15] [6], \$abc$371688$new_new_n5047__ , \error_correction_unit.Vx8 [6], \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n5048__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533000f00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372176  (
    .A({ \$abc$371688$new_new_n4631__ , \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \$abc$371688$new_new_n5045__ , \$abc$371688$new_new_n5046__ , \$abc$371688$new_new_n5048__  }),
    .Y(\$abc$371688$new_new_n5049__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'habaaaaabaaababaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372177  (
    .A({ \$abc$371688$new_new_n5037__ , \$abc$371688$new_new_n5034__ , \error_correction_unit.V [7], \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n5049__  }),
    .Y(\$abc$153262$new_n21781_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372178  (
    .A({ \error_correction_unit.O[11] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.O[11] [0], \error_correction_unit.Vx6 [1], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n5051__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555c33caaaa3cc3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372179  (
    .A({ \error_correction_unit.V [1], \$abc$371688$new_new_n4629__ , \error_correction_unit.P[3] [1], \error_correction_unit.Vx3 [1], \error_correction_unit.V [0], \$abc$371688$new_new_n5051__  }),
    .Y(\$abc$371688$new_new_n5052__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3cc3aa55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372180  (
    .A({ \error_correction_unit.cnt [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[15] [1], \error_correction_unit.Vx8 [1], \error_correction_unit.O[7] [1] }),
    .Y(\$abc$371688$new_new_n5053__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h333333330ff05555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372181  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4925__ , \error_correction_unit.O[3] [1], \error_correction_unit.V [0], \$abc$371688$new_new_n5053__ , \$abc$371688$new_new_n5052__  }),
    .Y(\$abc$153262$new_n21843_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff7feef8eef80080)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372182  (
    .A({ \error_correction_unit.Vx7 [9], \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n4612__ , \$abc$371688$new_new_n4611__ , \error_correction_unit.Vx7 [8], \error_correction_unit.Vx6 [8] }),
    .Y(\$abc$371688$new_new_n5055__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb200)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372183  (
    .A({ \error_correction_unit.Vx9 [8], \error_correction_unit.O[10] [7], \$abc$371688$new_new_n4628__ , \error_correction_unit.Vx9 [7] }),
    .Y(\$abc$371688$new_new_n5056__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000d57f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372184  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.Vx9 [10], \$abc$371688$new_new_n5056__ , \error_correction_unit.Vx9 [9], \error_correction_unit.cnt [1] }),
    .Y(\$abc$371688$new_new_n5057__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haeefaaaa00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372185  (
    .A({ \$abc$371688$new_new_n4931__ , \error_correction_unit.V [7], \$abc$371688$new_new_n4623__ , \$abc$371688$new_new_n4622__ , \error_correction_unit.Vx3 [9], \error_correction_unit.cnt [1] }),
    .Y(\$abc$371688$new_new_n5058__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000d77d00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372186  (
    .A({ \$abc$371688$new_new_n5058__ , \$abc$371688$new_new_n5057__ , \$abc$371688$new_new_n5055__ , \error_correction_unit.Vx7 [10], \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n4597__  }),
    .Y(\$abc$153262$li2289_li2289 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372187  (
    .A({ \error_correction_unit.O[6] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.V [3], \error_correction_unit.O[6] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n5060__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699600000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372188  (
    .A({ \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n4604__ , \$abc$371688$new_new_n4599__ , \error_correction_unit.O[14] [4], \error_correction_unit.Vx7 [4], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n5061__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db200000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372189  (
    .A({ \$abc$371688$new_new_n4638__ , \error_correction_unit.V [4], \error_correction_unit.O[2] [4], \error_correction_unit.V [3], \$abc$371688$new_new_n4635__ , \error_correction_unit.O[2] [3] }),
    .Y(\$abc$371688$new_new_n5062__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db200000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372190  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.O[10] [4], \error_correction_unit.Vx9 [4], \error_correction_unit.O[10] [3], \$abc$371688$new_new_n4626__ , \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n5063__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000ebbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372191  (
    .A({ \$abc$371688$new_new_n5063__ , \$abc$371688$new_new_n4632__ , \error_correction_unit.P[2] [4], \error_correction_unit.V [3], \$abc$371688$new_new_n4631__  }),
    .Y(\$abc$371688$new_new_n5064__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff28ffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372192  (
    .A({ \$abc$371688$new_new_n5064__ , \$abc$371688$new_new_n5062__ , \$abc$371688$new_new_n5061__ , \$abc$371688$new_new_n5060__ , \$abc$371688$new_new_n4616__ , \$abc$371688$new_new_n4624__  }),
    .Y(\$abc$153262$new_n22222_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372193  (
    .A({ \error_correction_unit.Vx6 [1], \error_correction_unit.Vx3 [1], \error_correction_unit.Vx3 [3:2], \error_correction_unit.Vx6 [2], \error_correction_unit.Vx6 [3] }),
    .Y(\$abc$371688$new_new_n5066__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372194  (
    .A({ \$abc$371688$new_new_n5066__ , \error_correction_unit.Vx6 [5], \error_correction_unit.Vx3 [4], \error_correction_unit.Vx6 [4], \error_correction_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n5067__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hea80fea8157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372195  (
    .A({ \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n5067__ , \error_correction_unit.Vx6 [7:6], \error_correction_unit.Vx3 [6], \error_correction_unit.Vx3 [7] }),
    .Y(\$abc$371688$new_new_n5068__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hc33ca55a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372196  (
    .A({ \$abc$371688$new_new_n5068__ , \error_correction_unit.Vx6 [9], \error_correction_unit.Vx3 [9], \error_correction_unit.Vx6 [8], \error_correction_unit.Vx3 [8] }),
    .Y(\$abc$153262$new_n22329_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372197  (
    .A({ \error_correction_unit.Vx6 [1], \error_correction_unit.V [0], \error_correction_unit.Vx6 [3], \error_correction_unit.V [1], \error_correction_unit.Vx6 [2], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n5070__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372198  (
    .A({ \$abc$371688$new_new_n5070__ , \error_correction_unit.V [3], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$153262$new_n22394_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0317173f173f173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372199  (
    .A({ \error_correction_unit.V [1], \error_correction_unit.Vx6 [1], \error_correction_unit.Vx6 [2], \error_correction_unit.V [3], \error_correction_unit.Vx6 [3], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n5072__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hef8cce08107331f7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372200  (
    .A({ \error_correction_unit.V [6], \error_correction_unit.Vx6 [4], \error_correction_unit.V [5], \$abc$371688$new_new_n5072__ , \error_correction_unit.Vx6 [5], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n5073__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hac5353ac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372201  (
    .A({ \error_correction_unit.Vx6 [7], \error_correction_unit.V [7], \$abc$371688$new_new_n5073__ , \error_correction_unit.Vx6 [6], \error_correction_unit.V [6] }),
    .Y(\$abc$153262$new_n22431_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372202  (
    .A({ \error_correction_unit.O[2] [0], \error_correction_unit.O[2] [2:1], \error_correction_unit.O[2] [7] }),
    .Y(\$abc$371688$new_new_n5075__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372203  (
    .A({ \error_correction_unit.O[2] [4:3], \error_correction_unit.O[2] [6:5] }),
    .Y(\$abc$371688$new_new_n5076__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372204  (
    .A({ \error_correction_unit.O[10] [5:4], \error_correction_unit.O[10] [7:6] }),
    .Y(\$abc$371688$new_new_n5077__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372205  (
    .A({ \$abc$371688$new_new_n5077__ , \$abc$371688$new_new_n4629__ , \error_correction_unit.O[10] [2:1], \error_correction_unit.O[10] [3], \error_correction_unit.O[10] [0] }),
    .Y(\$abc$371688$new_new_n5078__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372206  (
    .A({ \error_correction_unit.P[2] [0], \error_correction_unit.P[2] [1], \error_correction_unit.P[2] [3], \error_correction_unit.P[2] [6], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$371688$new_new_n5079__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372207  (
    .A({ \error_correction_unit.O[6] [5:4], \error_correction_unit.O[6] [6], \error_correction_unit.O[6] [3] }),
    .Y(\$abc$371688$new_new_n5080__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372208  (
    .A({ \$abc$371688$new_new_n5080__ , \$abc$371688$new_new_n4624__ , \error_correction_unit.O[6] [0], \error_correction_unit.O[6] [1], \error_correction_unit.O[6] [2], \error_correction_unit.O[6] [7] }),
    .Y(\$abc$371688$new_new_n5081__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372209  (
    .A({ \$abc$371688$new_new_n5081__ , \error_correction_unit.P[2] [5], \$abc$371688$new_new_n5079__ , \error_correction_unit.P[2] [4], \error_correction_unit.P[2] [2], \error_correction_unit.P[2] [7] }),
    .Y(\$abc$371688$new_new_n5082__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372210  (
    .A({ \$abc$371688$new_new_n4597__ , \error_correction_unit.O[14] [7], \error_correction_unit.O[14] [5:3] }),
    .Y(\$abc$371688$new_new_n5083__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372211  (
    .A({ \error_correction_unit.V [4], \error_correction_unit.V [0], \error_correction_unit.V [6], \error_correction_unit.V [7] }),
    .Y(\$abc$371688$new_new_n5084__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372212  (
    .A({ \$abc$371688$new_new_n5084__ , \error_correction_unit.V [5], \error_correction_unit.V [3:2], \error_correction_unit.Vx3 [1] }),
    .Y(\$abc$371688$new_new_n5085__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372213  (
    .A({ \$abc$371688$new_new_n5085__ , \error_correction_unit.O[14] [6], \$abc$371688$new_new_n5083__ , \error_correction_unit.O[14] [0], \error_correction_unit.O[14] [2:1] }),
    .Y(\$abc$371688$new_new_n5086__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff80ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372214  (
    .A({ \$abc$371688$new_new_n5086__ , \$abc$371688$new_new_n5082__ , \$abc$371688$new_new_n5078__ , \$abc$371688$new_new_n5075__ , \$abc$371688$new_new_n5076__ , \$abc$371688$new_new_n4638__  }),
    .Y(\$abc$153262$new_n22616_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372215  (
    .A({ \BM_lamda_unit.const_timing [1], \BM_lamda_unit.const_timing [2], \BM_lamda_unit.const_timing [0], \BM_lamda_unit.const_timing [5:3] }),
    .Y(\$abc$371688$new_new_n5088__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h6f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372216  (
    .A({ \$auto$ff.cc:740:flip_bits$233412 , \$abc$371688$new_new_n5088__ , \BM_lamda_unit.const_timing [6] }),
    .Y(\$abc$153262$li2354_li2354 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372217  (
    .A({ R_flag, \transport_in2out_unit.RE  }),
    .Y(\$abc$371688$new_new_n5090__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372218  (
    .A({ \$abc$371688$new_new_n5090__ , out_flag, \out_stage_unit.RE , R_Add1[2], \error_correction_unit.Address [2], \out_stage_unit.RdAdd [2] }),
    .Y(\$abc$153262$li2361_li2361 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372219  (
    .A({ \$abc$371688$new_new_n5090__ , out_flag, \out_stage_unit.RE , R_Add1[6], \error_correction_unit.Address [6], \out_stage_unit.RdAdd [6] }),
    .Y(\$abc$153262$li2365_li2365 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372220  (
    .A({ R_flag, \transport_in2out_unit.RE  }),
    .Y(\$abc$371688$new_new_n5093__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaccccf0aaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372221  (
    .A({ \$abc$371688$new_new_n5093__ , out_flag, \out_stage_unit.RE , R_Add2[5], \error_correction_unit.Address [5], \out_stage_unit.RdAdd [5] }),
    .Y(\$abc$153262$li2372_li2372 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372222  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.Address [2], \transport_in2out_unit.WrAdd [2] }),
    .Y(\$abc$153262$li2379_li2379 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0a0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372223  (
    .A({ T_flag, \transport_in2out_unit.RE , \error_correction_unit.Address [2], \transport_in2out_unit.WrAdd [2] }),
    .Y(\$abc$153262$li2387_li2387 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372224  (
    .A({ \transport_in2out_unit.RE , T_flag, \$auto$memory_libmap.cc:2437:execute$17320 , \error_correction_unit.correction_value [2], \$auto$memory_libmap.cc:2436:execute$17319 [2], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[2]  }),
    .Y(\$abc$153262$li2395_li2395 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372225  (
    .A({ T_flag, \transport_in2out_unit.RE , \$auto$memory_libmap.cc:2437:execute$17330 , \error_correction_unit.correction_value [2], \$auto$memory_libmap.cc:2436:execute$17329 [2], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[2]  }),
    .Y(\$abc$153262$li2403_li2403 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfc02)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372226  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.CE1  }),
    .Y(\$abc$153262$li2417_li2417 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfc02)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372227  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 , \$auto$alumacc.cc:485:replace_alu$16964.X [0], \input_syndromes_unit.unit0.S_Ready  }),
    .Y(\$abc$153262$li2414_li2414 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372228  (
    .A({ \input_syndromes_unit.x_power_8 [1], \input_syndromes_unit.x_power_8 [2], \input_syndromes_unit.x_power_8 [3], \input_syndromes_unit.x_power_8 [4], \input_syndromes_unit.x_power_8 [5], \input_syndromes_unit.x_power_8 [7] }),
    .Y(\$abc$371688$new_new_n5101__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372229  (
    .A({ \$abc$153262$new_n14377_ , \input_syndromes_unit.x_power_8 [6], \$abc$371688$new_new_n5101__ , \input_syndromes_unit.x_power_8 [0] }),
    .Y(\$abc$371688$new_new_n5102__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372230  (
    .A({ \input_syndromes_unit.x_power_14 [0], \input_syndromes_unit.x_power_14 [1], \input_syndromes_unit.x_power_14 [2], \input_syndromes_unit.x_power_14 [3], \input_syndromes_unit.x_power_14 [7], \input_syndromes_unit.x_power_14 [4] }),
    .Y(\$abc$371688$new_new_n5103__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372231  (
    .A({ \$abc$153262$new_n14347_ , \input_syndromes_unit.x_power_14 [6], \$abc$371688$new_new_n5103__ , \input_syndromes_unit.x_power_14 [5] }),
    .Y(\$abc$371688$new_new_n5104__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372232  (
    .A({ \input_syndromes_unit.x_power_11 [4], \input_syndromes_unit.x_power_11 [6], \input_syndromes_unit.x_power_11 [1:0] }),
    .Y(\$abc$371688$new_new_n5105__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372233  (
    .A({ \$abc$371688$new_new_n5105__ , \input_syndromes_unit.x_power_11 [3:2], \input_syndromes_unit.x_power_11 [5], \input_syndromes_unit.x_power_11 [7] }),
    .Y(\$abc$371688$new_new_n5106__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7007)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372234  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \$abc$371688$new_new_n5106__ , \$abc$129531$lo068  }),
    .Y(\$abc$371688$new_new_n5107__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haacc00f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372235  (
    .A({ \$abc$371688$new_new_n5107__ , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_0 [6], \input_syndromes_unit.x_power_13 [7], \input_syndromes_unit.x_power_11 [0] }),
    .Y(\$abc$371688$new_new_n5108__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372236  (
    .A({ \input_syndromes_unit.x_power_4 [1], \input_syndromes_unit.x_power_4 [3], \input_syndromes_unit.x_power_4 [5:4] }),
    .Y(\$abc$371688$new_new_n5109__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372237  (
    .A({ \$abc$153262$new_n14397_ , \input_syndromes_unit.x_power_4 [6], \$abc$371688$new_new_n5109__ , \input_syndromes_unit.x_power_4 [0], \input_syndromes_unit.x_power_4 [7], \input_syndromes_unit.x_power_4 [2] }),
    .Y(\$abc$371688$new_new_n5110__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372238  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377  }),
    .Y(\$abc$371688$new_new_n5111__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055503330fff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372239  (
    .A({ \$abc$371688$new_new_n5111__ , \$abc$129531$lo067 , \$abc$371688$new_new_n5110__ , \input_syndromes_unit.x_power_4 [6], \input_syndromes_unit.x_power_12 [6], \input_syndromes_unit.x_power_10 [6] }),
    .Y(\$abc$371688$new_new_n5112__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffff888ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372240  (
    .A({ \$abc$371688$new_new_n5108__ , \$abc$371688$new_new_n5112__ , \$abc$371688$new_new_n5102__ , \input_syndromes_unit.x_power_8 [6], \$abc$371688$new_new_n5104__ , \input_syndromes_unit.x_power_14 [6] }),
    .Y(\$abc$153262$li2424_li2424 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372241  (
    .A({ \$abc$153262$new_n14397_ , \input_syndromes_unit.x_power_11 [5], \$abc$371688$new_new_n5105__ , \input_syndromes_unit.x_power_11 [7], \input_syndromes_unit.x_power_11 [3:2] }),
    .Y(\$abc$371688$new_new_n5114__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372242  (
    .A({ \$abc$153262$new_n14377_ , \input_syndromes_unit.x_power_4 [6], \$abc$371688$new_new_n5109__ , \input_syndromes_unit.x_power_4 [0], \input_syndromes_unit.x_power_4 [7], \input_syndromes_unit.x_power_4 [2] }),
    .Y(\$abc$371688$new_new_n5115__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372243  (
    .A({ \$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \input_syndromes_unit.x_power_11 [5], \$abc$371688$new_new_n5105__ , \input_syndromes_unit.x_power_11 [7], \input_syndromes_unit.x_power_11 [3:2] }),
    .Y(\$abc$371688$new_new_n5116__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372244  (
    .A({ \$abc$153262$new_n14347_ , \input_syndromes_unit.x_power_1 [2], \$abc$371688$new_new_n5116__ , \input_syndromes_unit.x_power_11 [5], \$abc$153262$new_n14357_ , \input_syndromes_unit.x_power_13 [5] }),
    .Y(\$abc$371688$new_new_n5117__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h330fffffffffff55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372245  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_1 [3], \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [5] }),
    .Y(\$abc$371688$new_new_n5118__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372246  (
    .A({ \$abc$371688$new_new_n5117__ , \$abc$371688$new_new_n5118__ , \input_syndromes_unit.x_power_11 [6], \$abc$371688$new_new_n5114__ , \input_syndromes_unit.x_power_4 [4], \$abc$371688$new_new_n5115__  }),
    .Y(\$abc$153262$li2431_li2431 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372247  (
    .A({ \input_syndromes_unit.x10 [1], \input_syndromes_unit.x10 [8], \input_syndromes_unit.x10 [0] }),
    .Y(\$abc$153262$li2435_li2435 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372248  (
    .A({ \input_syndromes_unit.x2 [8], \input_syndromes_unit.x11 [2] }),
    .Y(\$abc$153262$li2444_li2444 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372249  (
    .A({ \input_syndromes_unit.x12 [0], \input_syndromes_unit.x12 [8] }),
    .Y(\$abc$153262$li2450_li2450 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372250  (
    .A({ \input_syndromes_unit.x12 [8], \input_syndromes_unit.x12 [2:1], \input_syndromes_unit.x12 [3], \input_syndromes_unit.x12 [4], \input_syndromes_unit.x12 [0] }),
    .Y(\$abc$371688$new_new_n5123__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372251  (
    .A({ \input_syndromes_unit.x12 [7], \$abc$371688$new_new_n5123__ , \input_syndromes_unit.x12 [6:5] }),
    .Y(\$abc$153262$li2457_li2457 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372252  (
    .A({ \input_syndromes_unit.x6 [8], \input_syndromes_unit.x13 [2:1], \input_syndromes_unit.x13 [4:3], \input_syndromes_unit.x13 [5] }),
    .Y(\$abc$371688$new_new_n5125__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372253  (
    .A({ \input_syndromes_unit.x13 [7], \$abc$371688$new_new_n5125__ , \input_syndromes_unit.x13 [6] }),
    .Y(\$abc$153262$li2465_li2465 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372254  (
    .A({ \input_syndromes_unit.x14 [8], \input_syndromes_unit.x14 [0], \input_syndromes_unit.x14 [1], \input_syndromes_unit.x14 [4:2] }),
    .Y(\$abc$371688$new_new_n5127__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372255  (
    .A({ \input_syndromes_unit.x14 [6], \$abc$371688$new_new_n5127__ , \input_syndromes_unit.x14 [5] }),
    .Y(\$abc$153262$li2472_li2472 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372256  (
    .A({ \input_syndromes_unit.x1 [4], \input_syndromes_unit.x1 [8], \input_syndromes_unit.x1 [2], \input_syndromes_unit.x1 [3], \input_syndromes_unit.x1 [1:0] }),
    .Y(\$abc$153262$li2481_li2481 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372257  (
    .A({ \input_syndromes_unit.x8 [4], \input_syndromes_unit.x8 [8], \input_syndromes_unit.x8 [0], \input_syndromes_unit.x8 [1], \input_syndromes_unit.x8 [3:2] }),
    .Y(\$abc$153262$li2497_li2496 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372258  (
    .A({ \power_rom_instant1.data_out [5], state[2] }),
    .Y(\$abc$153262$new_n12114_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372259  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [2:1], \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$371688$new_new_n5132__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372260  (
    .A({ \$abc$371688$new_new_n5132__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12114_ , \lamda_roots_unit.L2 [5], \BM_lamda_unit.L[3] [5] }),
    .Y(\$abc$153262$li2507_li2506 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372261  (
    .A({ \power_rom_instant1.data_out [2], state[2] }),
    .Y(\$abc$153262$new_n12120_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372262  (
    .A({ \$abc$371688$new_new_n5132__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12120_ , \lamda_roots_unit.L2 [2], \BM_lamda_unit.L[3] [2] }),
    .Y(\$abc$153262$li2504_li2503 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372263  (
    .A({ \power_rom_instant1.data_out [1], state[2] }),
    .Y(\$abc$153262$new_n12122_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372264  (
    .A({ \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$371688$new_new_n5137__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372265  (
    .A({ \$abc$371688$new_new_n5137__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12122_ , \BM_lamda_unit.L[4] [1], \lamda_roots_unit.L3 [1] }),
    .Y(\$abc$153262$li2511_li2510 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372266  (
    .A({ \power_rom_instant1.data_out [0], state[2] }),
    .Y(\$abc$153262$new_n12124_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372267  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$371688$new_new_n5140__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372268  (
    .A({ \$abc$371688$new_new_n5140__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12124_ , \BM_lamda_unit.L[5] [0], \lamda_roots_unit.L4 [0] }),
    .Y(\$abc$153262$li2518_li2517 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372269  (
    .A({ \power_rom_instant1.data_out [7], state[2] }),
    .Y(\$abc$153262$new_n12110_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372270  (
    .A({ \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$371688$new_new_n5143__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372271  (
    .A({ \$abc$371688$new_new_n5143__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12110_ , \lamda_roots_unit.L5 [7], \BM_lamda_unit.L[6] [7] }),
    .Y(\$abc$153262$li2533_li2532 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372272  (
    .A({ \power_rom_instant1.data_out [6], state[2] }),
    .Y(\$abc$153262$new_n12112_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372273  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$371688$new_new_n5146__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372274  (
    .A({ \$abc$371688$new_new_n5146__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12112_ , \BM_lamda_unit.L[7] [6], \lamda_roots_unit.L6 [6] }),
    .Y(\$abc$153262$li2540_li2539 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372275  (
    .A({ \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$371688$new_new_n5148__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372276  (
    .A({ \$abc$371688$new_new_n5148__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12114_ , \lamda_roots_unit.L7 [5], \BM_lamda_unit.L[8] [5] }),
    .Y(\$abc$153262$li2547_li2546 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372277  (
    .A({ \power_rom_instant1.data_out [4], state[2] }),
    .Y(\$abc$153262$new_n12116_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaf0f0f0aacccccc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372278  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n4651__ , \lamda_roots_unit.one , \BM_lamda_unit.L[9] [4], \lamda_roots_unit.L8 [4], \$abc$153262$new_n12116_  }),
    .Y(\$abc$153262$li2554_li2553 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372279  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1] }),
    .Y(\$abc$371688$new_new_n5152__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000550033000f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372280  (
    .A({ \lamda_roots_unit.cnt9 [1:0], \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.L5 [2], \lamda_roots_unit.L4 [2], \lamda_roots_unit.L3 [2] }),
    .Y(\$abc$371688$new_new_n5153__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007100c0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372281  (
    .A({ \lamda_roots_unit.cnt9 [2], \$abc$371688$new_new_n5153__ , \lamda_roots_unit.L2 [2], \lamda_roots_unit.cnt9 [3], \$abc$371688$new_new_n5152__  }),
    .Y(\$abc$371688$new_new_n5154__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h222222330a0a0a0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372282  (
    .A({ \BM_lamda_unit.L_ready , \lamda_roots_unit.cnt9 [1:0], \lamda_roots_unit.add_GF_ascending [2], \BM_lamda_unit.L[2] [2], \lamda_roots_unit.cnt9 [2] }),
    .Y(\$abc$371688$new_new_n5155__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00f0fff5fff3fff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372283  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.L7 [2], \lamda_roots_unit.L8 [2] }),
    .Y(\$abc$371688$new_new_n5156__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000f0fb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372284  (
    .A({ \$abc$371688$new_new_n5156__ , \$abc$371688$new_new_n5155__ , \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3], \$abc$371688$new_new_n5152__ , \lamda_roots_unit.L6 [2] }),
    .Y(\$abc$371688$new_new_n5157__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372285  (
    .A({ \BM_lamda_unit.L_ready , \lamda_roots_unit.add_GF_ascending [2], \BM_lamda_unit.L[2] [2] }),
    .Y(\$abc$371688$new_new_n5158__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372286  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.two , \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$371688$new_new_n5159__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ffeeee0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372287  (
    .A({ \$abc$371688$new_new_n5159__ , \lamda_roots_unit.one , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \$abc$371688$new_new_n5158__ , \$abc$371688$new_new_n5154__ , \$abc$371688$new_new_n5157__  }),
    .Y(\$abc$153262$li2560_li2559 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hcf50)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372288  (
    .A({ \$abc$371688$new_new_n5159__ , \lamda_roots_unit.chk_cnt [0], \lamda_roots_unit.chk_cnt [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2566_li2565 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372289  (
    .A({ \lamda_roots_unit.root_cnt [0], \lamda_roots_unit.yes , \lamda_roots_unit.two , \lamda_roots_unit.root_cnt [2], \lamda_roots_unit.root_cnt [3], \lamda_roots_unit.root_cnt [1] }),
    .Y(\$abc$371688$new_new_n5162__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372290  (
    .A({ \$abc$371688$new_new_n5162__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.r1 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2574_li2573 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372291  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.yes , \lamda_roots_unit.root_cnt [1:0], \lamda_roots_unit.root_cnt [2], \lamda_roots_unit.root_cnt [3] }),
    .Y(\$abc$371688$new_new_n5164__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372292  (
    .A({ \$abc$371688$new_new_n5164__ , \$abc$142879$lo1 , \lamda_roots_unit.r2 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2581_li2580 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372293  (
    .A({ \lamda_roots_unit.root_cnt [0], \lamda_roots_unit.yes , \lamda_roots_unit.root_cnt [1], \lamda_roots_unit.two , \lamda_roots_unit.root_cnt [2], \lamda_roots_unit.root_cnt [3] }),
    .Y(\$abc$371688$new_new_n5166__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372294  (
    .A({ \$abc$371688$new_new_n5166__ , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \lamda_roots_unit.r3 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2588_li2587 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372295  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16844.X [7:6], \$auto$alumacc.cc:485:replace_alu$16844.X [4], \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.X [5], \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16844.Y [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372296  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.yes , \lamda_roots_unit.root_cnt [2], \lamda_roots_unit.root_cnt [0], \lamda_roots_unit.root_cnt [3], \lamda_roots_unit.root_cnt [1] }),
    .Y(\$abc$371688$new_new_n5169__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372297  (
    .A({ \$abc$371688$new_new_n5169__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [7], \lamda_roots_unit.r4 [7], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2603_li2602 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80007fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372298  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16844.X [6], \$auto$alumacc.cc:485:replace_alu$16844.X [4], \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.X [5], \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16844.Y [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372299  (
    .A({ \lamda_roots_unit.root_cnt [0], \lamda_roots_unit.yes , \lamda_roots_unit.root_cnt [2], \lamda_roots_unit.two , \lamda_roots_unit.root_cnt [3], \lamda_roots_unit.root_cnt [1] }),
    .Y(\$abc$371688$new_new_n5172__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372300  (
    .A({ \$abc$371688$new_new_n5172__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [6], \lamda_roots_unit.r5 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2610_li2609 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h807f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372301  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16844.X [5:4], \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16844.Y [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372302  (
    .A({ \lamda_roots_unit.root_cnt [1], \lamda_roots_unit.yes , \lamda_roots_unit.root_cnt [2], \lamda_roots_unit.two , \lamda_roots_unit.root_cnt [0], \lamda_roots_unit.root_cnt [3] }),
    .Y(\$abc$371688$new_new_n5175__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372303  (
    .A({ \$abc$371688$new_new_n5175__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [5], \lamda_roots_unit.r6 [5], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2617_li2616 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h87)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372304  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16844.X [4], \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16844.Y [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372305  (
    .A({ \lamda_roots_unit.root_cnt [0], \lamda_roots_unit.yes , \lamda_roots_unit.root_cnt [2], \lamda_roots_unit.two , \lamda_roots_unit.root_cnt [1], \lamda_roots_unit.root_cnt [3] }),
    .Y(\$abc$371688$new_new_n5178__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372306  (
    .A({ \$abc$371688$new_new_n5178__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [4], \lamda_roots_unit.r7 [4], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2624_li2623 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372307  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF8 [2], \rom_instant_3.data_out [2], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1274_li1274 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372308  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF8 [3], \rom_instant_3.data_out [3], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1273_li1273 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372309  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF8 [4], state[2], \rom_instant_3.data_out [4], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1272_li1272 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372310  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF8 [5], \rom_instant_3.data_out [5], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1271_li1271 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372311  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF8 [6], \rom_instant_3.data_out [6], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1270_li1270 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372312  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF8 [7], \rom_instant_3.data_out [7], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1269_li1269 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372313  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.L0 [0] }),
    .Y(\$abc$153262$new_n15929_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h6f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372314  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [1], \lamda_roots_unit.GF6 [1] }),
    .Y(\$abc$153262$new_n15922_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000ffff044444444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372315  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [2], \lamda_roots_unit.X0 [6], \lamda_roots_unit.GF6 [2], \lamda_roots_unit.X1 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li1264_li1264 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h6f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372316  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [3], \lamda_roots_unit.GF6 [3] }),
    .Y(\$abc$153262$new_n15914_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h444ffff444444444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372317  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [4], \lamda_roots_unit.X0 [6], \lamda_roots_unit.GF6 [4], \lamda_roots_unit.X1 [4], \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y  }),
    .Y(\$abc$153262$li1262_li1262 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h6f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372318  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [5], \lamda_roots_unit.GF6 [5] }),
    .Y(\$abc$153262$new_n15906_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000ffff044444444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372319  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [6], \lamda_roots_unit.GF6 [6], \lamda_roots_unit.X0 [6], \lamda_roots_unit.X1 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li1260_li1260 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h6f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372320  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [7], \lamda_roots_unit.GF6 [7] }),
    .Y(\$abc$153262$new_n15898_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372321  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF8 [0], \lamda_roots_unit.GF7 [0], \lamda_roots_unit.GF6 [0], \lamda_roots_unit.X1 [0] }),
    .Y(\$abc$153262$new_n15895_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372322  (
    .A({ \lamda_roots_unit.GF8 [1], \lamda_roots_unit.GF7 [1], \lamda_roots_unit.GF6 [1] }),
    .Y(\$abc$371688$new_new_n5195__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf00f4444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372323  (
    .A({ \lamda_roots_unit.two , \$abc$371688$new_new_n5195__ , \lamda_roots_unit.X1 [1], \lamda_roots_unit.X2 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li1257_li1257 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372324  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF6 [2], \lamda_roots_unit.X1 [2], \lamda_roots_unit.GF8 [2], \lamda_roots_unit.GF7 [2] }),
    .Y(\$abc$371688$new_new_n5197__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372325  (
    .A({ \$abc$371688$new_new_n5197__ , \lamda_roots_unit.X2 [2], \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y  }),
    .Y(\$abc$153262$li1256_li1256 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372326  (
    .A({ \lamda_roots_unit.GF7 [3], \lamda_roots_unit.GF6 [3], \lamda_roots_unit.GF8 [3] }),
    .Y(\$abc$371688$new_new_n5199__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf00f4444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372327  (
    .A({ \lamda_roots_unit.two , \$abc$371688$new_new_n5199__ , \lamda_roots_unit.X1 [3], \lamda_roots_unit.X2 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li1255_li1255 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h178181e8e87e7e17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372328  (
    .A({ \$abc$371688$new_new_n4618__ , \$abc$371688$new_new_n4617__ , \$abc$371688$new_new_n4616__ , \error_correction_unit.O[6] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n5201__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h178181e8e87e7e17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372329  (
    .A({ \$abc$371688$new_new_n4598__ , \$abc$371688$new_new_n4604__ , \$abc$371688$new_new_n4599__ , \error_correction_unit.O[14] [4], \error_correction_unit.Vx7 [4], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n5202__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6900)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372330  (
    .A({ \$abc$371688$new_new_n4638__ , \$abc$371688$new_new_n4636__ , \error_correction_unit.V [5], \error_correction_unit.O[2] [5] }),
    .Y(\$abc$371688$new_new_n5203__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h008e00710071008e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372331  (
    .A({ \error_correction_unit.P[2] [5], \error_correction_unit.V [4], \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n4632__ , \error_correction_unit.P[2] [4], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n5204__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000d77d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372332  (
    .A({ \$abc$371688$new_new_n5204__ , \$abc$371688$new_new_n4627__ , \error_correction_unit.O[10] [5], \error_correction_unit.Vx9 [5], \$abc$371688$new_new_n4629__  }),
    .Y(\$abc$371688$new_new_n5205__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff4f44ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372333  (
    .A({ \$abc$371688$new_new_n5203__ , \$abc$371688$new_new_n5205__ , \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n5201__ , \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n5202__  }),
    .Y(\$abc$153262$new_n22209_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h008e00710071008e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372334  (
    .A({ \error_correction_unit.O[10] [6], \error_correction_unit.Vx9 [6], \error_correction_unit.cnt [0], \$abc$371688$new_new_n4627__ , \error_correction_unit.O[10] [5], \error_correction_unit.Vx9 [5] }),
    .Y(\$abc$371688$new_new_n5207__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h70)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372335  (
    .A({ \$abc$371688$new_new_n4608__ , \$abc$371688$new_new_n4600__ , \$abc$371688$new_new_n4604__  }),
    .Y(\$abc$371688$new_new_n5208__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0071008e008e0071)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372336  (
    .A({ \error_correction_unit.O[2] [6], \error_correction_unit.V [6], \error_correction_unit.cnt [1], \$abc$371688$new_new_n4636__ , \error_correction_unit.V [5], \error_correction_unit.O[2] [5] }),
    .Y(\$abc$371688$new_new_n5209__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ebaaaaff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372337  (
    .A({ \$abc$371688$new_new_n5209__ , \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \$abc$371688$new_new_n4606__ , \$abc$371688$new_new_n5208__ , \$abc$371688$new_new_n5207__  }),
    .Y(\$abc$371688$new_new_n5210__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699600000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372338  (
    .A({ \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n4620__ , \$abc$371688$new_new_n4619__ , \error_correction_unit.O[6] [6], \error_correction_unit.V [5], \error_correction_unit.Vx3 [6] }),
    .Y(\$abc$371688$new_new_n5211__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffaaaaffff3cc3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372339  (
    .A({ \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n5211__ , \$abc$371688$new_new_n4633__ , \error_correction_unit.P[2] [6], \error_correction_unit.V [5], \$abc$371688$new_new_n5210__  }),
    .Y(\$abc$153262$new_n22186_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h178181e8e87e7e17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372340  (
    .A({ \$abc$371688$new_new_n4621__ , \$abc$371688$new_new_n4620__ , \$abc$371688$new_new_n4619__ , \error_correction_unit.O[6] [6], \error_correction_unit.V [5], \error_correction_unit.Vx3 [6] }),
    .Y(\$abc$371688$new_new_n5213__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha903c09556fc3f6a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372341  (
    .A({ \$abc$371688$new_new_n4605__ , \$abc$371688$new_new_n4609__ , \$abc$371688$new_new_n5208__ , \error_correction_unit.Vx6 [6], \error_correction_unit.O[14] [6], \error_correction_unit.Vx7 [6] }),
    .Y(\$abc$371688$new_new_n5214__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6900)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372342  (
    .A({ \$abc$371688$new_new_n4638__ , \$abc$371688$new_new_n4637__ , \error_correction_unit.O[2] [7], \error_correction_unit.V [7] }),
    .Y(\$abc$371688$new_new_n5215__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h008e00710071008e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372343  (
    .A({ \error_correction_unit.P[2] [7], \error_correction_unit.V [6], \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n4633__ , \error_correction_unit.P[2] [6], \error_correction_unit.V [5] }),
    .Y(\$abc$371688$new_new_n5216__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000d77d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372344  (
    .A({ \$abc$371688$new_new_n5216__ , \$abc$371688$new_new_n4628__ , \error_correction_unit.O[10] [7], \error_correction_unit.Vx9 [7], \$abc$371688$new_new_n4629__  }),
    .Y(\$abc$371688$new_new_n5217__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff4f44ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372345  (
    .A({ \$abc$371688$new_new_n5215__ , \$abc$371688$new_new_n5217__ , \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n5213__ , \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n5214__  }),
    .Y(\$abc$153262$new_n22173_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1187ee78ee781187)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372346  (
    .A({ \error_correction_unit.Vx7 [9], \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n4612__ , \$abc$371688$new_new_n4611__ , \error_correction_unit.Vx7 [8], \error_correction_unit.Vx6 [8] }),
    .Y(\$abc$371688$new_new_n5219__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha0aa00a00a08aa8a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372347  (
    .A({ \error_correction_unit.V [7], \$abc$371688$new_new_n4623__ , \error_correction_unit.Vx3 [9], \$abc$371688$new_new_n4622__ , \error_correction_unit.Vx3 [8], \$abc$371688$new_new_n4624__  }),
    .Y(\$abc$371688$new_new_n5220__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hef0000efefefefef)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372348  (
    .A({ \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5056__ , \error_correction_unit.Vx9 [9], \error_correction_unit.V [7], \$abc$371688$new_new_n4634__ , \$abc$371688$new_new_n4631__  }),
    .Y(\$abc$371688$new_new_n5221__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf2ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372349  (
    .A({ \$abc$371688$new_new_n5221__ , \$abc$371688$new_new_n5220__ , \$abc$371688$new_new_n5219__ , \$abc$371688$new_new_n4597__  }),
    .Y(\$abc$153262$new_n22095_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f877700000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372350  (
    .A({ \error_correction_unit.cnt [0], \$abc$371688$new_new_n5055__ , \error_correction_unit.Vx7 [10], \error_correction_unit.Vx6 [10], \error_correction_unit.Vx7 [9], \error_correction_unit.Vx6 [9] }),
    .Y(\$abc$371688$new_new_n5223__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372351  (
    .A(\error_correction_unit.Vx9 [10:9]),
    .Y(\$abc$371688$new_new_n5224__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfea000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372352  (
    .A({ \error_correction_unit.cnt [1], \$abc$371688$new_new_n4931__ , \error_correction_unit.Vx9 [11], \$abc$371688$new_new_n5224__ , \$abc$371688$new_new_n5056__ , \error_correction_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n5225__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372353  (
    .A({ \$abc$371688$new_new_n5225__ , \$abc$371688$new_new_n5223__  }),
    .Y(\$abc$153262$li2288_li2288 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h14410000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372354  (
    .A({ \error_correction_unit.cnt [1], \error_correction_unit.O[11] [0], \error_correction_unit.Vx6 [1], \error_correction_unit.V [0], \error_correction_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n5227__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccfff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372355  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.O[3] [0], \error_correction_unit.O[7] [0], \error_correction_unit.O[15] [0] }),
    .Y(\$abc$371688$new_new_n5228__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372356  (
    .A({ \$abc$371688$new_new_n4631__ , \error_correction_unit.P[3] [0], \$abc$371688$new_new_n5228__ , \$abc$371688$new_new_n5227__  }),
    .Y(\$abc$153262$new_n21848_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372357  (
    .A({ \error_correction_unit.Vx6 [1], \error_correction_unit.V [0] }),
    .Y(\$abc$153262$new_n20655_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h66660ff09999f00f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372358  (
    .A({ \error_correction_unit.V [2], \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5021__ , \$abc$371688$new_new_n5022__ , \$abc$371688$new_new_n5020__ , \$abc$371688$new_new_n5019__  }),
    .Y(\$abc$371688$new_new_n5231__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7887)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372359  (
    .A({ \error_correction_unit.O[3] [2], \error_correction_unit.V [1], \error_correction_unit.O[3] [1], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n5232__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372360  (
    .A({ \error_correction_unit.O[15] [2], \error_correction_unit.Vx8 [2], \error_correction_unit.Vx6 [2], \error_correction_unit.O[15] [1], \error_correction_unit.Vx8 [1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n5233__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaaaaa3fc0c03f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372361  (
    .A({ \$abc$371688$new_new_n4597__ , \error_correction_unit.O[7] [2], \error_correction_unit.Vx6 [2], \error_correction_unit.O[7] [1], \error_correction_unit.Vx6 [1], \$abc$371688$new_new_n5233__  }),
    .Y(\$abc$371688$new_new_n5234__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0f5533)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372362  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5234__ , \$abc$371688$new_new_n5231__ , \$abc$371688$new_new_n5232__  }),
    .Y(\$abc$153262$new_n21835_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372363  (
    .A({ \error_correction_unit.O[3] [3], \error_correction_unit.V [2], \error_correction_unit.O[3] [2], \error_correction_unit.V [1], \error_correction_unit.O[3] [1], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n5236__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372364  (
    .A({ \error_correction_unit.O[7] [3], \error_correction_unit.Vx6 [3], \error_correction_unit.O[7] [2], \error_correction_unit.Vx6 [2], \error_correction_unit.O[7] [1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n5237__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h17ffffe8ffe8e800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372365  (
    .A({ \error_correction_unit.O[15] [2], \error_correction_unit.Vx8 [2], \error_correction_unit.Vx6 [2], \error_correction_unit.O[15] [1], \error_correction_unit.Vx8 [1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n5238__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaaaaac33c3cc3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372366  (
    .A({ \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5238__ , \error_correction_unit.O[15] [3], \error_correction_unit.Vx8 [3], \error_correction_unit.Vx6 [3], \$abc$371688$new_new_n5237__  }),
    .Y(\$abc$371688$new_new_n5239__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3333333355550ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372367  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5023__ , \$abc$371688$new_new_n5028__ , \$abc$371688$new_new_n5239__ , \$abc$371688$new_new_n5236__  }),
    .Y(\$abc$153262$new_n21827_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555accc3aaa5333c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372368  (
    .A({ \error_correction_unit.V [4], \$abc$371688$new_new_n5028__ , \$abc$371688$new_new_n5024__ , \$abc$371688$new_new_n5025__ , \$abc$371688$new_new_n5023__ , \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n5241__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h96)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372369  (
    .A({ \$abc$371688$new_new_n5043__ , \error_correction_unit.O[3] [4], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n5242__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9999f00f66660ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372370  (
    .A({ \error_correction_unit.Vx6 [4], \error_correction_unit.cnt [1], \$abc$371688$new_new_n4988__ , \error_correction_unit.O[7] [4], \$abc$371688$new_new_n4997__ , \$abc$371688$new_new_n4993__  }),
    .Y(\$abc$371688$new_new_n5243__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0f5533)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372371  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5243__ , \$abc$371688$new_new_n5241__ , \$abc$371688$new_new_n5242__  }),
    .Y(\$abc$153262$new_n21813_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4db2b24d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372372  (
    .A({ \error_correction_unit.O[3] [5], \error_correction_unit.V [4], \error_correction_unit.O[3] [4], \$abc$371688$new_new_n5043__ , \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n5245__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000055550000c33c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372373  (
    .A({ \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n5032__ , \$abc$371688$new_new_n5029__ , \error_correction_unit.V [5], \$abc$371688$new_new_n5245__  }),
    .Y(\$abc$371688$new_new_n5246__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db200000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372374  (
    .A({ \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n4991__ , \$abc$371688$new_new_n4992__ , \$abc$371688$new_new_n4997__ , \$abc$371688$new_new_n4993__ , \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n5247__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8e71718e00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372375  (
    .A({ \$abc$371688$new_new_n4624__ , \error_correction_unit.O[7] [5], \error_correction_unit.Vx6 [5], \$abc$371688$new_new_n4988__ , \error_correction_unit.O[7] [4], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n5248__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hfe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372376  (
    .A({ \$abc$371688$new_new_n5248__ , \$abc$371688$new_new_n5247__ , \$abc$371688$new_new_n5246__  }),
    .Y(\$abc$153262$new_n21805_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00e80017001700e8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372377  (
    .A({ \$abc$371688$new_new_n5033__ , \error_correction_unit.V [6], \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5032__ , \$abc$371688$new_new_n5029__ , \error_correction_unit.V [5] }),
    .Y(\$abc$371688$new_new_n5250__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf00f0ff066666666)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372378  (
    .A({ \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n4989__ , \error_correction_unit.O[7] [6], \error_correction_unit.Vx6 [6], \$abc$371688$new_new_n4998__ , \$abc$371688$new_new_n5047__  }),
    .Y(\$abc$371688$new_new_n5251__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55555555fccfcccc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372379  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5044__ , \error_correction_unit.V [5], \$abc$371688$new_new_n5250__ , \$abc$371688$new_new_n5251__  }),
    .Y(\$abc$153262$new_n21789_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcc0faa0033f055f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372380  (
    .A({ \error_correction_unit.V [7], \$abc$371688$new_new_n5044__ , \error_correction_unit.O[3] [7], \error_correction_unit.V [6], \error_correction_unit.O[3] [6], \error_correction_unit.V [5] }),
    .Y(\$abc$371688$new_new_n5253__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaaaaa033ffcc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372381  (
    .A({ \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5039__ , \$abc$371688$new_new_n5037__ , \$abc$371688$new_new_n5034__ , \error_correction_unit.V [7], \$abc$371688$new_new_n5253__  }),
    .Y(\$abc$371688$new_new_n5254__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372382  (
    .A({ \$abc$371688$new_new_n4989__ , \error_correction_unit.O[7] [7:6], \error_correction_unit.Vx6 [6], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n5255__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555c33caaaa3cc3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372383  (
    .A({ \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5003__ , \$abc$371688$new_new_n5004__ , \error_correction_unit.Vx8 [8], \$abc$371688$new_new_n5255__  }),
    .Y(\$abc$371688$new_new_n5256__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372384  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n5254__ , \$abc$371688$new_new_n5256__  }),
    .Y(\$abc$153262$new_n21757_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0ff0888800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372385  (
    .A({ \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4990__ , \error_correction_unit.Vx6 [9], \error_correction_unit.V [7], \$abc$371688$new_new_n5253__  }),
    .Y(\$abc$371688$new_new_n5258__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ee7711800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372386  (
    .A({ \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n5005__ , \$abc$371688$new_new_n5003__ , \$abc$371688$new_new_n5004__ , \error_correction_unit.Vx8 [8], \error_correction_unit.Vx6 [8] }),
    .Y(\$abc$371688$new_new_n5259__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'heeefeeeeeeeeeeef)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372387  (
    .A({ \$abc$371688$new_new_n5040__ , \$abc$371688$new_new_n5018__ , \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n5258__ , \$abc$371688$new_new_n5259__  }),
    .Y(\$abc$153262$new_n21749_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff8f00ff88ff88)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372388  (
    .A({ \$abc$371688$new_new_n5006__ , \error_correction_unit.Vx8 [10], \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n4597__ , \error_correction_unit.Vx8 [9], \error_correction_unit.Vx6 [9] }),
    .Y(\$abc$371688$new_new_n5261__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372389  (
    .A({ \$abc$371688$new_new_n4924__ , \error_correction_unit.cnt [1], \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n4990__ , \error_correction_unit.Vx6 [9] }),
    .Y(\$abc$371688$new_new_n5262__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaafeea00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372390  (
    .A({ \$abc$371688$new_new_n5224__ , \$abc$371688$new_new_n5039__ , \$abc$371688$new_new_n5037__ , \$abc$371688$new_new_n5034__ , \error_correction_unit.V [7], \$abc$371688$new_new_n5012__  }),
    .Y(\$abc$371688$new_new_n5263__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ff8888800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372391  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5263__ , \error_correction_unit.Vx9 [11], \$abc$371688$new_new_n5262__ , \$abc$371688$new_new_n5261__  }),
    .Y(\$abc$153262$li2276_li2276 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h05030a0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372392  (
    .A({ \error_correction_unit.V [0], \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.O[4] [0], \error_correction_unit.O[8] [0] }),
    .Y(\$abc$371688$new_new_n5265__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h53ac0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372393  (
    .A({ \error_correction_unit.cnt [1], \error_correction_unit.Vx6 [1], \error_correction_unit.cnt [0], \error_correction_unit.O[12] [0], \error_correction_unit.O[16] [0] }),
    .Y(\$abc$371688$new_new_n5266__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'heef0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372394  (
    .A({ \$abc$371688$new_new_n4631__ , \error_correction_unit.P[4] [0], \$abc$371688$new_new_n5265__ , \$abc$371688$new_new_n5266__  }),
    .Y(\$abc$153262$new_n21429_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h08070708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372395  (
    .A({ \error_correction_unit.O[4] [1], \error_correction_unit.Vx3 [1], \$abc$371688$new_new_n4924__ , \error_correction_unit.O[4] [0], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n5268__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h87787887)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372396  (
    .A({ \error_correction_unit.O[12] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.V [0], \error_correction_unit.O[12] [0], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n5269__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcf3030cfaaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372397  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.O[16] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[16] [0], \$abc$371688$new_new_n5269__  }),
    .Y(\$abc$371688$new_new_n5270__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha3a3a3a3ff0000ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372398  (
    .A({ \$abc$371688$new_new_n4631__ , \error_correction_unit.P[4] [1], \error_correction_unit.Vx6 [1], \error_correction_unit.cnt [1], \$abc$371688$new_new_n5268__ , \$abc$371688$new_new_n5270__  }),
    .Y(\$abc$371688$new_new_n5271__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372399  (
    .A({ \error_correction_unit.V [1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$153262$new_n20984_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hd57f7fd555555555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372400  (
    .A({ \$abc$371688$new_new_n4624__ , \$abc$153262$new_n20984_ , \error_correction_unit.O[8] [1:0], \error_correction_unit.V [0], \$abc$371688$new_new_n5271__  }),
    .Y(\$abc$153262$new_n21418_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372401  (
    .A({ \error_correction_unit.Vx3 [2], \error_correction_unit.O[4] [2:1], \error_correction_unit.Vx3 [1], \error_correction_unit.O[4] [0], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n5274__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h66660ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372402  (
    .A({ \error_correction_unit.cnt [1], \$abc$371688$new_new_n4977__ , \$abc$371688$new_new_n4975__ , \$abc$371688$new_new_n4942__ , \$abc$371688$new_new_n4940__  }),
    .Y(\$abc$371688$new_new_n5275__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372403  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \$abc$371688$new_new_n4961__ , \$abc$371688$new_new_n4959__ , \$abc$371688$new_new_n5275__ , \$abc$371688$new_new_n5274__  }),
    .Y(\$abc$371688$new_new_n5276__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55555555c03f3fc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372404  (
    .A({ \$abc$371688$new_new_n4631__ , \error_correction_unit.P[4] [2], \error_correction_unit.Vx6 [2], \error_correction_unit.P[4] [1], \error_correction_unit.Vx6 [1], \$abc$371688$new_new_n5276__  }),
    .Y(\$abc$153262$new_n21405_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8811e18777ee1e78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372405  (
    .A({ \$abc$371688$new_new_n4976__ , \$abc$371688$new_new_n4977__ , \error_correction_unit.O[8] [2], \$abc$371688$new_new_n4975__ , \error_correction_unit.Vx6 [2], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n5278__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaaac33c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372406  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4970__ , \error_correction_unit.O[4] [3], \error_correction_unit.Vx3 [3], \$abc$371688$new_new_n5278__  }),
    .Y(\$abc$371688$new_new_n5279__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8811e18777ee1e78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372407  (
    .A({ \$abc$371688$new_new_n4960__ , \$abc$371688$new_new_n4961__ , \error_correction_unit.O[12] [2], \$abc$371688$new_new_n4959__ , \error_correction_unit.V [1], \error_correction_unit.Vx9 [2] }),
    .Y(\$abc$371688$new_new_n5280__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8811e18777ee1e78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372408  (
    .A({ \$abc$371688$new_new_n4941__ , \$abc$371688$new_new_n4942__ , \error_correction_unit.O[16] [2], \$abc$371688$new_new_n4940__ , \error_correction_unit.Vx9 [2], \error_correction_unit.Vx6 [2] }),
    .Y(\$abc$371688$new_new_n5281__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372409  (
    .A({ \error_correction_unit.cnt [0], \$abc$371688$new_new_n5280__ , \$abc$371688$new_new_n5281__  }),
    .Y(\$abc$371688$new_new_n5282__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372410  (
    .A({ \error_correction_unit.P[4] [3], \error_correction_unit.Vx6 [3], \error_correction_unit.P[4] [2], \error_correction_unit.Vx6 [2], \error_correction_unit.P[4] [1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n5283__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372411  (
    .A({ \$abc$371688$new_new_n4631__ , \error_correction_unit.cnt [1], \$abc$371688$new_new_n5283__ , \$abc$371688$new_new_n5279__ , \$abc$371688$new_new_n5282__  }),
    .Y(\$abc$153262$new_n21392_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h718e8e71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372412  (
    .A({ \error_correction_unit.O[4] [4], \error_correction_unit.Vx3 [4], \$abc$371688$new_new_n4970__ , \error_correction_unit.O[4] [3], \error_correction_unit.Vx3 [3] }),
    .Y(\$abc$371688$new_new_n5285__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000c33c00005555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372413  (
    .A({ \error_correction_unit.cnt [1:0], \$abc$371688$new_new_n4956__ , \$abc$371688$new_new_n4962__ , \error_correction_unit.V [3], \$abc$371688$new_new_n5285__  }),
    .Y(\$abc$371688$new_new_n5286__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699600000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372414  (
    .A({ \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n4943__ , \$abc$371688$new_new_n4937__ , \error_correction_unit.O[16] [4], \error_correction_unit.Vx6 [4], \error_correction_unit.Vx9 [4] }),
    .Y(\$abc$371688$new_new_n5287__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000d77d7dd7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372415  (
    .A({ \$abc$371688$new_new_n5287__ , \$abc$371688$new_new_n4980__ , \$abc$371688$new_new_n4978__ , \error_correction_unit.Vx6 [4], \error_correction_unit.V [4], \$abc$371688$new_new_n4624__  }),
    .Y(\$abc$371688$new_new_n5288__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaa3cc3ffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372416  (
    .A({ \$abc$371688$new_new_n5288__ , \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n4952__ , \error_correction_unit.P[4] [4], \error_correction_unit.Vx6 [4], \$abc$371688$new_new_n5286__  }),
    .Y(\$abc$153262$new_n21369_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h05c993a0fa366c5f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372417  (
    .A({ \$abc$371688$new_new_n4957__ , \$abc$371688$new_new_n4956__ , \$abc$371688$new_new_n4962__ , \error_correction_unit.O[12] [4], \error_correction_unit.V [3], \error_correction_unit.Vx9 [4] }),
    .Y(\$abc$371688$new_new_n5290__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h178181e8e87e7e17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372418  (
    .A({ \$abc$371688$new_new_n4938__ , \$abc$371688$new_new_n4943__ , \$abc$371688$new_new_n4937__ , \error_correction_unit.O[16] [4], \error_correction_unit.Vx6 [4], \error_correction_unit.Vx9 [4] }),
    .Y(\$abc$371688$new_new_n5291__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h008e00710071008e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372419  (
    .A({ \error_correction_unit.P[4] [5], \error_correction_unit.Vx6 [5], \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n4952__ , \error_correction_unit.P[4] [4], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$371688$new_new_n5292__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h87e1781e1188ee77)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372420  (
    .A({ \$abc$371688$new_new_n4980__ , \$abc$371688$new_new_n4979__ , \$abc$371688$new_new_n4978__ , \error_correction_unit.O[8] [4], \error_correction_unit.Vx6 [4], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n5293__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55553cc300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372421  (
    .A({ \$abc$371688$new_new_n4925__ , \error_correction_unit.cnt [0], \$abc$371688$new_new_n4971__ , \error_correction_unit.O[4] [5], \error_correction_unit.Vx3 [5], \$abc$371688$new_new_n5293__  }),
    .Y(\$abc$371688$new_new_n5294__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffffffff4f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372422  (
    .A({ \$abc$371688$new_new_n5292__ , \$abc$371688$new_new_n5294__ , \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5290__ , \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n5291__  }),
    .Y(\$abc$153262$new_n21356_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8e71718e00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372423  (
    .A({ \$abc$371688$new_new_n4638__ , \error_correction_unit.O[4] [6], \error_correction_unit.Vx3 [6], \$abc$371688$new_new_n4971__ , \error_correction_unit.O[4] [5], \error_correction_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n5296__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372424  (
    .A({ \$abc$371688$new_new_n4947__ , \$abc$371688$new_new_n4939__ , \$abc$371688$new_new_n4943__  }),
    .Y(\$abc$371688$new_new_n5297__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h70)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372425  (
    .A({ \$abc$371688$new_new_n4966__ , \$abc$371688$new_new_n4958__ , \$abc$371688$new_new_n4962__  }),
    .Y(\$abc$371688$new_new_n5298__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h99999999f00f0ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372426  (
    .A({ \error_correction_unit.cnt [0], \$abc$371688$new_new_n5298__ , \$abc$371688$new_new_n4963__ , \error_correction_unit.V [5], \$abc$371688$new_new_n5297__ , \$abc$371688$new_new_n4945__  }),
    .Y(\$abc$371688$new_new_n5299__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbbbbbbbbf00f0ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372427  (
    .A({ \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n4953__ , \error_correction_unit.P[4] [6], \error_correction_unit.Vx6 [6], \error_correction_unit.cnt [1], \$abc$371688$new_new_n5299__  }),
    .Y(\$abc$371688$new_new_n5300__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff28ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372428  (
    .A({ \$abc$371688$new_new_n5300__ , \$abc$371688$new_new_n5296__ , \$abc$371688$new_new_n4985__ , \$abc$371688$new_new_n4981__ , \$abc$371688$new_new_n4624__  }),
    .Y(\$abc$153262$new_n21333_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h033ffcc0aaaa5555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372429  (
    .A({ \$abc$371688$new_new_n4985__ , \$abc$371688$new_new_n4984__ , \error_correction_unit.O[8] [5], \error_correction_unit.V [5], \error_correction_unit.Vx6 [5], \$abc$371688$new_new_n4981__  }),
    .Y(\$abc$371688$new_new_n5302__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc905a09336fa5f6c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372430  (
    .A({ \$abc$371688$new_new_n4964__ , \$abc$371688$new_new_n4963__ , \$abc$371688$new_new_n5298__ , \error_correction_unit.O[12] [6], \error_correction_unit.V [5], \error_correction_unit.Vx9 [6] }),
    .Y(\$abc$371688$new_new_n5303__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h008e00710071008e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372431  (
    .A({ \error_correction_unit.P[4] [7], \error_correction_unit.Vx6 [7], \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n4953__ , \error_correction_unit.P[4] [6], \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n5304__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000d77d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372432  (
    .A({ \$abc$371688$new_new_n5304__ , \$abc$371688$new_new_n4972__ , \error_correction_unit.O[4] [7], \error_correction_unit.Vx3 [7], \$abc$371688$new_new_n4638__  }),
    .Y(\$abc$371688$new_new_n5305__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h6996)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372433  (
    .A({ \$abc$371688$new_new_n4944__ , \error_correction_unit.O[16] [7], \error_correction_unit.Vx9 [7], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n5306__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'ha35c0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372434  (
    .A({ \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n5306__ , \$abc$371688$new_new_n4945__ , \$abc$371688$new_new_n5297__ , \error_correction_unit.Vx9 [6] }),
    .Y(\$abc$371688$new_new_n5307__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff4f44ffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372435  (
    .A({ \$abc$371688$new_new_n5305__ , \$abc$371688$new_new_n5307__ , \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n5302__ , \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5303__  }),
    .Y(\$abc$153262$new_n21320_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3335cccaccca3335)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372436  (
    .A({ \$abc$371688$new_new_n4983__ , \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n4985__ , \$abc$371688$new_new_n4984__ , \$abc$371688$new_new_n4982__ , \$abc$371688$new_new_n4981__  }),
    .Y(\$abc$371688$new_new_n5309__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hea80fea8157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372437  (
    .A({ \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n4953__ , \error_correction_unit.P[4] [7:6], \error_correction_unit.Vx6 [6], \error_correction_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n5310__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372438  (
    .A({ \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n4950__ , \$abc$371688$new_new_n4949__ , \error_correction_unit.Vx9 [8], \error_correction_unit.Vx6 [8] }),
    .Y(\$abc$371688$new_new_n5311__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007dd7d77d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372439  (
    .A({ \$abc$371688$new_new_n5311__ , \$abc$371688$new_new_n4968__ , \$abc$371688$new_new_n4955__ , \error_correction_unit.Vx9 [8], \error_correction_unit.V [7], \$abc$371688$new_new_n4629__  }),
    .Y(\$abc$371688$new_new_n5312__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h718e0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372440  (
    .A({ \$abc$371688$new_new_n4638__ , \error_correction_unit.Vx3 [8], \$abc$371688$new_new_n4972__ , \error_correction_unit.O[4] [7], \error_correction_unit.Vx3 [7] }),
    .Y(\$abc$371688$new_new_n5313__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff1f11ffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372441  (
    .A({ \$abc$371688$new_new_n5312__ , \$abc$371688$new_new_n5313__ , \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n5309__ , \$abc$371688$new_new_n5310__ , \$abc$371688$new_new_n4631__  }),
    .Y(\$abc$153262$new_n21287_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h022bbfff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372442  (
    .A({ \error_correction_unit.Vx9 [9], \$abc$371688$new_new_n4968__ , \error_correction_unit.Vx9 [8], \error_correction_unit.V [7], \$abc$371688$new_new_n4955__  }),
    .Y(\$abc$371688$new_new_n5315__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'heffff771f7711000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372443  (
    .A({ \error_correction_unit.Vx9 [9], \error_correction_unit.Vx6 [9], \error_correction_unit.Vx9 [8], \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n4950__ , \$abc$371688$new_new_n4949__  }),
    .Y(\$abc$371688$new_new_n5316__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hc33caa55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372444  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.Vx9 [10], \$abc$371688$new_new_n5316__ , \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n5315__  }),
    .Y(\$abc$371688$new_new_n5317__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbbff033355003000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372445  (
    .A({ \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n4624__ , \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n4954__ , \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n4986__  }),
    .Y(\$abc$371688$new_new_n5318__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372446  (
    .A({ \$abc$371688$new_new_n5318__ , \$abc$371688$new_new_n5317__ , \$abc$371688$new_new_n4631__ , \error_correction_unit.cnt [1] }),
    .Y(\$abc$153262$new_n21220_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372447  (
    .A({ \error_correction_unit.Vx9 [8], \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n4950__ , \$abc$371688$new_new_n4949__  }),
    .Y(\$abc$371688$new_new_n5320__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc3fc556a00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372448  (
    .A({ \$abc$371688$new_new_n4597__ , \$abc$371688$new_new_n5316__ , \error_correction_unit.Vx9 [11:10], \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n5320__  }),
    .Y(\$abc$371688$new_new_n5321__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4f44000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372449  (
    .A({ \error_correction_unit.Vx6 [9], \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n4986__ , \$abc$371688$new_new_n4954__ , \$abc$371688$new_new_n4631__  }),
    .Y(\$abc$371688$new_new_n5322__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffffffff8a20)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372450  (
    .A({ \$abc$371688$new_new_n5322__ , \$abc$371688$new_new_n5321__ , \error_correction_unit.Vx9 [11:10], \$abc$371688$new_new_n5315__ , \$abc$371688$new_new_n4629__  }),
    .Y(\$abc$153262$new_n21210_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a0000000c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372451  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.O[5] [0], \error_correction_unit.O[9] [0] }),
    .Y(\$abc$371688$new_new_n5324__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbeaa0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372452  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4629__ , \$abc$153262$new_n20655_ , \error_correction_unit.O[13] [0], \$abc$371688$new_new_n5324__  }),
    .Y(\$abc$153262$li2263_li2263 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3cc35555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372453  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.O[9] [1], \error_correction_unit.Vx6 [1], \error_correction_unit.V [0], \error_correction_unit.O[5] [1] }),
    .Y(\$abc$371688$new_new_n5326__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372454  (
    .A({ \error_correction_unit.O[13] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.Vx3 [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[13] [0], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n5327__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4f440000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372455  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5326__ , \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5327__  }),
    .Y(\$abc$153262$li2262_li2262 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h28ffd70000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372456  (
    .A({ \$abc$371688$new_new_n4638__ , \error_correction_unit.O[5] [2], \error_correction_unit.V [0], \error_correction_unit.Vx3 [2], \error_correction_unit.V [2], \error_correction_unit.O[5] [1] }),
    .Y(\$abc$371688$new_new_n5329__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007dd7d77d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372457  (
    .A({ \$abc$371688$new_new_n5329__ , \$abc$371688$new_new_n4886__ , \error_correction_unit.O[9] [2], \error_correction_unit.V [1], \error_correction_unit.Vx6 [2], \$abc$371688$new_new_n4624__  }),
    .Y(\$abc$371688$new_new_n5330__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hd7550000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372458  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n4901__ , \$abc$371688$new_new_n4903__ , \$abc$371688$new_new_n5330__  }),
    .Y(\$abc$153262$li2261_li2261 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372459  (
    .A({ \error_correction_unit.V [3], \error_correction_unit.O[9] [4], \error_correction_unit.Vx6 [4], \error_correction_unit.O[9] [3], \error_correction_unit.Vx6 [3], \error_correction_unit.V [2] }),
    .Y(\$abc$371688$new_new_n5332__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372460  (
    .A({ \error_correction_unit.O[5] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.V [4], \error_correction_unit.O[5] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.V [3] }),
    .Y(\$abc$371688$new_new_n5333__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h66660ff000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372461  (
    .A({ \$abc$371688$new_new_n4925__ , \error_correction_unit.cnt [0], \$abc$371688$new_new_n5333__ , \$abc$371688$new_new_n4915__ , \$abc$371688$new_new_n5332__ , \$abc$371688$new_new_n4888__  }),
    .Y(\$abc$371688$new_new_n5334__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372462  (
    .A({ \error_correction_unit.O[13] [4], \error_correction_unit.Vx3 [4], \error_correction_unit.Vx9 [4], \error_correction_unit.O[13] [3], \error_correction_unit.Vx3 [3], \error_correction_unit.Vx9 [3] }),
    .Y(\$abc$371688$new_new_n5335__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbeaa0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372463  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n5335__ , \$abc$371688$new_new_n4904__ , \$abc$371688$new_new_n5334__  }),
    .Y(\$abc$153262$li2259_li2259 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he81717e817e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372464  (
    .A({ \error_correction_unit.O[9] [6], \error_correction_unit.V [5], \error_correction_unit.Vx6 [6], \error_correction_unit.O[9] [5], \error_correction_unit.Vx6 [5], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n5337__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h66660ff000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372465  (
    .A({ \$abc$371688$new_new_n4925__ , \error_correction_unit.cnt [0], \$abc$371688$new_new_n4918__ , \$abc$371688$new_new_n4921__ , \$abc$371688$new_new_n5337__ , \$abc$371688$new_new_n4891__  }),
    .Y(\$abc$371688$new_new_n5338__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbeaa0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372466  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n4908__ , \$abc$371688$new_new_n4907__ , \$abc$371688$new_new_n5338__  }),
    .Y(\$abc$153262$li2257_li2257 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5ca3a35c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372467  (
    .A({ \$abc$371688$new_new_n4920__ , \$abc$371688$new_new_n4919__ , \$abc$371688$new_new_n4921__ , \$abc$371688$new_new_n4918__ , \error_correction_unit.V [6] }),
    .Y(\$abc$371688$new_new_n5340__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h88111e7877eee187)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372468  (
    .A({ \$abc$371688$new_new_n4899__ , \$abc$371688$new_new_n4908__ , \error_correction_unit.O[13] [6], \$abc$371688$new_new_n4907__ , \error_correction_unit.Vx3 [6], \error_correction_unit.Vx9 [6] }),
    .Y(\$abc$371688$new_new_n5341__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h178181e8e87e7e17)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372469  (
    .A({ \$abc$371688$new_new_n4893__ , \$abc$371688$new_new_n4892__ , \$abc$371688$new_new_n4891__ , \error_correction_unit.O[9] [6], \error_correction_unit.V [5], \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n5342__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0055330f00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372470  (
    .A({ \$abc$371688$new_new_n4931__ , \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \$abc$371688$new_new_n5340__ , \$abc$371688$new_new_n5341__ , \$abc$371688$new_new_n5342__  }),
    .Y(\$abc$153262$li2256_li2256 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96690000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372471  (
    .A({ \$abc$371688$new_new_n4629__ , \$abc$371688$new_new_n4910__ , \$abc$371688$new_new_n4897__ , \error_correction_unit.Vx9 [9], \error_correction_unit.Vx3 [9] }),
    .Y(\$abc$371688$new_new_n5344__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h036afc9500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372472  (
    .A({ \$abc$371688$new_new_n4624__ , \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n4895__ , \error_correction_unit.Vx6 [8], \error_correction_unit.V [7], \$abc$371688$new_new_n4894__  }),
    .Y(\$abc$371688$new_new_n5345__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h53ac0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372473  (
    .A({ \$abc$371688$new_new_n4638__ , \error_correction_unit.Vx3 [9], \$abc$371688$new_new_n4922__ , \$abc$371688$new_new_n4923__ , \error_correction_unit.Vx3 [8] }),
    .Y(\$abc$371688$new_new_n5346__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372474  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n5344__ , \$abc$371688$new_new_n5346__ , \$abc$371688$new_new_n5345__  }),
    .Y(\$abc$153262$li2254_li2254 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff400000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372475  (
    .A({ \$abc$371688$new_new_n4925__ , \error_correction_unit.cnt [0], \$abc$371688$new_new_n4923__ , \error_correction_unit.Vx3 [9], \$abc$371688$new_new_n4922__  }),
    .Y(\$abc$371688$new_new_n5348__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1871e78e00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372476  (
    .A({ \$abc$371688$new_new_n4629__ , \error_correction_unit.Vx9 [10], \$abc$371688$new_new_n4910__ , \$abc$371688$new_new_n4897__ , \error_correction_unit.Vx9 [9], \error_correction_unit.Vx3 [9] }),
    .Y(\$abc$371688$new_new_n5349__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h77700000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372477  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n5349__ , \$abc$371688$new_new_n5348__ , \error_correction_unit.cnt [0], \$abc$371688$new_new_n4896__  }),
    .Y(\$abc$153262$li2253_li2253 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372478  (
    .A({ \error_correction_unit.add2 [1], \error_correction_unit.add2 [9], \error_correction_unit.add2 [0], \error_correction_unit.add2 [8] }),
    .Y(\$abc$153262$new_n20597_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372479  (
    .A({ \error_correction_unit.add2 [0], \error_correction_unit.add2 [8] }),
    .Y(\$abc$153262$new_n20599_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372480  (
    .A({ \error_correction_unit.add2 [10], \error_correction_unit.add2 [2:1], \error_correction_unit.add2 [9], \error_correction_unit.add2 [0], \error_correction_unit.add2 [8] }),
    .Y(\$abc$153262$new_n20595_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372481  (
    .A({ \error_correction_unit.add2 [8], \error_correction_unit.add2 [0], \error_correction_unit.add2 [10], \error_correction_unit.add2 [1], \error_correction_unit.add2 [9], \error_correction_unit.add2 [2] }),
    .Y(\$abc$371688$new_new_n5354__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372482  (
    .A({ \$abc$371688$new_new_n5354__ , \error_correction_unit.add2 [3], \error_correction_unit.add2 [11] }),
    .Y(\$abc$153262$new_n20593_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372483  (
    .A({ \error_correction_unit.add2 [4], \$abc$371688$new_new_n5354__ , \error_correction_unit.add2 [3], \error_correction_unit.add2 [11] }),
    .Y(\$abc$153262$new_n20589_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dffb200)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372484  (
    .A({ \error_correction_unit.add2 [5:3], \$abc$371688$new_new_n5354__ , \error_correction_unit.add2 [11] }),
    .Y(\$abc$153262$new_n20587_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dffffffb2000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372485  (
    .A({ \error_correction_unit.add2 [6:3], \$abc$371688$new_new_n5354__ , \error_correction_unit.add2 [11] }),
    .Y(\$abc$153262$new_n20584_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbfff4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372486  (
    .A({ \error_correction_unit.add2 [7:4], \$abc$153262$new_n20589_  }),
    .Y(\$abc$153262$new_n20582_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372487  (
    .A({ \error_correction_unit.add2 [4], \error_correction_unit.add2 [7:5], \$abc$153262$new_n20589_  }),
    .Y(\$abc$153262$new_n20578_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372488  (
    .A({ \error_correction_unit.add3 [0], \error_correction_unit.add3 [8] }),
    .Y(\$abc$153262$new_n20559_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372489  (
    .A({ \error_correction_unit.add3 [1], \error_correction_unit.add3 [9], \error_correction_unit.add3 [0], \error_correction_unit.add3 [8] }),
    .Y(\$abc$153262$new_n20557_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372490  (
    .A({ \error_correction_unit.add3 [2], \error_correction_unit.add3 [10], \error_correction_unit.add3 [1], \error_correction_unit.add3 [9], \error_correction_unit.add3 [0], \error_correction_unit.add3 [8] }),
    .Y(\$abc$153262$new_n20555_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372491  (
    .A({ \$abc$371688$new_new_n4884__ , \error_correction_unit.add3 [3], \error_correction_unit.add3 [11] }),
    .Y(\$abc$153262$new_n20553_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372492  (
    .A({ \error_correction_unit.add3 [4], \$abc$371688$new_new_n4884__ , \error_correction_unit.add3 [3], \error_correction_unit.add3 [11] }),
    .Y(\$abc$153262$new_n20549_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dffb200)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372493  (
    .A({ \error_correction_unit.add3 [5:3], \$abc$371688$new_new_n4884__ , \error_correction_unit.add3 [11] }),
    .Y(\$abc$153262$new_n20547_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372494  (
    .A({ \error_correction_unit.add3 [7:5], \$abc$153262$new_n20547_  }),
    .Y(\$abc$153262$new_n20542_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372495  (
    .A({ \error_correction_unit.add3 [5], \error_correction_unit.add3 [7:6], \$abc$153262$new_n20547_  }),
    .Y(\$abc$153262$new_n20538_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4ff4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372496  (
    .A({ \error_correction_unit.add4 [0], \error_correction_unit.add4 [8], \error_correction_unit.add_4 [0], \error_correction_unit.state [4] }),
    .Y(\$abc$153262$li2233_li2233 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf4444fff4ffff444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372497  (
    .A({ \error_correction_unit.add4 [1], \error_correction_unit.add4 [9], \error_correction_unit.add4 [0], \error_correction_unit.add4 [8], \error_correction_unit.add_4 [1], \error_correction_unit.state [4] }),
    .Y(\$abc$153262$li2232_li2232 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372498  (
    .A({ \error_correction_unit.add4 [8], \error_correction_unit.add4 [0], \error_correction_unit.add4 [10], \error_correction_unit.add4 [1], \error_correction_unit.add4 [9], \error_correction_unit.add4 [2] }),
    .Y(\$abc$371688$new_new_n5371__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372499  (
    .A({ \$abc$371688$new_new_n5371__ , \error_correction_unit.add4 [3], \error_correction_unit.add4 [11] }),
    .Y(\$abc$153262$new_n20511_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372500  (
    .A({ \error_correction_unit.add4 [4], \$abc$371688$new_new_n5371__ , \error_correction_unit.add4 [3], \error_correction_unit.add4 [11] }),
    .Y(\$abc$153262$new_n20507_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dffb200)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372501  (
    .A({ \error_correction_unit.add4 [5:3], \$abc$371688$new_new_n5371__ , \error_correction_unit.add4 [11] }),
    .Y(\$abc$153262$new_n20505_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dffffffb2000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372502  (
    .A({ \error_correction_unit.add4 [6:3], \$abc$371688$new_new_n5371__ , \error_correction_unit.add4 [11] }),
    .Y(\$abc$153262$new_n20502_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbfff4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372503  (
    .A({ \error_correction_unit.add4 [7:4], \$abc$153262$new_n20507_  }),
    .Y(\$abc$153262$new_n20500_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372504  (
    .A({ \error_correction_unit.add4 [4], \error_correction_unit.add4 [7:5], \$abc$153262$new_n20507_  }),
    .Y(\$abc$153262$new_n20496_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372505  (
    .A({ \lamda_roots_unit.L6 [4], \lamda_roots_unit.L6 [5], \lamda_roots_unit.L6 [0], \lamda_roots_unit.L6 [1], \lamda_roots_unit.L6 [3:2] }),
    .Y(\$abc$371688$new_new_n5378__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372506  (
    .A({ \lamda_roots_unit.L1 [0], \lamda_roots_unit.L1 [1], \lamda_roots_unit.L1 [2], \lamda_roots_unit.L1 [5], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$371688$new_new_n5379__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372507  (
    .A({ \$abc$371688$new_new_n5379__ , \lamda_roots_unit.L1 [7], \lamda_roots_unit.L1 [3], \lamda_roots_unit.L1 [4], \lamda_roots_unit.L1 [6] }),
    .Y(\$abc$371688$new_new_n5380__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372508  (
    .A({ \lamda_roots_unit.L3 [3], \lamda_roots_unit.L3 [5:4], \lamda_roots_unit.L3 [2], \lamda_roots_unit.L3 [0], \lamda_roots_unit.L3 [1] }),
    .Y(\$abc$371688$new_new_n5381__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00007fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372509  (
    .A({ \$abc$371688$new_new_n4880__ , \lamda_roots_unit.L3 [6], \$abc$371688$new_new_n5381__ , \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L3 [7] }),
    .Y(\$abc$371688$new_new_n5382__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff4000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372510  (
    .A({ \$abc$371688$new_new_n5380__ , \$abc$371688$new_new_n5382__ , \lamda_roots_unit.L6 [7:6], \$abc$371688$new_new_n5378__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$153262$new_n20477_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372511  (
    .A({ \lamda_roots_unit.L7 [0], \lamda_roots_unit.L7 [1], \lamda_roots_unit.L7 [3], \lamda_roots_unit.L7 [7], \lamda_roots_unit.L7 [2], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n5384__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372512  (
    .A({ \lamda_roots_unit.L2 [1], \lamda_roots_unit.L2 [3], \lamda_roots_unit.L2 [4], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L2 [0], \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$371688$new_new_n5385__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372513  (
    .A({ \$abc$371688$new_new_n5385__ , \lamda_roots_unit.L2 [2], \lamda_roots_unit.L2 [7:5] }),
    .Y(\$abc$371688$new_new_n5386__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372514  (
    .A({ \lamda_roots_unit.L4 [6], \lamda_roots_unit.L4 [1], \lamda_roots_unit.L4 [2], \lamda_roots_unit.L4 [3], \lamda_roots_unit.L4 [4], \lamda_roots_unit.L4 [0] }),
    .Y(\$abc$371688$new_new_n5387__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00007fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372515  (
    .A({ \$abc$371688$new_new_n4880__ , \lamda_roots_unit.L4 [5], \$abc$371688$new_new_n5387__ , \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L4 [7] }),
    .Y(\$abc$371688$new_new_n5388__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff8000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372516  (
    .A({ \$abc$371688$new_new_n5386__ , \$abc$371688$new_new_n5388__ , \lamda_roots_unit.L7 [5], \lamda_roots_unit.L7 [6], \$abc$371688$new_new_n5384__ , \lamda_roots_unit.L7 [4] }),
    .Y(\$abc$153262$new_n20449_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372517  (
    .A({ \lamda_roots_unit.Vp [0], \lamda_roots_unit.Vp [1] }),
    .Y(\$abc$153262$new_n20378_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hc738)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372518  (
    .A(\lamda_roots_unit.Vp [3:0]),
    .Y(\$abc$153262$new_n20374_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8073fc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372519  (
    .A({ \lamda_roots_unit.Vp [3], \lamda_roots_unit.Vp [4], \lamda_roots_unit.Vp [2:0] }),
    .Y(\$abc$153262$new_n20370_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff0700f8c0ff3f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372520  (
    .A({ \lamda_roots_unit.Vp [3], \lamda_roots_unit.Vp [5:4], \lamda_roots_unit.Vp [2:0] }),
    .Y(\$abc$153262$new_n20368_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd728)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372521  (
    .A({ \lamda_roots_unit.Vp [6], \lamda_roots_unit.Vp [4], \lamda_roots_unit.Vp [5], \$abc$371688$new_new_n4874__  }),
    .Y(\$abc$153262$new_n20364_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8074fb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372522  (
    .A({ \lamda_roots_unit.Vp [6], \lamda_roots_unit.Vp [7], \lamda_roots_unit.Vp [5], \$abc$371688$new_new_n4874__ , \lamda_roots_unit.Vp [4] }),
    .Y(\$abc$153262$new_n20362_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0075ea00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372523  (
    .A({ \lamda_roots_unit.Vp [7:6], \$abc$371688$new_new_n4874__ , \lamda_roots_unit.Vp [4], \lamda_roots_unit.Vp [5] }),
    .Y(\$abc$153262$new_n20356_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h99999999f00fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372524  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L1 [0], \lamda_roots_unit.Vp [0], \lamda_roots_unit.L3 [0], \lamda_roots_unit.Vx2 [1] }),
    .Y(\$abc$371688$new_new_n5397__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h4f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372525  (
    .A({ \$abc$371688$new_new_n5397__ , \lamda_roots_unit.L6 [0], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$153262$new_n20313_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0807070800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372526  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L1 [1], \lamda_roots_unit.Vp [1], \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L1 [0], \lamda_roots_unit.Vp [0] }),
    .Y(\$abc$371688$new_new_n5399__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h87780000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372527  (
    .A({ \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L3 [1], \lamda_roots_unit.Vx3 [1], \lamda_roots_unit.L3 [0], \lamda_roots_unit.Vx2 [1] }),
    .Y(\$abc$371688$new_new_n5400__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffffff14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372528  (
    .A({ \$abc$371688$new_new_n5400__ , \$abc$371688$new_new_n5399__ , \lamda_roots_unit.L6 [1], \lamda_roots_unit.Vx6 [1], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$153262$new_n20305_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372529  (
    .A({ \lamda_roots_unit.L1 [2], \lamda_roots_unit.Vp [2], \lamda_roots_unit.L1 [1], \lamda_roots_unit.Vp [1], \lamda_roots_unit.L1 [0], \lamda_roots_unit.Vp [0] }),
    .Y(\$abc$371688$new_new_n5402__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372530  (
    .A({ \lamda_roots_unit.L3 [2], \lamda_roots_unit.Vx3 [2], \lamda_roots_unit.L3 [1], \lamda_roots_unit.Vx3 [1], \lamda_roots_unit.L3 [0], \lamda_roots_unit.Vx2 [1] }),
    .Y(\$abc$371688$new_new_n5403__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h08070708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372531  (
    .A({ \lamda_roots_unit.L6 [2], \lamda_roots_unit.Vx6 [2], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L6 [1], \lamda_roots_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n5404__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff0fff44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372532  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n5404__ , \$abc$371688$new_new_n5403__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5402__  }),
    .Y(\$abc$153262$new_n20296_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372533  (
    .A({ \lamda_roots_unit.Vx6 [3], \lamda_roots_unit.L6 [3:2], \lamda_roots_unit.Vx6 [2], \lamda_roots_unit.L6 [1], \lamda_roots_unit.Vx6 [1] }),
    .Y(\$abc$371688$new_new_n5406__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he00e0ee0eeeeeeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372534  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n4868__ , \lamda_roots_unit.L3 [3], \lamda_roots_unit.Vx3 [3], \$abc$371688$new_new_n5406__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n5407__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7dd75555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372535  (
    .A({ \$abc$153262$li2569_li2568 , \$abc$371688$new_new_n4870__ , \lamda_roots_unit.Vp [3], \lamda_roots_unit.L1 [3], \$abc$371688$new_new_n5407__  }),
    .Y(\$abc$153262$new_n20287_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db200000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372536  (
    .A({ \$abc$153262$li2569_li2568 , \lamda_roots_unit.Vp [4], \lamda_roots_unit.L1 [4], \lamda_roots_unit.Vp [3], \$abc$371688$new_new_n4870__ , \lamda_roots_unit.L1 [3] }),
    .Y(\$abc$371688$new_new_n5409__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb24d4db200000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372537  (
    .A({ \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L3 [4], \lamda_roots_unit.Vx3 [4], \lamda_roots_unit.L3 [3], \$abc$371688$new_new_n4868__ , \lamda_roots_unit.Vx3 [3] }),
    .Y(\$abc$371688$new_new_n5410__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffffffff1441)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372538  (
    .A({ \$abc$371688$new_new_n5410__ , \$abc$371688$new_new_n5409__ , \$abc$371688$new_new_n4866__ , \lamda_roots_unit.L6 [4], \lamda_roots_unit.Vx6 [4], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$153262$new_n20272_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3cc35aa5)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372539  (
    .A({ \$abc$371688$new_new_n4871__ , \lamda_roots_unit.L1 [6], \lamda_roots_unit.Vp [6], \lamda_roots_unit.L1 [5], \lamda_roots_unit.Vp [5] }),
    .Y(\$abc$371688$new_new_n5412__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc33ca55a00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372540  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n4869__ , \lamda_roots_unit.Vx3 [6], \lamda_roots_unit.L3 [6:5], \lamda_roots_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n5413__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hef8cce08107331f7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372541  (
    .A({ \lamda_roots_unit.Vx6 [6], \lamda_roots_unit.L6 [4], \lamda_roots_unit.L6 [5], \$abc$371688$new_new_n4866__ , \lamda_roots_unit.Vx6 [5:4] }),
    .Y(\$abc$371688$new_new_n5414__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf4fff4f4f4f4f4ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372542  (
    .A({ \$abc$371688$new_new_n5414__ , \lamda_roots_unit.L6 [6], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5413__ , \$abc$153262$li2569_li2568 , \$abc$371688$new_new_n5412__  }),
    .Y(\$abc$153262$new_n20248_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372543  (
    .A({ \lamda_roots_unit.L1 [7], \lamda_roots_unit.Vp [7], \$abc$371688$new_new_n5412__ , \lamda_roots_unit.L1 [6], \lamda_roots_unit.Vp [6] }),
    .Y(\$abc$371688$new_new_n5416__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0c03030c0a05050a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372544  (
    .A({ \$abc$371688$new_new_n5414__ , \lamda_roots_unit.L6 [7], \lamda_roots_unit.Vx6 [7], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.Vx6 [6], \lamda_roots_unit.L6 [6] }),
    .Y(\$abc$371688$new_new_n5417__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcc0faa0033f055f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372545  (
    .A({ \lamda_roots_unit.Vx3 [7], \$abc$371688$new_new_n4869__ , \lamda_roots_unit.Vx3 [6], \lamda_roots_unit.L3 [6:5], \lamda_roots_unit.Vx3 [5] }),
    .Y(\$abc$371688$new_new_n5418__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0fff4f4f4f4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372546  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n5418__ , \lamda_roots_unit.L3 [7], \$abc$371688$new_new_n5417__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5416__  }),
    .Y(\$abc$153262$new_n20239_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcc0faa0033f055f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372547  (
    .A({ \lamda_roots_unit.Vx6 [8], \$abc$371688$new_new_n5414__ , \lamda_roots_unit.L6 [7], \lamda_roots_unit.Vx6 [7:6], \lamda_roots_unit.L6 [6] }),
    .Y(\$abc$371688$new_new_n5420__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e0eeeeeeeeeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372548  (
    .A({ \$abc$153262$li2569_li2568 , \lamda_roots_unit.L1 [7], \$abc$371688$new_new_n5416__ , \lamda_roots_unit.Vp [7], \$abc$371688$new_new_n5420__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n5421__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h775fddf555555555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372549  (
    .A({ \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.Vx3 [8], \$abc$371688$new_new_n5418__ , \lamda_roots_unit.L3 [7], \lamda_roots_unit.Vx3 [7], \$abc$371688$new_new_n5421__  }),
    .Y(\$abc$153262$new_n20218_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5f3fa0c000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372550  (
    .A({ \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.Vx3 [9], \$abc$371688$new_new_n5418__ , \lamda_roots_unit.Vx3 [8], \lamda_roots_unit.L3 [7], \lamda_roots_unit.Vx3 [7] }),
    .Y(\$abc$371688$new_new_n5423__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haabfaaea)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372551  (
    .A({ \lamda_roots_unit.Vx6 [9], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.Vx6 [8], \$abc$371688$new_new_n5420__ , \$abc$371688$new_new_n5423__  }),
    .Y(\$abc$153262$new_n20177_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372552  (
    .A({ \lamda_roots_unit.Vx6 [10], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.Vx6 [9:8], \$abc$371688$new_new_n5420__  }),
    .Y(\$abc$153262$new_n20136_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372553  (
    .A({ \lamda_roots_unit.Vx6 [8], \lamda_roots_unit.Vx6 [10:9], \$abc$371688$new_new_n5420__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$153262$new_n20133_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372554  (
    .A({ \$abc$371688$new_new_n4849__ , \$abc$153262$li2569_li2568 , \lamda_roots_unit.Vp [0] }),
    .Y(\$abc$153262$new_n20100_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa3c55c3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372555  (
    .A({ \$abc$371688$new_new_n4850__ , \$abc$153262$li2569_li2568 , \$abc$371688$new_new_n4856__ , \lamda_roots_unit.Vp [1], \$abc$371688$new_new_n4857__  }),
    .Y(\$abc$153262$new_n20098_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0701f8fef8fe0701)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372556  (
    .A({ \$abc$371688$new_new_n4854__ , \lamda_roots_unit.Vp [2], \$abc$371688$new_new_n4856__ , \$abc$371688$new_new_n4858__ , \$abc$371688$new_new_n4850__ , \lamda_roots_unit.Vp [1] }),
    .Y(\$abc$153262$new_n20096_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372557  (
    .A({ \$abc$371688$new_new_n4859__ , \$abc$371688$new_new_n4844__ , \lamda_roots_unit.Vp [3] }),
    .Y(\$abc$153262$new_n20094_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h718e8e71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372558  (
    .A({ \$abc$371688$new_new_n4848__ , \lamda_roots_unit.Vp [4], \$abc$371688$new_new_n4844__ , \$abc$371688$new_new_n4859__ , \lamda_roots_unit.Vp [3] }),
    .Y(\$abc$153262$new_n20090_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000008aef08ae)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372559  (
    .A({ \$abc$371688$new_new_n4864__ , \$abc$371688$new_new_n4859__ , \$abc$371688$new_new_n4848__ , \$abc$371688$new_new_n4844__ , \lamda_roots_unit.Vp [3], \lamda_roots_unit.Vp [4] }),
    .Y(\$abc$371688$new_new_n5432__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0aaf33300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372560  (
    .A({ \lamda_roots_unit.Vp [5], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n4862__ , \$abc$371688$new_new_n4863__ , \$abc$371688$new_new_n4860__  }),
    .Y(\$abc$371688$new_new_n5433__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfce8e8c00317173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372561  (
    .A({ \lamda_roots_unit.L4 [6], \lamda_roots_unit.L4 [3], \lamda_roots_unit.L4 [4], \lamda_roots_unit.L4 [5], \lamda_roots_unit.Vx3 [5:4] }),
    .Y(\$abc$371688$new_new_n5434__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000066006600000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372562  (
    .A({ \lamda_roots_unit.L4 [5], \lamda_roots_unit.Vx3 [5], \lamda_roots_unit.L4 [3], \lamda_roots_unit.Vx3 [3], \lamda_roots_unit.L4 [4], \lamda_roots_unit.Vx3 [4] }),
    .Y(\$abc$371688$new_new_n5435__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3cc3c33caa5555aa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372563  (
    .A({ \$abc$371688$new_new_n5435__ , \lamda_roots_unit.Vx3 [6], \lamda_roots_unit.Vp [6], \$abc$371688$new_new_n4840__ , \lamda_roots_unit.L4 [6], \$abc$371688$new_new_n5434__  }),
    .Y(\$abc$371688$new_new_n5436__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372564  (
    .A({ \lamda_roots_unit.L7 [6], \lamda_roots_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n5437__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h173f0317e8c0fce8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372565  (
    .A({ \$abc$371688$new_new_n5437__ , \$abc$371688$new_new_n4845__ , \lamda_roots_unit.L7 [4], \lamda_roots_unit.L7 [5], \lamda_roots_unit.Vx6 [5:4] }),
    .Y(\$abc$371688$new_new_n5438__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5f5c5f33)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372566  (
    .A({ \$abc$371688$new_new_n5438__ , \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.Vp [6], \$abc$371688$new_new_n5436__  }),
    .Y(\$abc$371688$new_new_n5439__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5ff577dd00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372567  (
    .A({ \$abc$371688$new_new_n5439__ , \$abc$371688$new_new_n4860__ , \lamda_roots_unit.L2 [6:5], \lamda_roots_unit.Vp [5], \$abc$153262$li2569_li2568  }),
    .Y(\$abc$371688$new_new_n5440__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h1e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372568  (
    .A({ \$abc$371688$new_new_n5440__ , \$abc$371688$new_new_n5433__ , \$abc$371688$new_new_n5432__  }),
    .Y(\$abc$153262$new_n20084_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcc0faa0033f055f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372569  (
    .A({ \lamda_roots_unit.L2 [7], \$abc$371688$new_new_n4860__ , \lamda_roots_unit.Vp [6], \lamda_roots_unit.L2 [6:5], \lamda_roots_unit.Vp [5] }),
    .Y(\$abc$371688$new_new_n5442__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372570  (
    .A({ \lamda_roots_unit.L7 [7], \lamda_roots_unit.Vx6 [7], \$abc$371688$new_new_n5438__ , \lamda_roots_unit.L7 [6], \lamda_roots_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n5443__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0aaf0c3f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372571  (
    .A({ \$abc$371688$new_new_n5435__ , \lamda_roots_unit.Vx3 [6], \lamda_roots_unit.L4 [6], \$abc$371688$new_new_n5434__ , \$abc$371688$new_new_n4840__  }),
    .Y(\$abc$371688$new_new_n5444__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372572  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n5444__ , \lamda_roots_unit.L4 [7], \lamda_roots_unit.Vx3 [7], \lamda_roots_unit.Vp [7] }),
    .Y(\$abc$371688$new_new_n5445__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcececececccfff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372573  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5443__ , \lamda_roots_unit.Vp [7], \lamda_roots_unit.cnt3 [0], \$abc$371688$new_new_n5445__ , \$abc$371688$new_new_n5442__  }),
    .Y(\$abc$371688$new_new_n5446__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfc03aa55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372574  (
    .A({ \$abc$371688$new_new_n5440__ , \$abc$371688$new_new_n5446__ , \$abc$371688$new_new_n5433__ , \$abc$371688$new_new_n5432__ , \lamda_roots_unit.Vp [6] }),
    .Y(\$abc$153262$new_n20082_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8e71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372575  (
    .A({ \lamda_roots_unit.Vx3 [8], \$abc$371688$new_new_n5444__ , \lamda_roots_unit.L4 [7], \lamda_roots_unit.Vx3 [7] }),
    .Y(\$abc$371688$new_new_n5448__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f03355ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372576  (
    .A({ \lamda_roots_unit.cnt3 [0], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5442__ , \$abc$371688$new_new_n5448__ , \lamda_roots_unit.L2 [7], \lamda_roots_unit.Vp [7] }),
    .Y(\$abc$371688$new_new_n5449__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfeeaabbf00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372577  (
    .A({ \$abc$371688$new_new_n5449__ , \lamda_roots_unit.Vx6 [8], \$abc$371688$new_new_n5443__ , \lamda_roots_unit.L7 [7], \lamda_roots_unit.Vx6 [7], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253  }),
    .Y(\$abc$371688$new_new_n5450__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ff00eeeef0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372578  (
    .A({ \$abc$371688$new_new_n5446__ , \$abc$371688$new_new_n5440__ , \lamda_roots_unit.Vp [7:6], \$abc$371688$new_new_n5432__ , \$abc$371688$new_new_n5433__  }),
    .Y(\$abc$371688$new_new_n5451__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372579  (
    .A({ \$abc$371688$new_new_n5451__ , \$abc$371688$new_new_n5450__  }),
    .Y(\$abc$153262$new_n20076_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000017ff0000e800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372580  (
    .A({ \lamda_roots_unit.Vx6 [9], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.Vx6 [8], \lamda_roots_unit.L7 [7], \$abc$371688$new_new_n5443__ , \lamda_roots_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n5453__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000d57f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372581  (
    .A({ \$abc$371688$new_new_n5453__ , \lamda_roots_unit.Vx3 [9:8], \$abc$371688$new_new_n5448__ , \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$371688$new_new_n5454__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h4b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372582  (
    .A({ \$abc$371688$new_new_n5454__ , \$abc$371688$new_new_n5451__ , \$abc$371688$new_new_n5450__  }),
    .Y(\$abc$153262$new_n20074_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he8000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372583  (
    .A({ \lamda_roots_unit.Vx6 [8], \lamda_roots_unit.Vx6 [9], \lamda_roots_unit.L7 [7], \$abc$371688$new_new_n5443__ , \lamda_roots_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n5456__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h101010ef10ef1010)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372584  (
    .A({ \$abc$371688$new_new_n5456__ , \lamda_roots_unit.Vx6 [10], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5451__ , \$abc$371688$new_new_n5454__ , \$abc$371688$new_new_n5450__  }),
    .Y(\$abc$153262$new_n20071_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ab02aa00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372585  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5451__ , \$abc$371688$new_new_n5456__ , \$abc$371688$new_new_n5454__ , \$abc$371688$new_new_n5450__ , \lamda_roots_unit.Vx6 [10] }),
    .Y(\$abc$153262$new_n20069_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3c00aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372586  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.cnt3 [0], \lamda_roots_unit.L5 [0], \lamda_roots_unit.Vx2 [1], \lamda_roots_unit.L8 [0] }),
    .Y(\$abc$153262$new_n19830_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaaaaa3fc0c03f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372587  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.L8 [2], \lamda_roots_unit.Vx6 [2], \lamda_roots_unit.L8 [1], \lamda_roots_unit.Vx6 [1], \$abc$371688$new_new_n4818__  }),
    .Y(\$abc$371688$new_new_n5460__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0b04040b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372588  (
    .A({ \$abc$371688$new_new_n5460__ , \lamda_roots_unit.Vx2 [2], \$abc$153262$li2569_li2568 , \lamda_roots_unit.Vx2 [1], \$abc$371688$new_new_n4819__  }),
    .Y(\$abc$153262$new_n19823_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372589  (
    .A({ \$abc$371688$new_new_n4826__ , \$abc$371688$new_new_n4820__ , \lamda_roots_unit.Vx2 [3], \$abc$153262$li2569_li2568  }),
    .Y(\$abc$153262$new_n19820_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfc56560303a9a9fc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372590  (
    .A({ \lamda_roots_unit.Vx2 [4], \$abc$371688$new_new_n4826__ , \$abc$371688$new_new_n4820__ , \$abc$371688$new_new_n4824__ , \$abc$371688$new_new_n4822__ , \lamda_roots_unit.Vx2 [3] }),
    .Y(\$abc$371688$new_new_n5463__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372591  (
    .A({ \$abc$371688$new_new_n5463__ , \$abc$153262$li2569_li2568  }),
    .Y(\$abc$153262$new_n19815_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372592  (
    .A({ \$abc$371688$new_new_n4827__ , \$abc$371688$new_new_n4836__ , \$abc$153262$li2569_li2568  }),
    .Y(\$abc$153262$new_n19812_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5f05cf0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372593  (
    .A({ \$abc$371688$new_new_n4836__ , \$abc$371688$new_new_n4833__ , \lamda_roots_unit.Vx2 [6], \$abc$371688$new_new_n4827__ , \lamda_roots_unit.Vx2 [5] }),
    .Y(\$abc$371688$new_new_n5466__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h53acac53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372594  (
    .A({ \lamda_roots_unit.L5 [7], \lamda_roots_unit.Vx3 [7], \$abc$371688$new_new_n4830__ , \$abc$371688$new_new_n4831__ , \lamda_roots_unit.L5 [6] }),
    .Y(\$abc$371688$new_new_n5467__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8e71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372595  (
    .A({ \lamda_roots_unit.L8 [7], \$abc$371688$new_new_n4832__ , \lamda_roots_unit.L8 [6], \lamda_roots_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n5468__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'haa3c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372596  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5468__ , \lamda_roots_unit.Vx6 [7], \$abc$371688$new_new_n5467__  }),
    .Y(\$abc$371688$new_new_n5469__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372597  (
    .A({ \$abc$371688$new_new_n5469__ , \$abc$371688$new_new_n5466__ , \lamda_roots_unit.Vx2 [7], \$abc$153262$li2569_li2568  }),
    .Y(\$abc$153262$new_n19804_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfeeaa8800115577f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372598  (
    .A({ \lamda_roots_unit.Vx3 [8], \lamda_roots_unit.L5 [7], \lamda_roots_unit.Vx3 [6], \$abc$371688$new_new_n4831__ , \lamda_roots_unit.L5 [6], \lamda_roots_unit.Vx3 [7] }),
    .Y(\$abc$371688$new_new_n5471__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaaaaaf00fcc33)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372599  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5468__ , \lamda_roots_unit.Vx6 [8], \lamda_roots_unit.L8 [7], \lamda_roots_unit.Vx6 [7], \$abc$371688$new_new_n5471__  }),
    .Y(\$abc$371688$new_new_n5472__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00d4002b002b00d4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372600  (
    .A({ \$abc$371688$new_new_n5472__ , \lamda_roots_unit.Vx2 [8], \$abc$153262$li2569_li2568 , \$abc$371688$new_new_n5469__ , \$abc$371688$new_new_n5466__ , \lamda_roots_unit.Vx2 [7] }),
    .Y(\$abc$153262$new_n19797_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf7755110)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372601  (
    .A({ \$abc$371688$new_new_n5472__ , \$abc$371688$new_new_n5469__ , \$abc$371688$new_new_n5466__ , \lamda_roots_unit.Vx2 [7], \lamda_roots_unit.Vx2 [8] }),
    .Y(\$abc$371688$new_new_n5474__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hefae8a0800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372602  (
    .A({ \lamda_roots_unit.Vx6 [8], \lamda_roots_unit.L8 [7:6], \$abc$371688$new_new_n4832__ , \lamda_roots_unit.Vx6 [6], \lamda_roots_unit.Vx6 [7] }),
    .Y(\$abc$371688$new_new_n5475__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0000fff99999999)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372603  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \lamda_roots_unit.Vx3 [9:8], \$abc$371688$new_new_n5471__ , \$abc$371688$new_new_n5475__ , \lamda_roots_unit.Vx6 [9] }),
    .Y(\$abc$371688$new_new_n5476__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372604  (
    .A({ \$abc$371688$new_new_n5476__ , \$abc$371688$new_new_n5474__ , \$abc$153262$li2569_li2568  }),
    .Y(\$abc$153262$new_n19794_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h87)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372605  (
    .A({ \lamda_roots_unit.Vx6 [10], \$abc$371688$new_new_n5475__ , \lamda_roots_unit.Vx6 [9] }),
    .Y(\$abc$371688$new_new_n5478__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h020203fc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372606  (
    .A({ \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5478__ , \$abc$371688$new_new_n5476__ , \$abc$371688$new_new_n5474__ , \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$153262$new_n19788_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00b20000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372607  (
    .A({ \lamda_roots_unit.Vx6 [10], \$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 , \$abc$371688$new_new_n5475__ , \$abc$371688$new_new_n5474__ , \lamda_roots_unit.Vx6 [9] }),
    .Y(\$abc$153262$new_n19785_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372608  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg0 [5:4], \lamda_roots_unit.add_GF_dec0_reg0 [0], \lamda_roots_unit.add_GF_dec0_reg0 [1], \lamda_roots_unit.add_GF_dec0_reg0 [2], \lamda_roots_unit.add_GF_dec0_reg0 [3] }),
    .Y(\$abc$371688$new_new_n5481__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000080ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372609  (
    .A({ \lamda_roots_unit.FFF0 , \lamda_roots_unit.add_GF_dec0_reg0 [0], \lamda_roots_unit.add_GF_dec0_reg0 [7], \$abc$371688$new_new_n5481__ , \lamda_roots_unit.add_GF_dec0_reg0 [6] }),
    .Y(\$abc$153262$new_n19631_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372610  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg0 [0], \lamda_roots_unit.add_GF_dec0_reg0 [1], \lamda_roots_unit.FFF0  }),
    .Y(\$abc$153262$new_n19628_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372611  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg0 [2], \lamda_roots_unit.FFF0 , \lamda_roots_unit.add_GF_dec0_reg0 [0], \lamda_roots_unit.add_GF_dec0_reg0 [1] }),
    .Y(\$abc$153262$new_n19625_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372612  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg0 [3], \lamda_roots_unit.FFF0 , \lamda_roots_unit.add_GF_dec0_reg0 [0], \lamda_roots_unit.add_GF_dec0_reg0 [1], \lamda_roots_unit.add_GF_dec0_reg0 [2] }),
    .Y(\$abc$153262$new_n19622_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372613  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg0 [5], \lamda_roots_unit.FFF0 , \lamda_roots_unit.add_GF_dec0_reg0 [4], \$abc$153262$new_n19617_  }),
    .Y(\$abc$153262$new_n19614_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372614  (
    .A({ \$abc$371688$new_new_n5481__ , \lamda_roots_unit.add_GF_dec0_reg0 [6], \lamda_roots_unit.FFF0  }),
    .Y(\$abc$153262$new_n19609_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372615  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg0 [7], \lamda_roots_unit.FFF0 , \$abc$371688$new_new_n5481__ , \lamda_roots_unit.add_GF_dec0_reg0 [6] }),
    .Y(\$abc$153262$new_n19606_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372616  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg [8], \lamda_roots_unit.add_GF_dec0_reg [0] }),
    .Y(\$abc$153262$new_n19596_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372617  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg [1], \lamda_roots_unit.add_GF_dec0_reg [8], \lamda_roots_unit.add_GF_dec0_reg [0] }),
    .Y(\$abc$153262$new_n19594_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372618  (
    .A({ \lamda_roots_unit.add_GF_dec0_reg [3], \lamda_roots_unit.add_GF_dec0_reg [1:0], \lamda_roots_unit.add_GF_dec0_reg [8], \lamda_roots_unit.add_GF_dec0_reg [2] }),
    .Y(\$abc$153262$new_n19590_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372619  (
    .A({ \lamda_roots_unit.add0 [0], \lamda_roots_unit.add0 [8] }),
    .Y(\$abc$153262$new_n19581_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372620  (
    .A({ \lamda_roots_unit.add0 [1], \lamda_roots_unit.add0 [9], \lamda_roots_unit.add0 [0], \lamda_roots_unit.add0 [8] }),
    .Y(\$abc$153262$new_n19579_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372621  (
    .A({ \lamda_roots_unit.add0 [2], \lamda_roots_unit.add0 [10], \lamda_roots_unit.add0 [1], \lamda_roots_unit.add0 [9], \lamda_roots_unit.add0 [0], \lamda_roots_unit.add0 [8] }),
    .Y(\$abc$153262$new_n19577_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372622  (
    .A({ \$abc$371688$new_new_n4813__ , \lamda_roots_unit.add0 [3], \lamda_roots_unit.add0 [11] }),
    .Y(\$abc$153262$new_n19575_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372623  (
    .A({ \lamda_roots_unit.add0 [4], \$abc$371688$new_new_n4813__ , \lamda_roots_unit.add0 [3], \lamda_roots_unit.add0 [11] }),
    .Y(\$abc$153262$new_n19571_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dffb200)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372624  (
    .A({ \lamda_roots_unit.add0 [5:3], \$abc$371688$new_new_n4813__ , \lamda_roots_unit.add0 [11] }),
    .Y(\$abc$153262$new_n19569_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372625  (
    .A({ \lamda_roots_unit.add0 [7:5], \$abc$153262$new_n19569_  }),
    .Y(\$abc$153262$new_n19564_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372626  (
    .A({ \lamda_roots_unit.add0 [5], \lamda_roots_unit.add0 [7:6], \$abc$153262$new_n19569_  }),
    .Y(\$abc$153262$new_n19560_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372627  (
    .A({ \lamda_roots_unit.X3 [6], \lamda_roots_unit.X3 [4], \lamda_roots_unit.X3 [2], \lamda_roots_unit.X3 [0], \lamda_roots_unit.X3 [7], \lamda_roots_unit.X3 [5] }),
    .Y(\$abc$371688$new_new_n5500__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372628  (
    .A({ \$abc$371688$new_new_n5500__ , \$abc$371688$new_new_n5159__ , \lamda_roots_unit.chk_flag , \lamda_roots_unit.X3 [1], \lamda_roots_unit.X3 [3] }),
    .Y(\$abc$371688$new_new_n5501__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3fc05500)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372629  (
    .A({ \$abc$371688$new_new_n5501__ , \lamda_roots_unit.root_cnt [2], \lamda_roots_unit.root_cnt [0], \lamda_roots_unit.root_cnt [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2638_li2637 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3c50)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372630  (
    .A({ \$abc$371688$new_new_n5501__ , \lamda_roots_unit.root_cnt [1:0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2637_li2636 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h1c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372631  (
    .A({ \lamda_roots_unit.root_cnt [0], \$abc$371688$new_new_n5501__ , \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2636_li2635 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff01000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372632  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.yes , \lamda_roots_unit.root_cnt [3], \lamda_roots_unit.root_cnt [1:0], \lamda_roots_unit.root_cnt [2] }),
    .Y(\$abc$371688$new_new_n5505__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372633  (
    .A({ \$abc$371688$new_new_n5505__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [7], \lamda_roots_unit.r8 [7], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2635_li2634 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372634  (
    .A({ \$abc$371688$new_new_n5505__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [6], \lamda_roots_unit.r8 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2634_li2633 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372635  (
    .A({ \$abc$371688$new_new_n5505__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [5], \lamda_roots_unit.r8 [5], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2633_li2632 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372636  (
    .A({ \$abc$371688$new_new_n5505__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [4], \lamda_roots_unit.r8 [4], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2632_li2631 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372637  (
    .A({ \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.cnt [0] }),
    .Y(\$abc$153262$new_n14786_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372638  (
    .A({ \Omega_Phy_unit.O[2] [3], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[5] [3] }),
    .Y(\$abc$371688$new_new_n5511__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372639  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n5511__ , \Omega_Phy_unit.O[8] [3], \Omega_Phy_unit.O[11] [3] }),
    .Y(\$abc$371688$new_new_n5512__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372640  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[1] [3], \Omega_Phy_unit.O[7] [3], \Omega_Phy_unit.O[4] [3] }),
    .Y(\$abc$371688$new_new_n5513__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372641  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[13] [3], \Omega_Phy_unit.L[4] [3], \Omega_Phy_unit.P1 [3], \Omega_Phy_unit.L[7] [3] }),
    .Y(\$abc$371688$new_new_n5514__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f007f007f7f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372642  (
    .A({ \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n5513__ , \$abc$371688$new_new_n5514__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.O[10] [3] }),
    .Y(\$abc$371688$new_new_n5515__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372643  (
    .A({ \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.cnt [1:0] }),
    .Y(\$abc$371688$new_new_n5516__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372644  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n5515__ , \$abc$371688$new_new_n5512__ , \Omega_Phy_unit.O[14] [3] }),
    .Y(\$abc$153262$new_n15763_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372645  (
    .A({ \Omega_Phy_unit.O[3] [0], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[6] [0] }),
    .Y(\$abc$371688$new_new_n5518__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372646  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n5518__ , \Omega_Phy_unit.O[9] [0], \Omega_Phy_unit.O[12] [0] }),
    .Y(\$abc$371688$new_new_n5519__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf055ff33f0f0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372647  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \$abc$371688$new_new_n5519__ , \Omega_Phy_unit.O[15] [0], \Omega_Phy_unit.L[3] [0] }),
    .Y(\$abc$371688$new_new_n5520__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372648  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[10] [0], \Omega_Phy_unit.O[7] [0], \Omega_Phy_unit.O[13] [0] }),
    .Y(\$abc$371688$new_new_n5521__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f550f0f0f3f0f33)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372649  (
    .A({ \Omega_Phy_unit.cnt [2], \$abc$371688$new_new_n4648__ , \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[4] [0], \$abc$371688$new_new_n5521__ , \Omega_Phy_unit.O[16] [0] }),
    .Y(\$abc$371688$new_new_n5522__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0f88ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372650  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5520__ , \$abc$371688$new_new_n5522__ , \Omega_Phy_unit.L[6] [0], \$abc$371688$new_new_n4641__  }),
    .Y(\$abc$153262$new_n14784_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372651  (
    .A({ \$abc$371688$new_new_n5505__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.r8 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2630_li2629 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372652  (
    .A({ \$abc$371688$new_new_n5505__ , \$abc$142879$lo1 , \lamda_roots_unit.r8 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2629_li2628 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372653  (
    .A({ \$abc$371688$new_new_n5505__ , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \lamda_roots_unit.r8 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2628_li2627 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372654  (
    .A({ \$abc$371688$new_new_n5178__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [7], \lamda_roots_unit.r7 [7], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2627_li2626 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372655  (
    .A({ \$abc$371688$new_new_n5178__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [6], \lamda_roots_unit.r7 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2626_li2625 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372656  (
    .A({ \$abc$371688$new_new_n5178__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [5], \lamda_roots_unit.r7 [5], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2625_li2624 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372657  (
    .A({ \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16844.Y [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372658  (
    .A({ \$abc$371688$new_new_n5178__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [3], \lamda_roots_unit.r7 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2623_li2622 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372659  (
    .A({ \$abc$371688$new_new_n5178__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.r7 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2622_li2621 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372660  (
    .A({ \$abc$371688$new_new_n5178__ , \$abc$142879$lo1 , \lamda_roots_unit.r7 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2621_li2620 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372661  (
    .A({ \$abc$371688$new_new_n5178__ , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \lamda_roots_unit.r7 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2620_li2619 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372662  (
    .A({ \$abc$371688$new_new_n5175__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [7], \lamda_roots_unit.r6 [7], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2619_li2618 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372663  (
    .A({ \$abc$371688$new_new_n5175__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [6], \lamda_roots_unit.r6 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2618_li2617 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372664  (
    .A({ \$abc$371688$new_new_n5175__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [4], \lamda_roots_unit.r6 [4], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2616_li2615 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372665  (
    .A({ \$abc$371688$new_new_n5175__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [3], \lamda_roots_unit.r6 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2615_li2614 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372666  (
    .A({ \$abc$371688$new_new_n5175__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.r6 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2614_li2613 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372667  (
    .A({ \$abc$371688$new_new_n5175__ , \$abc$142879$lo1 , \lamda_roots_unit.r6 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2613_li2612 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372668  (
    .A({ \$abc$371688$new_new_n5175__ , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \lamda_roots_unit.r6 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2612_li2611 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372669  (
    .A({ \$abc$371688$new_new_n5172__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [7], \lamda_roots_unit.r5 [7], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2611_li2610 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372670  (
    .A({ \$abc$371688$new_new_n5172__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [5], \lamda_roots_unit.r5 [5], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2609_li2608 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372671  (
    .A({ \$abc$371688$new_new_n5172__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [4], \lamda_roots_unit.r5 [4], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2608_li2607 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372672  (
    .A({ \$abc$371688$new_new_n5172__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [3], \lamda_roots_unit.r5 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2607_li2606 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372673  (
    .A({ \$abc$371688$new_new_n5172__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.r5 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2606_li2605 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372674  (
    .A({ \$abc$371688$new_new_n5172__ , \$abc$142879$lo1 , \lamda_roots_unit.r5 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2605_li2604 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372675  (
    .A({ \$abc$371688$new_new_n5172__ , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \lamda_roots_unit.r5 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2604_li2603 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372676  (
    .A({ \$abc$371688$new_new_n5169__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [6], \lamda_roots_unit.r4 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2602_li2601 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372677  (
    .A({ \$abc$371688$new_new_n5169__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [5], \lamda_roots_unit.r4 [5], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2601_li2600 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372678  (
    .A({ \$abc$371688$new_new_n5169__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [4], \lamda_roots_unit.r4 [4], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2600_li2599 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372679  (
    .A({ \$abc$371688$new_new_n5169__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [3], \lamda_roots_unit.r4 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2599_li2598 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372680  (
    .A({ \$abc$371688$new_new_n5169__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.r4 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2598_li2597 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372681  (
    .A({ \$abc$371688$new_new_n5169__ , \$abc$142879$lo1 , \lamda_roots_unit.r4 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2597_li2596 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372682  (
    .A({ \$abc$371688$new_new_n5169__ , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \lamda_roots_unit.r4 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2596_li2595 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372683  (
    .A({ \$abc$371688$new_new_n5166__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [7], \lamda_roots_unit.r3 [7], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2595_li2594 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372684  (
    .A({ \$abc$371688$new_new_n5166__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [6], \lamda_roots_unit.r3 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2594_li2593 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372685  (
    .A({ \$abc$371688$new_new_n5166__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [5], \lamda_roots_unit.r3 [5], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2593_li2592 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372686  (
    .A({ \$abc$371688$new_new_n5505__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [3], \lamda_roots_unit.r8 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2631_li2630 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372687  (
    .A({ \BM_lamda_unit.Step [1], \BM_lamda_unit.Step [6], \BM_lamda_unit.Step [7], \BM_lamda_unit.Step [5:4] }),
    .Y(\$abc$371688$new_new_n5560__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000900990090000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372688  (
    .A({ \BM_lamda_unit.N [2], \BM_lamda_unit.cnt [2], \BM_lamda_unit.N [1], \BM_lamda_unit.cnt [1], \BM_lamda_unit.N [0], \BM_lamda_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n5561__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h82a8aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372689  (
    .A({ \$abc$371688$new_new_n5561__ , \BM_lamda_unit.cnt [3], \BM_lamda_unit.N [2], \BM_lamda_unit.N [3], \BM_lamda_unit.Step [2] }),
    .Y(\$abc$371688$new_new_n5562__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h000e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372690  (
    .A({ \$abc$371688$new_new_n5562__ , \BM_lamda_unit.Step [3], \$abc$371688$new_new_n5560__ , \$abc$371688$new_new_n4667__  }),
    .Y(\$abc$371688$new_new_n5563__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f373f3f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372691  (
    .A({ \BM_lamda_unit.cnt [3:2], \$abc$371688$new_new_n4658__ , \$abc$371688$new_new_n5563__ , \$abc$371688$new_new_n5560__ , \BM_lamda_unit.Step [3] }),
    .Y(\$abc$153262$new_n14841_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372692  (
    .A({ \BM_lamda_unit.N [1:0], \BM_lamda_unit.N [2], \BM_lamda_unit.N [3] }),
    .Y(\$abc$371688$new_new_n5565__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dcf0c4d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372693  (
    .A({ \BM_lamda_unit.N [0], \BM_lamda_unit.K [1], \BM_lamda_unit.K [2], \BM_lamda_unit.N [1], \BM_lamda_unit.K [0] }),
    .Y(\$abc$371688$new_new_n5566__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8aef08ae00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372694  (
    .A({ \BM_lamda_unit.Step [4], \$abc$371688$new_new_n5566__ , \BM_lamda_unit.K [4:3], \BM_lamda_unit.N [2], \BM_lamda_unit.N [3] }),
    .Y(\$abc$371688$new_new_n5567__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372695  (
    .A({ \BM_lamda_unit.Step [1], \BM_lamda_unit.Step [6], \BM_lamda_unit.Step [7], \BM_lamda_unit.Step [5] }),
    .Y(\$abc$371688$new_new_n5568__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372696  (
    .A({ \$abc$371688$new_new_n5568__ , \$abc$371688$new_new_n5567__ , \$abc$371688$new_new_n5565__ , \BM_lamda_unit.Step [2] }),
    .Y(\$abc$153262$new_n14819_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372697  (
    .A({ \Omega_Phy_unit.O[2] [2], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[5] [2] }),
    .Y(\$abc$371688$new_new_n5570__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372698  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n5570__ , \Omega_Phy_unit.O[8] [2], \Omega_Phy_unit.O[11] [2] }),
    .Y(\$abc$371688$new_new_n5571__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372699  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[1] [2], \Omega_Phy_unit.O[7] [2], \Omega_Phy_unit.O[4] [2] }),
    .Y(\$abc$371688$new_new_n5572__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372700  (
    .A({ \Omega_Phy_unit.cnt [1:0], \Omega_Phy_unit.O[13] [2], \Omega_Phy_unit.P1 [2], \Omega_Phy_unit.L[4] [2], \Omega_Phy_unit.L[7] [2] }),
    .Y(\$abc$371688$new_new_n5573__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f007f007f7f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372701  (
    .A({ \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n5572__ , \$abc$371688$new_new_n5573__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.O[10] [2] }),
    .Y(\$abc$371688$new_new_n5574__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372702  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n5574__ , \$abc$371688$new_new_n5571__ , \Omega_Phy_unit.O[14] [2] }),
    .Y(\$abc$153262$new_n15778_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372703  (
    .A({ \out_stage_unit.CE , \out_stage_unit.F  }),
    .Y(\$abc$153262$new_n12000_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372704  (
    .A({ \out_stage_unit.CE , \out_stage_unit.RdAdd [4], \out_stage_unit.RdAdd [7], \out_stage_unit.RdAdd [1], \out_stage_unit.RdAdd [3:2] }),
    .Y(\$abc$371688$new_new_n5577__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffbfff0000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372705  (
    .A({ \out_stage_unit.state , \$abc$153262$new_n12000_ , \out_stage_unit.RdAdd [0], \$abc$371688$new_new_n5577__ , \out_stage_unit.RdAdd [5], \out_stage_unit.RdAdd [6] }),
    .Y(\$abc$153262$li2645_li2644 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55330fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372706  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.rp[6] [6], \error_correction_unit.rp[5] [6], \error_correction_unit.rp[7] [6] }),
    .Y(\$abc$371688$new_new_n5579__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372707  (
    .A({ \error_correction_unit.cnt [2], \error_correction_unit.cnt [3] }),
    .Y(\$abc$371688$new_new_n5580__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372708  (
    .A(\error_correction_unit.cnt ),
    .Y(\$abc$371688$new_new_n5581__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff5500ff330f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372709  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [2:1], \error_correction_unit.rp[2] [6], \error_correction_unit.rp[4] [6], \error_correction_unit.rp[3] [6] }),
    .Y(\$abc$371688$new_new_n5582__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0a033333330)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372710  (
    .A({ \error_correction_unit.cnt [3], \error_correction_unit.cnt [1], \error_correction_unit.cnt [2], \error_correction_unit.rp[1] [6], \$abc$371688$new_new_n5582__ , \error_correction_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n5583__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff88f8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372711  (
    .A({ \$abc$371688$new_new_n5583__ , \$abc$371688$new_new_n5579__ , \$abc$371688$new_new_n5580__ , \error_correction_unit.rp[8] [6], \$abc$371688$new_new_n5581__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16952.B [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55330fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372712  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.rp[6] [4], \error_correction_unit.rp[5] [4], \error_correction_unit.rp[7] [4] }),
    .Y(\$abc$371688$new_new_n5585__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff5500ff330f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372713  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [2:1], \error_correction_unit.rp[2] [4], \error_correction_unit.rp[4] [4], \error_correction_unit.rp[3] [4] }),
    .Y(\$abc$371688$new_new_n5586__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0a033333330)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372714  (
    .A({ \error_correction_unit.cnt [3], \error_correction_unit.cnt [1], \error_correction_unit.cnt [2], \error_correction_unit.rp[1] [4], \$abc$371688$new_new_n5586__ , \error_correction_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n5587__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff88f8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372715  (
    .A({ \$abc$371688$new_new_n5587__ , \$abc$371688$new_new_n5585__ , \$abc$371688$new_new_n5580__ , \error_correction_unit.rp[8] [4], \$abc$371688$new_new_n5581__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16952.B [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55330fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372716  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.rp[6] [2], \error_correction_unit.rp[5] [2], \error_correction_unit.rp[7] [2] }),
    .Y(\$abc$371688$new_new_n5589__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff5500ff330f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372717  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [2:1], \error_correction_unit.rp[2] [2], \error_correction_unit.rp[4] [2], \error_correction_unit.rp[3] [2] }),
    .Y(\$abc$371688$new_new_n5590__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f033ff00fa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372718  (
    .A({ \error_correction_unit.cnt [3:2], \$abc$371688$new_new_n5590__ , \error_correction_unit.cnt [1], \$abc$371688$new_new_n5589__ , \error_correction_unit.rp[1] [2] }),
    .Y(\$abc$371688$new_new_n5591__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hccaaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372719  (
    .A({ \error_correction_unit.cnt [3], \$abc$371688$new_new_n5581__ , \$abc$371688$new_new_n5591__ , \error_correction_unit.rp[8] [2], \error_correction_unit.rp[1] [2] }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16952.B [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55330fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372720  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.rp[6] [1], \error_correction_unit.rp[5] [1], \error_correction_unit.rp[7] [1] }),
    .Y(\$abc$371688$new_new_n5593__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff5500ff330f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372721  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [2:1], \error_correction_unit.rp[2] [1], \error_correction_unit.rp[4] [1], \error_correction_unit.rp[3] [1] }),
    .Y(\$abc$371688$new_new_n5594__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0a033333330)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372722  (
    .A({ \error_correction_unit.cnt [3], \error_correction_unit.cnt [1], \error_correction_unit.cnt [2], \error_correction_unit.rp[1] [1], \$abc$371688$new_new_n5594__ , \error_correction_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n5595__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff88f8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372723  (
    .A({ \$abc$371688$new_new_n5595__ , \$abc$371688$new_new_n5593__ , \$abc$371688$new_new_n5580__ , \error_correction_unit.rp[8] [1], \$abc$371688$new_new_n5581__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16952.B [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55330fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372724  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.rp[6] [5], \error_correction_unit.rp[5] [5], \error_correction_unit.rp[7] [5] }),
    .Y(\$abc$371688$new_new_n5597__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff5500ff330f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372725  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [2:1], \error_correction_unit.rp[2] [5], \error_correction_unit.rp[4] [5], \error_correction_unit.rp[3] [5] }),
    .Y(\$abc$371688$new_new_n5598__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00101000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372726  (
    .A({ \error_correction_unit.cnt [3], \error_correction_unit.cnt [0], \error_correction_unit.rp[1] [5], \error_correction_unit.rp[8] [5], \error_correction_unit.cnt [1], \error_correction_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n5599__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hddd4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372727  (
    .A({ \error_correction_unit.cnt [2:1], \error_correction_unit.rp[1] [5], \error_correction_unit.cnt [3] }),
    .Y(\$abc$371688$new_new_n5600__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff00ff4fff44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372728  (
    .A({ \error_correction_unit.cnt [3], \$abc$371688$new_new_n5600__ , \$abc$371688$new_new_n5599__ , \$abc$371688$new_new_n5598__ , \error_correction_unit.cnt [2], \$abc$371688$new_new_n5597__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16952.B [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55330fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372729  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.rp[6] [7], \error_correction_unit.rp[5] [7], \error_correction_unit.rp[7] [7] }),
    .Y(\$abc$371688$new_new_n5602__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff5500ff330f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372730  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [2:1], \error_correction_unit.rp[2] [7], \error_correction_unit.rp[4] [7], \error_correction_unit.rp[3] [7] }),
    .Y(\$abc$371688$new_new_n5603__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00101000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372731  (
    .A({ \error_correction_unit.cnt [3], \error_correction_unit.cnt [0], \error_correction_unit.rp[1] [7], \error_correction_unit.rp[8] [7], \error_correction_unit.cnt [1], \error_correction_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n5604__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hddd4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372732  (
    .A({ \error_correction_unit.cnt [2:1], \error_correction_unit.rp[1] [7], \error_correction_unit.cnt [3] }),
    .Y(\$abc$371688$new_new_n5605__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff00ff4fff44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372733  (
    .A({ \error_correction_unit.cnt [3], \$abc$371688$new_new_n5605__ , \$abc$371688$new_new_n5604__ , \$abc$371688$new_new_n5603__ , \error_correction_unit.cnt [2], \$abc$371688$new_new_n5602__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16952.B [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff5500ff330f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372734  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [2:1], \error_correction_unit.rp[2] [0], \error_correction_unit.rp[4] [0], \error_correction_unit.rp[3] [0] }),
    .Y(\$abc$371688$new_new_n5607__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf00000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372735  (
    .A({ \error_correction_unit.cnt [2], \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.rp[6] [0], \error_correction_unit.rp[5] [0], \error_correction_unit.rp[7] [0] }),
    .Y(\$abc$371688$new_new_n5608__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hccc8fffc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372736  (
    .A({ \error_correction_unit.cnt [3], \error_correction_unit.cnt [1], \error_correction_unit.cnt [2], \error_correction_unit.rp[1] [0], \error_correction_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n5609__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffeaffffc0c0c0c0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372737  (
    .A({ \$abc$371688$new_new_n5609__ , \$abc$371688$new_new_n5607__ , \$abc$371688$new_new_n5608__ , \error_correction_unit.rp[8] [0], \$abc$371688$new_new_n5581__ , \error_correction_unit.cnt [3] }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16952.B [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8bb2)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372738  (
    .A({ \error_correction_unit.cnt [1], \error_correction_unit.cnt [2], \error_correction_unit.cnt [3], \error_correction_unit.rp[1] [3] }),
    .Y(\$abc$371688$new_new_n5611__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0ff00ccaaf0ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372739  (
    .A({ \error_correction_unit.cnt [2:0], \error_correction_unit.rp[2] [3], \error_correction_unit.rp[4] [3], \error_correction_unit.rp[3] [3] }),
    .Y(\$abc$371688$new_new_n5612__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aa00cc00f00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372740  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.cnt [3], \error_correction_unit.rp[6] [3], \error_correction_unit.rp[5] [3], \error_correction_unit.rp[7] [3] }),
    .Y(\$abc$371688$new_new_n5613__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000200000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372741  (
    .A({ \error_correction_unit.cnt [3], \error_correction_unit.rp[1] [3], \error_correction_unit.cnt [2:0], \error_correction_unit.rp[8] [3] }),
    .Y(\$abc$371688$new_new_n5614__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffff888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372742  (
    .A({ \$abc$371688$new_new_n5614__ , \$abc$371688$new_new_n5612__ , \$abc$371688$new_new_n5611__ , \error_correction_unit.cnt [2], \$abc$371688$new_new_n5613__  }),
    .Y(\$auto$alumacc.cc:485:replace_alu$16952.B [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372743  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [3], \$auto$alumacc.cc:485:replace_alu$16952.B [0], \$auto$alumacc.cc:485:replace_alu$16952.B [7], \$auto$alumacc.cc:485:replace_alu$16952.B [5] }),
    .Y(\$abc$371688$new_new_n5616__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000feff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372744  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [2], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [6] }),
    .Y(\$abc$171203$new_n809_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372745  (
    .A({ \$abc$371688$new_new_n5166__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [4], \lamda_roots_unit.r3 [4], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2592_li2591 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372746  (
    .A({ \$abc$371688$new_new_n5166__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [3], \lamda_roots_unit.r3 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2591_li2590 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372747  (
    .A({ \$abc$371688$new_new_n5166__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.r3 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2590_li2589 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372748  (
    .A({ \$abc$371688$new_new_n5166__ , \$abc$142879$lo1 , \lamda_roots_unit.r3 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2589_li2588 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372749  (
    .A({ \$abc$371688$new_new_n5164__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [7], \lamda_roots_unit.r2 [7], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2587_li2586 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372750  (
    .A({ \$abc$371688$new_new_n5164__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [6], \lamda_roots_unit.r2 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2586_li2585 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372751  (
    .A({ \$abc$371688$new_new_n5164__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [5], \lamda_roots_unit.r2 [5], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2585_li2584 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372752  (
    .A({ \$abc$371688$new_new_n5164__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [4], \lamda_roots_unit.r2 [4], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2584_li2583 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372753  (
    .A({ \$abc$371688$new_new_n5164__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [3], \lamda_roots_unit.r2 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2583_li2582 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372754  (
    .A({ \$abc$371688$new_new_n5164__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.r2 [2], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2582_li2581 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372755  (
    .A({ \$abc$371688$new_new_n5164__ , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \lamda_roots_unit.r2 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2580_li2579 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372756  (
    .A({ \$abc$371688$new_new_n5162__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [7], \lamda_roots_unit.r1 [7], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2579_li2578 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372757  (
    .A({ \$abc$371688$new_new_n5162__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [6], \lamda_roots_unit.r1 [6], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2578_li2577 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372758  (
    .A({ \$abc$371688$new_new_n5162__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [5], \lamda_roots_unit.r1 [5], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2577_li2576 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372759  (
    .A({ \$abc$371688$new_new_n5162__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [4], \lamda_roots_unit.r1 [4], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2576_li2575 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf044)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372760  (
    .A({ \$abc$371688$new_new_n5162__ , \$auto$alumacc.cc:485:replace_alu$16844.Y [3], \lamda_roots_unit.r1 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2575_li2574 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372761  (
    .A({ \$abc$371688$new_new_n5162__ , \$abc$142879$lo1 , \lamda_roots_unit.r1 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2573_li2572 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372762  (
    .A({ \$abc$371688$new_new_n5162__ , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \lamda_roots_unit.r1 [0], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2572_li2571 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff7fffffff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372763  (
    .A({ \lamda_roots_unit.one , \BM_lamda_unit.L_ready , \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2] }),
    .Y(\$abc$153262$li2571_li2570 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372764  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$153262$li2570_li2569 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372765  (
    .A({ \$abc$371688$new_new_n4651__ , \lamda_roots_unit.chk_flag , \lamda_roots_unit.chk_cnt , \$abc$371688$new_new_n5159__  }),
    .Y(\$abc$153262$li2568_li2567 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfa30)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372766  (
    .A({ \$abc$371688$new_new_n5159__ , \lamda_roots_unit.chk_cnt [1], \$abc$371688$new_new_n4651__ , \lamda_roots_unit.chk_cnt [0] }),
    .Y(\$abc$153262$li2567_li2566 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fffffffffff5030)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372767  (
    .A({ \lamda_roots_unit.cnt9 [3:2], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.L7 [7], \lamda_roots_unit.L6 [7] }),
    .Y(\$abc$371688$new_new_n5640__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff100000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372768  (
    .A({ \lamda_roots_unit.one , \$abc$371688$new_new_n5640__ , \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.L8 [7] }),
    .Y(\$abc$371688$new_new_n5641__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372769  (
    .A({ \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1] }),
    .Y(\$abc$371688$new_new_n5642__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0503)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372770  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n5642__ , \lamda_roots_unit.add_GF_ascending [7], \BM_lamda_unit.L[2] [7] }),
    .Y(\$abc$371688$new_new_n5643__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffccf0aa00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372771  (
    .A({ \lamda_roots_unit.cnt9 [2:0], \lamda_roots_unit.L4 [7], \lamda_roots_unit.L3 [7], \lamda_roots_unit.L5 [7] }),
    .Y(\$abc$371688$new_new_n5644__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h71c00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372772  (
    .A({ \lamda_roots_unit.one , \$abc$371688$new_new_n5644__ , \lamda_roots_unit.L2 [7], \lamda_roots_unit.cnt9 [3], \$abc$371688$new_new_n5152__  }),
    .Y(\$abc$371688$new_new_n5645__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0fff11)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372773  (
    .A({ \$abc$371688$new_new_n5159__ , \$abc$371688$new_new_n5645__ , \$auto$alumacc.cc:485:replace_alu$16844.X [7], \$abc$371688$new_new_n5643__ , \$abc$371688$new_new_n5641__  }),
    .Y(\$abc$153262$li2565_li2564 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fffffffffff5030)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372774  (
    .A({ \lamda_roots_unit.cnt9 [3:2], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.L7 [6], \lamda_roots_unit.L6 [6] }),
    .Y(\$abc$371688$new_new_n5647__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff100000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372775  (
    .A({ \lamda_roots_unit.one , \$abc$371688$new_new_n5647__ , \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.L8 [6] }),
    .Y(\$abc$371688$new_new_n5648__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0503)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372776  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n5642__ , \lamda_roots_unit.add_GF_ascending [6], \BM_lamda_unit.L[2] [6] }),
    .Y(\$abc$371688$new_new_n5649__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffccf0aa00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372777  (
    .A({ \lamda_roots_unit.cnt9 [2:0], \lamda_roots_unit.L4 [6], \lamda_roots_unit.L3 [6], \lamda_roots_unit.L5 [6] }),
    .Y(\$abc$371688$new_new_n5650__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h71c00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372778  (
    .A({ \lamda_roots_unit.one , \$abc$371688$new_new_n5650__ , \lamda_roots_unit.L2 [6], \lamda_roots_unit.cnt9 [3], \$abc$371688$new_new_n5152__  }),
    .Y(\$abc$371688$new_new_n5651__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0fff11)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372779  (
    .A({ \$abc$371688$new_new_n5159__ , \$abc$371688$new_new_n5651__ , \$auto$alumacc.cc:485:replace_alu$16844.X [6], \$abc$371688$new_new_n5649__ , \$abc$371688$new_new_n5648__  }),
    .Y(\$abc$153262$li2564_li2563 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372780  (
    .A({ \BM_lamda_unit.L_ready , \lamda_roots_unit.add_GF_ascending [5], \BM_lamda_unit.L[2] [5] }),
    .Y(\$abc$371688$new_new_n5653__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcfffff50ffffff0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372781  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.cnt9 [1], \$abc$371688$new_new_n5653__ , \lamda_roots_unit.L6 [5] }),
    .Y(\$abc$371688$new_new_n5654__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfacf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372782  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.L7 [5], \lamda_roots_unit.L8 [5] }),
    .Y(\$abc$371688$new_new_n5655__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffccf0aa00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372783  (
    .A({ \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.L3 [5], \lamda_roots_unit.L4 [5], \lamda_roots_unit.L5 [5] }),
    .Y(\$abc$371688$new_new_n5656__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb000bbb000bbbbbb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372784  (
    .A({ \$abc$371688$new_new_n5656__ , \lamda_roots_unit.L2 [5], \lamda_roots_unit.cnt9 [3], \$abc$371688$new_new_n5152__ , \$abc$371688$new_new_n5655__ , \$abc$371688$new_new_n5654__  }),
    .Y(\$abc$371688$new_new_n5657__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0f5533)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372785  (
    .A({ \$abc$371688$new_new_n5159__ , \lamda_roots_unit.one , \$auto$alumacc.cc:485:replace_alu$16844.X [5], \$abc$371688$new_new_n5653__ , \$abc$371688$new_new_n5657__  }),
    .Y(\$abc$153262$li2563_li2562 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000033000f0055)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372786  (
    .A({ \lamda_roots_unit.cnt9 [1:0], \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.L4 [4], \lamda_roots_unit.L3 [4], \lamda_roots_unit.L5 [4] }),
    .Y(\$abc$371688$new_new_n5659__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007100c0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372787  (
    .A({ \lamda_roots_unit.cnt9 [2], \$abc$371688$new_new_n5659__ , \lamda_roots_unit.L2 [4], \lamda_roots_unit.cnt9 [3], \$abc$371688$new_new_n5152__  }),
    .Y(\$abc$371688$new_new_n5660__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372788  (
    .A({ \BM_lamda_unit.L_ready , \lamda_roots_unit.add_GF_ascending [4], \BM_lamda_unit.L[2] [4] }),
    .Y(\$abc$371688$new_new_n5661__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00330055000f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372789  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.L7 [4], \lamda_roots_unit.L6 [4], \lamda_roots_unit.L8 [4] }),
    .Y(\$abc$371688$new_new_n5662__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00400000000000fd)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372790  (
    .A({ \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3], \$abc$371688$new_new_n5662__ , \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \$abc$371688$new_new_n5661__  }),
    .Y(\$abc$371688$new_new_n5663__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ffeeee0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372791  (
    .A({ \$abc$371688$new_new_n5159__ , \lamda_roots_unit.one , \$auto$alumacc.cc:485:replace_alu$16844.X [4], \$abc$371688$new_new_n5661__ , \$abc$371688$new_new_n5660__ , \$abc$371688$new_new_n5663__  }),
    .Y(\$abc$153262$li2562_li2561 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fffff05ffffff30)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372792  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [3:1], \lamda_roots_unit.L7 [3], \lamda_roots_unit.L8 [3] }),
    .Y(\$abc$371688$new_new_n5665__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbbbbbbbbf0f0ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372793  (
    .A({ \$abc$371688$new_new_n5642__ , \BM_lamda_unit.L_ready , \lamda_roots_unit.add_GF_ascending [3], \BM_lamda_unit.L[2] [3], \$abc$371688$new_new_n5152__ , \lamda_roots_unit.L6 [3] }),
    .Y(\$abc$371688$new_new_n5666__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffccf0aa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372794  (
    .A({ \lamda_roots_unit.cnt9 [1:0], \lamda_roots_unit.L4 [3], \lamda_roots_unit.L3 [3], \lamda_roots_unit.L5 [3] }),
    .Y(\$abc$371688$new_new_n5667__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h50f0c40000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372795  (
    .A({ \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [3:2], \lamda_roots_unit.L2 [3], \$abc$371688$new_new_n5667__ , \$abc$371688$new_new_n5152__  }),
    .Y(\$abc$371688$new_new_n5668__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ffffff7070)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372796  (
    .A({ \$abc$371688$new_new_n5159__ , \$abc$371688$new_new_n5668__ , \$abc$142879$lo3 , \$abc$371688$new_new_n5666__ , \lamda_roots_unit.one , \$abc$371688$new_new_n5665__  }),
    .Y(\$abc$153262$li2561_li2560 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00cc00aa00f00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372797  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.L7 [1], \lamda_roots_unit.L6 [1], \lamda_roots_unit.L8 [1] }),
    .Y(\$abc$371688$new_new_n5670__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hcccacfcf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372798  (
    .A({ \lamda_roots_unit.cnt9 [1:0], \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.L2 [1], \lamda_roots_unit.L3 [1] }),
    .Y(\$abc$371688$new_new_n5671__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0ffffffff0a0f0c0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372799  (
    .A({ \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.L5 [1], \lamda_roots_unit.L4 [1] }),
    .Y(\$abc$371688$new_new_n5672__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372800  (
    .A({ \lamda_roots_unit.one , \$abc$371688$new_new_n5672__ , \$abc$371688$new_new_n5670__ , \$abc$371688$new_new_n5671__  }),
    .Y(\$abc$371688$new_new_n5673__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hef00ef00efef0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372801  (
    .A({ \BM_lamda_unit.L_ready , \lamda_roots_unit.add_GF_ascending [1], \BM_lamda_unit.L[2] [1], \lamda_roots_unit.one , \$abc$371688$new_new_n5148__ , \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$371688$new_new_n5674__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0fee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372802  (
    .A({ \$abc$371688$new_new_n5159__ , \$abc$142879$lo1 , \$abc$371688$new_new_n5673__ , \$abc$371688$new_new_n5674__  }),
    .Y(\$abc$153262$li2559_li2558 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372803  (
    .A({ \BM_lamda_unit.L_ready , \lamda_roots_unit.add_GF_ascending [0], \BM_lamda_unit.L[2] [0] }),
    .Y(\$abc$371688$new_new_n5676__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fffffa0ffffff03)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372804  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [3:1], \$abc$371688$new_new_n5676__ , \lamda_roots_unit.L6 [0] }),
    .Y(\$abc$371688$new_new_n5677__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf53f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372805  (
    .A({ \lamda_roots_unit.cnt9 [1:0], \lamda_roots_unit.L8 [0], \lamda_roots_unit.L7 [0] }),
    .Y(\$abc$371688$new_new_n5678__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff330f5500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372806  (
    .A({ \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.L3 [0], \lamda_roots_unit.L4 [0], \lamda_roots_unit.L5 [0] }),
    .Y(\$abc$371688$new_new_n5679__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbbb0b000bb00bbbb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372807  (
    .A({ \$abc$371688$new_new_n5679__ , \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.L2 [0], \$abc$371688$new_new_n5152__ , \$abc$371688$new_new_n5678__ , \$abc$371688$new_new_n5677__  }),
    .Y(\$abc$371688$new_new_n5680__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0faa33)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372808  (
    .A({ \$abc$371688$new_new_n5159__ , \lamda_roots_unit.one , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \$abc$371688$new_new_n5676__ , \$abc$371688$new_new_n5680__  }),
    .Y(\$abc$153262$li2558_li2557 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaf0f0f0aacccccc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372809  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n4651__ , \lamda_roots_unit.one , \BM_lamda_unit.L[9] [7], \lamda_roots_unit.L8 [7], \$abc$153262$new_n12110_  }),
    .Y(\$abc$153262$li2557_li2556 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaf0f0f0aacccccc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372810  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n4651__ , \lamda_roots_unit.one , \BM_lamda_unit.L[9] [6], \lamda_roots_unit.L8 [6], \$abc$153262$new_n12112_  }),
    .Y(\$abc$153262$li2556_li2555 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaf0f0f0aacccccc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372811  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n4651__ , \lamda_roots_unit.one , \BM_lamda_unit.L[9] [5], \lamda_roots_unit.L8 [5], \$abc$153262$new_n12114_  }),
    .Y(\$abc$153262$li2555_li2554 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372812  (
    .A({ \power_rom_instant1.data_out [3], state[2] }),
    .Y(\$abc$153262$new_n12118_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372813  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n4651__ , \lamda_roots_unit.one , \lamda_roots_unit.L8 [3], \BM_lamda_unit.L[9] [3], \$abc$153262$new_n12118_  }),
    .Y(\$abc$153262$li2553_li2552 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaf0f0f0aacccccc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372814  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n4651__ , \lamda_roots_unit.one , \BM_lamda_unit.L[9] [2], \lamda_roots_unit.L8 [2], \$abc$153262$new_n12120_  }),
    .Y(\$abc$153262$li2552_li2551 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaf0f0f0aacccccc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372815  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n4651__ , \lamda_roots_unit.one , \BM_lamda_unit.L[9] [1], \lamda_roots_unit.L8 [1], \$abc$153262$new_n12122_  }),
    .Y(\$abc$153262$li2551_li2550 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372816  (
    .A({ \BM_lamda_unit.L_ready , \$abc$371688$new_new_n4651__ , \lamda_roots_unit.one , \lamda_roots_unit.L8 [0], \BM_lamda_unit.L[9] [0], \$abc$153262$new_n12124_  }),
    .Y(\$abc$153262$li2550_li2549 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372817  (
    .A({ \$abc$371688$new_new_n5148__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12110_ , \lamda_roots_unit.L7 [7], \BM_lamda_unit.L[8] [7] }),
    .Y(\$abc$153262$li2549_li2548 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372818  (
    .A({ \$abc$371688$new_new_n5148__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12112_ , \lamda_roots_unit.L7 [6], \BM_lamda_unit.L[8] [6] }),
    .Y(\$abc$153262$li2548_li2547 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372819  (
    .A({ \$abc$371688$new_new_n5148__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12116_ , \lamda_roots_unit.L7 [4], \BM_lamda_unit.L[8] [4] }),
    .Y(\$abc$153262$li2546_li2545 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372820  (
    .A({ \$abc$371688$new_new_n5148__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12118_ , \lamda_roots_unit.L7 [3], \BM_lamda_unit.L[8] [3] }),
    .Y(\$abc$153262$li2545_li2544 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372821  (
    .A({ \$abc$371688$new_new_n5148__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12120_ , \BM_lamda_unit.L[8] [2], \lamda_roots_unit.L7 [2] }),
    .Y(\$abc$153262$li2544_li2543 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372822  (
    .A({ \$abc$371688$new_new_n5148__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12122_ , \lamda_roots_unit.L7 [1], \BM_lamda_unit.L[8] [1] }),
    .Y(\$abc$153262$li2543_li2542 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372823  (
    .A({ \$abc$371688$new_new_n5148__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12124_ , \lamda_roots_unit.L7 [0], \BM_lamda_unit.L[8] [0] }),
    .Y(\$abc$153262$li2542_li2541 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372824  (
    .A({ \$abc$371688$new_new_n5146__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12110_ , \BM_lamda_unit.L[7] [7], \lamda_roots_unit.L6 [7] }),
    .Y(\$abc$153262$li2541_li2540 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372825  (
    .A({ \$abc$371688$new_new_n5146__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12114_ , \lamda_roots_unit.L6 [5], \BM_lamda_unit.L[7] [5] }),
    .Y(\$abc$153262$li2539_li2538 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372826  (
    .A({ \$abc$371688$new_new_n5146__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12116_ , \lamda_roots_unit.L6 [4], \BM_lamda_unit.L[7] [4] }),
    .Y(\$abc$153262$li2538_li2537 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372827  (
    .A({ \$abc$371688$new_new_n5146__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12118_ , \BM_lamda_unit.L[7] [3], \lamda_roots_unit.L6 [3] }),
    .Y(\$abc$153262$li2537_li2536 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372828  (
    .A({ \$abc$371688$new_new_n5146__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12120_ , \BM_lamda_unit.L[7] [2], \lamda_roots_unit.L6 [2] }),
    .Y(\$abc$153262$li2536_li2535 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372829  (
    .A({ \$abc$371688$new_new_n5146__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12122_ , \BM_lamda_unit.L[7] [1], \lamda_roots_unit.L6 [1] }),
    .Y(\$abc$153262$li2535_li2534 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372830  (
    .A({ \$abc$371688$new_new_n5146__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12124_ , \BM_lamda_unit.L[7] [0], \lamda_roots_unit.L6 [0] }),
    .Y(\$abc$153262$li2534_li2533 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372831  (
    .A({ \$abc$371688$new_new_n5143__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12112_ , \lamda_roots_unit.L5 [6], \BM_lamda_unit.L[6] [6] }),
    .Y(\$abc$153262$li2532_li2531 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372832  (
    .A({ \$abc$371688$new_new_n5143__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12114_ , \BM_lamda_unit.L[6] [5], \lamda_roots_unit.L5 [5] }),
    .Y(\$abc$153262$li2531_li2530 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372833  (
    .A({ \$abc$371688$new_new_n5143__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12116_ , \BM_lamda_unit.L[6] [4], \lamda_roots_unit.L5 [4] }),
    .Y(\$abc$153262$li2530_li2529 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372834  (
    .A({ \$abc$371688$new_new_n5143__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12118_ , \BM_lamda_unit.L[6] [3], \lamda_roots_unit.L5 [3] }),
    .Y(\$abc$153262$li2529_li2528 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372835  (
    .A({ \$abc$371688$new_new_n5143__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12120_ , \lamda_roots_unit.L5 [2], \BM_lamda_unit.L[6] [2] }),
    .Y(\$abc$153262$li2528_li2527 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372836  (
    .A({ \$abc$371688$new_new_n5143__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12122_ , \lamda_roots_unit.L5 [1], \BM_lamda_unit.L[6] [1] }),
    .Y(\$abc$153262$li2527_li2526 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372837  (
    .A({ \$abc$371688$new_new_n5143__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12124_ , \lamda_roots_unit.L5 [0], \BM_lamda_unit.L[6] [0] }),
    .Y(\$abc$153262$li2526_li2525 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372838  (
    .A({ \$abc$371688$new_new_n5140__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12110_ , \lamda_roots_unit.L4 [7], \BM_lamda_unit.L[5] [7] }),
    .Y(\$abc$153262$li2525_li2524 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372839  (
    .A({ \$abc$371688$new_new_n5140__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12112_ , \lamda_roots_unit.L4 [6], \BM_lamda_unit.L[5] [6] }),
    .Y(\$abc$153262$li2524_li2523 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372840  (
    .A({ \$abc$371688$new_new_n5140__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12114_ , \BM_lamda_unit.L[5] [5], \lamda_roots_unit.L4 [5] }),
    .Y(\$abc$153262$li2523_li2522 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372841  (
    .A({ \$abc$371688$new_new_n5140__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12116_ , \lamda_roots_unit.L4 [4], \BM_lamda_unit.L[5] [4] }),
    .Y(\$abc$153262$li2522_li2521 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372842  (
    .A({ \$abc$371688$new_new_n5140__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12118_ , \lamda_roots_unit.L4 [3], \BM_lamda_unit.L[5] [3] }),
    .Y(\$abc$153262$li2521_li2520 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372843  (
    .A({ \$abc$371688$new_new_n5140__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12120_ , \lamda_roots_unit.L4 [2], \BM_lamda_unit.L[5] [2] }),
    .Y(\$abc$153262$li2520_li2519 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372844  (
    .A({ \$abc$371688$new_new_n5140__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12122_ , \lamda_roots_unit.L4 [1], \BM_lamda_unit.L[5] [1] }),
    .Y(\$abc$153262$li2519_li2518 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372845  (
    .A({ \$abc$371688$new_new_n5137__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12110_ , \BM_lamda_unit.L[4] [7], \lamda_roots_unit.L3 [7] }),
    .Y(\$abc$153262$li2517_li2516 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372846  (
    .A({ \$abc$371688$new_new_n5137__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12112_ , \BM_lamda_unit.L[4] [6], \lamda_roots_unit.L3 [6] }),
    .Y(\$abc$153262$li2516_li2515 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372847  (
    .A({ \$abc$371688$new_new_n5137__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12114_ , \lamda_roots_unit.L3 [5], \BM_lamda_unit.L[4] [5] }),
    .Y(\$abc$153262$li2515_li2514 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372848  (
    .A({ \$abc$371688$new_new_n5137__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12116_ , \lamda_roots_unit.L3 [4], \BM_lamda_unit.L[4] [4] }),
    .Y(\$abc$153262$li2514_li2513 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372849  (
    .A({ \$abc$371688$new_new_n5137__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12118_ , \lamda_roots_unit.L3 [3], \BM_lamda_unit.L[4] [3] }),
    .Y(\$abc$153262$li2513_li2512 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372850  (
    .A({ \$abc$371688$new_new_n5137__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12120_ , \BM_lamda_unit.L[4] [2], \lamda_roots_unit.L3 [2] }),
    .Y(\$abc$153262$li2512_li2511 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372851  (
    .A({ \$abc$371688$new_new_n5137__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12124_ , \BM_lamda_unit.L[4] [0], \lamda_roots_unit.L3 [0] }),
    .Y(\$abc$153262$li2510_li2509 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372852  (
    .A({ \$abc$371688$new_new_n5132__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12110_ , \BM_lamda_unit.L[3] [7], \lamda_roots_unit.L2 [7] }),
    .Y(\$abc$153262$li2509_li2508 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372853  (
    .A({ \$abc$371688$new_new_n5132__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12112_ , \BM_lamda_unit.L[3] [6], \lamda_roots_unit.L2 [6] }),
    .Y(\$abc$153262$li2508_li2507 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372854  (
    .A({ \$abc$371688$new_new_n5132__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12118_ , \lamda_roots_unit.L2 [3], \BM_lamda_unit.L[3] [3] }),
    .Y(\$abc$153262$li2505_li2504 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372855  (
    .A({ \$abc$371688$new_new_n5132__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12116_ , \lamda_roots_unit.L2 [4], \BM_lamda_unit.L[3] [4] }),
    .Y(\$abc$153262$li2506_li2505 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372856  (
    .A({ \$abc$371688$new_new_n5132__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12122_ , \lamda_roots_unit.L2 [1], \BM_lamda_unit.L[3] [1] }),
    .Y(\$abc$153262$li2503_li2502 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372857  (
    .A({ \$abc$371688$new_new_n5132__ , \BM_lamda_unit.L_ready , \$abc$153262$new_n12124_ , \BM_lamda_unit.L[3] [0], \lamda_roots_unit.L2 [0] }),
    .Y(\$abc$153262$li2502_li2501 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372858  (
    .A({ \input_syndromes_unit.x8 [8], \input_syndromes_unit.x8 [0], \input_syndromes_unit.x8 [1], \input_syndromes_unit.x8 [4:2] }),
    .Y(\$abc$371688$new_new_n5731__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372859  (
    .A({ \input_syndromes_unit.x8 [7], \$abc$371688$new_new_n5731__ , \input_syndromes_unit.x8 [5], \input_syndromes_unit.x8 [6] }),
    .Y(\$abc$153262$li2500_li2499 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372860  (
    .A({ \input_syndromes_unit.x8 [6], \$abc$371688$new_new_n5731__ , \input_syndromes_unit.x8 [5] }),
    .Y(\$abc$153262$li2499_li2498 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372861  (
    .A({ \$abc$371688$new_new_n5731__ , \input_syndromes_unit.x8 [5] }),
    .Y(\$abc$153262$li2498_li2497 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372862  (
    .A({ \input_syndromes_unit.x8 [3], \input_syndromes_unit.x8 [8], \input_syndromes_unit.x8 [0], \input_syndromes_unit.x8 [1], \input_syndromes_unit.x8 [2] }),
    .Y(\$abc$153262$li2496_li2495 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372863  (
    .A({ \input_syndromes_unit.x8 [2], \input_syndromes_unit.x8 [8], \input_syndromes_unit.x8 [0], \input_syndromes_unit.x8 [1] }),
    .Y(\$abc$153262$li2495_li2494 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372864  (
    .A({ \input_syndromes_unit.x8 [1], \input_syndromes_unit.x8 [8], \input_syndromes_unit.x8 [0] }),
    .Y(\$abc$153262$li2494_li2493 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372865  (
    .A({ \input_syndromes_unit.x8 [0], \input_syndromes_unit.x8 [8] }),
    .Y(\$abc$153262$li2493_li2492 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372866  (
    .A({ \input_syndromes_unit.x4 [2], \input_syndromes_unit.x4 [8], \input_syndromes_unit.x4 [1:0] }),
    .Y(\$abc$153262$li2487_li2486 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372867  (
    .A({ \input_syndromes_unit.x4 [1], \input_syndromes_unit.x4 [8], \input_syndromes_unit.x4 [0] }),
    .Y(\$abc$153262$li2486_li2485 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372868  (
    .A({ \input_syndromes_unit.x4 [8], \input_syndromes_unit.x4 [0] }),
    .Y(\$abc$153262$li2485_li2484 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372869  (
    .A({ \input_syndromes_unit.x1 [3], \input_syndromes_unit.x1 [8], \input_syndromes_unit.x1 [2:0] }),
    .Y(\$abc$153262$li2480_li2480 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372870  (
    .A({ \input_syndromes_unit.x1 [2], \input_syndromes_unit.x1 [8], \input_syndromes_unit.x1 [1:0] }),
    .Y(\$abc$153262$li2479_li2479 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372871  (
    .A({ \input_syndromes_unit.x1 [1], \input_syndromes_unit.x1 [8], \input_syndromes_unit.x1 [0] }),
    .Y(\$abc$153262$li2478_li2478 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372872  (
    .A({ \input_syndromes_unit.x1 [1], \input_syndromes_unit.x1 [8], \input_syndromes_unit.x1 [0] }),
    .Y(\$abc$153262$li2483_li2482 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372873  (
    .A({ \input_syndromes_unit.x1 [8], \input_syndromes_unit.x1 [0] }),
    .Y(\$abc$153262$li2477_li2477 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372874  (
    .A({ \input_syndromes_unit.x1 [8], \input_syndromes_unit.x15 [2], \input_syndromes_unit.x3 [8] }),
    .Y(\$abc$153262$li2476_li2476 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372875  (
    .A({ \input_syndromes_unit.x14 [7], \$abc$371688$new_new_n5127__ , \input_syndromes_unit.x14 [6:5] }),
    .Y(\$abc$153262$li2473_li2473 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372876  (
    .A({ \$abc$371688$new_new_n5127__ , \input_syndromes_unit.x14 [5] }),
    .Y(\$abc$153262$li2471_li2471 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372877  (
    .A({ \input_syndromes_unit.x14 [4], \input_syndromes_unit.x14 [8], \input_syndromes_unit.x14 [0], \input_syndromes_unit.x14 [1], \input_syndromes_unit.x14 [3:2] }),
    .Y(\$abc$153262$li2470_li2470 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372878  (
    .A({ \input_syndromes_unit.x14 [3], \input_syndromes_unit.x14 [8], \input_syndromes_unit.x14 [0], \input_syndromes_unit.x14 [1], \input_syndromes_unit.x14 [2] }),
    .Y(\$abc$153262$li2469_li2469 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372879  (
    .A({ \input_syndromes_unit.x14 [2], \input_syndromes_unit.x14 [8], \input_syndromes_unit.x14 [0], \input_syndromes_unit.x14 [1] }),
    .Y(\$abc$153262$li2468_li2468 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372880  (
    .A({ \input_syndromes_unit.x14 [1], \input_syndromes_unit.x14 [8], \input_syndromes_unit.x14 [0] }),
    .Y(\$abc$153262$li2467_li2467 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372881  (
    .A({ \input_syndromes_unit.x14 [0], \input_syndromes_unit.x14 [8] }),
    .Y(\$abc$153262$li2466_li2466 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372882  (
    .A({ \$abc$371688$new_new_n5125__ , \input_syndromes_unit.x13 [6] }),
    .Y(\$abc$153262$li2464_li2464 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372883  (
    .A({ \input_syndromes_unit.x13 [5], \input_syndromes_unit.x6 [8], \input_syndromes_unit.x13 [2:1], \input_syndromes_unit.x13 [4:3] }),
    .Y(\$abc$153262$li2463_li2463 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372884  (
    .A({ \input_syndromes_unit.x13 [4], \input_syndromes_unit.x6 [8], \input_syndromes_unit.x13 [2:1], \input_syndromes_unit.x13 [3] }),
    .Y(\$abc$153262$li2462_li2462 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372885  (
    .A({ \input_syndromes_unit.x13 [3], \input_syndromes_unit.x6 [8], \input_syndromes_unit.x13 [2:1] }),
    .Y(\$abc$153262$li2461_li2461 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372886  (
    .A({ \input_syndromes_unit.x13 [2], \input_syndromes_unit.x6 [8], \input_syndromes_unit.x13 [1] }),
    .Y(\$abc$153262$li2460_li2460 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372887  (
    .A({ \input_syndromes_unit.x13 [1], \input_syndromes_unit.x6 [8] }),
    .Y(\$abc$153262$li2459_li2459 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372888  (
    .A({ \input_syndromes_unit.x12 [6], \$abc$371688$new_new_n5123__ , \input_syndromes_unit.x12 [5] }),
    .Y(\$abc$153262$li2456_li2456 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372889  (
    .A({ \$abc$371688$new_new_n5123__ , \input_syndromes_unit.x12 [5] }),
    .Y(\$abc$153262$li2455_li2455 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372890  (
    .A({ \input_syndromes_unit.x12 [4], \input_syndromes_unit.x12 [8], \input_syndromes_unit.x12 [2:1], \input_syndromes_unit.x12 [3], \input_syndromes_unit.x12 [0] }),
    .Y(\$abc$153262$li2454_li2454 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372891  (
    .A({ \input_syndromes_unit.x12 [3], \input_syndromes_unit.x12 [8], \input_syndromes_unit.x12 [2:0] }),
    .Y(\$abc$153262$li2453_li2453 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372892  (
    .A({ \input_syndromes_unit.x12 [2], \input_syndromes_unit.x12 [8], \input_syndromes_unit.x12 [1:0] }),
    .Y(\$abc$153262$li2452_li2452 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372893  (
    .A({ \input_syndromes_unit.x12 [1], \input_syndromes_unit.x12 [8], \input_syndromes_unit.x12 [0] }),
    .Y(\$abc$153262$li2451_li2451 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372894  (
    .A({ \input_syndromes_unit.x2 [8], \input_syndromes_unit.x11 [3], \input_syndromes_unit.x11 [4], \input_syndromes_unit.x11 [6:5], \input_syndromes_unit.x11 [2] }),
    .Y(\$abc$371688$new_new_n5767__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372895  (
    .A({ \$abc$371688$new_new_n5767__ , \input_syndromes_unit.x11 [7] }),
    .Y(\$abc$153262$li2449_li2449 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372896  (
    .A({ \input_syndromes_unit.x11 [6], \input_syndromes_unit.x2 [8], \input_syndromes_unit.x11 [3], \input_syndromes_unit.x11 [4], \input_syndromes_unit.x11 [5], \input_syndromes_unit.x11 [2] }),
    .Y(\$abc$153262$li2448_li2448 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372897  (
    .A({ \input_syndromes_unit.x11 [5], \input_syndromes_unit.x2 [8], \input_syndromes_unit.x11 [3], \input_syndromes_unit.x11 [4], \input_syndromes_unit.x11 [2] }),
    .Y(\$abc$153262$li2447_li2447 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372898  (
    .A({ \input_syndromes_unit.x11 [4], \input_syndromes_unit.x2 [8], \input_syndromes_unit.x11 [3:2] }),
    .Y(\$abc$153262$li2446_li2446 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372899  (
    .A({ \input_syndromes_unit.x11 [3], \input_syndromes_unit.x2 [8], \input_syndromes_unit.x11 [2] }),
    .Y(\$abc$153262$li2445_li2445 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372900  (
    .A({ \input_syndromes_unit.x11 [3], \input_syndromes_unit.x2 [8], \input_syndromes_unit.x11 [2] }),
    .Y(\$abc$153262$li2484_li2483 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372901  (
    .A({ \input_syndromes_unit.x10 [8], \input_syndromes_unit.x10 [2], \input_syndromes_unit.x10 [3], \input_syndromes_unit.x10 [4], \input_syndromes_unit.x10 [1:0] }),
    .Y(\$abc$371688$new_new_n5774__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372902  (
    .A({ \input_syndromes_unit.x10 [7], \$abc$371688$new_new_n5774__ , \input_syndromes_unit.x10 [6:5] }),
    .Y(\$abc$153262$li2441_li2441 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372903  (
    .A({ \input_syndromes_unit.x10 [6], \$abc$371688$new_new_n5774__ , \input_syndromes_unit.x10 [5] }),
    .Y(\$abc$153262$li2440_li2440 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372904  (
    .A({ \$abc$371688$new_new_n5774__ , \input_syndromes_unit.x10 [5] }),
    .Y(\$abc$153262$li2439_li2439 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372905  (
    .A({ \input_syndromes_unit.x10 [4], \input_syndromes_unit.x10 [8], \input_syndromes_unit.x10 [2], \input_syndromes_unit.x10 [3], \input_syndromes_unit.x10 [1:0] }),
    .Y(\$abc$153262$li2438_li2438 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372906  (
    .A({ \input_syndromes_unit.x10 [3], \input_syndromes_unit.x10 [8], \input_syndromes_unit.x10 [2:0] }),
    .Y(\$abc$153262$li2437_li2437 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372907  (
    .A({ \input_syndromes_unit.x10 [2], \input_syndromes_unit.x10 [8], \input_syndromes_unit.x10 [1:0] }),
    .Y(\$abc$153262$li2436_li2436 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372908  (
    .A({ \input_syndromes_unit.x10 [0], \input_syndromes_unit.x10 [8] }),
    .Y(\$abc$153262$li2434_li2434 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372909  (
    .A({ \input_syndromes_unit.x_power_1 [6], \$abc$153262$new_n14408_ , \input_syndromes_unit.x_power_13 [7], \$abc$153262$new_n14357_ , \$abc$371688$new_new_n5115__ , \input_syndromes_unit.x_power_4 [6] }),
    .Y(\$abc$371688$new_new_n5782__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aa00cc000000f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372910  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_1 [7], \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [5] }),
    .Y(\$abc$371688$new_new_n5783__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff888ffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372911  (
    .A({ \$abc$371688$new_new_n5782__ , \$abc$371688$new_new_n5783__ , \input_syndromes_unit.x_power_11 [0], \$abc$371688$new_new_n5114__ , \input_syndromes_unit.x_power_11 [7], \$abc$371688$new_new_n5116__  }),
    .Y(\$abc$153262$li2433_li2433 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372912  (
    .A({ \input_syndromes_unit.x_power_13 [6], \$abc$153262$new_n14357_ , \input_syndromes_unit.x_power_1 [3], \$abc$153262$new_n14347_ , \$abc$371688$new_new_n5114__ , \input_syndromes_unit.x_power_11 [7] }),
    .Y(\$abc$371688$new_new_n5785__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372913  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_1 [6], \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [5] }),
    .Y(\$abc$371688$new_new_n5786__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372914  (
    .A({ \$abc$371688$new_new_n5785__ , \$abc$371688$new_new_n5786__ , \input_syndromes_unit.x_power_11 [6], \$abc$371688$new_new_n5116__ , \input_syndromes_unit.x_power_4 [5], \$abc$371688$new_new_n5115__  }),
    .Y(\$abc$153262$li2432_li2432 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372915  (
    .A({ \input_syndromes_unit.x_power_13 [4], \$abc$153262$new_n14357_ , \input_syndromes_unit.x_power_15 [4], \$abc$153262$new_n14347_ , \$abc$371688$new_new_n5116__ , \input_syndromes_unit.x_power_11 [4] }),
    .Y(\$abc$371688$new_new_n5788__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372916  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [2], \input_syndromes_unit.x_power_1 [3] }),
    .Y(\$abc$371688$new_new_n5789__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372917  (
    .A({ \$abc$371688$new_new_n5788__ , \$abc$371688$new_new_n5789__ , \input_syndromes_unit.x_power_11 [5], \$abc$371688$new_new_n5114__ , \input_syndromes_unit.x_power_4 [3], \$abc$371688$new_new_n5115__  }),
    .Y(\$abc$153262$li2430_li2430 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372918  (
    .A({ \$abc$153262$new_n14347_ , \input_syndromes_unit.x_power_1 [0], \$abc$371688$new_new_n5116__ , \input_syndromes_unit.x_power_2 [1], \$abc$153262$new_n14357_ , \input_syndromes_unit.x_power_13 [3] }),
    .Y(\$abc$371688$new_new_n5791__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372919  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_1 [3], \input_syndromes_unit.x_power_15 [4], \input_syndromes_unit.x_power_1 [2] }),
    .Y(\$abc$371688$new_new_n5792__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372920  (
    .A({ \$abc$371688$new_new_n5791__ , \$abc$371688$new_new_n5792__ , \input_syndromes_unit.x_power_4 [2], \$abc$371688$new_new_n5115__ , \input_syndromes_unit.x_power_11 [4], \$abc$371688$new_new_n5114__  }),
    .Y(\$abc$153262$li2429_li2429 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372921  (
    .A({ \$abc$153262$new_n14347_ , \input_syndromes_unit.x_power_1 [7], \input_syndromes_unit.x_power_13 [2], \$abc$153262$new_n14357_ , \$abc$371688$new_new_n5116__ , \input_syndromes_unit.x_power_11 [2] }),
    .Y(\$abc$371688$new_new_n5794__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372922  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_1 [2], \input_syndromes_unit.x_power_1 [0], \input_syndromes_unit.x_power_15 [4] }),
    .Y(\$abc$371688$new_new_n5795__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372923  (
    .A({ \$abc$371688$new_new_n5794__ , \$abc$371688$new_new_n5795__ , \input_syndromes_unit.x_power_2 [1], \$abc$371688$new_new_n5114__ , \input_syndromes_unit.x_power_4 [1], \$abc$371688$new_new_n5115__  }),
    .Y(\$abc$153262$li2428_li2428 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372924  (
    .A({ \input_syndromes_unit.x_power_1 [0], \$abc$153262$new_n14408_ , \$abc$371688$new_new_n5114__ , \input_syndromes_unit.x_power_11 [2], \$abc$153262$new_n14347_ , \input_syndromes_unit.x_power_1 [6] }),
    .Y(\$abc$371688$new_new_n5797__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff55ffffffff330f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372925  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_1 [1], \input_syndromes_unit.x_power_13 [1], \input_syndromes_unit.x_power_1 [7] }),
    .Y(\$abc$371688$new_new_n5798__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372926  (
    .A({ \$abc$371688$new_new_n5797__ , \$abc$371688$new_new_n5798__ , \input_syndromes_unit.x_power_11 [1], \$abc$371688$new_new_n5116__ , \input_syndromes_unit.x_power_4 [0], \$abc$371688$new_new_n5115__  }),
    .Y(\$abc$153262$li2427_li2427 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h33ffff55ffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372927  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.x_power_1 [0], \input_syndromes_unit.x_power_1 [7], \input_syndromes_unit.x_power_1 [5] }),
    .Y(\$abc$371688$new_new_n5800__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372928  (
    .A({ \$abc$371688$new_new_n5115__ , \input_syndromes_unit.x_power_4 [7], \input_syndromes_unit.x_power_11 [1], \$abc$371688$new_new_n5114__ , \$abc$371688$new_new_n5116__ , \input_syndromes_unit.x_power_11 [0] }),
    .Y(\$abc$371688$new_new_n5801__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372929  (
    .A({ \$abc$371688$new_new_n5800__ , \$abc$371688$new_new_n5801__ , \input_syndromes_unit.x_power_1 [6], \$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] , \input_syndromes_unit.x_power_13 [0], \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$li2426_li2426 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaa00f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372930  (
    .A({ \$abc$371688$new_new_n5107__ , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_0 [7], \input_syndromes_unit.x_power_11 [1], \input_syndromes_unit.x_power_13 [0] }),
    .Y(\$abc$371688$new_new_n5803__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055503330fff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372931  (
    .A({ \$abc$371688$new_new_n5111__ , \$abc$129531$lo067 , \$abc$371688$new_new_n5110__ , \input_syndromes_unit.x_power_4 [7], \input_syndromes_unit.x_power_12 [7], \input_syndromes_unit.x_power_10 [7] }),
    .Y(\$abc$371688$new_new_n5804__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffff888ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372932  (
    .A({ \$abc$371688$new_new_n5803__ , \$abc$371688$new_new_n5804__ , \input_syndromes_unit.x_power_14 [7], \$abc$371688$new_new_n5104__ , \input_syndromes_unit.x_power_8 [7], \$abc$371688$new_new_n5102__  }),
    .Y(\$abc$153262$li2425_li2425 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haacc00f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372933  (
    .A({ \$abc$371688$new_new_n5107__ , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_0 [5], \input_syndromes_unit.x_power_13 [6], \input_syndromes_unit.x_power_11 [7] }),
    .Y(\$abc$371688$new_new_n5806__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055503330fff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372934  (
    .A({ \$abc$371688$new_new_n5111__ , \$abc$129531$lo067 , \$abc$371688$new_new_n5110__ , \input_syndromes_unit.x_power_4 [5], \input_syndromes_unit.x_power_12 [5], \input_syndromes_unit.x_power_10 [5] }),
    .Y(\$abc$371688$new_new_n5807__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffff888ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372935  (
    .A({ \$abc$371688$new_new_n5806__ , \$abc$371688$new_new_n5807__ , \input_syndromes_unit.x_power_8 [5], \$abc$371688$new_new_n5102__ , \input_syndromes_unit.x_power_14 [5], \$abc$371688$new_new_n5104__  }),
    .Y(\$abc$153262$li2423_li2423 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haacc00f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372936  (
    .A({ \$abc$371688$new_new_n5107__ , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_0 [4], \input_syndromes_unit.x_power_13 [5], \input_syndromes_unit.x_power_11 [6] }),
    .Y(\$abc$371688$new_new_n5809__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055503330fff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372937  (
    .A({ \$abc$371688$new_new_n5111__ , \$abc$129531$lo067 , \$abc$371688$new_new_n5110__ , \input_syndromes_unit.x_power_4 [4], \input_syndromes_unit.x_power_12 [4], \input_syndromes_unit.x_power_10 [4] }),
    .Y(\$abc$371688$new_new_n5810__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffff888ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372938  (
    .A({ \$abc$371688$new_new_n5809__ , \$abc$371688$new_new_n5810__ , \input_syndromes_unit.x_power_8 [4], \$abc$371688$new_new_n5102__ , \input_syndromes_unit.x_power_14 [4], \$abc$371688$new_new_n5104__  }),
    .Y(\$abc$153262$li2422_li2422 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haacc00f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372939  (
    .A({ \$abc$371688$new_new_n5107__ , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_0 [3], \input_syndromes_unit.x_power_13 [4], \input_syndromes_unit.x_power_11 [5] }),
    .Y(\$abc$371688$new_new_n5812__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h033305550fff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372940  (
    .A({ \$abc$371688$new_new_n5111__ , \$abc$129531$lo067 , \$abc$371688$new_new_n5110__ , \input_syndromes_unit.x_power_4 [3], \input_syndromes_unit.x_power_10 [3], \input_syndromes_unit.x_power_12 [3] }),
    .Y(\$abc$371688$new_new_n5813__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffff888ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372941  (
    .A({ \$abc$371688$new_new_n5812__ , \$abc$371688$new_new_n5813__ , \input_syndromes_unit.x_power_14 [3], \$abc$371688$new_new_n5104__ , \input_syndromes_unit.x_power_8 [3], \$abc$371688$new_new_n5102__  }),
    .Y(\$abc$153262$li2421_li2421 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haacc00f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372942  (
    .A({ \$abc$371688$new_new_n5107__ , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.x_power_0 [2], \input_syndromes_unit.x_power_13 [3], \input_syndromes_unit.x_power_11 [4] }),
    .Y(\$abc$371688$new_new_n5815__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055503330fff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372943  (
    .A({ \$abc$371688$new_new_n5111__ , \$abc$129531$lo067 , \$abc$371688$new_new_n5110__ , \input_syndromes_unit.x_power_4 [2], \input_syndromes_unit.x_power_12 [2], \input_syndromes_unit.x_power_10 [2] }),
    .Y(\$abc$371688$new_new_n5816__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffff888ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372944  (
    .A({ \$abc$371688$new_new_n5815__ , \$abc$371688$new_new_n5816__ , \input_syndromes_unit.x_power_14 [2], \$abc$371688$new_new_n5104__ , \input_syndromes_unit.x_power_8 [2], \$abc$371688$new_new_n5102__  }),
    .Y(\$abc$153262$li2420_li2420 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haacc00f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372945  (
    .A({ \$abc$371688$new_new_n5107__ , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.W_Add [1], \input_syndromes_unit.x_power_13 [2], \input_syndromes_unit.x_power_2 [1] }),
    .Y(\$abc$371688$new_new_n5818__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055503330fff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372946  (
    .A({ \$abc$371688$new_new_n5111__ , \$abc$129531$lo067 , \$abc$371688$new_new_n5110__ , \input_syndromes_unit.x_power_4 [1], \input_syndromes_unit.x_power_12 [1], \input_syndromes_unit.x_power_10 [1] }),
    .Y(\$abc$371688$new_new_n5819__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffff888ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372947  (
    .A({ \$abc$371688$new_new_n5818__ , \$abc$371688$new_new_n5819__ , \input_syndromes_unit.x_power_14 [1], \$abc$371688$new_new_n5104__ , \input_syndromes_unit.x_power_8 [1], \$abc$371688$new_new_n5102__  }),
    .Y(\$abc$153262$li2419_li2419 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haacc00f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372948  (
    .A({ \$abc$371688$new_new_n5107__ , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.W_Add [0], \input_syndromes_unit.x_power_13 [1], \input_syndromes_unit.x_power_11 [2] }),
    .Y(\$abc$371688$new_new_n5821__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055503330fff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372949  (
    .A({ \$abc$371688$new_new_n5111__ , \$abc$129531$lo067 , \$abc$371688$new_new_n5110__ , \input_syndromes_unit.x_power_4 [0], \input_syndromes_unit.x_power_12 [0], \input_syndromes_unit.x_power_10 [0] }),
    .Y(\$abc$371688$new_new_n5822__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffff888ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372950  (
    .A({ \$abc$371688$new_new_n5821__ , \$abc$371688$new_new_n5822__ , \input_syndromes_unit.x_power_14 [0], \$abc$371688$new_new_n5104__ , \input_syndromes_unit.x_power_8 [0], \$abc$371688$new_new_n5102__  }),
    .Y(\$abc$153262$li2418_li2418 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00fe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372951  (
    .A({ \$abc$129531$lo067 , \input_syndromes_unit.CE1 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068  }),
    .Y(\$abc$153262$li2415_li2415 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf00e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372952  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.CE1  }),
    .Y(\$abc$153262$li2416_li2416 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf00e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372953  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16964.X [0], \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \input_syndromes_unit.unit0.S_Ready  }),
    .Y(\$abc$153262$li2413_li2413 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00fe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372954  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16964.X [0], \input_syndromes_unit.unit0.S_Ready , \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53939  }),
    .Y(\$abc$153262$li2412_li2412 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372955  (
    .A({ T_flag, \transport_in2out_unit.RE , \$auto$memory_libmap.cc:2437:execute$17330 , \error_correction_unit.correction_value [7], \$auto$memory_libmap.cc:2436:execute$17329 [7], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[7]  }),
    .Y(\$abc$153262$li2408_li2408 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372956  (
    .A({ T_flag, \transport_in2out_unit.RE , \$auto$memory_libmap.cc:2437:execute$17330 , \error_correction_unit.correction_value [6], \$auto$memory_libmap.cc:2436:execute$17329 [6], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[6]  }),
    .Y(\$abc$153262$li2407_li2407 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ccaa0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372957  (
    .A({ T_flag, \transport_in2out_unit.RE , \$auto$memory_libmap.cc:2437:execute$17330 , \error_correction_unit.correction_value [5], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[5] , \$auto$memory_libmap.cc:2436:execute$17329 [5] }),
    .Y(\$abc$153262$li2406_li2406 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372958  (
    .A({ T_flag, \transport_in2out_unit.RE , \$auto$memory_libmap.cc:2437:execute$17330 , \error_correction_unit.correction_value [4], \$auto$memory_libmap.cc:2436:execute$17329 [4], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[4]  }),
    .Y(\$abc$153262$li2405_li2405 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372959  (
    .A({ T_flag, \transport_in2out_unit.RE , \$auto$memory_libmap.cc:2437:execute$17330 , \error_correction_unit.correction_value [3], \$auto$memory_libmap.cc:2436:execute$17329 [3], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[3]  }),
    .Y(\$abc$153262$li2404_li2404 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372960  (
    .A({ T_flag, \transport_in2out_unit.RE , \$auto$memory_libmap.cc:2437:execute$17330 , \error_correction_unit.correction_value [1], \$auto$memory_libmap.cc:2436:execute$17329 [1], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[1]  }),
    .Y(\$abc$153262$li2402_li2402 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372961  (
    .A({ T_flag, \transport_in2out_unit.RE , \$auto$memory_libmap.cc:2437:execute$17330 , \error_correction_unit.correction_value [0], \$auto$memory_libmap.cc:2436:execute$17329 [0], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[0]  }),
    .Y(\$abc$153262$li2401_li2401 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372962  (
    .A({ \transport_in2out_unit.RE , T_flag, \$auto$memory_libmap.cc:2437:execute$17320 , \error_correction_unit.correction_value [7], \$auto$memory_libmap.cc:2436:execute$17319 [7], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[7]  }),
    .Y(\$abc$153262$li2400_li2400 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372963  (
    .A({ \transport_in2out_unit.RE , T_flag, \$auto$memory_libmap.cc:2437:execute$17320 , \error_correction_unit.correction_value [6], \$auto$memory_libmap.cc:2436:execute$17319 [6], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[6]  }),
    .Y(\$abc$153262$li2399_li2399 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372964  (
    .A({ \transport_in2out_unit.RE , T_flag, \$auto$memory_libmap.cc:2437:execute$17320 , \error_correction_unit.correction_value [5], \$auto$memory_libmap.cc:2436:execute$17319 [5], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[5]  }),
    .Y(\$abc$153262$li2398_li2398 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372965  (
    .A({ \$abc$135148$lo000 , \input_syndromes_unit.CE_GF_mult_add  }),
    .Y(\$abc$171203$new_n602_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372966  (
    .A({ \transport_in2out_unit.RE , T_flag, \$auto$memory_libmap.cc:2437:execute$17320 , \error_correction_unit.correction_value [4], \$auto$memory_libmap.cc:2436:execute$17319 [4], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[4]  }),
    .Y(\$abc$153262$li2397_li2397 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372967  (
    .A({ \transport_in2out_unit.RE , T_flag, \$auto$memory_libmap.cc:2437:execute$17320 , \error_correction_unit.correction_value [3], \$auto$memory_libmap.cc:2436:execute$17319 [3], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[3]  }),
    .Y(\$abc$153262$li2396_li2396 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaf0f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372968  (
    .A({ \transport_in2out_unit.RE , T_flag, \$auto$memory_libmap.cc:2437:execute$17320 , \error_correction_unit.correction_value [1], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[1] , \$auto$memory_libmap.cc:2436:execute$17319 [1] }),
    .Y(\$abc$153262$li2394_li2394 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372969  (
    .A({ \transport_in2out_unit.RE , T_flag, \$auto$memory_libmap.cc:2437:execute$17320 , \error_correction_unit.correction_value [0], \$auto$memory_libmap.cc:2436:execute$17319 [0], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[0]  }),
    .Y(\$abc$153262$li2393_li2393 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0c0a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372970  (
    .A({ T_flag, \transport_in2out_unit.RE , \transport_in2out_unit.WrAdd [7], \error_correction_unit.Address [7] }),
    .Y(\$abc$153262$li2392_li2392 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0a0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372971  (
    .A({ T_flag, \transport_in2out_unit.RE , \error_correction_unit.Address [6], \transport_in2out_unit.WrAdd [6] }),
    .Y(\$abc$153262$li2391_li2391 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0a0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372972  (
    .A({ T_flag, \transport_in2out_unit.RE , \error_correction_unit.Address [5], \transport_in2out_unit.WrAdd [5] }),
    .Y(\$abc$153262$li2390_li2390 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0a0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372973  (
    .A({ T_flag, \transport_in2out_unit.RE , \error_correction_unit.Address [4], \transport_in2out_unit.WrAdd [4] }),
    .Y(\$abc$153262$li2389_li2389 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0a0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372974  (
    .A({ T_flag, \transport_in2out_unit.RE , \error_correction_unit.Address [3], \transport_in2out_unit.WrAdd [3] }),
    .Y(\$abc$153262$li2388_li2388 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0a0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372975  (
    .A({ T_flag, \transport_in2out_unit.RE , \error_correction_unit.Address [1], \transport_in2out_unit.WrAdd [1] }),
    .Y(\$abc$153262$li2386_li2386 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0a0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372976  (
    .A({ T_flag, \transport_in2out_unit.RE , \error_correction_unit.Address [0], \transport_in2out_unit.WrAdd [0] }),
    .Y(\$abc$153262$li2385_li2385 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hca00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372977  (
    .A({ \transport_in2out_unit.RE , T_flag, \transport_in2out_unit.WrAdd [7], \error_correction_unit.Address [7] }),
    .Y(\$abc$153262$li2384_li2384 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372978  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.Address [6], \transport_in2out_unit.WrAdd [6] }),
    .Y(\$abc$153262$li2383_li2383 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372979  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.Address [5], \transport_in2out_unit.WrAdd [5] }),
    .Y(\$abc$153262$li2382_li2382 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372980  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.Address [4], \transport_in2out_unit.WrAdd [4] }),
    .Y(\$abc$153262$li2381_li2381 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372981  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.Address [3], \transport_in2out_unit.WrAdd [3] }),
    .Y(\$abc$153262$li2380_li2380 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372982  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.Address [1], \transport_in2out_unit.WrAdd [1] }),
    .Y(\$abc$153262$li2378_li2378 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372983  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.Address [0], \transport_in2out_unit.WrAdd [0] }),
    .Y(\$abc$153262$li2377_li2377 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff800000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372984  (
    .A({ \error_correction_unit.Address [7:6], \error_correction_unit.Address [2], \error_correction_unit.Address [5], \error_correction_unit.Address [3], \error_correction_unit.Address [4] }),
    .Y(\$abc$371688$new_new_n5857__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000ff40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372985  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.WE_0 , \error_correction_unit.in_range , \$abc$371688$new_new_n5857__  }),
    .Y(\$abc$153262$li2376_li2376 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff400000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372986  (
    .A({ \transport_in2out_unit.RE , T_flag, \error_correction_unit.WE_0 , \error_correction_unit.in_range , \$abc$371688$new_new_n5857__  }),
    .Y(\$abc$153262$li2375_li2375 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaccccf0aaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372987  (
    .A({ \$abc$371688$new_new_n5093__ , out_flag, \out_stage_unit.RE , R_Add2[7], \error_correction_unit.Address [7], \out_stage_unit.RdAdd [7] }),
    .Y(\$abc$153262$li2374_li2374 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaccccf0aaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372988  (
    .A({ \$abc$371688$new_new_n5093__ , out_flag, \out_stage_unit.RE , R_Add2[6], \error_correction_unit.Address [6], \out_stage_unit.RdAdd [6] }),
    .Y(\$abc$153262$li2373_li2373 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaccccf0aaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372989  (
    .A({ \$abc$371688$new_new_n5093__ , out_flag, \out_stage_unit.RE , R_Add2[4], \error_correction_unit.Address [4], \out_stage_unit.RdAdd [4] }),
    .Y(\$abc$153262$li2371_li2371 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaccccf0aaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372990  (
    .A({ \$abc$371688$new_new_n5093__ , out_flag, \out_stage_unit.RE , R_Add2[3], \error_correction_unit.Address [3], \out_stage_unit.RdAdd [3] }),
    .Y(\$abc$153262$li2370_li2370 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaccccf0aaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372991  (
    .A({ \$abc$371688$new_new_n5093__ , out_flag, \out_stage_unit.RE , R_Add2[2], \error_correction_unit.Address [2], \out_stage_unit.RdAdd [2] }),
    .Y(\$abc$153262$li2369_li2369 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaccccf0aaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372992  (
    .A({ \$abc$371688$new_new_n5093__ , out_flag, \out_stage_unit.RE , R_Add2[1], \error_correction_unit.Address [1], \out_stage_unit.RdAdd [1] }),
    .Y(\$abc$153262$li2368_li2368 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaaccccf0aaf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372993  (
    .A({ \$abc$371688$new_new_n5093__ , out_flag, \out_stage_unit.RE , R_Add2[0], \error_correction_unit.Address [0], \out_stage_unit.RdAdd [0] }),
    .Y(\$abc$153262$li2367_li2367 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372994  (
    .A({ \$abc$371688$new_new_n5090__ , out_flag, \out_stage_unit.RE , R_Add1[7], \error_correction_unit.Address [7], \out_stage_unit.RdAdd [7] }),
    .Y(\$abc$153262$li2366_li2366 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372995  (
    .A({ \$abc$371688$new_new_n5090__ , out_flag, \out_stage_unit.RE , R_Add1[5], \error_correction_unit.Address [5], \out_stage_unit.RdAdd [5] }),
    .Y(\$abc$153262$li2364_li2364 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372996  (
    .A({ \$abc$371688$new_new_n5090__ , out_flag, \out_stage_unit.RE , R_Add1[4], \error_correction_unit.Address [4], \out_stage_unit.RdAdd [4] }),
    .Y(\$abc$153262$li2363_li2363 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372997  (
    .A({ \$abc$371688$new_new_n5090__ , out_flag, \out_stage_unit.RE , R_Add1[3], \error_correction_unit.Address [3], \out_stage_unit.RdAdd [3] }),
    .Y(\$abc$153262$li2362_li2362 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372998  (
    .A({ \$abc$371688$new_new_n5090__ , out_flag, \out_stage_unit.RE , R_Add1[1], \error_correction_unit.Address [1], \out_stage_unit.RdAdd [1] }),
    .Y(\$abc$153262$li2360_li2360 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccccccaaf0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$372999  (
    .A({ \$abc$371688$new_new_n5090__ , out_flag, \out_stage_unit.RE , R_Add1[0], \error_correction_unit.Address [0], \out_stage_unit.RdAdd [0] }),
    .Y(\$abc$153262$li2359_li2359 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff0caeaeff0cff0c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373000  (
    .A({ R_flag, \transport_in2out_unit.RE , RE2, \out_stage_unit.RE , out_flag, \$auto$ff.cc:740:flip_bits$233428  }),
    .Y(\$abc$153262$li2358_li2358 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'heaeaffc0ffc0ffc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373001  (
    .A({ R_flag, \transport_in2out_unit.RE , RE1, out_flag, \out_stage_unit.RE , \$auto$ff.cc:740:flip_bits$233428  }),
    .Y(\$abc$153262$li2357_li2357 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hef10ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373002  (
    .A({ \$auto$ff.cc:740:flip_bits$233412 , \BM_lamda_unit.const_timing [8], \$abc$371688$new_new_n5088__ , \BM_lamda_unit.const_timing [7:6] }),
    .Y(\$abc$153262$li2356_li2356 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb4ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373003  (
    .A({ \$auto$ff.cc:740:flip_bits$233412 , \BM_lamda_unit.const_timing [7], \$abc$371688$new_new_n5088__ , \BM_lamda_unit.const_timing [6] }),
    .Y(\$abc$153262$li2355_li2355 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffe00000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373004  (
    .A({ \BM_lamda_unit.const_timing [5], \BM_lamda_unit.const_timing [1], \BM_lamda_unit.const_timing [2], \BM_lamda_unit.const_timing [0], \BM_lamda_unit.const_timing [4:3] }),
    .Y(\$abc$371688$new_new_n5877__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373005  (
    .A({ \$auto$ff.cc:740:flip_bits$233412 , \$abc$371688$new_new_n5877__  }),
    .Y(\$abc$153262$li2353_li2353 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe0001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373006  (
    .A({ \BM_lamda_unit.const_timing [4], \BM_lamda_unit.const_timing [1], \BM_lamda_unit.const_timing [2], \BM_lamda_unit.const_timing [0], \BM_lamda_unit.const_timing [3] }),
    .Y(\$abc$153262$li2352_li2352 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373007  (
    .A({ \$auto$ff.cc:740:flip_bits$233412 , \BM_lamda_unit.const_timing [3], \BM_lamda_unit.const_timing [1], \BM_lamda_unit.const_timing [2], \BM_lamda_unit.const_timing [0] }),
    .Y(\$abc$153262$li2351_li2351 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he1ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373008  (
    .A({ \$auto$ff.cc:740:flip_bits$233412 , \BM_lamda_unit.const_timing [2:0] }),
    .Y(\$abc$153262$li2350_li2350 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h90)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373009  (
    .A({ \$auto$ff.cc:740:flip_bits$233412 , \BM_lamda_unit.const_timing [1:0] }),
    .Y(\$abc$153262$li2349_li2349 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373010  (
    .A({ \$auto$ff.cc:740:flip_bits$233412 , \BM_lamda_unit.const_timing [0] }),
    .Y(\$abc$153262$li2348_li2348 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373011  (
    .A({ \error_correction_unit.P[3] [0], \error_correction_unit.P[3] [1], \error_correction_unit.P[3] [2], \error_correction_unit.P[3] [5], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$371688$new_new_n5884__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373012  (
    .A({ \$abc$371688$new_new_n5884__ , \error_correction_unit.P[3] [4:3], \error_correction_unit.P[3] [7:6] }),
    .Y(\$abc$371688$new_new_n5885__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373013  (
    .A(\error_correction_unit.O[7] [4:1]),
    .Y(\$abc$371688$new_new_n5886__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373014  (
    .A({ \$abc$371688$new_new_n5886__ , \$abc$371688$new_new_n4624__ , \error_correction_unit.O[7] [7:5], \error_correction_unit.O[7] [0] }),
    .Y(\$abc$371688$new_new_n5887__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373015  (
    .A({ \error_correction_unit.O[15] [5:4], \error_correction_unit.O[15] [1], \error_correction_unit.O[15] [3] }),
    .Y(\$abc$371688$new_new_n5888__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373016  (
    .A({ \$abc$371688$new_new_n5888__ , \$abc$371688$new_new_n4597__ , \error_correction_unit.O[15] [0], \error_correction_unit.O[15] [2], \error_correction_unit.O[15] [7:6] }),
    .Y(\$abc$371688$new_new_n5889__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373017  (
    .A({ \error_correction_unit.O[11] [0], \error_correction_unit.O[11] [2:1], \error_correction_unit.O[11] [5] }),
    .Y(\$abc$371688$new_new_n5890__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373018  (
    .A({ \$abc$371688$new_new_n5890__ , \$abc$371688$new_new_n4629__ , \error_correction_unit.O[11] [4:3], \error_correction_unit.O[11] [7:6] }),
    .Y(\$abc$371688$new_new_n5891__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373019  (
    .A({ \error_correction_unit.O[3] [7], \error_correction_unit.O[3] [3:1] }),
    .Y(\$abc$371688$new_new_n5892__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373020  (
    .A({ \$abc$371688$new_new_n5892__ , \$abc$371688$new_new_n4638__ , \error_correction_unit.O[3] [0], \error_correction_unit.O[3] [4], \error_correction_unit.O[3] [5], \error_correction_unit.O[3] [6] }),
    .Y(\$abc$371688$new_new_n5893__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffffffffffe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373021  (
    .A({ \$abc$371688$new_new_n5893__ , \$abc$371688$new_new_n5891__ , \$abc$371688$new_new_n5889__ , \$abc$371688$new_new_n5887__ , \$abc$371688$new_new_n5885__ , \$abc$371688$new_new_n5085__  }),
    .Y(\$abc$153262$new_n22575_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373022  (
    .A({ \error_correction_unit.P[4] [7], \error_correction_unit.P[4] [3:2], \error_correction_unit.P[4] [6], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$371688$new_new_n5895__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373023  (
    .A({ \$abc$371688$new_new_n5895__ , \error_correction_unit.P[4] [1:0], \error_correction_unit.P[4] [5:4] }),
    .Y(\$abc$371688$new_new_n5896__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373024  (
    .A({ \error_correction_unit.O[8] [2], \error_correction_unit.O[8] [7], \error_correction_unit.O[8] [5], \error_correction_unit.O[8] [6] }),
    .Y(\$abc$371688$new_new_n5897__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373025  (
    .A({ \$abc$371688$new_new_n5897__ , \$abc$371688$new_new_n4624__ , \error_correction_unit.O[8] [4], \error_correction_unit.O[8] [0], \error_correction_unit.O[8] [1], \error_correction_unit.O[8] [3] }),
    .Y(\$abc$371688$new_new_n5898__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373026  (
    .A({ \error_correction_unit.O[16] [3], \error_correction_unit.O[16] [5:4], \error_correction_unit.O[16] [1] }),
    .Y(\$abc$371688$new_new_n5899__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373027  (
    .A({ \$abc$371688$new_new_n5899__ , \$abc$371688$new_new_n4597__ , \error_correction_unit.O[16] [0], \error_correction_unit.O[16] [6], \error_correction_unit.O[16] [7], \error_correction_unit.O[16] [2] }),
    .Y(\$abc$371688$new_new_n5900__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373028  (
    .A({ \error_correction_unit.O[4] [7:5], \error_correction_unit.O[4] [1] }),
    .Y(\$abc$371688$new_new_n5901__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373029  (
    .A({ \$abc$371688$new_new_n5901__ , \$abc$371688$new_new_n4638__ , \error_correction_unit.O[4] [4:3], \error_correction_unit.O[4] [0], \error_correction_unit.O[4] [2] }),
    .Y(\$abc$371688$new_new_n5902__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373030  (
    .A({ \error_correction_unit.O[12] [5], \error_correction_unit.O[12] [7:6], \error_correction_unit.O[12] [3] }),
    .Y(\$abc$371688$new_new_n5903__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373031  (
    .A({ \$abc$371688$new_new_n5903__ , \$abc$371688$new_new_n4629__ , \error_correction_unit.O[12] [4], \error_correction_unit.O[12] [1:0], \error_correction_unit.O[12] [2] }),
    .Y(\$abc$371688$new_new_n5904__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffffffffffe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373032  (
    .A({ \$abc$371688$new_new_n5904__ , \$abc$371688$new_new_n5902__ , \$abc$371688$new_new_n5900__ , \$abc$371688$new_new_n5898__ , \$abc$371688$new_new_n5896__ , \$abc$371688$new_new_n5085__  }),
    .Y(\$abc$153262$new_n22533_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373033  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [3], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$auto$alumacc.cc:485:replace_alu$16952.B [2] }),
    .Y(\$abc$171203$new_n807_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373034  (
    .A({ \error_correction_unit.state [2], \error_correction_unit.cnt , \$iopadmap$reset  }),
    .Y(\$abc$171203$new_n790_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373035  (
    .A({ \error_correction_unit.O[13] [7], \error_correction_unit.O[13] [4], \error_correction_unit.O[13] [6:5], \error_correction_unit.O[13] [1:0] }),
    .Y(\$abc$371688$new_new_n5908__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373036  (
    .A({ \error_correction_unit.O[9] [5], \error_correction_unit.O[9] [7], \error_correction_unit.O[9] [1], \error_correction_unit.O[9] [2], \error_correction_unit.O[9] [6], \error_correction_unit.O[9] [0] }),
    .Y(\$abc$371688$new_new_n5909__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373037  (
    .A({ \error_correction_unit.O[5] [3], \error_correction_unit.O[5] [5], \error_correction_unit.O[5] [6], \error_correction_unit.O[5] [4] }),
    .Y(\$abc$371688$new_new_n5910__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373038  (
    .A({ \$abc$371688$new_new_n5910__ , \error_correction_unit.O[5] [2:0], \error_correction_unit.O[5] [7] }),
    .Y(\$abc$371688$new_new_n5911__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f7f000000ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373039  (
    .A({ \$abc$371688$new_new_n4924__ , \$abc$371688$new_new_n4925__ , \$abc$371688$new_new_n5911__ , \error_correction_unit.O[9] [3], \error_correction_unit.O[9] [4], \$abc$371688$new_new_n5909__  }),
    .Y(\$abc$371688$new_new_n5912__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff0000ffff80ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373040  (
    .A({ \$abc$371688$new_new_n5912__ , \$abc$371688$new_new_n5085__ , \$abc$371688$new_new_n4629__ , \error_correction_unit.O[13] [3:2], \$abc$371688$new_new_n5908__  }),
    .Y(\$abc$153262$new_n22491_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2fffffffeeeeeeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373041  (
    .A({ \transport_in2out_unit.cnt , \$abc$371688$new_new_n4578__ , \transport_in2out_unit.WrAdd [3], \transport_in2out_unit.WrAdd [4], \transport_in2out_unit.state , \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$li2646_li2645 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fffc00055550000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373042  (
    .A({ \$abc$371688$new_new_n5501__ , \lamda_roots_unit.root_cnt [3], \lamda_roots_unit.root_cnt [0], \lamda_roots_unit.root_cnt [2:1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li2639_li2638 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373043  (
    .A({ \out_stage_unit.cnt8 [1:0], \out_stage_unit.cnt8 [2] }),
    .Y(\$abc$153262$li2640_li2639 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373044  (
    .A(\out_stage_unit.cnt8 [1:0]),
    .Y(\$abc$153262$li2643_li2642 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373045  (
    .A(\out_stage_unit.cnt8 ),
    .Y(\$abc$153262$li2644_li2643 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373046  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg0 [5:3], \lamda_roots_unit.add_GF_dec1_reg0 [0], \lamda_roots_unit.add_GF_dec1_reg0 [1], \lamda_roots_unit.add_GF_dec1_reg0 [2] }),
    .Y(\$abc$371688$new_new_n5919__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000080ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373047  (
    .A({ \lamda_roots_unit.FFF1 , \lamda_roots_unit.add_GF_dec1_reg0 [0], \lamda_roots_unit.add_GF_dec1_reg0 [7], \$abc$371688$new_new_n5919__ , \lamda_roots_unit.add_GF_dec1_reg0 [6] }),
    .Y(\$abc$153262$new_n19541_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373048  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg0 [0], \lamda_roots_unit.add_GF_dec1_reg0 [1], \lamda_roots_unit.FFF1  }),
    .Y(\$abc$153262$new_n19538_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373049  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg0 [2], \lamda_roots_unit.FFF1 , \lamda_roots_unit.add_GF_dec1_reg0 [0], \lamda_roots_unit.add_GF_dec1_reg0 [1] }),
    .Y(\$abc$153262$new_n19535_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373050  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg0 [4], \lamda_roots_unit.FFF1 , \lamda_roots_unit.add_GF_dec1_reg0 [3], \lamda_roots_unit.add_GF_dec1_reg0 [0], \lamda_roots_unit.add_GF_dec1_reg0 [1], \lamda_roots_unit.add_GF_dec1_reg0 [2] }),
    .Y(\$abc$153262$new_n19527_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373051  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg0 [5:3], \lamda_roots_unit.add_GF_dec1_reg0 [0], \lamda_roots_unit.add_GF_dec1_reg0 [1], \lamda_roots_unit.add_GF_dec1_reg0 [2] }),
    .Y(\$abc$371688$new_new_n5924__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373052  (
    .A({ \$abc$371688$new_new_n5924__ , \lamda_roots_unit.FFF1  }),
    .Y(\$abc$153262$new_n19524_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373053  (
    .A({ \$abc$371688$new_new_n5919__ , \lamda_roots_unit.add_GF_dec1_reg0 [6], \lamda_roots_unit.FFF1  }),
    .Y(\$abc$153262$new_n19519_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373054  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg0 [7], \lamda_roots_unit.FFF1 , \$abc$371688$new_new_n5919__ , \lamda_roots_unit.add_GF_dec1_reg0 [6] }),
    .Y(\$abc$153262$new_n19516_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373055  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg [0], \lamda_roots_unit.add_GF_dec1_reg [8] }),
    .Y(\$abc$153262$new_n19506_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373056  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg [2], \lamda_roots_unit.add_GF_dec1_reg [0], \lamda_roots_unit.add_GF_dec1_reg [8], \lamda_roots_unit.add_GF_dec1_reg [1] }),
    .Y(\$abc$153262$new_n19502_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373057  (
    .A({ \lamda_roots_unit.add_GF_dec1_reg [3], \lamda_roots_unit.add_GF_dec1_reg [8], \lamda_roots_unit.add_GF_dec1_reg [1], \lamda_roots_unit.add_GF_dec1_reg [2], \lamda_roots_unit.add_GF_dec1_reg [0] }),
    .Y(\$abc$153262$new_n19500_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373058  (
    .A({ \lamda_roots_unit.add1 [0], \lamda_roots_unit.add1 [8] }),
    .Y(\$abc$153262$new_n19491_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373059  (
    .A({ \lamda_roots_unit.add1 [1], \lamda_roots_unit.add1 [9], \lamda_roots_unit.add1 [0], \lamda_roots_unit.add1 [8] }),
    .Y(\$abc$153262$new_n19489_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373060  (
    .A({ \lamda_roots_unit.add1 [2], \lamda_roots_unit.add1 [10], \lamda_roots_unit.add1 [1], \lamda_roots_unit.add1 [9], \lamda_roots_unit.add1 [0], \lamda_roots_unit.add1 [8] }),
    .Y(\$abc$153262$new_n19487_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373061  (
    .A({ \$abc$371688$new_new_n4809__ , \lamda_roots_unit.add1 [11], \lamda_roots_unit.add1 [3] }),
    .Y(\$abc$153262$new_n19485_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4db2)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373062  (
    .A({ \lamda_roots_unit.add1 [4], \lamda_roots_unit.add1 [11], \$abc$371688$new_new_n4809__ , \lamda_roots_unit.add1 [3] }),
    .Y(\$abc$153262$new_n19481_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dffffffb2000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373063  (
    .A({ \lamda_roots_unit.add1 [6:4], \lamda_roots_unit.add1 [11], \$abc$371688$new_new_n4809__ , \lamda_roots_unit.add1 [3] }),
    .Y(\$abc$153262$new_n19476_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373064  (
    .A({ \lamda_roots_unit.add1 [7:5], \$abc$153262$new_n19479_  }),
    .Y(\$abc$153262$new_n19474_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373065  (
    .A({ \lamda_roots_unit.add1 [5], \lamda_roots_unit.add1 [7:6], \$abc$153262$new_n19479_  }),
    .Y(\$abc$153262$new_n19470_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373066  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg0 [5:2], \lamda_roots_unit.add_GF_dec2_reg0 [0], \lamda_roots_unit.add_GF_dec2_reg0 [1] }),
    .Y(\$abc$371688$new_new_n5939__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000080ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373067  (
    .A({ \lamda_roots_unit.FFF2 , \lamda_roots_unit.add_GF_dec2_reg0 [0], \lamda_roots_unit.add_GF_dec2_reg0 [7], \$abc$371688$new_new_n5939__ , \lamda_roots_unit.add_GF_dec2_reg0 [6] }),
    .Y(\$abc$153262$new_n19451_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373068  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg0 [0], \lamda_roots_unit.add_GF_dec2_reg0 [1], \lamda_roots_unit.FFF2  }),
    .Y(\$abc$153262$new_n19448_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373069  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg0 [3], \lamda_roots_unit.FFF2 , \lamda_roots_unit.add_GF_dec2_reg0 [2], \lamda_roots_unit.add_GF_dec2_reg0 [0], \lamda_roots_unit.add_GF_dec2_reg0 [1] }),
    .Y(\$abc$153262$new_n19442_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373070  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg0 [4], \lamda_roots_unit.FFF2 , \lamda_roots_unit.add_GF_dec2_reg0 [3:2], \lamda_roots_unit.add_GF_dec2_reg0 [0], \lamda_roots_unit.add_GF_dec2_reg0 [1] }),
    .Y(\$abc$153262$new_n19437_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373071  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg0 [5:2], \lamda_roots_unit.add_GF_dec2_reg0 [0], \lamda_roots_unit.add_GF_dec2_reg0 [1] }),
    .Y(\$abc$371688$new_new_n5944__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373072  (
    .A({ \$abc$371688$new_new_n5944__ , \lamda_roots_unit.FFF2  }),
    .Y(\$abc$153262$new_n19434_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373073  (
    .A({ \$abc$371688$new_new_n5939__ , \lamda_roots_unit.add_GF_dec2_reg0 [6], \lamda_roots_unit.FFF2  }),
    .Y(\$abc$153262$new_n19429_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373074  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg0 [7], \lamda_roots_unit.FFF2 , \$abc$371688$new_new_n5939__ , \lamda_roots_unit.add_GF_dec2_reg0 [6] }),
    .Y(\$abc$153262$new_n19426_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373075  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg [1:0], \lamda_roots_unit.add_GF_dec2_reg [8] }),
    .Y(\$abc$153262$new_n19414_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373076  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg [2:0], \lamda_roots_unit.add_GF_dec2_reg [8] }),
    .Y(\$abc$153262$new_n19412_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373077  (
    .A({ \lamda_roots_unit.add_GF_dec2_reg [3], \lamda_roots_unit.add_GF_dec2_reg [0], \lamda_roots_unit.add_GF_dec2_reg [8], \lamda_roots_unit.add_GF_dec2_reg [2:1] }),
    .Y(\$abc$153262$new_n19410_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373078  (
    .A({ \lamda_roots_unit.add2 [0], \lamda_roots_unit.add2 [8] }),
    .Y(\$abc$153262$new_n19401_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373079  (
    .A({ \lamda_roots_unit.add2 [1], \lamda_roots_unit.add2 [9], \lamda_roots_unit.add2 [0], \lamda_roots_unit.add2 [8] }),
    .Y(\$abc$153262$new_n19399_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373080  (
    .A({ \lamda_roots_unit.add2 [2], \lamda_roots_unit.add2 [10], \lamda_roots_unit.add2 [1], \lamda_roots_unit.add2 [9], \lamda_roots_unit.add2 [0], \lamda_roots_unit.add2 [8] }),
    .Y(\$abc$153262$new_n19397_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373081  (
    .A({ \$abc$371688$new_new_n4805__ , \lamda_roots_unit.add2 [3], \lamda_roots_unit.add2 [11] }),
    .Y(\$abc$153262$new_n19395_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dffb200)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373082  (
    .A({ \lamda_roots_unit.add2 [5:3], \$abc$371688$new_new_n4805__ , \lamda_roots_unit.add2 [11] }),
    .Y(\$abc$153262$new_n19389_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4dffffffb2000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373083  (
    .A({ \lamda_roots_unit.add2 [6:3], \$abc$371688$new_new_n4805__ , \lamda_roots_unit.add2 [11] }),
    .Y(\$abc$153262$new_n19386_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbfff4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373084  (
    .A({ \lamda_roots_unit.add2 [7:4], \$abc$153262$new_n19391_  }),
    .Y(\$abc$153262$new_n19384_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373085  (
    .A({ \lamda_roots_unit.add2 [4], \lamda_roots_unit.add2 [7:5], \$abc$153262$new_n19391_  }),
    .Y(\$abc$153262$new_n19380_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373086  (
    .A({ \$abc$371688$new_new_n5500__ , \$abc$371688$new_new_n5159__ , \lamda_roots_unit.chk_flag , \lamda_roots_unit.yes , \lamda_roots_unit.X3 [1], \lamda_roots_unit.X3 [3] }),
    .Y(\$abc$153262$li2069_li2069 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373087  (
    .A({ \input_syndromes_unit.unit1.count_in0 [2], \input_syndromes_unit.CE_GF_mult_add  }),
    .Y(\$abc$153262$li2068_li2068 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373088  (
    .A({ \$auto$ff.cc:740:flip_bits$233404 , \$auto$ff.cc:740:flip_bits$233408 , \$auto$ff.cc:740:flip_bits$233392 , \$auto$ff.cc:740:flip_bits$233388 , \$auto$ff.cc:740:flip_bits$233384 , \$auto$ff.cc:740:flip_bits$233380  }),
    .Y(\$abc$371688$new_new_n5961__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hef)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373089  (
    .A({ \$abc$371688$new_new_n5961__ , \$auto$ff.cc:740:flip_bits$233400 , \$auto$ff.cc:740:flip_bits$233396  }),
    .Y(\$abc$153262$new_n19349_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373090  (
    .A({ \input_syndromes_unit.ip2_0 [0], \input_syndromes_unit.ip1_1 [0] }),
    .Y(\$abc$153262$new_n19340_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373091  (
    .A({ \input_syndromes_unit.ip1_1 [1], \input_syndromes_unit.ip2_0 [1:0], \input_syndromes_unit.ip1_1 [0] }),
    .Y(\$abc$153262$new_n19338_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373092  (
    .A({ \input_syndromes_unit.ip2_0 [2], \input_syndromes_unit.ip1_1 [2:1], \input_syndromes_unit.ip2_0 [1:0], \input_syndromes_unit.ip1_1 [0] }),
    .Y(\$abc$153262$new_n19336_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373093  (
    .A({ \input_syndromes_unit.ip2_0 [4], \input_syndromes_unit.ip1_1 [4], \$abc$371688$new_new_n4802__ , \input_syndromes_unit.ip2_0 [3], \input_syndromes_unit.ip1_1 [3] }),
    .Y(\$abc$153262$new_n19330_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373094  (
    .A({ \$abc$371688$new_new_n4802__ , \input_syndromes_unit.ip2_0 [3], \input_syndromes_unit.ip1_1 [3] }),
    .Y(\$abc$371688$new_new_n5967__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373095  (
    .A({ \input_syndromes_unit.ip2_0 [5], \input_syndromes_unit.ip1_1 [5], \$abc$371688$new_new_n5967__ , \input_syndromes_unit.ip2_0 [4], \input_syndromes_unit.ip1_1 [4] }),
    .Y(\$abc$153262$new_n19328_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he8c0fce8173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373096  (
    .A({ \input_syndromes_unit.ip2_0 [6], \$abc$371688$new_new_n5967__ , \input_syndromes_unit.ip2_0 [4], \input_syndromes_unit.ip2_0 [5], \input_syndromes_unit.ip1_1 [5:4] }),
    .Y(\$abc$371688$new_new_n5969__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373097  (
    .A({ \$abc$371688$new_new_n5969__ , \input_syndromes_unit.ip1_1 [6] }),
    .Y(\$abc$153262$new_n19324_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hc33ca55a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373098  (
    .A({ \$abc$371688$new_new_n5969__ , \input_syndromes_unit.ip2_0 [7], \input_syndromes_unit.ip1_1 [7], \input_syndromes_unit.ip2_0 [6], \input_syndromes_unit.ip1_1 [6] }),
    .Y(\$abc$153262$new_n19322_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfcc0faa0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373099  (
    .A({ \$abc$371688$new_new_n5969__ , \input_syndromes_unit.ip2_0 [7], \input_syndromes_unit.ip1_1 [7], \input_syndromes_unit.ip2_0 [6], \input_syndromes_unit.ip1_1 [6] }),
    .Y(\$abc$153262$new_n19316_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000ffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373100  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit0.out_GF_mult_0 [0], \input_syndromes_unit.unit0.out_GF_mult_0 [5], \$abc$371688$new_new_n4800__ , \input_syndromes_unit.unit0.out_GF_mult_0 [7:6] }),
    .Y(\$abc$153262$new_n19282_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373101  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit0.out_GF_mult_0 [0], \input_syndromes_unit.unit0.out_GF_mult_0 [1] }),
    .Y(\$abc$153262$new_n19276_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373102  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit0.out_GF_mult_0 [2], \input_syndromes_unit.unit0.out_GF_mult_0 [0], \input_syndromes_unit.unit0.out_GF_mult_0 [1] }),
    .Y(\$abc$153262$new_n19273_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373103  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit0.out_GF_mult_0 [3:2], \input_syndromes_unit.unit0.out_GF_mult_0 [0], \input_syndromes_unit.unit0.out_GF_mult_0 [1] }),
    .Y(\$abc$153262$new_n19270_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373104  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit0.out_GF_mult_0 [4], \input_syndromes_unit.unit0.out_GF_mult_0 [2], \input_syndromes_unit.unit0.out_GF_mult_0 [3], \input_syndromes_unit.unit0.out_GF_mult_0 [0], \input_syndromes_unit.unit0.out_GF_mult_0 [1] }),
    .Y(\$abc$153262$new_n19266_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373105  (
    .A({ \$abc$135148$lo001 , \$abc$371688$new_new_n4800__ , \input_syndromes_unit.unit0.out_GF_mult_0 [5] }),
    .Y(\$abc$153262$new_n19263_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373106  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit0.out_GF_mult_0 [6], \$abc$371688$new_new_n4800__ , \input_syndromes_unit.unit0.out_GF_mult_0 [5] }),
    .Y(\$abc$153262$new_n19259_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373107  (
    .A({ \input_syndromes_unit.unit0.add_inputs [3], \input_syndromes_unit.unit0.add_inputs [0], \input_syndromes_unit.unit0.add_inputs [8], \input_syndromes_unit.unit0.add_inputs [1], \input_syndromes_unit.unit0.add_inputs [2] }),
    .Y(\$abc$153262$new_n19232_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373108  (
    .A({ \input_syndromes_unit.unit0.add_inputs [4:3], \input_syndromes_unit.unit0.add_inputs [0], \input_syndromes_unit.unit0.add_inputs [8], \input_syndromes_unit.unit0.add_inputs [1], \input_syndromes_unit.unit0.add_inputs [2] }),
    .Y(\$abc$153262$new_n19229_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373109  (
    .A({ \$abc$371688$new_new_n4795__ , \input_syndromes_unit.unit0.add_inputs [5] }),
    .Y(\$abc$153262$new_n19227_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373110  (
    .A({ \input_syndromes_unit.unit0.add_inputs [7], \$abc$371688$new_new_n4795__ , \input_syndromes_unit.unit0.add_inputs [6:5] }),
    .Y(\$abc$153262$new_n19222_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373111  (
    .A({ \input_syndromes_unit.unit0.xor_reg0 [0], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit0.out_GF_dec [0], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n19213_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373112  (
    .A({ \input_syndromes_unit.unit0.xor_reg0 [2], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit0.out_GF_dec [2], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n19203_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373113  (
    .A({ \input_syndromes_unit.unit0.xor_reg0 [3], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit0.out_GF_dec [3], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n19198_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373114  (
    .A({ \input_syndromes_unit.unit0.xor_reg0 [4], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit0.out_GF_dec [4], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n19193_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373115  (
    .A({ \input_syndromes_unit.unit0.xor_reg0 [6], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit0.out_GF_dec [6], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n19183_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373116  (
    .A({ \input_syndromes_unit.unit0.xor_reg0 [7], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit0.out_GF_dec [7], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n19178_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373117  (
    .A({ \input_syndromes_unit.unit0.xor_reg1 [0], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit0.out_GF_dec [0], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n19173_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373118  (
    .A({ \input_syndromes_unit.unit0.xor_reg1 [2], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit0.out_GF_dec [2], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n19163_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373119  (
    .A({ \input_syndromes_unit.unit0.xor_reg1 [3], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit0.out_GF_dec [3], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n19158_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373120  (
    .A({ \input_syndromes_unit.unit0.xor_reg1 [4], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit0.out_GF_dec [4], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n19153_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373121  (
    .A({ \input_syndromes_unit.unit0.xor_reg1 [6], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit0.out_GF_dec [6], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n19143_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373122  (
    .A({ \input_syndromes_unit.unit0.xor_reg1 [7], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit0.out_GF_dec [7], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n19138_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373123  (
    .A({ \input_syndromes_unit.unit0.xor_reg2 [0], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit0.out_GF_dec [0] }),
    .Y(\$abc$153262$new_n19133_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373124  (
    .A({ \input_syndromes_unit.unit0.xor_reg2 [4], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit0.out_GF_dec [4] }),
    .Y(\$abc$153262$new_n19113_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373125  (
    .A({ \input_syndromes_unit.unit0.xor_reg2 [5], \$abc$371688$new_new_n4783__ , \input_syndromes_unit.unit0.out_GF_dec [5], \$abc$371688$new_new_n4781__  }),
    .Y(\$abc$153262$new_n19108_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373126  (
    .A({ \input_syndromes_unit.unit0.xor_reg2 [6], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit0.out_GF_dec [6] }),
    .Y(\$abc$153262$new_n19103_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373127  (
    .A({ \input_syndromes_unit.unit0.xor_reg3 [1], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit0.out_GF_dec [1], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n19088_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373128  (
    .A({ \input_syndromes_unit.unit0.xor_reg3 [2], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit0.out_GF_dec [2], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n19083_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373129  (
    .A({ \input_syndromes_unit.unit0.xor_reg3 [3], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit0.out_GF_dec [3], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n19078_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373130  (
    .A({ \input_syndromes_unit.unit0.xor_reg3 [5], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit0.out_GF_dec [5], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n19068_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373131  (
    .A({ \input_syndromes_unit.unit0.xor_reg3 [6], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit0.out_GF_dec [6], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n19063_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373132  (
    .A({ \input_syndromes_unit.unit0.xor_reg3 [7], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit0.out_GF_dec [7], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n19058_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373133  (
    .A({ \input_syndromes_unit.unit0.xor_reg4 [1], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit0.out_GF_dec [1], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n19048_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373134  (
    .A({ \input_syndromes_unit.unit0.xor_reg4 [2], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit0.out_GF_dec [2], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n19043_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373135  (
    .A({ \input_syndromes_unit.unit0.xor_reg4 [3], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit0.out_GF_dec [3], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n19038_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373136  (
    .A({ \input_syndromes_unit.unit0.xor_reg4 [5], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit0.out_GF_dec [5], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n19028_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373137  (
    .A({ \input_syndromes_unit.unit0.xor_reg4 [6], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit0.out_GF_dec [6], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n19023_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373138  (
    .A({ \input_syndromes_unit.unit0.xor_reg4 [7], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit0.out_GF_dec [7], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n19018_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373139  (
    .A({ \input_syndromes_unit.unit0.xor_reg5 [1], \input_syndromes_unit.unit0.out_GF_dec [1], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n19008_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373140  (
    .A({ \input_syndromes_unit.unit0.xor_reg5 [2], \input_syndromes_unit.unit0.out_GF_dec [2], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n19003_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373141  (
    .A({ \input_syndromes_unit.unit0.xor_reg5 [3], \input_syndromes_unit.unit0.out_GF_dec [3], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18998_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373142  (
    .A({ \input_syndromes_unit.unit0.xor_reg5 [5], \input_syndromes_unit.unit0.out_GF_dec [5], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18988_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373143  (
    .A({ \input_syndromes_unit.unit0.xor_reg5 [6], \input_syndromes_unit.unit0.out_GF_dec [6], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18983_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373144  (
    .A({ \input_syndromes_unit.unit0.xor_reg5 [7], \input_syndromes_unit.unit0.out_GF_dec [7], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18978_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373145  (
    .A({ \input_syndromes_unit.unit0.xor_reg6 [1], \input_syndromes_unit.unit0.out_GF_dec [1], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18968_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373146  (
    .A({ \input_syndromes_unit.unit0.xor_reg6 [2], \input_syndromes_unit.unit0.out_GF_dec [2], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18963_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373147  (
    .A({ \input_syndromes_unit.unit0.xor_reg6 [3], \input_syndromes_unit.unit0.out_GF_dec [3], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18958_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373148  (
    .A({ \input_syndromes_unit.unit0.xor_reg6 [5], \input_syndromes_unit.unit0.out_GF_dec [5], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18948_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373149  (
    .A({ \input_syndromes_unit.unit0.xor_reg6 [6], \input_syndromes_unit.unit0.out_GF_dec [6], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18943_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373150  (
    .A({ \input_syndromes_unit.unit0.xor_reg6 [7], \input_syndromes_unit.unit0.out_GF_dec [7], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18938_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373151  (
    .A({ \input_syndromes_unit.unit0.xor_reg7 [1], \$abc$371688$new_new_n4764__ , \input_syndromes_unit.unit0.out_GF_dec [1], \$abc$371688$new_new_n4761__  }),
    .Y(\$abc$153262$new_n18928_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373152  (
    .A({ \input_syndromes_unit.unit0.xor_reg7 [3], \$abc$371688$new_new_n4764__ , \input_syndromes_unit.unit0.out_GF_dec [3], \$abc$371688$new_new_n4761__  }),
    .Y(\$abc$153262$new_n18918_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373153  (
    .A({ \input_syndromes_unit.unit0.xor_reg7 [5], \$abc$371688$new_new_n4764__ , \input_syndromes_unit.unit0.out_GF_dec [5], \$abc$371688$new_new_n4761__  }),
    .Y(\$abc$153262$new_n18908_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373154  (
    .A({ \input_syndromes_unit.unit0.xor_reg7 [7], \$abc$371688$new_new_n4764__ , \input_syndromes_unit.unit0.out_GF_dec [7], \$abc$371688$new_new_n4761__  }),
    .Y(\$abc$153262$new_n18898_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373155  (
    .A({ \input_syndromes_unit.ip2_1 [1], \input_syndromes_unit.ip1_1 [1], \input_syndromes_unit.ip2_1 [0], \input_syndromes_unit.ip1_1 [0] }),
    .Y(\$abc$153262$new_n18891_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373156  (
    .A({ \input_syndromes_unit.ip2_1 [2], \input_syndromes_unit.ip1_1 [2], \input_syndromes_unit.ip2_1 [1], \input_syndromes_unit.ip1_1 [1], \input_syndromes_unit.ip2_1 [0], \input_syndromes_unit.ip1_1 [0] }),
    .Y(\$abc$153262$new_n18889_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0157157f157f157f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373157  (
    .A({ \input_syndromes_unit.ip2_1 [0], \input_syndromes_unit.ip1_1 [0], \input_syndromes_unit.ip2_1 [2:1], \input_syndromes_unit.ip1_1 [1], \input_syndromes_unit.ip1_1 [2] }),
    .Y(\$abc$371688$new_new_n6030__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373158  (
    .A({ \$abc$371688$new_new_n6030__ , \input_syndromes_unit.ip2_1 [3], \input_syndromes_unit.ip1_1 [3] }),
    .Y(\$abc$153262$new_n18887_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373159  (
    .A({ \input_syndromes_unit.ip2_1 [4], \input_syndromes_unit.ip1_1 [4], \$abc$371688$new_new_n6030__ , \input_syndromes_unit.ip2_1 [3], \input_syndromes_unit.ip1_1 [3] }),
    .Y(\$abc$153262$new_n18883_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373160  (
    .A({ \input_syndromes_unit.ip2_1 [5], \input_syndromes_unit.ip1_1 [5], \$abc$153262$new_n18883_ , \input_syndromes_unit.ip2_1 [4], \input_syndromes_unit.ip1_1 [4] }),
    .Y(\$abc$153262$new_n18881_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373161  (
    .A({ \input_syndromes_unit.ip2_1 [6], \input_syndromes_unit.ip1_1 [6], \$abc$153262$new_n18881_ , \input_syndromes_unit.ip2_1 [5], \input_syndromes_unit.ip1_1 [5] }),
    .Y(\$abc$153262$new_n18877_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373162  (
    .A({ \input_syndromes_unit.ip2_1 [7], \input_syndromes_unit.ip1_1 [7], \$abc$153262$new_n18877_ , \input_syndromes_unit.ip2_1 [6], \input_syndromes_unit.ip1_1 [6] }),
    .Y(\$abc$153262$new_n18875_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefae8a08)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373163  (
    .A({ \input_syndromes_unit.ip2_1 [7:6], \$abc$153262$new_n18877_ , \input_syndromes_unit.ip1_1 [6], \input_syndromes_unit.ip1_1 [7] }),
    .Y(\$abc$153262$new_n18869_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373164  (
    .A({ \input_syndromes_unit.unit1.out_GF_mult_0 [4:0], \input_syndromes_unit.unit1.out_GF_mult_0 [5] }),
    .Y(\$abc$371688$new_new_n6037__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373165  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit1.out_GF_mult_0 [0], \input_syndromes_unit.unit1.out_GF_mult_0 [6], \$abc$371688$new_new_n6037__ , \input_syndromes_unit.unit1.out_GF_mult_0 [7] }),
    .Y(\$abc$153262$new_n18835_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373166  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit1.out_GF_mult_0 [1:0] }),
    .Y(\$abc$153262$new_n18829_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373167  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit1.out_GF_mult_0 [2:0] }),
    .Y(\$abc$153262$new_n18826_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373168  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit1.out_GF_mult_0 [3:0] }),
    .Y(\$abc$153262$new_n18823_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373169  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit1.out_GF_mult_0 [4:0] }),
    .Y(\$abc$153262$new_n18819_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373170  (
    .A({ \input_syndromes_unit.unit1.out_GF_mult_0 [4:3], \input_syndromes_unit.unit1.out_GF_mult_0 [1:0] }),
    .Y(\$abc$371688$new_new_n6043__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373171  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit1.out_GF_mult_0 [5], \$abc$371688$new_new_n6043__ , \input_syndromes_unit.unit1.out_GF_mult_0 [2] }),
    .Y(\$abc$153262$new_n18816_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373172  (
    .A({ \$abc$135148$lo001 , \$abc$371688$new_new_n6037__ , \input_syndromes_unit.unit1.out_GF_mult_0 [6] }),
    .Y(\$abc$153262$new_n18812_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373173  (
    .A({ \$abc$135148$lo001 , \input_syndromes_unit.unit1.out_GF_mult_0 [7], \$abc$371688$new_new_n6037__ , \input_syndromes_unit.unit1.out_GF_mult_0 [6] }),
    .Y(\$abc$153262$new_n18809_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h5c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373174  (
    .A({ \input_syndromes_unit.CE_GF_mult_add , \input_syndromes_unit.unit1.count_in0 [2], \$abc$129531$lo067  }),
    .Y(\$abc$153262$li1950_li1950 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h5c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373175  (
    .A({ \input_syndromes_unit.CE_GF_mult_add , \input_syndromes_unit.unit1.count_in0 [2], \$abc$129531$lo068  }),
    .Y(\$abc$153262$li1949_li1949 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373176  (
    .A({ \input_syndromes_unit.unit1.add_inputs [0], \input_syndromes_unit.unit1.add_inputs [8] }),
    .Y(\$abc$153262$new_n18789_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373177  (
    .A({ \input_syndromes_unit.unit1.add_inputs [1:0], \input_syndromes_unit.unit1.add_inputs [8] }),
    .Y(\$abc$153262$new_n18787_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373178  (
    .A({ \input_syndromes_unit.unit1.add_inputs [2:0], \input_syndromes_unit.unit1.add_inputs [8] }),
    .Y(\$abc$153262$new_n18785_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373179  (
    .A({ \input_syndromes_unit.unit1.add_inputs [3:0], \input_syndromes_unit.unit1.add_inputs [8] }),
    .Y(\$abc$153262$new_n18783_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373180  (
    .A({ \input_syndromes_unit.unit1.add_inputs [4:0], \input_syndromes_unit.unit1.add_inputs [8] }),
    .Y(\$abc$153262$new_n18780_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373181  (
    .A({ \input_syndromes_unit.unit1.add_inputs [5], \$abc$371688$new_new_n4757__ , \input_syndromes_unit.unit1.add_inputs [4] }),
    .Y(\$abc$153262$new_n18778_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373182  (
    .A({ \input_syndromes_unit.unit1.add_inputs [7], \$abc$371688$new_new_n4757__ , \input_syndromes_unit.unit1.add_inputs [4], \input_syndromes_unit.unit1.add_inputs [6:5] }),
    .Y(\$abc$153262$new_n18773_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373183  (
    .A({ \input_syndromes_unit.unit1.xor_reg0 [0], \$abc$153262$li2066_li2066 , \$abc$371688$new_new_n4755__ , \input_syndromes_unit.unit1.out_GF_dec [0] }),
    .Y(\$abc$153262$new_n18764_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373184  (
    .A({ \input_syndromes_unit.unit1.xor_reg0 [1], \$abc$153262$li2066_li2066 , \$abc$371688$new_new_n4755__ , \input_syndromes_unit.unit1.out_GF_dec [1] }),
    .Y(\$abc$153262$new_n18759_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373185  (
    .A({ \input_syndromes_unit.unit1.xor_reg0 [3], \$abc$153262$li2066_li2066 , \$abc$371688$new_new_n4755__ , \input_syndromes_unit.unit1.out_GF_dec [3] }),
    .Y(\$abc$153262$new_n18749_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373186  (
    .A({ \input_syndromes_unit.unit1.xor_reg0 [4], \$abc$153262$li2066_li2066 , \$abc$371688$new_new_n4755__ , \input_syndromes_unit.unit1.out_GF_dec [4] }),
    .Y(\$abc$153262$new_n18744_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373187  (
    .A({ \input_syndromes_unit.unit1.xor_reg0 [5], \$abc$153262$li2066_li2066 , \$abc$371688$new_new_n4755__ , \input_syndromes_unit.unit1.out_GF_dec [5] }),
    .Y(\$abc$153262$new_n18739_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373188  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17341 , \$auto$memory_libmap.cc:2436:execute$17348 [6], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[6]  }),
    .Y(\input_syndromes_unit.unit1.out_GF_dec [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373189  (
    .A({ \input_syndromes_unit.unit1.xor_reg0 [6], \$abc$153262$li2066_li2066 , \input_syndromes_unit.unit1.out_GF_dec [6], \$abc$371688$new_new_n4755__  }),
    .Y(\$abc$153262$new_n18734_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373190  (
    .A({ \input_syndromes_unit.unit1.xor_reg0 [7], \$abc$153262$li2066_li2066 , \$abc$371688$new_new_n4755__ , \input_syndromes_unit.unit1.out_GF_dec [7] }),
    .Y(\$abc$153262$new_n18729_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373191  (
    .A({ \input_syndromes_unit.unit1.xor_reg1 [0], \$abc$371688$new_new_n4750__ , \$abc$371688$new_new_n4747__ , \input_syndromes_unit.unit1.out_GF_dec [0] }),
    .Y(\$abc$153262$new_n18724_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373192  (
    .A({ \input_syndromes_unit.unit1.xor_reg1 [1], \$abc$371688$new_new_n4750__ , \$abc$371688$new_new_n4747__ , \input_syndromes_unit.unit1.out_GF_dec [1] }),
    .Y(\$abc$153262$new_n18719_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373193  (
    .A({ \input_syndromes_unit.unit1.xor_reg1 [3], \$abc$371688$new_new_n4750__ , \$abc$371688$new_new_n4747__ , \input_syndromes_unit.unit1.out_GF_dec [3] }),
    .Y(\$abc$153262$new_n18709_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373194  (
    .A({ \input_syndromes_unit.unit1.xor_reg1 [4], \$abc$371688$new_new_n4750__ , \$abc$371688$new_new_n4747__ , \input_syndromes_unit.unit1.out_GF_dec [4] }),
    .Y(\$abc$153262$new_n18704_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373195  (
    .A({ \input_syndromes_unit.unit1.xor_reg1 [5], \$abc$371688$new_new_n4750__ , \$abc$371688$new_new_n4747__ , \input_syndromes_unit.unit1.out_GF_dec [5] }),
    .Y(\$abc$153262$new_n18699_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373196  (
    .A({ \input_syndromes_unit.unit1.xor_reg1 [6], \$abc$371688$new_new_n4750__ , \input_syndromes_unit.unit1.out_GF_dec [6], \$abc$371688$new_new_n4747__  }),
    .Y(\$abc$153262$new_n18694_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373197  (
    .A({ \input_syndromes_unit.unit1.xor_reg1 [7], \$abc$371688$new_new_n4750__ , \$abc$371688$new_new_n4747__ , \input_syndromes_unit.unit1.out_GF_dec [7] }),
    .Y(\$abc$153262$new_n18689_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373198  (
    .A({ \input_syndromes_unit.unit1.xor_reg2 [0], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit1.out_GF_dec [0] }),
    .Y(\$abc$153262$new_n18684_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373199  (
    .A({ \input_syndromes_unit.unit1.xor_reg2 [1], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit1.out_GF_dec [1] }),
    .Y(\$abc$153262$new_n18679_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373200  (
    .A({ \input_syndromes_unit.unit1.xor_reg2 [2], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit1.out_GF_dec [2] }),
    .Y(\$abc$153262$new_n18674_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373201  (
    .A({ \input_syndromes_unit.unit1.xor_reg2 [3], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit1.out_GF_dec [3] }),
    .Y(\$abc$153262$new_n18669_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373202  (
    .A({ \input_syndromes_unit.unit1.xor_reg2 [4], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit1.out_GF_dec [4] }),
    .Y(\$abc$153262$new_n18664_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373203  (
    .A({ \input_syndromes_unit.unit1.xor_reg2 [5], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit1.out_GF_dec [5] }),
    .Y(\$abc$153262$new_n18659_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373204  (
    .A({ \input_syndromes_unit.unit1.xor_reg2 [6], \$abc$371688$new_new_n4783__ , \input_syndromes_unit.unit1.out_GF_dec [6], \$abc$371688$new_new_n4781__  }),
    .Y(\$abc$153262$new_n18654_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373205  (
    .A({ \input_syndromes_unit.unit1.xor_reg2 [7], \$abc$371688$new_new_n4783__ , \$abc$371688$new_new_n4781__ , \input_syndromes_unit.unit1.out_GF_dec [7] }),
    .Y(\$abc$153262$new_n18649_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373206  (
    .A({ \input_syndromes_unit.unit1.xor_reg3 [0], \$abc$371688$new_new_n4744__ , \$abc$371688$new_new_n4741__ , \input_syndromes_unit.unit1.out_GF_dec [0] }),
    .Y(\$abc$153262$new_n18644_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373207  (
    .A({ \input_syndromes_unit.unit1.xor_reg3 [2], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit1.out_GF_dec [2], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n18634_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373208  (
    .A({ \input_syndromes_unit.unit1.xor_reg3 [3], \$abc$371688$new_new_n4744__ , \$abc$371688$new_new_n4741__ , \input_syndromes_unit.unit1.out_GF_dec [3] }),
    .Y(\$abc$153262$new_n18629_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373209  (
    .A({ \input_syndromes_unit.unit1.xor_reg3 [4], \$abc$371688$new_new_n4744__ , \$abc$371688$new_new_n4741__ , \input_syndromes_unit.unit1.out_GF_dec [4] }),
    .Y(\$abc$153262$new_n18624_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373210  (
    .A({ \input_syndromes_unit.unit1.xor_reg3 [5], \$abc$371688$new_new_n4744__ , \$abc$371688$new_new_n4741__ , \input_syndromes_unit.unit1.out_GF_dec [5] }),
    .Y(\$abc$153262$new_n18619_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373211  (
    .A({ \input_syndromes_unit.unit1.xor_reg3 [6], \$abc$371688$new_new_n4744__ , \input_syndromes_unit.unit1.out_GF_dec [6], \$abc$371688$new_new_n4741__  }),
    .Y(\$abc$153262$new_n18614_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373212  (
    .A({ \input_syndromes_unit.unit1.xor_reg3 [7], \$abc$371688$new_new_n4744__ , \$abc$371688$new_new_n4741__ , \input_syndromes_unit.unit1.out_GF_dec [7] }),
    .Y(\$abc$153262$new_n18609_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373213  (
    .A({ \input_syndromes_unit.unit1.xor_reg4 [0], \$abc$371688$new_new_n4738__ , \$abc$371688$new_new_n4736__ , \input_syndromes_unit.unit1.out_GF_dec [0] }),
    .Y(\$abc$153262$new_n18598_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373214  (
    .A({ \input_syndromes_unit.unit1.xor_reg4 [1], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit1.out_GF_dec [1], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n18593_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373215  (
    .A({ \input_syndromes_unit.unit1.xor_reg4 [2], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit1.out_GF_dec [2], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n18588_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373216  (
    .A({ \input_syndromes_unit.unit1.xor_reg4 [3], \$abc$371688$new_new_n4738__ , \$abc$371688$new_new_n4736__ , \input_syndromes_unit.unit1.out_GF_dec [3] }),
    .Y(\$abc$153262$new_n18583_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373217  (
    .A({ \input_syndromes_unit.unit1.xor_reg4 [4], \$abc$371688$new_new_n4738__ , \$abc$371688$new_new_n4736__ , \input_syndromes_unit.unit1.out_GF_dec [4] }),
    .Y(\$abc$153262$new_n18578_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373218  (
    .A({ \input_syndromes_unit.unit1.xor_reg4 [5], \$abc$371688$new_new_n4738__ , \$abc$371688$new_new_n4736__ , \input_syndromes_unit.unit1.out_GF_dec [5] }),
    .Y(\$abc$153262$new_n18573_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373219  (
    .A({ \input_syndromes_unit.unit1.xor_reg4 [6], \$abc$371688$new_new_n4738__ , \input_syndromes_unit.unit1.out_GF_dec [6], \$abc$371688$new_new_n4736__  }),
    .Y(\$abc$153262$new_n18568_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373220  (
    .A({ \input_syndromes_unit.unit1.xor_reg5 [0], \$abc$371688$new_new_n4734__ , \input_syndromes_unit.unit1.out_GF_dec [0], \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18556_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373221  (
    .A({ \input_syndromes_unit.unit1.xor_reg5 [1], \input_syndromes_unit.unit1.out_GF_dec [1], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18551_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373222  (
    .A({ \input_syndromes_unit.unit1.xor_reg5 [2], \input_syndromes_unit.unit1.out_GF_dec [2], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18546_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373223  (
    .A({ \input_syndromes_unit.unit1.xor_reg5 [3], \$abc$371688$new_new_n4734__ , \input_syndromes_unit.unit1.out_GF_dec [3], \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18541_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373224  (
    .A({ \input_syndromes_unit.unit1.xor_reg5 [4], \$abc$371688$new_new_n4734__ , \input_syndromes_unit.unit1.out_GF_dec [4], \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18536_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373225  (
    .A({ \input_syndromes_unit.unit1.xor_reg5 [6], \input_syndromes_unit.unit1.out_GF_dec [6], \$abc$371688$new_new_n4734__ , \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18526_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373226  (
    .A({ \input_syndromes_unit.unit1.xor_reg5 [7], \$abc$371688$new_new_n4734__ , \input_syndromes_unit.unit1.out_GF_dec [7], \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_  }),
    .Y(\$abc$153262$new_n18521_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373227  (
    .A({ \input_syndromes_unit.unit1.xor_reg6 [0], \$abc$371688$new_new_n4728__ , \input_syndromes_unit.unit1.out_GF_dec [0], \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18514_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373228  (
    .A({ \input_syndromes_unit.unit1.xor_reg6 [1], \input_syndromes_unit.unit1.out_GF_dec [1], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18509_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373229  (
    .A({ \input_syndromes_unit.unit1.xor_reg6 [2], \input_syndromes_unit.unit1.out_GF_dec [2], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18504_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373230  (
    .A({ \input_syndromes_unit.unit1.xor_reg6 [4], \$abc$371688$new_new_n4728__ , \input_syndromes_unit.unit1.out_GF_dec [4], \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18494_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373231  (
    .A({ \input_syndromes_unit.unit1.xor_reg6 [5], \input_syndromes_unit.unit1.out_GF_dec [5], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18489_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373232  (
    .A({ \input_syndromes_unit.unit1.xor_reg6 [6], \input_syndromes_unit.unit1.out_GF_dec [6], \$abc$371688$new_new_n4728__ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18484_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373233  (
    .A({ \input_syndromes_unit.unit1.xor_reg6 [7], \$abc$371688$new_new_n4728__ , \input_syndromes_unit.unit1.out_GF_dec [7], \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n18479_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373234  (
    .A({ \input_syndromes_unit.unit1.xor_reg7 [0], \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4761__ , \input_syndromes_unit.unit1.out_GF_dec [0] }),
    .Y(\$abc$153262$new_n18472_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373235  (
    .A({ \input_syndromes_unit.unit1.xor_reg7 [1], \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4761__ , \input_syndromes_unit.unit1.out_GF_dec [1] }),
    .Y(\$abc$153262$new_n18467_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373236  (
    .A({ \input_syndromes_unit.unit1.xor_reg7 [2], \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4761__ , \input_syndromes_unit.unit1.out_GF_dec [2] }),
    .Y(\$abc$153262$new_n18462_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373237  (
    .A({ \input_syndromes_unit.unit1.xor_reg7 [3], \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4761__ , \input_syndromes_unit.unit1.out_GF_dec [3] }),
    .Y(\$abc$153262$new_n18457_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373238  (
    .A({ \input_syndromes_unit.unit1.xor_reg7 [4], \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4761__ , \input_syndromes_unit.unit1.out_GF_dec [4] }),
    .Y(\$abc$153262$new_n18452_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373239  (
    .A({ \input_syndromes_unit.unit1.xor_reg7 [5], \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4761__ , \input_syndromes_unit.unit1.out_GF_dec [5] }),
    .Y(\$abc$153262$new_n18447_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373240  (
    .A({ \input_syndromes_unit.unit1.xor_reg7 [6], \$abc$371688$new_new_n4764__ , \input_syndromes_unit.unit1.out_GF_dec [6], \$abc$371688$new_new_n4761__  }),
    .Y(\$abc$153262$new_n18442_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373241  (
    .A({ \input_syndromes_unit.unit1.xor_reg7 [7], \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4761__ , \input_syndromes_unit.unit1.out_GF_dec [7] }),
    .Y(\$abc$153262$new_n18437_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373242  (
    .A({ \$iopadmap$CE , \input_syndromes_unit.W_Add [0] }),
    .Y(\$abc$153262$li1859_li1859 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373243  (
    .A({ \input_syndromes_unit.W_Add [0], \input_syndromes_unit.W_Add [1] }),
    .Y(\$abc$153262$new_n18421_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373244  (
    .A({ \$abc$136354$lo014 , \$abc$136354$lo011 , \$abc$136354$lo015 , \input_syndromes_unit.W_Add [4], \input_syndromes_unit.W_Add [5] }),
    .Y(\$abc$371688$new_new_n6117__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe03)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373245  (
    .A({ \$abc$136354$lo010 , \input_syndromes_unit.W_Add [0], \input_syndromes_unit.W_Add [1], \$abc$371688$new_new_n6117__  }),
    .Y(\$abc$153262$new_n18419_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373246  (
    .A({ \$abc$136354$lo011 , \$abc$136354$lo010 , \input_syndromes_unit.W_Add [0], \input_syndromes_unit.W_Add [1] }),
    .Y(\$abc$153262$new_n18416_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373247  (
    .A({ \$abc$136354$lo010 , \input_syndromes_unit.W_Add [0], \input_syndromes_unit.W_Add [1] }),
    .Y(\$abc$371688$new_new_n6120__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373248  (
    .A({ \input_syndromes_unit.W_Add [4], \$abc$371688$new_new_n6117__ , \$abc$371688$new_new_n6120__ , \$abc$136354$lo011  }),
    .Y(\$abc$153262$new_n18412_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00bf0040)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373249  (
    .A({ \input_syndromes_unit.W_Add [5], \$abc$371688$new_new_n6117__ , \$abc$371688$new_new_n6120__ , \$abc$136354$lo011 , \input_syndromes_unit.W_Add [4] }),
    .Y(\$abc$153262$new_n18409_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373250  (
    .A({ \$abc$136354$lo015 , \$abc$371688$new_new_n4719__ , \$abc$136354$lo014  }),
    .Y(\$abc$153262$new_n18404_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373251  (
    .A({ \input_syndromes_unit.x_power_10 [0], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18398_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373252  (
    .A({ \input_syndromes_unit.x_power_10 [0], \input_syndromes_unit.x_power_10 [1], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18396_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0807)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373253  (
    .A({ \input_syndromes_unit.x_power_10 [2], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_10 [0], \input_syndromes_unit.x_power_10 [1] }),
    .Y(\$abc$153262$new_n18393_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000700f8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373254  (
    .A({ \input_syndromes_unit.x_power_10 [3], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_10 [2], \input_syndromes_unit.x_power_10 [0], \input_syndromes_unit.x_power_10 [1] }),
    .Y(\$abc$153262$new_n18390_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373255  (
    .A(\input_syndromes_unit.x_power_10 [3:0]),
    .Y(\$abc$371688$new_new_n6128__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h41)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373256  (
    .A({ \$abc$371688$new_new_n6128__ , \input_syndromes_unit.x_power_10 [4], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18386_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373257  (
    .A({ \input_syndromes_unit.x_power_10 [5], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6128__ , \input_syndromes_unit.x_power_10 [4] }),
    .Y(\$abc$153262$new_n18383_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfbf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373258  (
    .A({ \input_syndromes_unit.x_power_10 [7], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n4717__ , \input_syndromes_unit.x_power_10 [6] }),
    .Y(\$abc$153262$new_n18375_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373259  (
    .A({ \$abc$371688$new_new_n4717__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_10 [7:6] }),
    .Y(\$abc$153262$new_n18370_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373260  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_11 [0] }),
    .Y(\$abc$153262$new_n18359_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373261  (
    .A({ \input_syndromes_unit.x_power_12 [0], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18355_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h41)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373262  (
    .A({ \input_syndromes_unit.x_power_12 [1:0], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18353_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h010e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373263  (
    .A({ \input_syndromes_unit.x_power_12 [2], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_12 [0], \input_syndromes_unit.x_power_12 [1] }),
    .Y(\$abc$153262$new_n18350_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff1fffe0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373264  (
    .A({ \input_syndromes_unit.x_power_12 [3], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_12 [2], \input_syndromes_unit.x_power_12 [0], \input_syndromes_unit.x_power_12 [1] }),
    .Y(\$abc$153262$new_n18347_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373265  (
    .A({ \input_syndromes_unit.x_power_12 [3:2], \input_syndromes_unit.x_power_12 [0], \input_syndromes_unit.x_power_12 [1] }),
    .Y(\$abc$371688$new_new_n6138__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373266  (
    .A({ \$abc$371688$new_new_n6138__ , \input_syndromes_unit.x_power_12 [4], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18343_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373267  (
    .A({ \input_syndromes_unit.x_power_12 [5], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6138__ , \input_syndromes_unit.x_power_12 [4] }),
    .Y(\$abc$153262$new_n18340_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffeff01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373268  (
    .A({ \input_syndromes_unit.x_power_12 [6], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6138__ , \input_syndromes_unit.x_power_12 [4], \input_syndromes_unit.x_power_12 [5] }),
    .Y(\$abc$153262$new_n18335_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fffe00000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373269  (
    .A({ \input_syndromes_unit.x_power_12 [7], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6138__ , \input_syndromes_unit.x_power_12 [6], \input_syndromes_unit.x_power_12 [4], \input_syndromes_unit.x_power_12 [5] }),
    .Y(\$abc$153262$new_n18332_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373270  (
    .A({ \$abc$371688$new_new_n6138__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_12 [6], \input_syndromes_unit.x_power_12 [4], \input_syndromes_unit.x_power_12 [5], \input_syndromes_unit.x_power_12 [7] }),
    .Y(\$abc$153262$new_n18326_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000007f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373271  (
    .A({ \input_syndromes_unit.x_power_13 [6:4], \input_syndromes_unit.x_power_13 [1], \input_syndromes_unit.x_power_13 [2], \input_syndromes_unit.x_power_13 [3] }),
    .Y(\$abc$371688$new_new_n6144__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373272  (
    .A({ \$abc$371688$new_new_n6144__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_13 [7] }),
    .Y(\$abc$153262$new_n18315_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373273  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_14 [0] }),
    .Y(\$abc$153262$new_n18313_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373274  (
    .A({ \input_syndromes_unit.x_power_14 [0], \input_syndromes_unit.x_power_14 [1], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18311_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373275  (
    .A({ \input_syndromes_unit.x_power_14 [2], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_14 [0], \input_syndromes_unit.x_power_14 [1] }),
    .Y(\$abc$153262$new_n18308_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373276  (
    .A({ \input_syndromes_unit.x_power_14 [3], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_14 [0], \input_syndromes_unit.x_power_14 [1], \input_syndromes_unit.x_power_14 [2] }),
    .Y(\$abc$153262$new_n18305_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff8000ffff7fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373277  (
    .A({ \input_syndromes_unit.x_power_14 [4], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_14 [0], \input_syndromes_unit.x_power_14 [1], \input_syndromes_unit.x_power_14 [2], \input_syndromes_unit.x_power_14 [3] }),
    .Y(\$abc$153262$new_n18301_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373278  (
    .A({ \$abc$371688$new_new_n4715__ , \input_syndromes_unit.x_power_14 [5], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18298_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffefff10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373279  (
    .A({ \input_syndromes_unit.x_power_14 [7], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n4715__ , \input_syndromes_unit.x_power_14 [6:5] }),
    .Y(\$abc$153262$new_n18291_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373280  (
    .A({ \$abc$371688$new_new_n4715__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_14 [7:5] }),
    .Y(\$abc$153262$new_n18286_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373281  (
    .A({ \input_syndromes_unit.x_power_1 [2], \input_syndromes_unit.x_power_15 [4], \input_syndromes_unit.x_power_1 [3] }),
    .Y(\$abc$371688$new_new_n6154__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373282  (
    .A({ \$abc$371688$new_new_n6154__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_1 [4] }),
    .Y(\$abc$153262$new_n18275_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373283  (
    .A({ \input_syndromes_unit.x_power_1 [6], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18162_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373284  (
    .A({ \$abc$371688$new_new_n6154__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [5] }),
    .Y(\$abc$153262$new_n18137_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373285  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_1 [7] }),
    .Y(\$abc$153262$new_n18160_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffeffffff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373286  (
    .A({ \input_syndromes_unit.x_power_1 [7], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6154__ , \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [6:5] }),
    .Y(\$abc$153262$new_n18273_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373287  (
    .A({ \$abc$371688$new_new_n6154__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_1 [7], \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [6:5] }),
    .Y(\$abc$153262$new_n18270_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373288  (
    .A({ \$abc$371688$new_new_n4705__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_11 [0] }),
    .Y(\$abc$153262$new_n18209_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373289  (
    .A({ \input_syndromes_unit.x_power_11 [1], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18236_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373290  (
    .A({ \input_syndromes_unit.x_power_11 [1], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n4705__ , \input_syndromes_unit.x_power_11 [0] }),
    .Y(\$abc$153262$new_n18265_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373291  (
    .A({ \$abc$371688$new_new_n4705__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_11 [1:0] }),
    .Y(\$abc$153262$new_n18261_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00ef0010)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373292  (
    .A({ \input_syndromes_unit.x_power_1 [6], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6154__ , \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [5] }),
    .Y(\$abc$153262$new_n18255_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373293  (
    .A({ \$abc$371688$new_new_n6154__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_1 [4], \input_syndromes_unit.x_power_1 [6:5] }),
    .Y(\$abc$153262$new_n18251_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373294  (
    .A({ \$abc$371688$new_new_n4710__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_4 [7:4] }),
    .Y(\$abc$153262$new_n18242_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373295  (
    .A({ \input_syndromes_unit.x_power_11 [2], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18234_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373296  (
    .A({ \input_syndromes_unit.x_power_11 [2], \input_syndromes_unit.x_power_11 [3], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18232_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0807)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373297  (
    .A({ \input_syndromes_unit.x_power_11 [4], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_11 [3:2] }),
    .Y(\$abc$153262$new_n18229_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f80007)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373298  (
    .A({ \input_syndromes_unit.x_power_11 [5], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_11 [4:2] }),
    .Y(\$abc$153262$new_n18225_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff800000007)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373299  (
    .A({ \input_syndromes_unit.x_power_11 [6], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_11 [5:2] }),
    .Y(\$abc$153262$new_n18222_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373300  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_13 [1] }),
    .Y(\$abc$153262$new_n18200_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373301  (
    .A({ \input_syndromes_unit.x_power_13 [2:1], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18198_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373302  (
    .A({ \input_syndromes_unit.x_power_13 [3], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_13 [1], \input_syndromes_unit.x_power_13 [2] }),
    .Y(\$abc$153262$new_n18195_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0080007f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373303  (
    .A({ \input_syndromes_unit.x_power_13 [4], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_13 [1], \input_syndromes_unit.x_power_13 [2], \input_syndromes_unit.x_power_13 [3] }),
    .Y(\$abc$153262$new_n18192_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h007f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373304  (
    .A({ \input_syndromes_unit.x_power_13 [4:3], \input_syndromes_unit.x_power_13 [1], \input_syndromes_unit.x_power_13 [2] }),
    .Y(\$abc$371688$new_new_n6177__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373305  (
    .A({ \$abc$371688$new_new_n6177__ , \input_syndromes_unit.x_power_13 [5], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18188_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373306  (
    .A({ \input_syndromes_unit.x_power_13 [6], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6177__ , \input_syndromes_unit.x_power_13 [5] }),
    .Y(\$abc$153262$new_n18185_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373307  (
    .A({ \$abc$371688$new_new_n6144__ , \input_syndromes_unit.x_power_13 [7], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18180_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfbf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373308  (
    .A({ \input_syndromes_unit.x_power_13 [0], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6144__ , \input_syndromes_unit.x_power_13 [7] }),
    .Y(\$abc$153262$new_n18177_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373309  (
    .A({ \$abc$371688$new_new_n6144__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_13 [7], \input_syndromes_unit.x_power_13 [0] }),
    .Y(\$abc$153262$new_n18172_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373310  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_1 [0] }),
    .Y(\$abc$153262$new_n18158_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373311  (
    .A({ \input_syndromes_unit.x_power_15 [4], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18156_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373312  (
    .A({ \input_syndromes_unit.x_power_1 [2], \input_syndromes_unit.x_power_15 [4], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18154_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373313  (
    .A({ \input_syndromes_unit.x_power_1 [3], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_1 [2], \input_syndromes_unit.x_power_15 [4] }),
    .Y(\$abc$153262$new_n18151_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373314  (
    .A({ \$abc$371688$new_new_n6154__ , \input_syndromes_unit.x_power_1 [4], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18146_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373315  (
    .A({ \input_syndromes_unit.x_power_1 [5], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6154__ , \input_syndromes_unit.x_power_1 [4] }),
    .Y(\$abc$153262$new_n18143_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'heb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373316  (
    .A({ \input_syndromes_unit.x_power_8 [1:0], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18129_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373317  (
    .A({ \input_syndromes_unit.x_power_8 [2], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_8 [1:0] }),
    .Y(\$abc$153262$new_n18125_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff01fffe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373318  (
    .A({ \input_syndromes_unit.x_power_8 [3], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_8 [1], \input_syndromes_unit.x_power_8 [2], \input_syndromes_unit.x_power_8 [0] }),
    .Y(\$abc$153262$new_n18122_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fe00000001ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373319  (
    .A({ \input_syndromes_unit.x_power_8 [4], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_8 [3], \input_syndromes_unit.x_power_8 [1], \input_syndromes_unit.x_power_8 [2], \input_syndromes_unit.x_power_8 [0] }),
    .Y(\$abc$153262$new_n18118_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000001ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373320  (
    .A({ \input_syndromes_unit.x_power_8 [4:3], \input_syndromes_unit.x_power_8 [0], \input_syndromes_unit.x_power_8 [1], \input_syndromes_unit.x_power_8 [2] }),
    .Y(\$abc$371688$new_new_n6193__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373321  (
    .A({ \$abc$371688$new_new_n6193__ , \input_syndromes_unit.x_power_8 [5], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18115_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373322  (
    .A({ \input_syndromes_unit.x_power_8 [6], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6193__ , \input_syndromes_unit.x_power_8 [5] }),
    .Y(\$abc$153262$new_n18111_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00ef0010)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373323  (
    .A({ \input_syndromes_unit.x_power_8 [7], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n6193__ , \input_syndromes_unit.x_power_8 [5], \input_syndromes_unit.x_power_8 [6] }),
    .Y(\$abc$153262$new_n18108_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373324  (
    .A({ \$abc$371688$new_new_n6193__ , \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_8 [5], \input_syndromes_unit.x_power_8 [7:6] }),
    .Y(\$abc$153262$new_n18102_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373325  (
    .A({ \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_4 [0] }),
    .Y(\$abc$153262$new_n18089_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h010e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373326  (
    .A({ \input_syndromes_unit.x_power_4 [2], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_4 [0], \input_syndromes_unit.x_power_4 [1] }),
    .Y(\$abc$153262$new_n18083_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffe0ff1f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373327  (
    .A({ \input_syndromes_unit.x_power_4 [3], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.x_power_4 [2], \input_syndromes_unit.x_power_4 [0], \input_syndromes_unit.x_power_4 [1] }),
    .Y(\$abc$153262$new_n18079_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373328  (
    .A({ \$abc$371688$new_new_n4710__ , \input_syndromes_unit.x_power_4 [4], \$abc$371688$new_new_n4701__  }),
    .Y(\$abc$153262$new_n18076_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfbf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373329  (
    .A({ \input_syndromes_unit.x_power_4 [5], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n4710__ , \input_syndromes_unit.x_power_4 [4] }),
    .Y(\$abc$153262$new_n18072_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffefff10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373330  (
    .A({ \input_syndromes_unit.x_power_4 [6], \$abc$371688$new_new_n4701__ , \$abc$371688$new_new_n4710__ , \input_syndromes_unit.x_power_4 [5:4] }),
    .Y(\$abc$153262$new_n18069_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff0000feff00ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373331  (
    .A({ \$abc$371688$new_new_n4700__ , \input_syndromes_unit.x_power_0 [3], \input_syndromes_unit.x_power_0 [4], \input_syndromes_unit.x_power_0 [5], \input_syndromes_unit.x_power_0 [6], \input_syndromes_unit.x_power_0 [7] }),
    .Y(\$abc$153262$new_n18047_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfe01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373332  (
    .A({ \input_syndromes_unit.x_power_0 [3], \input_syndromes_unit.W_Add [0], \input_syndromes_unit.W_Add [1], \input_syndromes_unit.x_power_0 [2] }),
    .Y(\$abc$153262$new_n18051_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373333  (
    .A({ \input_syndromes_unit.x_power_0 [2], \$abc$371688$new_new_n4701__ , \input_syndromes_unit.W_Add [0], \input_syndromes_unit.W_Add [1] }),
    .Y(\$abc$153262$new_n18054_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0ffff000e0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373334  (
    .A({ \input_syndromes_unit.x_power_0 [5], \$abc$371688$new_new_n4700__ , \input_syndromes_unit.x_power_0 [3], \input_syndromes_unit.x_power_0 [4], \input_syndromes_unit.x_power_0 [6], \input_syndromes_unit.x_power_0 [7] }),
    .Y(\$abc$153262$new_n18044_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373335  (
    .A({ \input_syndromes_unit.x_power_0 [6], \$abc$371688$new_new_n4700__ , \input_syndromes_unit.x_power_0 [3], \input_syndromes_unit.x_power_0 [5:4] }),
    .Y(\$abc$153262$new_n18041_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373336  (
    .A({ \input_syndromes_unit.x_power_0 [7], \$abc$371688$new_new_n4700__ , \input_syndromes_unit.x_power_0 [3], \input_syndromes_unit.x_power_0 [5], \input_syndromes_unit.x_power_0 [6], \input_syndromes_unit.x_power_0 [4] }),
    .Y(\$abc$153262$new_n18039_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ffff1530153f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373337  (
    .A({ \error_correction_unit.op_cnt [3], \error_correction_unit.eL[0] [0], \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[1] [0], \error_correction_unit.eL[2] [0] }),
    .Y(\$abc$371688$new_new_n6210__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffa0c0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373338  (
    .A({ \error_correction_unit.op_cnt , \error_correction_unit.eL[6] [0], \error_correction_unit.eL[8] [0] }),
    .Y(\$abc$371688$new_new_n6211__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00005f3f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373339  (
    .A({ \$abc$371688$new_new_n6211__ , \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[5] [0], \error_correction_unit.eL[7] [0] }),
    .Y(\$abc$371688$new_new_n6212__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff33ff55fff0ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373340  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n6212__ , \$abc$371688$new_new_n6210__ , \error_correction_unit.eL[4] [0], \error_correction_unit.eL[3] [0] }),
    .Y(\$abc$153262$new_n17866_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ffff1530153f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373341  (
    .A({ \error_correction_unit.op_cnt [3], \error_correction_unit.eL[0] [1], \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[1] [1], \error_correction_unit.eL[2] [1] }),
    .Y(\$abc$371688$new_new_n6214__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffaaffccfff000ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373342  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eL[5] [1], \error_correction_unit.eL[6] [1], \error_correction_unit.eL[7] [1] }),
    .Y(\$abc$371688$new_new_n6215__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff00f3a2f3f3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373343  (
    .A({ \error_correction_unit.op_cnt [2], \error_correction_unit.op_cnt [3], \$abc$371688$new_new_n6215__ , \error_correction_unit.eL[3] [1], \$abc$371688$new_new_n4684__ , \error_correction_unit.eL[8] [1] }),
    .Y(\$abc$371688$new_new_n6216__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5fcf0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373344  (
    .A({ \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n6216__ , \$abc$371688$new_new_n6214__ , \error_correction_unit.eL[4] [1] }),
    .Y(\$abc$153262$new_n17858_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373345  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[8] [2], \error_correction_unit.eL[5] [2], \error_correction_unit.eL[6] [2], \error_correction_unit.eL[7] [2] }),
    .Y(\$abc$371688$new_new_n6218__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f33330f0f550f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373346  (
    .A({ \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [3], \error_correction_unit.op_cnt [1], \error_correction_unit.eL[0] [2], \error_correction_unit.eL[1] [2], \error_correction_unit.eL[2] [2] }),
    .Y(\$abc$371688$new_new_n6219__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373347  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n6218__ , \$abc$371688$new_new_n6219__ , \error_correction_unit.eL[3] [2], \error_correction_unit.eL[4] [2] }),
    .Y(\$abc$153262$new_n17811_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373348  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[5] [3], \error_correction_unit.eL[6] [3], \error_correction_unit.eL[7] [3] }),
    .Y(\$abc$371688$new_new_n6221__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373349  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eL[0] [3], \error_correction_unit.eL[1] [3], \error_correction_unit.eL[2] [3] }),
    .Y(\$abc$371688$new_new_n6222__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0faa0fccccffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373350  (
    .A({ \$abc$371688$new_new_n4685__ , \error_correction_unit.op_cnt [3:2], \$abc$371688$new_new_n6222__ , \error_correction_unit.eL[8] [3], \error_correction_unit.eL[4] [3] }),
    .Y(\$abc$371688$new_new_n6223__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcfa00000305f0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373351  (
    .A({ \$abc$153262$new_n17811_ , \$abc$371688$new_new_n6223__ , \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \error_correction_unit.eL[3] [3], \$abc$371688$new_new_n6221__  }),
    .Y(\$abc$153262$new_n17849_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ffff1530153f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373352  (
    .A({ \error_correction_unit.op_cnt [3], \error_correction_unit.eL[0] [4], \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[1] [4], \error_correction_unit.eL[2] [4] }),
    .Y(\$abc$371688$new_new_n6225__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffa0c0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373353  (
    .A({ \error_correction_unit.op_cnt , \error_correction_unit.eL[6] [4], \error_correction_unit.eL[8] [4] }),
    .Y(\$abc$371688$new_new_n6226__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00005f3f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373354  (
    .A({ \$abc$371688$new_new_n6226__ , \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[5] [4], \error_correction_unit.eL[7] [4] }),
    .Y(\$abc$371688$new_new_n6227__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000aa0fccff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373355  (
    .A({ \$abc$371688$new_new_n6227__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n6225__ , \error_correction_unit.eL[3] [4], \error_correction_unit.eL[4] [4] }),
    .Y(\$abc$371688$new_new_n6228__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373356  (
    .A({ \$abc$371688$new_new_n6228__ , \$abc$153262$new_n17849_ , \$abc$153262$new_n17811_  }),
    .Y(\$abc$153262$new_n17847_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ffff1530153f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373357  (
    .A({ \error_correction_unit.op_cnt [3], \error_correction_unit.eL[0] [5], \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[1] [5], \error_correction_unit.eL[2] [5] }),
    .Y(\$abc$371688$new_new_n6230__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffa0c0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373358  (
    .A({ \error_correction_unit.op_cnt , \error_correction_unit.eL[6] [5], \error_correction_unit.eL[8] [5] }),
    .Y(\$abc$371688$new_new_n6231__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00005f3f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373359  (
    .A({ \$abc$371688$new_new_n6231__ , \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[5] [5], \error_correction_unit.eL[7] [5] }),
    .Y(\$abc$371688$new_new_n6232__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000aa0fccff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373360  (
    .A({ \$abc$371688$new_new_n6232__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n6230__ , \error_correction_unit.eL[3] [5], \error_correction_unit.eL[4] [5] }),
    .Y(\$abc$371688$new_new_n6233__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h07f8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373361  (
    .A({ \$abc$371688$new_new_n6233__ , \$abc$371688$new_new_n6228__ , \$abc$153262$new_n17849_ , \$abc$153262$new_n17811_  }),
    .Y(\$abc$153262$new_n17845_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f0a3333ff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373362  (
    .A({ \error_correction_unit.op_cnt [3], \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [1], \error_correction_unit.eL[0] [6], \error_correction_unit.eL[1] [6], \error_correction_unit.op_cnt [2] }),
    .Y(\$abc$371688$new_new_n6235__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ff1f00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373363  (
    .A({ \$abc$371688$new_new_n6235__ , \error_correction_unit.op_cnt [2], \error_correction_unit.op_cnt [3], \error_correction_unit.op_cnt [1:0], \error_correction_unit.eL[2] [6] }),
    .Y(\$abc$371688$new_new_n6236__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8888fffff0f0ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373364  (
    .A({ \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [2], \error_correction_unit.eL[8] [6], \error_correction_unit.eL[6] [6], \error_correction_unit.op_cnt [1], \error_correction_unit.eL[7] [6] }),
    .Y(\$abc$371688$new_new_n6237__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000030000d7c0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373365  (
    .A({ \error_correction_unit.op_cnt [3], \$abc$371688$new_new_n6237__ , \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [1], \error_correction_unit.op_cnt [2], \error_correction_unit.eL[5] [6] }),
    .Y(\$abc$371688$new_new_n6238__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000afcf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373366  (
    .A({ \$abc$371688$new_new_n6238__ , \$abc$371688$new_new_n6236__ , \error_correction_unit.op_cnt [2], \$abc$371688$new_new_n4684__ , \error_correction_unit.eL[3] [6], \error_correction_unit.eL[4] [6] }),
    .Y(\$abc$371688$new_new_n6239__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff80007)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373367  (
    .A({ \$abc$371688$new_new_n6239__ , \$abc$371688$new_new_n6233__ , \$abc$371688$new_new_n6228__ , \$abc$153262$new_n17849_ , \$abc$153262$new_n17811_  }),
    .Y(\$abc$153262$new_n17842_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373368  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eL[0] [7], \error_correction_unit.eL[1] [7], \error_correction_unit.eL[2] [7] }),
    .Y(\$abc$371688$new_new_n6241__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff88fff0ffff00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373369  (
    .A({ \error_correction_unit.op_cnt [2:1], \error_correction_unit.op_cnt [3], \error_correction_unit.eL[5] [7], \error_correction_unit.eL[7] [7], \error_correction_unit.op_cnt [0] }),
    .Y(\$abc$371688$new_new_n6242__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000f0ff7530)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373370  (
    .A({ \$abc$371688$new_new_n6242__ , \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [3], \error_correction_unit.op_cnt [1], \error_correction_unit.eL[6] [7], \error_correction_unit.eL[8] [7] }),
    .Y(\$abc$371688$new_new_n6243__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000aa0fccff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373371  (
    .A({ \$abc$371688$new_new_n6243__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n6241__ , \error_correction_unit.eL[3] [7], \error_correction_unit.eL[4] [7] }),
    .Y(\$abc$371688$new_new_n6244__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff800000007ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373372  (
    .A({ \$abc$371688$new_new_n6244__ , \$abc$371688$new_new_n6239__ , \$abc$371688$new_new_n6233__ , \$abc$371688$new_new_n6228__ , \$abc$153262$new_n17849_ , \$abc$153262$new_n17811_  }),
    .Y(\$abc$153262$new_n17840_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373373  (
    .A({ \$abc$153262$new_n17745_ , \$abc$153262$new_n17755_  }),
    .Y(\$abc$153262$new_n17790_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373374  (
    .A({ \$abc$153262$new_n17738_ , \$abc$153262$new_n17745_ , \$abc$153262$new_n17755_  }),
    .Y(\$abc$153262$new_n17788_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hc378)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373375  (
    .A({ \$abc$153262$new_n17738_ , \$abc$153262$new_n17724_ , \$abc$153262$new_n17745_ , \$abc$153262$new_n17755_  }),
    .Y(\$abc$153262$new_n17786_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373376  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eV[8] [5], \error_correction_unit.eV[5] [5], \error_correction_unit.eV[6] [5], \error_correction_unit.eV[7] [5] }),
    .Y(\$abc$371688$new_new_n6249__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373377  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eV[0] [5], \error_correction_unit.eV[1] [5], \error_correction_unit.eV[2] [5] }),
    .Y(\$abc$371688$new_new_n6250__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373378  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n6249__ , \$abc$371688$new_new_n6250__ , \error_correction_unit.eV[3] [5], \error_correction_unit.eV[4] [5] }),
    .Y(\$abc$153262$new_n17707_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffc0003f07fff800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373379  (
    .A({ \$abc$153262$new_n17717_ , \$abc$153262$new_n17707_ , \$abc$153262$new_n17724_ , \$abc$153262$new_n17738_ , \$abc$153262$new_n17745_ , \$abc$153262$new_n17755_  }),
    .Y(\$abc$153262$new_n17780_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373380  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eV[8] [6], \error_correction_unit.eV[5] [6], \error_correction_unit.eV[6] [6], \error_correction_unit.eV[7] [6] }),
    .Y(\$abc$371688$new_new_n6253__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373381  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eV[0] [6], \error_correction_unit.eV[1] [6], \error_correction_unit.eV[2] [6] }),
    .Y(\$abc$371688$new_new_n6254__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373382  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n6253__ , \$abc$371688$new_new_n6254__ , \error_correction_unit.eV[3] [6], \error_correction_unit.eV[4] [6] }),
    .Y(\$abc$153262$new_n17700_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb4d2)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373383  (
    .A({ \$abc$153262$new_n17780_ , \$abc$153262$new_n17700_ , \$abc$153262$new_n17707_ , \$abc$153262$new_n17717_  }),
    .Y(\$abc$153262$new_n17776_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373384  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.eV[8] [7], \error_correction_unit.eV[5] [7], \error_correction_unit.eV[6] [7], \error_correction_unit.eV[7] [7] }),
    .Y(\$abc$371688$new_new_n6257__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373385  (
    .A({ \error_correction_unit.op_cnt [1:0], \error_correction_unit.op_cnt [3], \error_correction_unit.eV[0] [7], \error_correction_unit.eV[1] [7], \error_correction_unit.eV[2] [7] }),
    .Y(\$abc$371688$new_new_n6258__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373386  (
    .A({ \$abc$371688$new_new_n4684__ , \$abc$371688$new_new_n4685__ , \$abc$371688$new_new_n6257__ , \$abc$371688$new_new_n6258__ , \error_correction_unit.eV[3] [7], \error_correction_unit.eV[4] [7] }),
    .Y(\$abc$153262$new_n17694_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff13c0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373387  (
    .A({ \$abc$153262$new_n17724_ , \$abc$153262$new_n17717_ , \$abc$153262$new_n17745_ , \$abc$153262$new_n17738_ , \$abc$153262$new_n17755_  }),
    .Y(\$abc$371688$new_new_n6260__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8074fb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373388  (
    .A({ \$abc$153262$new_n17700_ , \$abc$153262$new_n17694_ , \$abc$153262$new_n17707_ , \$abc$371688$new_new_n6260__ , \$abc$153262$new_n17717_  }),
    .Y(\$abc$153262$new_n17774_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0075ea00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373389  (
    .A({ \$abc$153262$new_n17694_ , \$abc$153262$new_n17700_ , \$abc$371688$new_new_n6260__ , \$abc$153262$new_n17717_ , \$abc$153262$new_n17707_  }),
    .Y(\$abc$153262$new_n17768_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfbf00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373390  (
    .A({ \$abc$153262$new_n17694_ , \$abc$153262$new_n17707_ , \$abc$153262$new_n17700_ , \$abc$153262$new_n17780_ , \$abc$153262$new_n17717_  }),
    .Y(\$abc$153262$new_n17766_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373391  (
    .A({ \transport_in2out_unit.WrAdd [0], \transport_in2out_unit.WrAdd [1], \transport_in2out_unit.WrAdd [3], \transport_in2out_unit.WrAdd [4], \transport_in2out_unit.WrAdd [2] }),
    .Y(\$abc$371688$new_new_n6264__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f80ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373392  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.WrAdd [7], \$abc$371688$new_new_n6264__ , \transport_in2out_unit.WrAdd [6:5] }),
    .Y(\$abc$153262$new_n14084_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h78ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373393  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.WrAdd [6], \$abc$371688$new_new_n6264__ , \transport_in2out_unit.WrAdd [5] }),
    .Y(\$abc$153262$new_n14087_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373394  (
    .A({ \error_correction_unit.state [3], \error_correction_unit.cnt [1:0], \error_correction_unit.cnt [3:2] }),
    .Y(\$abc$153262$new_n12101_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373395  (
    .A({ \error_correction_unit.state [3], \error_correction_unit.op_cnt [3], \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [2:1] }),
    .Y(\$abc$153262$new_n11981_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373396  (
    .A({ \$abc$153262$new_n12101_ , \$abc$153262$new_n11981_  }),
    .Y(\$abc$153262$new_n17677_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373397  (
    .A({ \power_rom_instant2.data_out [7], \power_rom_instant2.data_out [3:0], \power_rom_instant2.data_out [4] }),
    .Y(\$abc$371688$new_new_n6270__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373398  (
    .A({ \power_rom_instant1.data_out [7:5], \power_rom_instant1.data_out [3], \power_rom_instant1.data_out [1:0] }),
    .Y(\$abc$371688$new_new_n6271__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f7f7f7f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373399  (
    .A({ \$abc$371688$new_new_n6270__ , \power_rom_instant2.data_out [5], \power_rom_instant2.data_out [6], \$abc$371688$new_new_n6271__ , \power_rom_instant1.data_out [2], \power_rom_instant1.data_out [4] }),
    .Y(\$abc$371688$new_new_n6272__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373400  (
    .A({ \$abc$371688$new_new_n4680__ , \$abc$371688$new_new_n6272__  }),
    .Y(\$abc$153262$new_n17675_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373401  (
    .A({ S_flag, \power_rom_instant1.data_out [0], \power_rom_instant2.data_out [0], \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n17659_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h28d7d72800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373402  (
    .A({ \$abc$371688$new_new_n4680__ , \power_rom_instant2.data_out [1], \power_rom_instant1.data_out [1:0], \BM_lamda_unit.Step [4], \power_rom_instant2.data_out [0] }),
    .Y(\$abc$153262$new_n17657_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0e8aa8e0f175571f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373403  (
    .A({ \power_rom_instant1.data_out [2:0], \BM_lamda_unit.Step [4], \power_rom_instant2.data_out [0], \power_rom_instant2.data_out [1] }),
    .Y(\$abc$371688$new_new_n6276__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h90)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373404  (
    .A({ \$abc$371688$new_new_n4680__ , \$abc$371688$new_new_n6276__ , \power_rom_instant2.data_out [2] }),
    .Y(\$abc$153262$new_n17653_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h53acac5300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373405  (
    .A({ \$abc$371688$new_new_n4680__ , \power_rom_instant1.data_out [3], \power_rom_instant2.data_out [3], \BM_lamda_unit.Step [4], \$abc$371688$new_new_n4678__ , \$abc$371688$new_new_n4676__  }),
    .Y(\$abc$153262$new_n17649_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5f05a0faf3300ccf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373406  (
    .A({ \BM_lamda_unit.Step [4], \power_rom_instant2.data_out [5:4], \power_rom_instant1.data_out [4], \$abc$371688$new_new_n4679__ , \$abc$371688$new_new_n4677__  }),
    .Y(\$abc$371688$new_new_n6279__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h90)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373407  (
    .A({ \$abc$371688$new_new_n4680__ , \$abc$371688$new_new_n6279__ , \power_rom_instant1.data_out [5] }),
    .Y(\$abc$153262$new_n17637_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbf233b02)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373408  (
    .A({ \$abc$371688$new_new_n4677__ , \power_rom_instant1.data_out [5], \power_rom_instant2.data_out [4], \power_rom_instant2.data_out [5], \power_rom_instant1.data_out [4] }),
    .Y(\$abc$371688$new_new_n6281__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h173f0317)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373409  (
    .A({ \$abc$371688$new_new_n4679__ , \power_rom_instant2.data_out [4], \power_rom_instant1.data_out [5], \power_rom_instant2.data_out [5], \power_rom_instant1.data_out [4] }),
    .Y(\$abc$371688$new_new_n6282__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h53acac5300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373410  (
    .A({ \$abc$371688$new_new_n4680__ , \power_rom_instant1.data_out [6], \power_rom_instant2.data_out [6], \BM_lamda_unit.Step [4], \$abc$371688$new_new_n6282__ , \$abc$371688$new_new_n6281__  }),
    .Y(\$abc$153262$new_n17629_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h2bd4d42b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373411  (
    .A({ \power_rom_instant2.data_out [7], \power_rom_instant1.data_out [7], \$abc$371688$new_new_n6281__ , \power_rom_instant1.data_out [6], \power_rom_instant2.data_out [6] }),
    .Y(\$abc$371688$new_new_n6284__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373412  (
    .A({ \$abc$371688$new_new_n6282__ , \power_rom_instant1.data_out [6], \power_rom_instant2.data_out [6] }),
    .Y(\$abc$371688$new_new_n6285__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaa3cc300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373413  (
    .A({ \$abc$371688$new_new_n4680__ , \BM_lamda_unit.Step [4], \$abc$371688$new_new_n6285__ , \power_rom_instant2.data_out [7], \power_rom_instant1.data_out [7], \$abc$371688$new_new_n6284__  }),
    .Y(\$abc$153262$new_n17625_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haf03f3a000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373414  (
    .A({ \$abc$371688$new_new_n4680__ , \power_rom_instant1.data_out [7], \power_rom_instant2.data_out [7], \BM_lamda_unit.Step [4], \$abc$371688$new_new_n6285__ , \$abc$371688$new_new_n6284__  }),
    .Y(\$abc$153262$new_n17613_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373415  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[2] [0], \BM_lamda_unit.T[4] [0], \BM_lamda_unit.T[3] [0], \BM_lamda_unit.T[5] [0] }),
    .Y(\$abc$371688$new_new_n6288__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h88ff0fff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373416  (
    .A({ \$abc$371688$new_new_n4664__ , \BM_lamda_unit.cnt [2], \BM_lamda_unit.Step [3], \$abc$371688$new_new_n6288__ , \BM_lamda_unit.T[1] [0], \$abc$371688$new_new_n4658__  }),
    .Y(\$abc$371688$new_new_n6289__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373417  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[6] [0], \BM_lamda_unit.T[8] [0], \BM_lamda_unit.T[7] [0], \BM_lamda_unit.T[9] [0] }),
    .Y(\$abc$371688$new_new_n6290__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0a030000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373418  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n6290__ , \BM_lamda_unit.T[10] [0] }),
    .Y(\$abc$371688$new_new_n6291__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffaaccf0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373419  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[5] [0], \BM_lamda_unit.L[7] [0], \BM_lamda_unit.L[6] [0] }),
    .Y(\$abc$371688$new_new_n6292__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00008a8a0000cf00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373420  (
    .A({ \BM_lamda_unit.cnt [3], \BM_lamda_unit.Step [3], \$abc$371688$new_new_n6292__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[8] [0], \BM_lamda_unit.L[9] [0] }),
    .Y(\$abc$371688$new_new_n6293__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff00300050f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373421  (
    .A({ \BM_lamda_unit.cnt [3], \BM_lamda_unit.cnt [1:0], \BM_lamda_unit.cnt [2], \BM_lamda_unit.L[4] [0], \BM_lamda_unit.L[2] [0] }),
    .Y(\$abc$371688$new_new_n6294__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h008f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373422  (
    .A({ \$abc$371688$new_new_n6294__ , \BM_lamda_unit.Step [3], \BM_lamda_unit.L[1] [0], \BM_lamda_unit.cnt [0], \$abc$371688$new_new_n4660__  }),
    .Y(\$abc$371688$new_new_n6295__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fe00fefe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373423  (
    .A({ \$abc$371688$new_new_n6295__ , \$abc$371688$new_new_n4663__ , \BM_lamda_unit.L[3] [0], \$abc$371688$new_new_n6289__ , \$abc$371688$new_new_n6293__ , \$abc$371688$new_new_n6291__  }),
    .Y(\$abc$153262$new_n17531_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffaaccf0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373424  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[5] [2], \BM_lamda_unit.L[7] [2], \BM_lamda_unit.L[6] [2] }),
    .Y(\$abc$371688$new_new_n6297__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffaaccf0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373425  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[6] [2], \BM_lamda_unit.T[8] [2], \BM_lamda_unit.T[7] [2] }),
    .Y(\$abc$371688$new_new_n6298__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373426  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n6297__ , \BM_lamda_unit.L[9] [2], \$abc$371688$new_new_n6298__ , \BM_lamda_unit.T[10] [2] }),
    .Y(\$abc$371688$new_new_n6299__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000afcf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373427  (
    .A({ \$abc$371688$new_new_n6299__ , \BM_lamda_unit.Step [3], \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[8] [2], \BM_lamda_unit.T[9] [2] }),
    .Y(\$abc$371688$new_new_n6300__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373428  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[2] [2], \BM_lamda_unit.T[4] [2], \BM_lamda_unit.T[3] [2], \BM_lamda_unit.T[5] [2] }),
    .Y(\$abc$371688$new_new_n6301__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f0fff0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373429  (
    .A({ \BM_lamda_unit.cnt [0], \$abc$371688$new_new_n4660__ , \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[1] [2], \BM_lamda_unit.L[2] [2], \BM_lamda_unit.L[4] [2] }),
    .Y(\$abc$371688$new_new_n6302__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f000ff00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373430  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6302__ , \$abc$371688$new_new_n6301__ , \BM_lamda_unit.T[1] [2], \$abc$371688$new_new_n4658__  }),
    .Y(\$abc$371688$new_new_n6303__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0b0bbb00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373431  (
    .A({ \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n6300__ , \$abc$371688$new_new_n6303__ , \$abc$371688$new_new_n4663__ , \BM_lamda_unit.L[3] [2] }),
    .Y(\$abc$153262$new_n17495_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000033f53303)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373432  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [3], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[1] [3], \BM_lamda_unit.L[2] [3] }),
    .Y(\$abc$371688$new_new_n6305__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f7f007f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373433  (
    .A({ \$abc$371688$new_new_n6305__ , \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n4660__ , \BM_lamda_unit.L[4] [3], \BM_lamda_unit.cnt [1] }),
    .Y(\$abc$371688$new_new_n6306__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373434  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[2] [3], \BM_lamda_unit.T[4] [3], \BM_lamda_unit.T[3] [3], \BM_lamda_unit.T[5] [3] }),
    .Y(\$abc$371688$new_new_n6307__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h77f00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373435  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6307__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.T[1] [3] }),
    .Y(\$abc$371688$new_new_n6308__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ccf0aa00ffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373436  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[8] [3], \BM_lamda_unit.T[7] [3], \BM_lamda_unit.T[6] [3] }),
    .Y(\$abc$371688$new_new_n6309__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000550033000f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373437  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.Step [3], \BM_lamda_unit.L[5] [3], \BM_lamda_unit.L[7] [3], \BM_lamda_unit.L[6] [3] }),
    .Y(\$abc$371688$new_new_n6310__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55053303ff0fff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373438  (
    .A({ \$abc$371688$new_new_n4658__ , \BM_lamda_unit.Step [3], \$abc$371688$new_new_n6310__ , \$abc$371688$new_new_n6309__ , \BM_lamda_unit.L[8] [3], \BM_lamda_unit.T[9] [3] }),
    .Y(\$abc$371688$new_new_n6311__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000f0f0000aacc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373439  (
    .A({ \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n4664__ , \BM_lamda_unit.Step [3], \$abc$371688$new_new_n6311__ , \BM_lamda_unit.L[9] [3], \BM_lamda_unit.T[10] [3] }),
    .Y(\$abc$371688$new_new_n6312__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbbbb000b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373440  (
    .A({ \$abc$371688$new_new_n6312__ , \$abc$371688$new_new_n6306__ , \$abc$371688$new_new_n6308__ , \$abc$371688$new_new_n4663__ , \BM_lamda_unit.L[3] [3] }),
    .Y(\$abc$153262$new_n17477_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373441  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[5] [4], \BM_lamda_unit.L[7] [4], \BM_lamda_unit.L[6] [4], \BM_lamda_unit.L[8] [4] }),
    .Y(\$abc$371688$new_new_n6314__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373442  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[6] [4], \BM_lamda_unit.T[8] [4], \BM_lamda_unit.T[7] [4], \BM_lamda_unit.T[9] [4] }),
    .Y(\$abc$371688$new_new_n6315__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373443  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.Step [3], \BM_lamda_unit.L[9] [4], \BM_lamda_unit.T[10] [4], \$abc$371688$new_new_n6314__ , \$abc$371688$new_new_n6315__  }),
    .Y(\$abc$371688$new_new_n6316__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373444  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[2] [4], \BM_lamda_unit.T[4] [4], \BM_lamda_unit.T[3] [4], \BM_lamda_unit.T[5] [4] }),
    .Y(\$abc$371688$new_new_n6317__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f0fff0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373445  (
    .A({ \BM_lamda_unit.cnt [0], \$abc$371688$new_new_n4660__ , \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[1] [4], \BM_lamda_unit.L[2] [4], \BM_lamda_unit.L[4] [4] }),
    .Y(\$abc$371688$new_new_n6318__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f000ff00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373446  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6318__ , \$abc$371688$new_new_n6317__ , \BM_lamda_unit.T[1] [4], \$abc$371688$new_new_n4658__  }),
    .Y(\$abc$371688$new_new_n6319__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0b0b00bb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373447  (
    .A({ \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n6316__ , \$abc$371688$new_new_n6319__ , \$abc$371688$new_new_n4663__ , \BM_lamda_unit.L[3] [4] }),
    .Y(\$abc$153262$new_n17459_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373448  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[5] [5], \BM_lamda_unit.L[7] [5], \BM_lamda_unit.L[6] [5], \BM_lamda_unit.L[8] [5] }),
    .Y(\$abc$371688$new_new_n6321__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373449  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[6] [5], \BM_lamda_unit.T[8] [5], \BM_lamda_unit.T[7] [5], \BM_lamda_unit.T[9] [5] }),
    .Y(\$abc$371688$new_new_n6322__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaacccc0f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373450  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.Step [3], \BM_lamda_unit.L[9] [5], \BM_lamda_unit.T[10] [5], \$abc$371688$new_new_n6321__ , \$abc$371688$new_new_n6322__  }),
    .Y(\$abc$371688$new_new_n6323__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373451  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[2] [5], \BM_lamda_unit.T[4] [5], \BM_lamda_unit.T[3] [5], \BM_lamda_unit.T[5] [5] }),
    .Y(\$abc$371688$new_new_n6324__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f0fff0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373452  (
    .A({ \BM_lamda_unit.cnt [0], \$abc$371688$new_new_n4660__ , \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[1] [5], \BM_lamda_unit.L[2] [5], \BM_lamda_unit.L[4] [5] }),
    .Y(\$abc$371688$new_new_n6325__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f000ff00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373453  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6325__ , \$abc$371688$new_new_n6324__ , \BM_lamda_unit.T[1] [5], \$abc$371688$new_new_n4658__  }),
    .Y(\$abc$371688$new_new_n6326__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0b0b00bb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373454  (
    .A({ \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n6323__ , \$abc$371688$new_new_n6326__ , \$abc$371688$new_new_n4663__ , \BM_lamda_unit.L[3] [5] }),
    .Y(\$abc$153262$new_n17441_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373455  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[5] [7], \BM_lamda_unit.L[7] [7], \BM_lamda_unit.L[6] [7], \BM_lamda_unit.L[8] [7] }),
    .Y(\$abc$371688$new_new_n6328__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373456  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[6] [7], \BM_lamda_unit.T[8] [7], \BM_lamda_unit.T[7] [7], \BM_lamda_unit.T[9] [7] }),
    .Y(\$abc$371688$new_new_n6329__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccc5555f0f000ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373457  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [2], \BM_lamda_unit.L[9] [7], \$abc$371688$new_new_n6328__ , \$abc$371688$new_new_n6329__ , \BM_lamda_unit.T[10] [7] }),
    .Y(\$abc$371688$new_new_n6330__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373458  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.T[2] [7], \BM_lamda_unit.T[4] [7], \BM_lamda_unit.T[3] [7], \BM_lamda_unit.T[5] [7] }),
    .Y(\$abc$371688$new_new_n6331__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf0f0fff0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373459  (
    .A({ \BM_lamda_unit.cnt [0], \$abc$371688$new_new_n4660__ , \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[1] [7], \BM_lamda_unit.L[2] [7], \BM_lamda_unit.L[4] [7] }),
    .Y(\$abc$371688$new_new_n6332__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f000ff00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373460  (
    .A({ \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6332__ , \$abc$371688$new_new_n6331__ , \BM_lamda_unit.T[1] [7], \$abc$371688$new_new_n4658__  }),
    .Y(\$abc$371688$new_new_n6333__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0b0b00bb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373461  (
    .A({ \$abc$371688$new_new_n4664__ , \$abc$371688$new_new_n6330__ , \$abc$371688$new_new_n6333__ , \$abc$371688$new_new_n4663__ , \BM_lamda_unit.L[3] [7] }),
    .Y(\$abc$153262$new_n17405_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8eaf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373462  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.K [0], \BM_lamda_unit.K [1] }),
    .Y(\$abc$371688$new_new_n6335__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373463  (
    .A({ \BM_lamda_unit.K [3], \BM_lamda_unit.cnt [3] }),
    .Y(\$abc$371688$new_new_n6336__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h4b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373464  (
    .A({ \BM_lamda_unit.K [4:3], \BM_lamda_unit.cnt [3] }),
    .Y(\$abc$371688$new_new_n6337__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbffdfdfe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373465  (
    .A({ \$abc$371688$new_new_n6335__ , \BM_lamda_unit.K [2], \$abc$371688$new_new_n6337__ , \$abc$371688$new_new_n6336__ , \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n6338__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h50108ea78ea75010)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373466  (
    .A({ \BM_lamda_unit.K [2], \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.K [0], \BM_lamda_unit.K [1] }),
    .Y(\$abc$371688$new_new_n6339__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373467  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.K [0] }),
    .Y(\$abc$371688$new_new_n6340__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555333300ff0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373468  (
    .A({ \$abc$371688$new_new_n6339__ , \$abc$371688$new_new_n6340__ , \BM_lamda_unit.S[8] [0], \BM_lamda_unit.S[7] [0], \BM_lamda_unit.S[5] [0], \BM_lamda_unit.S[6] [0] }),
    .Y(\$abc$371688$new_new_n6341__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbed7)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373469  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.K [1:0] }),
    .Y(\$abc$371688$new_new_n6342__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000114000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373470  (
    .A({ \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6336__ , \$abc$371688$new_new_n6337__ , \$abc$371688$new_new_n6335__ , \BM_lamda_unit.K [2], \$abc$371688$new_new_n6342__  }),
    .Y(\$abc$371688$new_new_n6343__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0990)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373471  (
    .A({ \BM_lamda_unit.cnt [1], \BM_lamda_unit.K [1], \BM_lamda_unit.cnt [0], \BM_lamda_unit.K [0] }),
    .Y(\$abc$371688$new_new_n6344__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8001600000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373472  (
    .A({ \$abc$371688$new_new_n6344__ , \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6336__ , \$abc$371688$new_new_n6337__ , \$abc$371688$new_new_n6335__ , \BM_lamda_unit.K [2] }),
    .Y(\$abc$371688$new_new_n6345__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcccf0aa00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373473  (
    .A({ \$abc$371688$new_new_n6338__ , \$abc$371688$new_new_n6343__ , \$abc$371688$new_new_n6345__ , \BM_lamda_unit.S[2] [0], \BM_lamda_unit.S[3] [0], \BM_lamda_unit.S[1] [0] }),
    .Y(\$abc$371688$new_new_n6346__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd4dd)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373474  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.K [1] }),
    .Y(\$abc$371688$new_new_n6347__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfdfebffd)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373475  (
    .A({ \$abc$371688$new_new_n6347__ , \BM_lamda_unit.K [2], \$abc$371688$new_new_n6337__ , \$abc$371688$new_new_n6336__ , \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n6348__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf4f400ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373476  (
    .A({ \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6341__ , \$abc$371688$new_new_n6346__ , \BM_lamda_unit.S[4] [0], \$abc$371688$new_new_n6338__  }),
    .Y(\$abc$371688$new_new_n6349__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1001014000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373477  (
    .A({ \$abc$371688$new_new_n6340__ , \$abc$371688$new_new_n6335__ , \BM_lamda_unit.K [2], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6336__ , \$abc$371688$new_new_n6337__  }),
    .Y(\$abc$371688$new_new_n6350__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000100011000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373478  (
    .A({ \$abc$371688$new_new_n6335__ , \BM_lamda_unit.K [2], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6336__ , \$abc$371688$new_new_n6337__ , \$abc$371688$new_new_n6342__  }),
    .Y(\$abc$371688$new_new_n6351__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hc0ccf0aa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373479  (
    .A({ \$abc$371688$new_new_n6350__ , \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[11] [0], \BM_lamda_unit.S[10] [0], \BM_lamda_unit.S[9] [0] }),
    .Y(\$abc$371688$new_new_n6352__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9009)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373480  (
    .A({ \BM_lamda_unit.cnt [1], \BM_lamda_unit.K [1], \BM_lamda_unit.cnt [0], \BM_lamda_unit.K [0] }),
    .Y(\$abc$371688$new_new_n6353__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373481  (
    .A({ \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6336__ , \$abc$371688$new_new_n6339__  }),
    .Y(\$abc$371688$new_new_n6354__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hd4002bff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373482  (
    .A({ \$abc$371688$new_new_n6342__ , \$abc$371688$new_new_n6337__ , \$abc$371688$new_new_n6336__ , \$abc$371688$new_new_n6335__ , \BM_lamda_unit.K [2], \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n6355__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ccaa0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373483  (
    .A({ \$abc$371688$new_new_n6355__ , \$abc$371688$new_new_n6354__ , \$abc$371688$new_new_n6344__ , \BM_lamda_unit.S[15] [0], \BM_lamda_unit.S[14] [0], \BM_lamda_unit.S[13] [0] }),
    .Y(\$abc$371688$new_new_n6356__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h2372373333237237)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373484  (
    .A({ \$abc$371688$new_new_n6347__ , \$abc$371688$new_new_n6336__ , \BM_lamda_unit.K [2], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6337__  }),
    .Y(\$abc$371688$new_new_n6357__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaccccfff0ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373485  (
    .A({ \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6356__ , \BM_lamda_unit.S[16] [0], \$abc$371688$new_new_n6352__ , \BM_lamda_unit.S[12] [0] }),
    .Y(\$abc$371688$new_new_n6358__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00b2004d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373486  (
    .A({ \$abc$371688$new_new_n6336__ , \$abc$371688$new_new_n6337__ , \$abc$371688$new_new_n6347__ , \BM_lamda_unit.K [2], \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n6359__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373487  (
    .A(\BM_lamda_unit.Step [4:3]),
    .Y(\$abc$371688$new_new_n6360__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373488  (
    .A({ \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n6359__ , \BM_lamda_unit.D [0], \$abc$371688$new_new_n6349__ , \$abc$371688$new_new_n6358__  }),
    .Y(\$abc$153262$new_n17378_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3553555555553553)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373489  (
    .A({ \BM_lamda_unit.cnt [1], \BM_lamda_unit.K [1], \BM_lamda_unit.cnt [0], \BM_lamda_unit.K [0], \BM_lamda_unit.S[8] [1], \BM_lamda_unit.S[7] [1] }),
    .Y(\$abc$371688$new_new_n6362__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hccaa0c0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373490  (
    .A({ \$abc$371688$new_new_n6339__ , \$abc$371688$new_new_n6344__ , \$abc$371688$new_new_n6362__ , \BM_lamda_unit.S[6] [1], \BM_lamda_unit.S[5] [1] }),
    .Y(\$abc$371688$new_new_n6363__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcccf0aa00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373491  (
    .A({ \$abc$371688$new_new_n6338__ , \$abc$371688$new_new_n6343__ , \$abc$371688$new_new_n6345__ , \BM_lamda_unit.S[2] [1], \BM_lamda_unit.S[3] [1], \BM_lamda_unit.S[1] [1] }),
    .Y(\$abc$371688$new_new_n6364__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf4f4ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373492  (
    .A({ \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6363__ , \$abc$371688$new_new_n6364__ , \BM_lamda_unit.S[4] [1], \$abc$371688$new_new_n6338__  }),
    .Y(\$abc$371688$new_new_n6365__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000335500000f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373493  (
    .A({ \$abc$371688$new_new_n6355__ , \$abc$371688$new_new_n6354__ , \$abc$371688$new_new_n6344__ , \BM_lamda_unit.S[15] [1], \BM_lamda_unit.S[14] [1], \BM_lamda_unit.S[13] [1] }),
    .Y(\$abc$371688$new_new_n6366__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000003f330f55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373494  (
    .A({ \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6350__ , \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[11] [1], \BM_lamda_unit.S[10] [1], \BM_lamda_unit.S[9] [1] }),
    .Y(\$abc$371688$new_new_n6367__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf5f5f0f0ff33ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373495  (
    .A({ \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6366__ , \$abc$371688$new_new_n6367__ , \BM_lamda_unit.S[16] [1], \BM_lamda_unit.S[12] [1] }),
    .Y(\$abc$371688$new_new_n6368__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55ccf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373496  (
    .A({ \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n6359__ , \BM_lamda_unit.D [1], \$abc$371688$new_new_n6365__ , \$abc$371688$new_new_n6368__  }),
    .Y(\$abc$153262$new_n17360_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ffccf0aa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373497  (
    .A({ \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6355__ , \$abc$371688$new_new_n6340__ , \BM_lamda_unit.S[16] [2], \BM_lamda_unit.S[13] [2], \BM_lamda_unit.S[15] [2] }),
    .Y(\$abc$371688$new_new_n6370__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf000f0f0ff00eeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373498  (
    .A({ \$abc$371688$new_new_n6350__ , \$abc$371688$new_new_n6353__ , \BM_lamda_unit.S[12] [2], \BM_lamda_unit.S[10] [2], \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[9] [2] }),
    .Y(\$abc$371688$new_new_n6371__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h153f151500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373499  (
    .A({ \$abc$371688$new_new_n6359__ , \$abc$371688$new_new_n6344__ , \BM_lamda_unit.S[14] [2], \$abc$371688$new_new_n6371__ , \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6370__  }),
    .Y(\$abc$371688$new_new_n6372__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00eeeef000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373500  (
    .A({ \$abc$371688$new_new_n6338__ , \$abc$371688$new_new_n6345__ , \BM_lamda_unit.S[2] [2], \BM_lamda_unit.S[4] [2], \$abc$371688$new_new_n6343__ , \BM_lamda_unit.S[1] [2] }),
    .Y(\$abc$371688$new_new_n6373__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f555500ff3333)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373501  (
    .A({ \$abc$371688$new_new_n6339__ , \$abc$371688$new_new_n6340__ , \BM_lamda_unit.S[8] [2], \BM_lamda_unit.S[6] [2], \BM_lamda_unit.S[7] [2], \BM_lamda_unit.S[5] [2] }),
    .Y(\$abc$371688$new_new_n6374__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb0bb0000b0bbb0bb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373502  (
    .A({ \$abc$371688$new_new_n6374__ , \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6343__ , \BM_lamda_unit.S[3] [2], \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[11] [2] }),
    .Y(\$abc$371688$new_new_n6375__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373503  (
    .A({ \$abc$371688$new_new_n6375__ , \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6359__ , \$abc$371688$new_new_n6373__  }),
    .Y(\$abc$371688$new_new_n6376__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373504  (
    .A({ \$abc$371688$new_new_n6360__ , \BM_lamda_unit.D [2], \$abc$371688$new_new_n6376__ , \$abc$371688$new_new_n6372__  }),
    .Y(\$abc$153262$new_n17342_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaf0ffcc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373505  (
    .A({ \$abc$371688$new_new_n6340__ , \$abc$371688$new_new_n6339__ , \BM_lamda_unit.S[8] [3], \BM_lamda_unit.S[7] [3], \BM_lamda_unit.S[6] [3] }),
    .Y(\$abc$371688$new_new_n6378__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000f0300005533)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373506  (
    .A({ \$abc$371688$new_new_n6345__ , \$abc$371688$new_new_n6343__ , \$abc$371688$new_new_n6338__ , \BM_lamda_unit.S[2] [3], \BM_lamda_unit.S[4] [3], \BM_lamda_unit.S[1] [3] }),
    .Y(\$abc$371688$new_new_n6379__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ffefef0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373507  (
    .A({ \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6378__ , \$abc$371688$new_new_n6379__ , \$abc$371688$new_new_n6339__ , \BM_lamda_unit.S[5] [3], \$abc$371688$new_new_n6344__  }),
    .Y(\$abc$371688$new_new_n6380__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373508  (
    .A({ \BM_lamda_unit.S[9] [3], \$abc$371688$new_new_n6351__ , \$abc$371688$new_new_n6350__ , \$abc$371688$new_new_n6353__  }),
    .Y(\$abc$371688$new_new_n6381__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000077707770777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373509  (
    .A({ \$abc$371688$new_new_n6353__ , \BM_lamda_unit.S[12] [3], \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[11] [3], \$abc$371688$new_new_n6350__ , \BM_lamda_unit.S[10] [3] }),
    .Y(\$abc$371688$new_new_n6382__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccccffc0fafafafa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373510  (
    .A({ \$abc$371688$new_new_n6355__ , \$abc$371688$new_new_n6344__ , \BM_lamda_unit.S[13] [3], \$abc$371688$new_new_n6354__ , \BM_lamda_unit.S[14] [3], \BM_lamda_unit.S[15] [3] }),
    .Y(\$abc$371688$new_new_n6383__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbb0bbb0bff0f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373511  (
    .A({ \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6383__ , \BM_lamda_unit.S[16] [3], \$abc$371688$new_new_n6354__ , \$abc$371688$new_new_n6382__ , \$abc$371688$new_new_n6381__  }),
    .Y(\$abc$371688$new_new_n6384__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373512  (
    .A({ \$abc$371688$new_new_n6343__ , \BM_lamda_unit.S[3] [3] }),
    .Y(\$abc$371688$new_new_n6385__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aa00ccf0f0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373513  (
    .A({ \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n6359__ , \$abc$371688$new_new_n6385__ , \BM_lamda_unit.D [3], \$abc$371688$new_new_n6380__ , \$abc$371688$new_new_n6384__  }),
    .Y(\$abc$153262$new_n17324_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f0fff33ff55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373514  (
    .A({ \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6350__ , \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[12] [4], \BM_lamda_unit.S[10] [4], \BM_lamda_unit.S[9] [4] }),
    .Y(\$abc$371688$new_new_n6387__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccccffc0fafafafa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373515  (
    .A({ \$abc$371688$new_new_n6355__ , \$abc$371688$new_new_n6344__ , \BM_lamda_unit.S[13] [4], \$abc$371688$new_new_n6354__ , \BM_lamda_unit.S[14] [4], \BM_lamda_unit.S[15] [4] }),
    .Y(\$abc$371688$new_new_n6388__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h77000707)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373516  (
    .A({ \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6387__ , \$abc$371688$new_new_n6388__ , \BM_lamda_unit.S[11] [4], \$abc$371688$new_new_n6351__  }),
    .Y(\$abc$371688$new_new_n6389__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff44ffff0f0f0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373517  (
    .A({ \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n6359__ , \$abc$371688$new_new_n6389__ , \BM_lamda_unit.D [4], \$abc$371688$new_new_n6354__ , \BM_lamda_unit.S[16] [4] }),
    .Y(\$abc$371688$new_new_n6390__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaf0ffcc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373518  (
    .A({ \$abc$371688$new_new_n6340__ , \$abc$371688$new_new_n6339__ , \BM_lamda_unit.S[8] [4], \BM_lamda_unit.S[7] [4], \BM_lamda_unit.S[6] [4] }),
    .Y(\$abc$371688$new_new_n6391__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000f0300005533)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373519  (
    .A({ \$abc$371688$new_new_n6345__ , \$abc$371688$new_new_n6343__ , \$abc$371688$new_new_n6338__ , \BM_lamda_unit.S[2] [4], \BM_lamda_unit.S[4] [4], \BM_lamda_unit.S[1] [4] }),
    .Y(\$abc$371688$new_new_n6392__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ffefef0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373520  (
    .A({ \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6391__ , \$abc$371688$new_new_n6392__ , \$abc$371688$new_new_n6339__ , \BM_lamda_unit.S[5] [4], \$abc$371688$new_new_n6344__  }),
    .Y(\$abc$371688$new_new_n6393__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fbf0f0f0f0f0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373521  (
    .A({ \$abc$371688$new_new_n6393__ , \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n6359__ , \$abc$371688$new_new_n6390__ , \$abc$371688$new_new_n6343__ , \BM_lamda_unit.S[3] [4] }),
    .Y(\$abc$153262$new_n17306_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ffccf0aa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373522  (
    .A({ \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6355__ , \$abc$371688$new_new_n6340__ , \BM_lamda_unit.S[16] [5], \BM_lamda_unit.S[13] [5], \BM_lamda_unit.S[15] [5] }),
    .Y(\$abc$371688$new_new_n6395__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf000f0f0ff00eeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373523  (
    .A({ \$abc$371688$new_new_n6350__ , \$abc$371688$new_new_n6353__ , \BM_lamda_unit.S[12] [5], \BM_lamda_unit.S[10] [5], \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[9] [5] }),
    .Y(\$abc$371688$new_new_n6396__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h153f151500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373524  (
    .A({ \$abc$371688$new_new_n6359__ , \$abc$371688$new_new_n6344__ , \BM_lamda_unit.S[14] [5], \$abc$371688$new_new_n6396__ , \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6395__  }),
    .Y(\$abc$371688$new_new_n6397__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00eeeef000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373525  (
    .A({ \$abc$371688$new_new_n6338__ , \$abc$371688$new_new_n6345__ , \BM_lamda_unit.S[2] [5], \BM_lamda_unit.S[4] [5], \$abc$371688$new_new_n6343__ , \BM_lamda_unit.S[1] [5] }),
    .Y(\$abc$371688$new_new_n6398__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f555500ff3333)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373526  (
    .A({ \$abc$371688$new_new_n6339__ , \$abc$371688$new_new_n6340__ , \BM_lamda_unit.S[8] [5], \BM_lamda_unit.S[6] [5], \BM_lamda_unit.S[7] [5], \BM_lamda_unit.S[5] [5] }),
    .Y(\$abc$371688$new_new_n6399__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb0bb0000b0bbb0bb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373527  (
    .A({ \$abc$371688$new_new_n6399__ , \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6343__ , \BM_lamda_unit.S[3] [5], \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[11] [5] }),
    .Y(\$abc$371688$new_new_n6400__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373528  (
    .A({ \$abc$371688$new_new_n6400__ , \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6359__ , \$abc$371688$new_new_n6398__  }),
    .Y(\$abc$371688$new_new_n6401__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373529  (
    .A({ \$abc$371688$new_new_n6360__ , \BM_lamda_unit.D [5], \$abc$371688$new_new_n6401__ , \$abc$371688$new_new_n6397__  }),
    .Y(\$abc$153262$new_n17288_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h03330f55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373530  (
    .A({ \$abc$371688$new_new_n6343__ , \$abc$371688$new_new_n6345__ , \BM_lamda_unit.S[2] [6], \BM_lamda_unit.S[3] [6], \BM_lamda_unit.S[1] [6] }),
    .Y(\$abc$371688$new_new_n6403__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555333300ff0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373531  (
    .A({ \$abc$371688$new_new_n6339__ , \$abc$371688$new_new_n6340__ , \BM_lamda_unit.S[8] [6], \BM_lamda_unit.S[7] [6], \BM_lamda_unit.S[5] [6], \BM_lamda_unit.S[6] [6] }),
    .Y(\$abc$371688$new_new_n6404__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hcc55f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373532  (
    .A({ \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6338__ , \$abc$371688$new_new_n6404__ , \$abc$371688$new_new_n6403__ , \BM_lamda_unit.S[4] [6] }),
    .Y(\$abc$371688$new_new_n6405__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373533  (
    .A({ \$abc$371688$new_new_n6355__ , \$abc$371688$new_new_n6354__ , \$abc$371688$new_new_n6344__ , \BM_lamda_unit.S[15] [6], \BM_lamda_unit.S[13] [6], \BM_lamda_unit.S[14] [6] }),
    .Y(\$abc$371688$new_new_n6406__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000c0f00000ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373534  (
    .A({ \$abc$371688$new_new_n6351__ , \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6350__ , \BM_lamda_unit.S[11] [6], \BM_lamda_unit.S[10] [6], \BM_lamda_unit.S[9] [6] }),
    .Y(\$abc$371688$new_new_n6407__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfafaf0f0ffccff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373535  (
    .A({ \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6406__ , \$abc$371688$new_new_n6407__ , \BM_lamda_unit.S[16] [6], \BM_lamda_unit.S[12] [6] }),
    .Y(\$abc$371688$new_new_n6408__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa33f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373536  (
    .A({ \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n6359__ , \BM_lamda_unit.D [6], \$abc$371688$new_new_n6405__ , \$abc$371688$new_new_n6408__  }),
    .Y(\$abc$153262$new_n17270_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h03330f55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373537  (
    .A({ \$abc$371688$new_new_n6343__ , \$abc$371688$new_new_n6345__ , \BM_lamda_unit.S[2] [7], \BM_lamda_unit.S[3] [7], \BM_lamda_unit.S[1] [7] }),
    .Y(\$abc$371688$new_new_n6410__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcfafafcafcfcfaf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373538  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.K [1:0], \BM_lamda_unit.S[7] [7], \BM_lamda_unit.S[5] [7] }),
    .Y(\$abc$371688$new_new_n6411__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbb0b0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373539  (
    .A({ \$abc$371688$new_new_n6411__ , \BM_lamda_unit.S[8] [7], \$abc$371688$new_new_n6353__ , \$abc$371688$new_new_n6344__ , \BM_lamda_unit.S[6] [7] }),
    .Y(\$abc$371688$new_new_n6412__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hcc550f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373540  (
    .A({ \$abc$371688$new_new_n6348__ , \$abc$371688$new_new_n6338__ , \$abc$371688$new_new_n6412__ , \$abc$371688$new_new_n6410__ , \BM_lamda_unit.S[4] [7] }),
    .Y(\$abc$371688$new_new_n6413__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff3f3f3ff00aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373541  (
    .A({ \$abc$371688$new_new_n6340__ , \$abc$371688$new_new_n6351__ , \BM_lamda_unit.S[11] [7], \BM_lamda_unit.S[12] [7], \$abc$371688$new_new_n6353__ , \BM_lamda_unit.S[9] [7] }),
    .Y(\$abc$371688$new_new_n6414__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555333300ff0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373542  (
    .A({ \$abc$371688$new_new_n6355__ , \$abc$371688$new_new_n6340__ , \BM_lamda_unit.S[16] [7], \BM_lamda_unit.S[15] [7], \BM_lamda_unit.S[13] [7], \BM_lamda_unit.S[14] [7] }),
    .Y(\$abc$371688$new_new_n6415__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbb000b0b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373543  (
    .A({ \$abc$371688$new_new_n6357__ , \$abc$371688$new_new_n6414__ , \$abc$371688$new_new_n6415__ , \$abc$371688$new_new_n6350__ , \BM_lamda_unit.S[10] [7] }),
    .Y(\$abc$371688$new_new_n6416__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa33f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373544  (
    .A({ \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n6359__ , \BM_lamda_unit.D [7], \$abc$371688$new_new_n6413__ , \$abc$371688$new_new_n6416__  }),
    .Y(\$abc$153262$new_n17252_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h07)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373545  (
    .A({ \$abc$371688$new_new_n5565__ , \$abc$371688$new_new_n4667__ , \$abc$371688$new_new_n4660__  }),
    .Y(\$abc$371688$new_new_n6418__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8aef08ae)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373546  (
    .A({ \$abc$371688$new_new_n5566__ , \BM_lamda_unit.K [4:3], \BM_lamda_unit.N [2], \BM_lamda_unit.N [3] }),
    .Y(\$abc$371688$new_new_n6419__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff33ff550f000f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373547  (
    .A({ \BM_lamda_unit.div1 , \BM_lamda_unit.Step [2], \BM_lamda_unit.Step [4], \$abc$371688$new_new_n6419__ , \$abc$371688$new_new_n6418__ , \BM_lamda_unit.Step [3] }),
    .Y(\$abc$153262$li1548_li1548 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0a03)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373548  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n5567__ , \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n6418__  }),
    .Y(\$abc$153262$new_n17161_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff305ffff0ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373549  (
    .A({ \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.cnt1 [1:0], \Omega_Phy_unit.Lp[7] [0], \Omega_Phy_unit.Lp[5] [0] }),
    .Y(\$abc$371688$new_new_n6422__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'heef0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373550  (
    .A({ \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.Lp[8] [0], \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.Lp[6] [0] }),
    .Y(\$abc$371688$new_new_n6423__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a000c0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373551  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[2] [0], \Omega_Phy_unit.Lp[1] [0] }),
    .Y(\$abc$371688$new_new_n6424__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a0c000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373552  (
    .A({ \Omega_Phy_unit.cnt1 [2:0], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[3] [0], \Omega_Phy_unit.Lp[4] [0] }),
    .Y(\$abc$371688$new_new_n6425__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h000d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373553  (
    .A({ \$abc$371688$new_new_n6425__ , \$abc$371688$new_new_n6424__ , \$abc$371688$new_new_n6422__ , \$abc$371688$new_new_n6423__  }),
    .Y(\$abc$371688$new_new_n6426__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff30f05f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373554  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.Lp[7] [2], \Omega_Phy_unit.Lp[6] [2] }),
    .Y(\$abc$371688$new_new_n6427__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hff110fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373555  (
    .A({ \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[8] [2], \Omega_Phy_unit.Lp[5] [2], \Omega_Phy_unit.cnt1 [1] }),
    .Y(\$abc$371688$new_new_n6428__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a000c0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373556  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[2] [2], \Omega_Phy_unit.Lp[1] [2] }),
    .Y(\$abc$371688$new_new_n6429__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a0c000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373557  (
    .A({ \Omega_Phy_unit.cnt1 [2:0], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[3] [2], \Omega_Phy_unit.Lp[4] [2] }),
    .Y(\$abc$371688$new_new_n6430__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h000e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373558  (
    .A({ \$abc$371688$new_new_n6430__ , \$abc$371688$new_new_n6429__ , \$abc$371688$new_new_n6427__ , \$abc$371688$new_new_n6428__  }),
    .Y(\$abc$371688$new_new_n6431__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373559  (
    .A({ \Omega_Phy_unit.cnt1 [1:0], \Omega_Phy_unit.Lp[4] [1], \Omega_Phy_unit.Lp[5] [1], \Omega_Phy_unit.Lp[6] [1], \Omega_Phy_unit.Lp[7] [1] }),
    .Y(\$abc$371688$new_new_n6432__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a0c000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373560  (
    .A({ \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.Lp[3] [1], \Omega_Phy_unit.Lp[8] [1] }),
    .Y(\$abc$371688$new_new_n6433__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a000c0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373561  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[2] [1], \Omega_Phy_unit.Lp[1] [1] }),
    .Y(\$abc$371688$new_new_n6434__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000000fd)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373562  (
    .A({ \$abc$371688$new_new_n6434__ , \$abc$371688$new_new_n6433__ , \$abc$371688$new_new_n6432__ , \Omega_Phy_unit.cnt1 [3:2] }),
    .Y(\$abc$371688$new_new_n6435__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h33550fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373563  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.Lp[2] [6], \Omega_Phy_unit.Lp[3] [6], \Omega_Phy_unit.Lp[1] [6] }),
    .Y(\$abc$371688$new_new_n6436__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373564  (
    .A({ \Omega_Phy_unit.cnt1 [1:0], \Omega_Phy_unit.Lp[4] [6], \Omega_Phy_unit.Lp[5] [6], \Omega_Phy_unit.Lp[6] [6], \Omega_Phy_unit.Lp[7] [6] }),
    .Y(\$abc$371688$new_new_n6437__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373565  (
    .A({ \Omega_Phy_unit.Lp[8] [6], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2] }),
    .Y(\$abc$371688$new_new_n6438__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fafc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373566  (
    .A({ \$abc$371688$new_new_n6438__ , \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [3], \$abc$371688$new_new_n6436__ , \$abc$371688$new_new_n6437__  }),
    .Y(\$abc$371688$new_new_n6439__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0110)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373567  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [3:2] }),
    .Y(\$abc$371688$new_new_n6440__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff5030fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373568  (
    .A({ \Omega_Phy_unit.cnt1 , \Omega_Phy_unit.Lp[6] [5], \Omega_Phy_unit.Lp[8] [5] }),
    .Y(\$abc$371688$new_new_n6441__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a0c000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373569  (
    .A({ \Omega_Phy_unit.cnt1 [2:0], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[3] [5], \Omega_Phy_unit.Lp[4] [5] }),
    .Y(\$abc$371688$new_new_n6442__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000f5f3f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373570  (
    .A({ \$abc$371688$new_new_n6442__ , \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \$abc$371688$new_new_n6441__ , \Omega_Phy_unit.Lp[5] [5], \Omega_Phy_unit.Lp[7] [5] }),
    .Y(\$abc$371688$new_new_n6443__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3f5f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373571  (
    .A({ \$abc$371688$new_new_n6443__ , \Omega_Phy_unit.cnt1 [1], \$abc$371688$new_new_n6440__ , \Omega_Phy_unit.Lp[2] [5], \Omega_Phy_unit.Lp[1] [5] }),
    .Y(\$abc$371688$new_new_n6444__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a0c000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373572  (
    .A({ \Omega_Phy_unit.cnt1 [2:0], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[3] [3], \Omega_Phy_unit.Lp[4] [3] }),
    .Y(\$abc$371688$new_new_n6445__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00003f5f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373573  (
    .A({ \$abc$371688$new_new_n6445__ , \Omega_Phy_unit.cnt1 [1], \$abc$371688$new_new_n6440__ , \Omega_Phy_unit.Lp[2] [3], \Omega_Phy_unit.Lp[1] [3] }),
    .Y(\$abc$371688$new_new_n6446__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0055ffffffff33)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373574  (
    .A({ \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.Lp[7] [3], \Omega_Phy_unit.Lp[8] [3], \Omega_Phy_unit.Lp[6] [3] }),
    .Y(\$abc$371688$new_new_n6447__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccccccc0cccc040c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373575  (
    .A({ \Omega_Phy_unit.cnt1 [3], \$abc$371688$new_new_n6447__ , \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \$abc$371688$new_new_n6446__ , \Omega_Phy_unit.Lp[5] [3] }),
    .Y(\$abc$371688$new_new_n6448__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff53fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373576  (
    .A({ \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.cnt1 [1:0], \Omega_Phy_unit.Lp[3] [7], \Omega_Phy_unit.Lp[8] [7] }),
    .Y(\$abc$371688$new_new_n6449__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373577  (
    .A({ \Omega_Phy_unit.cnt1 [1:0], \Omega_Phy_unit.Lp[4] [7], \Omega_Phy_unit.Lp[5] [7], \Omega_Phy_unit.Lp[6] [7], \Omega_Phy_unit.Lp[7] [7] }),
    .Y(\$abc$371688$new_new_n6450__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a000c0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373578  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[2] [7], \Omega_Phy_unit.Lp[1] [7] }),
    .Y(\$abc$371688$new_new_n6451__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00ee00f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373579  (
    .A({ \Omega_Phy_unit.cnt1 [2], \$abc$371688$new_new_n6451__ , \$abc$371688$new_new_n6449__ , \$abc$371688$new_new_n6450__ , \Omega_Phy_unit.cnt1 [3] }),
    .Y(\$abc$371688$new_new_n6452__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373580  (
    .A(\Omega_Phy_unit.state [9:8]),
    .Y(\$abc$371688$new_new_n6453__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373581  (
    .A({ \$abc$371688$new_new_n6453__ , \Omega_Phy_unit.state [6], \Omega_Phy_unit.state [4], \Omega_Phy_unit.state [5], \Omega_Phy_unit.state [7], \Omega_Phy_unit.state [3] }),
    .Y(\$abc$371688$new_new_n6454__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373582  (
    .A({ \Omega_Phy_unit.state [15:14], \Omega_Phy_unit.state [16] }),
    .Y(\$abc$371688$new_new_n6455__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373583  (
    .A({ \$abc$371688$new_new_n6455__ , \Omega_Phy_unit.state [10], \Omega_Phy_unit.state [11], \Omega_Phy_unit.state [13:12] }),
    .Y(\$abc$371688$new_new_n6456__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373584  (
    .A({ \$abc$371688$new_new_n6456__ , \$abc$371688$new_new_n6454__  }),
    .Y(\$abc$371688$new_new_n6457__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373585  (
    .A({ \Omega_Phy_unit.cnt1 [1:0], \Omega_Phy_unit.Lp[4] [4], \Omega_Phy_unit.Lp[5] [4], \Omega_Phy_unit.Lp[6] [4], \Omega_Phy_unit.Lp[7] [4] }),
    .Y(\$abc$371688$new_new_n6458__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a0c000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373586  (
    .A({ \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.Lp[3] [4], \Omega_Phy_unit.Lp[8] [4] }),
    .Y(\$abc$371688$new_new_n6459__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000a000c0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373587  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.Lp[2] [4], \Omega_Phy_unit.Lp[1] [4] }),
    .Y(\$abc$371688$new_new_n6460__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000000fd)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373588  (
    .A({ \$abc$371688$new_new_n6460__ , \$abc$371688$new_new_n6459__ , \$abc$371688$new_new_n6458__ , \Omega_Phy_unit.cnt1 [3:2] }),
    .Y(\$abc$371688$new_new_n6461__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373589  (
    .A({ \$abc$371688$new_new_n6461__ , \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6452__ , \$abc$371688$new_new_n6448__ , \$abc$371688$new_new_n6444__ , \$abc$371688$new_new_n6439__  }),
    .Y(\$abc$371688$new_new_n6462__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373590  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[4] [0], \Omega_Phy_unit.Sp[6] [0], \Omega_Phy_unit.Sp[5] [0], \Omega_Phy_unit.Sp[7] [0] }),
    .Y(\$abc$371688$new_new_n6463__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373591  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[8] [0], \Omega_Phy_unit.Sp[10] [0], \Omega_Phy_unit.Sp[9] [0], \Omega_Phy_unit.Sp[11] [0] }),
    .Y(\$abc$371688$new_new_n6464__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373592  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[12] [0], \Omega_Phy_unit.Sp[14] [0], \Omega_Phy_unit.Sp[13] [0], \Omega_Phy_unit.Sp[15] [0] }),
    .Y(\$abc$371688$new_new_n6465__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000553300000f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373593  (
    .A({ \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.Sp[1] [0], \Omega_Phy_unit.Sp[2] [0], \Omega_Phy_unit.Sp[3] [0] }),
    .Y(\$abc$371688$new_new_n6466__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaccccfff0ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373594  (
    .A({ \Omega_Phy_unit.cnt2 [3:2], \$abc$371688$new_new_n6466__ , \$abc$371688$new_new_n6463__ , \$abc$371688$new_new_n6464__ , \$abc$371688$new_new_n6465__  }),
    .Y(\$abc$371688$new_new_n6467__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373595  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[4] [1], \Omega_Phy_unit.Sp[6] [1], \Omega_Phy_unit.Sp[5] [1], \Omega_Phy_unit.Sp[7] [1] }),
    .Y(\$abc$371688$new_new_n6468__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373596  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[8] [1], \Omega_Phy_unit.Sp[10] [1], \Omega_Phy_unit.Sp[9] [1], \Omega_Phy_unit.Sp[11] [1] }),
    .Y(\$abc$371688$new_new_n6469__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373597  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[12] [1], \Omega_Phy_unit.Sp[14] [1], \Omega_Phy_unit.Sp[13] [1], \Omega_Phy_unit.Sp[15] [1] }),
    .Y(\$abc$371688$new_new_n6470__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000553300000f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373598  (
    .A({ \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.Sp[1] [1], \Omega_Phy_unit.Sp[2] [1], \Omega_Phy_unit.Sp[3] [1] }),
    .Y(\$abc$371688$new_new_n6471__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaccccfff0ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373599  (
    .A({ \Omega_Phy_unit.cnt2 [3:2], \$abc$371688$new_new_n6471__ , \$abc$371688$new_new_n6468__ , \$abc$371688$new_new_n6469__ , \$abc$371688$new_new_n6470__  }),
    .Y(\$abc$371688$new_new_n6472__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373600  (
    .A({ \Omega_Phy_unit.cnt2 [1:0], \Omega_Phy_unit.Sp[1] [6], \Omega_Phy_unit.Sp[2] [6], \Omega_Phy_unit.Sp[3] [6] }),
    .Y(\$abc$371688$new_new_n6473__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373601  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[8] [6], \Omega_Phy_unit.Sp[10] [6], \Omega_Phy_unit.Sp[9] [6], \Omega_Phy_unit.Sp[11] [6] }),
    .Y(\$abc$371688$new_new_n6474__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373602  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[4] [6], \Omega_Phy_unit.Sp[6] [6], \Omega_Phy_unit.Sp[5] [6], \Omega_Phy_unit.Sp[7] [6] }),
    .Y(\$abc$371688$new_new_n6475__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373603  (
    .A({ \Omega_Phy_unit.cnt2 [1:0], \Omega_Phy_unit.Sp[12] [6], \Omega_Phy_unit.Sp[13] [6], \Omega_Phy_unit.Sp[14] [6], \Omega_Phy_unit.Sp[15] [6] }),
    .Y(\$abc$371688$new_new_n6476__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaccccf0f0ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373604  (
    .A({ \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [3], \$abc$371688$new_new_n6473__ , \$abc$371688$new_new_n6474__ , \$abc$371688$new_new_n6475__ , \$abc$371688$new_new_n6476__  }),
    .Y(\$abc$371688$new_new_n6477__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373605  (
    .A({ \Omega_Phy_unit.cnt2 [1:0], \Omega_Phy_unit.Sp[1] [4], \Omega_Phy_unit.Sp[2] [4], \Omega_Phy_unit.Sp[3] [4] }),
    .Y(\$abc$371688$new_new_n6478__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373606  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[8] [4], \Omega_Phy_unit.Sp[10] [4], \Omega_Phy_unit.Sp[9] [4], \Omega_Phy_unit.Sp[11] [4] }),
    .Y(\$abc$371688$new_new_n6479__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373607  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[4] [4], \Omega_Phy_unit.Sp[6] [4], \Omega_Phy_unit.Sp[5] [4], \Omega_Phy_unit.Sp[7] [4] }),
    .Y(\$abc$371688$new_new_n6480__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373608  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[12] [4], \Omega_Phy_unit.Sp[14] [4], \Omega_Phy_unit.Sp[13] [4], \Omega_Phy_unit.Sp[15] [4] }),
    .Y(\$abc$371688$new_new_n6481__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaaaccccf0f000ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373609  (
    .A({ \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [3], \$abc$371688$new_new_n6478__ , \$abc$371688$new_new_n6479__ , \$abc$371688$new_new_n6480__ , \$abc$371688$new_new_n6481__  }),
    .Y(\$abc$371688$new_new_n6482__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373610  (
    .A({ \$abc$371688$new_new_n6482__ , \$abc$371688$new_new_n6477__ , \$abc$371688$new_new_n6472__ , \$abc$371688$new_new_n6467__  }),
    .Y(\$abc$371688$new_new_n6483__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373611  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[8] [2], \Omega_Phy_unit.Sp[10] [2], \Omega_Phy_unit.Sp[9] [2], \Omega_Phy_unit.Sp[11] [2] }),
    .Y(\$abc$371688$new_new_n6484__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373612  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[4] [2], \Omega_Phy_unit.Sp[6] [2], \Omega_Phy_unit.Sp[5] [2], \Omega_Phy_unit.Sp[7] [2] }),
    .Y(\$abc$371688$new_new_n6485__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373613  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[12] [2], \Omega_Phy_unit.Sp[14] [2], \Omega_Phy_unit.Sp[13] [2], \Omega_Phy_unit.Sp[15] [2] }),
    .Y(\$abc$371688$new_new_n6486__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373614  (
    .A({ \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.Sp[1] [2], \Omega_Phy_unit.Sp[2] [2], \Omega_Phy_unit.Sp[3] [2] }),
    .Y(\$abc$371688$new_new_n6487__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55553333ff0fff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373615  (
    .A({ \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [3], \$abc$371688$new_new_n6487__ , \$abc$371688$new_new_n6484__ , \$abc$371688$new_new_n6485__ , \$abc$371688$new_new_n6486__  }),
    .Y(\$abc$371688$new_new_n6488__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373616  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[4] [5], \Omega_Phy_unit.Sp[6] [5], \Omega_Phy_unit.Sp[5] [5], \Omega_Phy_unit.Sp[7] [5] }),
    .Y(\$abc$371688$new_new_n6489__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373617  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[8] [5], \Omega_Phy_unit.Sp[10] [5], \Omega_Phy_unit.Sp[9] [5], \Omega_Phy_unit.Sp[11] [5] }),
    .Y(\$abc$371688$new_new_n6490__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373618  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[12] [5], \Omega_Phy_unit.Sp[14] [5], \Omega_Phy_unit.Sp[13] [5], \Omega_Phy_unit.Sp[15] [5] }),
    .Y(\$abc$371688$new_new_n6491__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373619  (
    .A({ \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.Sp[1] [5], \Omega_Phy_unit.Sp[2] [5], \Omega_Phy_unit.Sp[3] [5] }),
    .Y(\$abc$371688$new_new_n6492__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55553333ff0fff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373620  (
    .A({ \Omega_Phy_unit.cnt2 [3:2], \$abc$371688$new_new_n6492__ , \$abc$371688$new_new_n6489__ , \$abc$371688$new_new_n6490__ , \$abc$371688$new_new_n6491__  }),
    .Y(\$abc$371688$new_new_n6493__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373621  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[4] [7], \Omega_Phy_unit.Sp[6] [7], \Omega_Phy_unit.Sp[5] [7], \Omega_Phy_unit.Sp[7] [7] }),
    .Y(\$abc$371688$new_new_n6494__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373622  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[8] [7], \Omega_Phy_unit.Sp[10] [7], \Omega_Phy_unit.Sp[9] [7], \Omega_Phy_unit.Sp[11] [7] }),
    .Y(\$abc$371688$new_new_n6495__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373623  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[12] [7], \Omega_Phy_unit.Sp[14] [7], \Omega_Phy_unit.Sp[13] [7], \Omega_Phy_unit.Sp[15] [7] }),
    .Y(\$abc$371688$new_new_n6496__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373624  (
    .A({ \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.Sp[1] [7], \Omega_Phy_unit.Sp[2] [7], \Omega_Phy_unit.Sp[3] [7] }),
    .Y(\$abc$371688$new_new_n6497__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55553333ff0fff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373625  (
    .A({ \Omega_Phy_unit.cnt2 [3:2], \$abc$371688$new_new_n6497__ , \$abc$371688$new_new_n6494__ , \$abc$371688$new_new_n6495__ , \$abc$371688$new_new_n6496__  }),
    .Y(\$abc$371688$new_new_n6498__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373626  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[4] [3], \Omega_Phy_unit.Sp[6] [3], \Omega_Phy_unit.Sp[5] [3], \Omega_Phy_unit.Sp[7] [3] }),
    .Y(\$abc$371688$new_new_n6499__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373627  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[8] [3], \Omega_Phy_unit.Sp[10] [3], \Omega_Phy_unit.Sp[9] [3], \Omega_Phy_unit.Sp[11] [3] }),
    .Y(\$abc$371688$new_new_n6500__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373628  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.Sp[12] [3], \Omega_Phy_unit.Sp[14] [3], \Omega_Phy_unit.Sp[13] [3], \Omega_Phy_unit.Sp[15] [3] }),
    .Y(\$abc$371688$new_new_n6501__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000aacc0000f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373629  (
    .A({ \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.Sp[1] [3], \Omega_Phy_unit.Sp[2] [3], \Omega_Phy_unit.Sp[3] [3] }),
    .Y(\$abc$371688$new_new_n6502__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55553333ff0fff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373630  (
    .A({ \Omega_Phy_unit.cnt2 [3:2], \$abc$371688$new_new_n6502__ , \$abc$371688$new_new_n6499__ , \$abc$371688$new_new_n6500__ , \$abc$371688$new_new_n6501__  }),
    .Y(\$abc$371688$new_new_n6503__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373631  (
    .A({ \$abc$371688$new_new_n6503__ , \$abc$371688$new_new_n6498__ , \$abc$371688$new_new_n6493__ , \$abc$371688$new_new_n6488__  }),
    .Y(\$abc$371688$new_new_n6504__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373632  (
    .A({ \Omega_Phy_unit.Lp[1] [1], \Omega_Phy_unit.Lp[1] [2], \Omega_Phy_unit.Lp[1] [6], \Omega_Phy_unit.Lp[1] [7], \Omega_Phy_unit.Lp[1] [0], \Omega_Phy_unit.Lp[1] [3] }),
    .Y(\$abc$371688$new_new_n6505__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373633  (
    .A({ \Omega_Phy_unit.Sp[1] [1], \Omega_Phy_unit.Sp[1] [3], \Omega_Phy_unit.Sp[1] [4], \Omega_Phy_unit.Sp[1] [5], \Omega_Phy_unit.Sp[1] [6], \Omega_Phy_unit.Sp[1] [7] }),
    .Y(\$abc$371688$new_new_n6506__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f7f7f7f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373634  (
    .A({ \$abc$371688$new_new_n6505__ , \Omega_Phy_unit.Lp[1] [5:4], \$abc$371688$new_new_n6506__ , \Omega_Phy_unit.Sp[1] [2], \Omega_Phy_unit.Sp[1] [0] }),
    .Y(\$abc$371688$new_new_n6507__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf077)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373635  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6507__ , \$abc$371688$new_new_n6483__ , \$abc$371688$new_new_n6504__  }),
    .Y(\$abc$371688$new_new_n6508__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373636  (
    .A({ \$abc$371688$new_new_n6508__ , \$abc$371688$new_new_n6462__ , \$abc$371688$new_new_n6426__ , \$abc$371688$new_new_n6435__ , \$abc$371688$new_new_n6431__  }),
    .Y(\$abc$153262$new_n17154_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h66660ff00ff00ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373637  (
    .A({ \$abc$371688$new_new_n6456__ , \$abc$371688$new_new_n6454__ , \$abc$371688$new_new_n6467__ , \$abc$371688$new_new_n6426__ , \Omega_Phy_unit.Sp[1] [0], \Omega_Phy_unit.Lp[1] [0] }),
    .Y(\$abc$153262$new_n17119_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7887)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373638  (
    .A({ \Omega_Phy_unit.Sp[1] [1], \Omega_Phy_unit.Lp[1] [1], \Omega_Phy_unit.Sp[1] [0], \Omega_Phy_unit.Lp[1] [0] }),
    .Y(\$abc$371688$new_new_n6511__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555555503fcfc03)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373639  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6472__ , \$abc$371688$new_new_n6435__ , \$abc$371688$new_new_n6467__ , \$abc$371688$new_new_n6426__ , \$abc$371688$new_new_n6511__  }),
    .Y(\$abc$153262$new_n17112_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h011ffee0fee0011f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373640  (
    .A({ \$abc$371688$new_new_n6488__ , \$abc$371688$new_new_n6431__ , \$abc$371688$new_new_n6472__ , \$abc$371688$new_new_n6435__ , \$abc$371688$new_new_n6467__ , \$abc$371688$new_new_n6426__  }),
    .Y(\$abc$371688$new_new_n6513__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373641  (
    .A({ \Omega_Phy_unit.Lp[1] [2], \Omega_Phy_unit.Sp[1] [2:1], \Omega_Phy_unit.Lp[1] [1], \Omega_Phy_unit.Sp[1] [0], \Omega_Phy_unit.Lp[1] [0] }),
    .Y(\$abc$371688$new_new_n6514__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373642  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6513__ , \$abc$371688$new_new_n6514__  }),
    .Y(\$abc$153262$new_n17105_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h17e8e817)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373643  (
    .A({ \Omega_Phy_unit.Sp[1] [3], \Omega_Phy_unit.Lp[1] [3], \$abc$371688$new_new_n6514__ , \Omega_Phy_unit.Lp[1] [2], \Omega_Phy_unit.Sp[1] [2] }),
    .Y(\$abc$371688$new_new_n6516__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha8a8a880fefefeea)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373644  (
    .A({ \$abc$371688$new_new_n6488__ , \$abc$371688$new_new_n6467__ , \$abc$371688$new_new_n6426__ , \$abc$371688$new_new_n6472__ , \$abc$371688$new_new_n6435__ , \$abc$371688$new_new_n6431__  }),
    .Y(\$abc$371688$new_new_n6517__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5555c33c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373645  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6517__ , \$abc$371688$new_new_n6503__ , \$abc$371688$new_new_n6448__ , \$abc$371688$new_new_n6516__  }),
    .Y(\$abc$153262$new_n17098_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4db2b24d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373646  (
    .A({ \$abc$371688$new_new_n6482__ , \$abc$371688$new_new_n6461__ , \$abc$371688$new_new_n6517__ , \$abc$371688$new_new_n6503__ , \$abc$371688$new_new_n6448__  }),
    .Y(\$abc$371688$new_new_n6519__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfeeaa8800115577f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373647  (
    .A({ \Omega_Phy_unit.Sp[1] [4:3], \$abc$371688$new_new_n6514__ , \Omega_Phy_unit.Lp[1] [2], \Omega_Phy_unit.Sp[1] [2], \Omega_Phy_unit.Lp[1] [3] }),
    .Y(\$abc$371688$new_new_n6520__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hc3aa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373648  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6520__ , \Omega_Phy_unit.Lp[1] [4], \$abc$371688$new_new_n6519__  }),
    .Y(\$abc$153262$new_n17087_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3cc35aa5)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373649  (
    .A({ \$abc$371688$new_new_n6520__ , \Omega_Phy_unit.Sp[1] [5], \Omega_Phy_unit.Lp[1] [5], \Omega_Phy_unit.Sp[1] [4], \Omega_Phy_unit.Lp[1] [4] }),
    .Y(\$abc$371688$new_new_n6522__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h173f0317e8c0fce8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373650  (
    .A({ \$abc$371688$new_new_n6493__ , \$abc$371688$new_new_n6503__ , \$abc$371688$new_new_n6517__ , \$abc$371688$new_new_n6482__ , \$abc$371688$new_new_n6461__ , \$abc$371688$new_new_n6448__  }),
    .Y(\$abc$371688$new_new_n6523__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h553c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373651  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6523__ , \$abc$371688$new_new_n6444__ , \$abc$371688$new_new_n6522__  }),
    .Y(\$abc$153262$new_n17080_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hc33c5aa5)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373652  (
    .A({ \$abc$371688$new_new_n6523__ , \$abc$371688$new_new_n6477__ , \$abc$371688$new_new_n6439__ , \$abc$371688$new_new_n6493__ , \$abc$371688$new_new_n6444__  }),
    .Y(\$abc$371688$new_new_n6525__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h033f055f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373653  (
    .A({ \$abc$371688$new_new_n6520__ , \Omega_Phy_unit.Sp[1] [5], \Omega_Phy_unit.Lp[1] [5], \Omega_Phy_unit.Sp[1] [4], \Omega_Phy_unit.Lp[1] [4] }),
    .Y(\$abc$371688$new_new_n6526__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3cc3aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373654  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6526__ , \Omega_Phy_unit.Sp[1] [6], \Omega_Phy_unit.Lp[1] [6], \$abc$371688$new_new_n6525__  }),
    .Y(\$abc$153262$new_n17069_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h718e8e71)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373655  (
    .A({ \Omega_Phy_unit.Sp[1] [7], \Omega_Phy_unit.Lp[1] [7], \$abc$371688$new_new_n6526__ , \Omega_Phy_unit.Sp[1] [6], \Omega_Phy_unit.Lp[1] [6] }),
    .Y(\$abc$371688$new_new_n6528__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf330faa0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373656  (
    .A({ \$abc$371688$new_new_n6523__ , \$abc$371688$new_new_n6477__ , \$abc$371688$new_new_n6439__ , \$abc$371688$new_new_n6493__ , \$abc$371688$new_new_n6444__  }),
    .Y(\$abc$371688$new_new_n6529__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5555c33c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373657  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6529__ , \$abc$371688$new_new_n6498__ , \$abc$371688$new_new_n6452__ , \$abc$371688$new_new_n6528__  }),
    .Y(\$abc$153262$new_n17062_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373658  (
    .A({ \$abc$371688$new_new_n6526__ , \Omega_Phy_unit.Sp[1] [7:6], \Omega_Phy_unit.Lp[1] [6], \Omega_Phy_unit.Lp[1] [7] }),
    .Y(\$abc$371688$new_new_n6531__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h55553f03)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373659  (
    .A({ \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6498__ , \$abc$371688$new_new_n6529__ , \$abc$371688$new_new_n6452__ , \$abc$371688$new_new_n6531__  }),
    .Y(\$abc$153262$new_n17047_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373660  (
    .A({ \BM_lamda_unit.Step [4], \$abc$371688$new_new_n4567__ , \BM_lamda_unit.Lt[1] [0] }),
    .Y(\$abc$153262$new_n16622_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373661  (
    .A({ \BM_lamda_unit.Lt[1] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16619_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373662  (
    .A({ \BM_lamda_unit.Lt[1] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16617_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373663  (
    .A({ \BM_lamda_unit.Lt[1] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16615_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373664  (
    .A({ \BM_lamda_unit.Lt[1] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16613_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373665  (
    .A({ \BM_lamda_unit.Lt[1] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16611_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373666  (
    .A({ \BM_lamda_unit.Lt[1] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16609_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373667  (
    .A({ \BM_lamda_unit.Lt[1] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16607_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373668  (
    .A({ \BM_lamda_unit.Lt[2] [0], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16605_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373669  (
    .A({ \BM_lamda_unit.Lt[2] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16603_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373670  (
    .A({ \BM_lamda_unit.Lt[2] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16601_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373671  (
    .A({ \BM_lamda_unit.Lt[2] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16599_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373672  (
    .A({ \BM_lamda_unit.Lt[2] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16597_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373673  (
    .A({ \BM_lamda_unit.Lt[2] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16595_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373674  (
    .A({ \BM_lamda_unit.Lt[2] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16593_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373675  (
    .A({ \BM_lamda_unit.Lt[2] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16591_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373676  (
    .A({ \BM_lamda_unit.Lt[3] [0], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16589_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373677  (
    .A({ \BM_lamda_unit.Lt[3] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16587_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373678  (
    .A({ \BM_lamda_unit.Lt[3] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16585_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373679  (
    .A({ \BM_lamda_unit.Lt[3] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16583_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373680  (
    .A({ \BM_lamda_unit.Lt[3] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16581_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373681  (
    .A({ \BM_lamda_unit.Lt[3] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16579_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373682  (
    .A({ \BM_lamda_unit.Lt[3] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16577_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373683  (
    .A({ \BM_lamda_unit.Lt[3] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16575_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373684  (
    .A({ \BM_lamda_unit.Lt[4] [0], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16573_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373685  (
    .A({ \BM_lamda_unit.Lt[4] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16571_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373686  (
    .A({ \BM_lamda_unit.Lt[4] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16569_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373687  (
    .A({ \BM_lamda_unit.Lt[4] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16567_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373688  (
    .A({ \BM_lamda_unit.Lt[4] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16565_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373689  (
    .A({ \BM_lamda_unit.Lt[4] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16563_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373690  (
    .A({ \BM_lamda_unit.Lt[4] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16561_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373691  (
    .A({ \BM_lamda_unit.Lt[4] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16559_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373692  (
    .A({ \BM_lamda_unit.Lt[5] [0], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16557_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373693  (
    .A({ \BM_lamda_unit.Lt[5] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16555_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373694  (
    .A({ \BM_lamda_unit.Lt[5] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16553_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373695  (
    .A({ \BM_lamda_unit.Lt[5] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16551_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373696  (
    .A({ \BM_lamda_unit.Lt[5] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16549_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373697  (
    .A({ \BM_lamda_unit.Lt[5] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16547_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373698  (
    .A({ \BM_lamda_unit.Lt[5] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16545_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373699  (
    .A({ \BM_lamda_unit.Lt[5] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16543_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373700  (
    .A({ \BM_lamda_unit.Lt[6] [0], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16541_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373701  (
    .A({ \BM_lamda_unit.Lt[6] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16539_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373702  (
    .A({ \BM_lamda_unit.Lt[6] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16537_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373703  (
    .A({ \BM_lamda_unit.Lt[6] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16535_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373704  (
    .A({ \BM_lamda_unit.Lt[6] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16533_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373705  (
    .A({ \BM_lamda_unit.Lt[6] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16531_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373706  (
    .A({ \BM_lamda_unit.Lt[6] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16529_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373707  (
    .A({ \BM_lamda_unit.Lt[6] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16527_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373708  (
    .A({ \BM_lamda_unit.Lt[7] [0], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16525_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373709  (
    .A({ \BM_lamda_unit.Lt[7] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16523_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373710  (
    .A({ \BM_lamda_unit.Lt[7] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16521_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373711  (
    .A({ \BM_lamda_unit.Lt[7] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16519_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373712  (
    .A({ \BM_lamda_unit.Lt[7] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16517_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373713  (
    .A({ \BM_lamda_unit.Lt[7] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16515_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373714  (
    .A({ \BM_lamda_unit.Lt[7] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16513_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373715  (
    .A({ \BM_lamda_unit.Lt[7] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16511_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373716  (
    .A({ \BM_lamda_unit.Lt[8] [0], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16509_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373717  (
    .A({ \BM_lamda_unit.Lt[8] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16507_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373718  (
    .A({ \BM_lamda_unit.Lt[8] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16505_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373719  (
    .A({ \BM_lamda_unit.Lt[8] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16503_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373720  (
    .A({ \BM_lamda_unit.Lt[8] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16501_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373721  (
    .A({ \BM_lamda_unit.Lt[8] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16499_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373722  (
    .A({ \BM_lamda_unit.Lt[8] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16497_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373723  (
    .A({ \BM_lamda_unit.Lt[8] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16495_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373724  (
    .A({ \BM_lamda_unit.Lt[9] [0], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16493_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373725  (
    .A({ \BM_lamda_unit.Lt[9] [1], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16491_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373726  (
    .A({ \BM_lamda_unit.Lt[9] [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16489_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373727  (
    .A({ \BM_lamda_unit.Lt[9] [3], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16487_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373728  (
    .A({ \BM_lamda_unit.Lt[9] [4], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16485_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373729  (
    .A({ \BM_lamda_unit.Lt[9] [5], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16483_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373730  (
    .A({ \BM_lamda_unit.Lt[9] [6], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16481_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373731  (
    .A({ \BM_lamda_unit.Lt[9] [7], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n16479_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010e00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373732  (
    .A({ \BM_lamda_unit.K [3:2], \BM_lamda_unit.K [4], \BM_lamda_unit.K [1:0] }),
    .Y(\$abc$371688$new_new_n6605__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0110)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373733  (
    .A({ \BM_lamda_unit.K [2:1], \BM_lamda_unit.K [4:3] }),
    .Y(\$abc$371688$new_new_n6606__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0c0a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373734  (
    .A({ \BM_lamda_unit.K [2], \BM_lamda_unit.K [0], \BM_lamda_unit.S[4] [0], \BM_lamda_unit.S[2] [0] }),
    .Y(\$abc$371688$new_new_n6607__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373735  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[8] [0], \BM_lamda_unit.S[6] [0], \BM_lamda_unit.S[5] [0], \BM_lamda_unit.S[7] [0] }),
    .Y(\$abc$371688$new_new_n6608__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01300000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373736  (
    .A({ \BM_lamda_unit.K [3:1], \BM_lamda_unit.K [4], \BM_lamda_unit.K [0] }),
    .Y(\$abc$371688$new_new_n6609__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaafff000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373737  (
    .A({ \$abc$371688$new_new_n6609__ , \BM_lamda_unit.K [1:0], \BM_lamda_unit.S[12] [0], \BM_lamda_unit.S[11] [0], \BM_lamda_unit.S[10] [0] }),
    .Y(\$abc$371688$new_new_n6610__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373738  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [4], \BM_lamda_unit.K [2:1] }),
    .Y(\$abc$371688$new_new_n6611__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hac00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373739  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[1] [0], \BM_lamda_unit.S[3] [0] }),
    .Y(\$abc$371688$new_new_n6612__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe1fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373740  (
    .A(\BM_lamda_unit.K ),
    .Y(\$abc$371688$new_new_n6613__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373741  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[16] [0], \BM_lamda_unit.S[14] [0], \BM_lamda_unit.S[13] [0], \BM_lamda_unit.S[15] [0] }),
    .Y(\$abc$371688$new_new_n6614__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373742  (
    .A(\BM_lamda_unit.K [4:2]),
    .Y(\$abc$371688$new_new_n6615__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff077707770)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373743  (
    .A({ \$abc$371688$new_new_n6615__ , \$abc$371688$new_new_n6612__ , \$abc$371688$new_new_n6613__ , \$abc$371688$new_new_n6614__ , \BM_lamda_unit.S[9] [0], \$abc$371688$new_new_n6611__  }),
    .Y(\$abc$371688$new_new_n6616__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00003f1500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373744  (
    .A({ \$abc$371688$new_new_n6616__ , \$abc$371688$new_new_n6610__ , \$abc$371688$new_new_n6608__ , \$abc$371688$new_new_n6607__ , \$abc$371688$new_new_n6606__ , \$abc$371688$new_new_n6605__  }),
    .Y(\$abc$371688$new_new_n6617__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fc0555500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373745  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n6418__ , \BM_lamda_unit.D [0], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [0], \$abc$371688$new_new_n6617__  }),
    .Y(\$abc$153262$new_n16477_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccfff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373746  (
    .A({ \BM_lamda_unit.K [1:0], \BM_lamda_unit.S[12] [1], \BM_lamda_unit.S[10] [1], \BM_lamda_unit.S[11] [1] }),
    .Y(\$abc$371688$new_new_n6619__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000a000000000c00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373747  (
    .A({ \BM_lamda_unit.K [1:0], \BM_lamda_unit.K [2], \BM_lamda_unit.K [4], \BM_lamda_unit.S[4] [1], \BM_lamda_unit.S[3] [1] }),
    .Y(\$abc$371688$new_new_n6620__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373748  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[8] [1], \BM_lamda_unit.S[6] [1], \BM_lamda_unit.S[5] [1], \BM_lamda_unit.S[7] [1] }),
    .Y(\$abc$371688$new_new_n6621__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf53f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373749  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[2] [1], \BM_lamda_unit.S[1] [1] }),
    .Y(\$abc$371688$new_new_n6622__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373750  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[16] [1], \BM_lamda_unit.S[14] [1], \BM_lamda_unit.S[13] [1], \BM_lamda_unit.S[15] [1] }),
    .Y(\$abc$371688$new_new_n6623__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0000077707770)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373751  (
    .A({ \$abc$371688$new_new_n6615__ , \$abc$371688$new_new_n6622__ , \$abc$371688$new_new_n6613__ , \$abc$371688$new_new_n6623__ , \$abc$371688$new_new_n6611__ , \BM_lamda_unit.S[9] [1] }),
    .Y(\$abc$371688$new_new_n6624__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h33110f0500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373752  (
    .A({ \$abc$371688$new_new_n6624__ , \$abc$371688$new_new_n6609__ , \$abc$371688$new_new_n6621__ , \$abc$371688$new_new_n6620__ , \$abc$371688$new_new_n6619__ , \$abc$371688$new_new_n6605__  }),
    .Y(\$abc$371688$new_new_n6625__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fc0555500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373753  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n6418__ , \BM_lamda_unit.D [1], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [1], \$abc$371688$new_new_n6625__  }),
    .Y(\$abc$153262$new_n16473_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373754  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[8] [2], \BM_lamda_unit.S[6] [2], \BM_lamda_unit.S[5] [2], \BM_lamda_unit.S[7] [2] }),
    .Y(\$abc$371688$new_new_n6627__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf00000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373755  (
    .A({ \$abc$371688$new_new_n6615__ , \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[2] [2], \BM_lamda_unit.S[1] [2], \BM_lamda_unit.S[3] [2] }),
    .Y(\$abc$371688$new_new_n6628__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aa00cc00f00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373756  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \$abc$371688$new_new_n6613__ , \BM_lamda_unit.S[14] [2], \BM_lamda_unit.S[13] [2], \BM_lamda_unit.S[15] [2] }),
    .Y(\$abc$371688$new_new_n6629__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaafff000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373757  (
    .A({ \$abc$371688$new_new_n6609__ , \BM_lamda_unit.K [1:0], \BM_lamda_unit.S[12] [2], \BM_lamda_unit.S[11] [2], \BM_lamda_unit.S[10] [2] }),
    .Y(\$abc$371688$new_new_n6630__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00020300)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373758  (
    .A({ \BM_lamda_unit.K [4], \BM_lamda_unit.K [2], \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[16] [2] }),
    .Y(\$abc$371688$new_new_n6631__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h777777770f00ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373759  (
    .A({ \BM_lamda_unit.K [3], \$abc$371688$new_new_n6631__ , \BM_lamda_unit.K [2], \BM_lamda_unit.S[4] [2], \BM_lamda_unit.S[9] [2], \$abc$371688$new_new_n6611__  }),
    .Y(\$abc$371688$new_new_n6632__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000d00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373760  (
    .A({ \$abc$371688$new_new_n6632__ , \$abc$371688$new_new_n6630__ , \$abc$371688$new_new_n6629__ , \$abc$371688$new_new_n6628__ , \$abc$371688$new_new_n6627__ , \$abc$371688$new_new_n6605__  }),
    .Y(\$abc$371688$new_new_n6633__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fc0555500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373761  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n6418__ , \BM_lamda_unit.D [2], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [2], \$abc$371688$new_new_n6633__  }),
    .Y(\$abc$153262$new_n16469_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373762  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[8] [3], \BM_lamda_unit.S[6] [3], \BM_lamda_unit.S[5] [3], \BM_lamda_unit.S[7] [3] }),
    .Y(\$abc$371688$new_new_n6635__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaafff000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373763  (
    .A({ \$abc$371688$new_new_n6609__ , \BM_lamda_unit.K [1:0], \BM_lamda_unit.S[12] [3], \BM_lamda_unit.S[11] [3], \BM_lamda_unit.S[10] [3] }),
    .Y(\$abc$371688$new_new_n6636__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aaccf000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373764  (
    .A({ \$abc$371688$new_new_n6606__ , \BM_lamda_unit.K [0], \BM_lamda_unit.K [2], \BM_lamda_unit.S[2] [3], \BM_lamda_unit.S[4] [3], \BM_lamda_unit.S[3] [3] }),
    .Y(\$abc$371688$new_new_n6637__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373765  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[16] [3], \BM_lamda_unit.S[14] [3], \BM_lamda_unit.S[13] [3], \BM_lamda_unit.S[15] [3] }),
    .Y(\$abc$371688$new_new_n6638__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55503330fff0fff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373766  (
    .A({ \$abc$371688$new_new_n6611__ , \BM_lamda_unit.K [3], \$abc$371688$new_new_n6638__ , \$abc$371688$new_new_n6613__ , \BM_lamda_unit.S[1] [3], \BM_lamda_unit.S[9] [3] }),
    .Y(\$abc$371688$new_new_n6639__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000d0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373767  (
    .A({ \$abc$371688$new_new_n6639__ , \$abc$371688$new_new_n6637__ , \$abc$371688$new_new_n6636__ , \$abc$371688$new_new_n6635__ , \$abc$371688$new_new_n6605__  }),
    .Y(\$abc$371688$new_new_n6640__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fc0555500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373768  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n6418__ , \BM_lamda_unit.D [3], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [3], \$abc$371688$new_new_n6640__  }),
    .Y(\$abc$153262$new_n16465_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373769  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[8] [4], \BM_lamda_unit.S[6] [4], \BM_lamda_unit.S[5] [4], \BM_lamda_unit.S[7] [4] }),
    .Y(\$abc$371688$new_new_n6642__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaafff000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373770  (
    .A({ \$abc$371688$new_new_n6609__ , \BM_lamda_unit.K [1:0], \BM_lamda_unit.S[12] [4], \BM_lamda_unit.S[11] [4], \BM_lamda_unit.S[10] [4] }),
    .Y(\$abc$371688$new_new_n6643__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aaccf000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373771  (
    .A({ \$abc$371688$new_new_n6606__ , \BM_lamda_unit.K [0], \BM_lamda_unit.K [2], \BM_lamda_unit.S[2] [4], \BM_lamda_unit.S[4] [4], \BM_lamda_unit.S[3] [4] }),
    .Y(\$abc$371688$new_new_n6644__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373772  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[16] [4], \BM_lamda_unit.S[14] [4], \BM_lamda_unit.S[13] [4], \BM_lamda_unit.S[15] [4] }),
    .Y(\$abc$371688$new_new_n6645__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h33305550fff0fff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373773  (
    .A({ \$abc$371688$new_new_n6611__ , \BM_lamda_unit.K [3], \$abc$371688$new_new_n6645__ , \$abc$371688$new_new_n6613__ , \BM_lamda_unit.S[9] [4], \BM_lamda_unit.S[1] [4] }),
    .Y(\$abc$371688$new_new_n6646__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000d0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373774  (
    .A({ \$abc$371688$new_new_n6646__ , \$abc$371688$new_new_n6644__ , \$abc$371688$new_new_n6643__ , \$abc$371688$new_new_n6642__ , \$abc$371688$new_new_n6605__  }),
    .Y(\$abc$371688$new_new_n6647__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fc0555500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373775  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n6418__ , \BM_lamda_unit.D [4], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [4], \$abc$371688$new_new_n6647__  }),
    .Y(\$abc$153262$new_n16461_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373776  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[8] [5], \BM_lamda_unit.S[6] [5], \BM_lamda_unit.S[5] [5], \BM_lamda_unit.S[7] [5] }),
    .Y(\$abc$371688$new_new_n6649__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaafff000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373777  (
    .A({ \$abc$371688$new_new_n6609__ , \BM_lamda_unit.K [1:0], \BM_lamda_unit.S[12] [5], \BM_lamda_unit.S[11] [5], \BM_lamda_unit.S[10] [5] }),
    .Y(\$abc$371688$new_new_n6650__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaccf00000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373778  (
    .A({ \$abc$371688$new_new_n6615__ , \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[2] [5], \BM_lamda_unit.S[1] [5], \BM_lamda_unit.S[3] [5] }),
    .Y(\$abc$371688$new_new_n6651__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373779  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[16] [5], \BM_lamda_unit.S[14] [5], \BM_lamda_unit.S[13] [5], \BM_lamda_unit.S[15] [5] }),
    .Y(\$abc$371688$new_new_n6652__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373780  (
    .A({ \BM_lamda_unit.K [2], \BM_lamda_unit.S[4] [5], \BM_lamda_unit.K [4:3], \BM_lamda_unit.K [1:0] }),
    .Y(\$abc$371688$new_new_n6653__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007f7f7f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373781  (
    .A({ \$abc$371688$new_new_n6653__ , \$abc$371688$new_new_n6652__ , \$abc$371688$new_new_n6613__ , \$abc$371688$new_new_n6611__ , \BM_lamda_unit.S[9] [5], \BM_lamda_unit.K [3] }),
    .Y(\$abc$371688$new_new_n6654__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000d0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373782  (
    .A({ \$abc$371688$new_new_n6654__ , \$abc$371688$new_new_n6651__ , \$abc$371688$new_new_n6650__ , \$abc$371688$new_new_n6649__ , \$abc$371688$new_new_n6605__  }),
    .Y(\$abc$371688$new_new_n6655__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fc0555500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373783  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n6418__ , \BM_lamda_unit.D [5], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [5], \$abc$371688$new_new_n6655__  }),
    .Y(\$abc$153262$new_n16457_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373784  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[8] [6], \BM_lamda_unit.S[6] [6], \BM_lamda_unit.S[5] [6], \BM_lamda_unit.S[7] [6] }),
    .Y(\$abc$371688$new_new_n6657__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000550f33ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373785  (
    .A({ \BM_lamda_unit.K [4], \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[1] [6], \BM_lamda_unit.S[2] [6], \BM_lamda_unit.S[3] [6] }),
    .Y(\$abc$371688$new_new_n6658__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373786  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[16] [6], \BM_lamda_unit.S[14] [6], \BM_lamda_unit.S[13] [6], \BM_lamda_unit.S[15] [6] }),
    .Y(\$abc$371688$new_new_n6659__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffcfffc000cccc4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373787  (
    .A({ \BM_lamda_unit.K [4:3], \BM_lamda_unit.K [1:0], \BM_lamda_unit.K [2], \BM_lamda_unit.S[4] [6] }),
    .Y(\$abc$371688$new_new_n6660__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000a0a2a3f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373788  (
    .A({ \$abc$371688$new_new_n6660__ , \BM_lamda_unit.K [3], \$abc$371688$new_new_n6658__ , \$abc$371688$new_new_n6659__ , \BM_lamda_unit.K [4], \BM_lamda_unit.K [2] }),
    .Y(\$abc$371688$new_new_n6661__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000a00fc00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373789  (
    .A({ \BM_lamda_unit.K [3:2], \BM_lamda_unit.K [4], \BM_lamda_unit.K [1], \BM_lamda_unit.S[9] [6], \BM_lamda_unit.S[12] [6] }),
    .Y(\$abc$371688$new_new_n6662__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haa0fccf000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373790  (
    .A({ \$abc$371688$new_new_n6662__ , \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.K [2], \BM_lamda_unit.S[10] [6], \BM_lamda_unit.S[11] [6] }),
    .Y(\$abc$371688$new_new_n6663__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h000d)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373791  (
    .A({ \$abc$371688$new_new_n6663__ , \$abc$371688$new_new_n6661__ , \$abc$371688$new_new_n6657__ , \$abc$371688$new_new_n6605__  }),
    .Y(\$abc$371688$new_new_n6664__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fc0555500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373792  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n6418__ , \BM_lamda_unit.D [6], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [6], \$abc$371688$new_new_n6664__  }),
    .Y(\$abc$153262$new_n16453_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373793  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[8] [7], \BM_lamda_unit.S[6] [7], \BM_lamda_unit.S[5] [7], \BM_lamda_unit.S[7] [7] }),
    .Y(\$abc$371688$new_new_n6666__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hccaafff000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373794  (
    .A({ \$abc$371688$new_new_n6609__ , \BM_lamda_unit.K [1:0], \BM_lamda_unit.S[12] [7], \BM_lamda_unit.S[11] [7], \BM_lamda_unit.S[10] [7] }),
    .Y(\$abc$371688$new_new_n6667__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aaccf000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373795  (
    .A({ \$abc$371688$new_new_n6606__ , \BM_lamda_unit.K [0], \BM_lamda_unit.K [2], \BM_lamda_unit.S[2] [7], \BM_lamda_unit.S[4] [7], \BM_lamda_unit.S[3] [7] }),
    .Y(\$abc$371688$new_new_n6668__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373796  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.K [1], \BM_lamda_unit.S[16] [7], \BM_lamda_unit.S[14] [7], \BM_lamda_unit.S[13] [7], \BM_lamda_unit.S[15] [7] }),
    .Y(\$abc$371688$new_new_n6669__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55503330fff0fff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373797  (
    .A({ \$abc$371688$new_new_n6611__ , \BM_lamda_unit.K [3], \$abc$371688$new_new_n6669__ , \$abc$371688$new_new_n6613__ , \BM_lamda_unit.S[1] [7], \BM_lamda_unit.S[9] [7] }),
    .Y(\$abc$371688$new_new_n6670__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000d0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373798  (
    .A({ \$abc$371688$new_new_n6670__ , \$abc$371688$new_new_n6668__ , \$abc$371688$new_new_n6667__ , \$abc$371688$new_new_n6666__ , \$abc$371688$new_new_n6605__  }),
    .Y(\$abc$371688$new_new_n6671__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3fc0555500000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373799  (
    .A({ \BM_lamda_unit.Step [2], \$abc$371688$new_new_n6418__ , \BM_lamda_unit.D [7], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [7], \$abc$371688$new_new_n6671__  }),
    .Y(\$abc$153262$new_n16449_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fffe00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373800  (
    .A({ \BM_lamda_unit.Step [2], \BM_lamda_unit.cnt [3], \BM_lamda_unit.N [2], \BM_lamda_unit.N [3], \BM_lamda_unit.N [1:0] }),
    .Y(\$abc$371688$new_new_n6673__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007d0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373801  (
    .A({ \$abc$371688$new_new_n5560__ , \BM_lamda_unit.Step [3], \$abc$371688$new_new_n4667__ , \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n6673__  }),
    .Y(\$abc$153262$new_n16446_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373802  (
    .A({ \BM_lamda_unit.L_ready , \$abc$140386$lo00  }),
    .Y(\$abc$153262$new_n15320_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373803  (
    .A({ \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n6676__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373804  (
    .A({ \$abc$371688$new_new_n6676__ , \$abc$153262$new_n15320_  }),
    .Y(\$abc$153262$li1328_li1328 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373805  (
    .A({ \Omega_Phy_unit.state [2], \Omega_Phy_unit.state [3] }),
    .Y(\$abc$153262$new_n16428_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373806  (
    .A({ \Omega_Phy_unit.state [4], \Omega_Phy_unit.state [6:5], \Omega_Phy_unit.state [8:7] }),
    .Y(\$abc$153262$new_n16425_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373807  (
    .A({ \Omega_Phy_unit.state [6], \Omega_Phy_unit.state [8:7] }),
    .Y(\$abc$153262$new_n16419_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373808  (
    .A({ \$abc$371688$new_new_n6456__ , \Omega_Phy_unit.state [8], \Omega_Phy_unit.state [9], \Omega_Phy_unit.state [17] }),
    .Y(\$abc$153262$new_n16416_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373809  (
    .A({ \Omega_Phy_unit.state [12], \Omega_Phy_unit.state [13] }),
    .Y(\$abc$153262$new_n16407_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373810  (
    .A({ \Omega_Phy_unit.state [14], \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \Omega_Phy_unit.state [16] }),
    .Y(\$abc$153262$new_n16404_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373811  (
    .A({ \Omega_Phy_unit.state [16], \Omega_Phy_unit.state [17] }),
    .Y(\$abc$153262$new_n16399_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hbf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373812  (
    .A({ \$abc$371688$new_new_n6456__ , \$abc$371688$new_new_n6454__ , \Omega_Phy_unit.state [2] }),
    .Y(\$abc$153262$new_n14038_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'haaa8ffffaaaafeff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373813  (
    .A({ \Omega_Phy_unit.cnt2 [1], \$abc$371688$new_new_n6454__ , \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.state [10] }),
    .Y(\$abc$371688$new_new_n6686__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'heeeeeeeceaeeeeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373814  (
    .A({ \Omega_Phy_unit.cnt2 [2:0], \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.state [11], \Omega_Phy_unit.state [12] }),
    .Y(\$abc$371688$new_new_n6687__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373815  (
    .A({ \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n6688__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'heeeefff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373816  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.state [15], \Omega_Phy_unit.state [13], \Omega_Phy_unit.state [14], \Omega_Phy_unit.state [16] }),
    .Y(\$abc$371688$new_new_n6689__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfeaafefcfefefefe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373817  (
    .A({ \Omega_Phy_unit.cnt2 [2:1], \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.state [15:13] }),
    .Y(\$abc$371688$new_new_n6690__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555f444c55554444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373818  (
    .A({ \Omega_Phy_unit.cnt2 [3], \$abc$140386$lo00 , \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \BM_lamda_unit.L_ready , \Omega_Phy_unit.state [16] }),
    .Y(\$abc$371688$new_new_n6691__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000d00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373819  (
    .A({ \$abc$371688$new_new_n6691__ , \$abc$371688$new_new_n6690__ , \$abc$371688$new_new_n6689__ , \$abc$371688$new_new_n6676__ , \$abc$371688$new_new_n4641__ , \Omega_Phy_unit.state [17] }),
    .Y(\$abc$371688$new_new_n6692__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373820  (
    .A({ \$abc$371688$new_new_n6692__ , \$abc$153262$new_n14038_ , \$abc$371688$new_new_n6688__ , \$abc$371688$new_new_n6686__ , \$abc$371688$new_new_n6687__  }),
    .Y(\$abc$153262$new_n16396_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373821  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.IS_255_1 , R_flag, \$abc$371688$new_new_n6272__  }),
    .Y(\$abc$153262$new_n16339_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373822  (
    .A({ \power_rom_instant2.data_out [6], R_flag }),
    .Y(\$abc$153262$new_n14213_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373823  (
    .A({ \power_rom_instant2.data_out [0], R_flag }),
    .Y(\$abc$153262$new_n14225_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373824  (
    .A({ \power_rom_instant1.data_out [2], R_flag }),
    .Y(\$abc$153262$new_n14237_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373825  (
    .A({ R_flag, \power_rom_instant1.data_out [4] }),
    .Y(\$abc$153262$new_n14233_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0ff0000066666666)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373826  (
    .A({ \error_correction_unit.state [5], R_flag, \power_rom_instant1.data_out [0], \power_rom_instant2.data_out [0], \error_correction_unit.add1 [0], \error_correction_unit.add1 [8] }),
    .Y(\$abc$153262$new_n16322_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373827  (
    .A({ \power_rom_instant2.data_out [1], R_flag }),
    .Y(\$abc$153262$new_n14223_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373828  (
    .A({ \power_rom_instant1.data_out [1], R_flag }),
    .Y(\$abc$153262$new_n14239_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7887)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373829  (
    .A({ \error_correction_unit.add1 [1], \error_correction_unit.add1 [9], \error_correction_unit.add1 [0], \error_correction_unit.add1 [8] }),
    .Y(\$abc$371688$new_new_n6702__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h30cfcf3055555555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373830  (
    .A({ \error_correction_unit.state [5], \$abc$153262$new_n14239_ , \$abc$153262$new_n14223_ , \$abc$153262$new_n14225_ , \power_rom_instant1.data_out [0], \$abc$371688$new_new_n6702__  }),
    .Y(\$abc$153262$new_n16318_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373831  (
    .A({ \power_rom_instant2.data_out [2], R_flag }),
    .Y(\$abc$153262$new_n14221_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb0fb4f044f04b0fb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373832  (
    .A({ \power_rom_instant2.data_out [2], \power_rom_instant1.data_out [2], \power_rom_instant2.data_out [1], \power_rom_instant1.data_out [1], \power_rom_instant2.data_out [0], \power_rom_instant1.data_out [0] }),
    .Y(\$abc$371688$new_new_n6705__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373833  (
    .A({ \error_correction_unit.add1 [2], \error_correction_unit.add1 [10], \error_correction_unit.add1 [1], \error_correction_unit.add1 [9], \error_correction_unit.add1 [0], \error_correction_unit.add1 [8] }),
    .Y(\$abc$371688$new_new_n6706__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h440f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373834  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n6706__ , R_flag, \$abc$371688$new_new_n6705__  }),
    .Y(\$abc$153262$new_n16314_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00e80017001700e8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373835  (
    .A({ \error_correction_unit.add1 [3], \error_correction_unit.add1 [11], \error_correction_unit.state [5], \$abc$371688$new_new_n6706__ , \error_correction_unit.add1 [2], \error_correction_unit.add1 [10] }),
    .Y(\$abc$371688$new_new_n6708__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbeebaaaaaaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373836  (
    .A({ R_flag, \error_correction_unit.state [5], \$abc$371688$new_new_n4676__ , \power_rom_instant1.data_out [3], \power_rom_instant2.data_out [3], \$abc$371688$new_new_n6708__  }),
    .Y(\$abc$153262$new_n16310_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373837  (
    .A({ \power_rom_instant2.data_out [3], R_flag }),
    .Y(\$abc$153262$new_n14219_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373838  (
    .A({ \power_rom_instant1.data_out [3], R_flag }),
    .Y(\$abc$153262$new_n14235_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373839  (
    .A({ R_flag, \power_rom_instant2.data_out [4] }),
    .Y(\$abc$153262$new_n14217_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfce8e8c00317173f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373840  (
    .A({ \error_correction_unit.add1 [4], \$abc$371688$new_new_n6706__ , \error_correction_unit.add1 [2], \error_correction_unit.add1 [3], \error_correction_unit.add1 [11:10] }),
    .Y(\$abc$371688$new_new_n6713__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3cc3000055555555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373841  (
    .A({ \error_correction_unit.state [5], R_flag, \$abc$371688$new_new_n4677__ , \power_rom_instant2.data_out [4], \power_rom_instant1.data_out [4], \$abc$371688$new_new_n6713__  }),
    .Y(\$abc$153262$new_n16302_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4db2b24d00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373842  (
    .A({ R_flag, \power_rom_instant1.data_out [5], \power_rom_instant2.data_out [5], \$abc$371688$new_new_n4677__ , \power_rom_instant2.data_out [4], \power_rom_instant1.data_out [4] }),
    .Y(\$abc$371688$new_new_n6715__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaaa3fc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373843  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.add1 [5:4], \$abc$371688$new_new_n6713__ , \$abc$371688$new_new_n6715__  }),
    .Y(\$abc$153262$new_n16298_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373844  (
    .A({ \power_rom_instant1.data_out [6], R_flag }),
    .Y(\$abc$153262$new_n14229_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0080)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373845  (
    .A({ \error_correction_unit.add1 [6], \error_correction_unit.state [5], \error_correction_unit.add1 [5:4], \$abc$371688$new_new_n6713__  }),
    .Y(\$abc$371688$new_new_n6718__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbeebaaaaaaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373846  (
    .A({ R_flag, \error_correction_unit.state [5], \$abc$371688$new_new_n6281__ , \power_rom_instant1.data_out [6], \power_rom_instant2.data_out [6], \$abc$371688$new_new_n6718__  }),
    .Y(\$abc$153262$new_n16291_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373847  (
    .A({ \power_rom_instant2.data_out [7], R_flag }),
    .Y(\$abc$153262$new_n14211_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373848  (
    .A({ \power_rom_instant1.data_out [7], R_flag }),
    .Y(\$abc$153262$new_n14227_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373849  (
    .A({ \error_correction_unit.add1 [4], \error_correction_unit.add1 [6:5], \$abc$371688$new_new_n6713__  }),
    .Y(\$abc$371688$new_new_n6722__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h88880ff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373850  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n6722__ , \error_correction_unit.add1 [7], R_flag, \$abc$371688$new_new_n6284__  }),
    .Y(\$abc$153262$new_n16287_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3bbf022300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373851  (
    .A({ R_flag, \power_rom_instant2.data_out [7], \$abc$371688$new_new_n6281__ , \power_rom_instant1.data_out [6], \power_rom_instant1.data_out [7], \power_rom_instant2.data_out [6] }),
    .Y(\$abc$371688$new_new_n6724__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf088)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373852  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n6724__ , \error_correction_unit.add1 [7], \$abc$371688$new_new_n6722__  }),
    .Y(\$abc$153262$new_n16277_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373853  (
    .A({ R_flag, \power_rom_instant2.data_out [5] }),
    .Y(\$abc$153262$new_n14215_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373854  (
    .A({ \power_rom_instant1.data_out [5], R_flag }),
    .Y(\$abc$153262$new_n14231_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ff00fff4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373855  (
    .A({ \Omega_Phy_unit.state [9], \Omega_Phy_unit.state [7], \Omega_Phy_unit.state [8], \Omega_Phy_unit.state [6], \Omega_Phy_unit.state [4], \Omega_Phy_unit.state [5] }),
    .Y(\$abc$371688$new_new_n6728__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373856  (
    .A({ \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [3:2] }),
    .Y(\$abc$371688$new_new_n6729__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h02000000feffff3f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373857  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.state [16:15] }),
    .Y(\$abc$371688$new_new_n6730__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373858  (
    .A({ \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [3] }),
    .Y(\$abc$371688$new_new_n6731__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf000f3ff0200feff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373859  (
    .A({ \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [0], \$abc$371688$new_new_n6731__ , \Omega_Phy_unit.state [13:11] }),
    .Y(\$abc$371688$new_new_n6732__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f05533)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373860  (
    .A({ \$abc$371688$new_new_n6456__ , \$abc$371688$new_new_n6455__ , \$abc$371688$new_new_n6454__ , \$abc$371688$new_new_n6730__ , \$abc$371688$new_new_n6732__  }),
    .Y(\$abc$371688$new_new_n6733__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00004fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373861  (
    .A({ \$abc$371688$new_new_n6733__ , \$abc$371688$new_new_n6456__ , \Omega_Phy_unit.cnt2 [0], \$abc$371688$new_new_n6729__ , \$abc$371688$new_new_n6728__  }),
    .Y(\$abc$153262$new_n16224_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000fff1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373862  (
    .A({ \Omega_Phy_unit.cnt2 [3:2], \Omega_Phy_unit.state [6], \Omega_Phy_unit.state [7], \Omega_Phy_unit.state [4], \Omega_Phy_unit.state [5] }),
    .Y(\$abc$371688$new_new_n6735__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff0cc08ff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373863  (
    .A({ \Omega_Phy_unit.cnt2 [1:0], \$abc$371688$new_new_n6457__ , \$abc$371688$new_new_n6733__ , \$abc$371688$new_new_n6453__ , \$abc$371688$new_new_n6735__  }),
    .Y(\$abc$153262$new_n16200_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373864  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.state [4], \Omega_Phy_unit.state [5], \Omega_Phy_unit.cnt2 [3:2] }),
    .Y(\$abc$371688$new_new_n6737__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f800000fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373865  (
    .A({ \Omega_Phy_unit.cnt2 [2:1], \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.cnt2 [0], \$abc$371688$new_new_n6455__ , \$abc$153262$new_n16407_  }),
    .Y(\$abc$371688$new_new_n6738__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00bf0000ffff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373866  (
    .A({ \$abc$371688$new_new_n6454__ , \$abc$371688$new_new_n6738__ , \$abc$371688$new_new_n6456__ , \Omega_Phy_unit.state [16], \Omega_Phy_unit.cnt2 [3:2] }),
    .Y(\$abc$371688$new_new_n6739__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hef0f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373867  (
    .A({ \$abc$371688$new_new_n6739__ , \$abc$371688$new_new_n6453__ , \$abc$371688$new_new_n6737__ , \$abc$153262$new_n16419_ , \Omega_Phy_unit.state [7] }),
    .Y(\$abc$153262$new_n16182_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0ffdf3ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373868  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.state [15:13] }),
    .Y(\$abc$371688$new_new_n6741__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373869  (
    .A({ \Omega_Phy_unit.cnt2 [2], \$abc$371688$new_new_n6741__ , \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.state [16] }),
    .Y(\$abc$371688$new_new_n6742__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf807)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373870  (
    .A({ \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.state [13], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.state [11] }),
    .Y(\$abc$371688$new_new_n6743__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1441000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373871  (
    .A({ \$abc$371688$new_new_n6731__ , \$abc$371688$new_new_n6743__ , \$abc$153262$new_n16407_ , \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6456__  }),
    .Y(\$abc$371688$new_new_n6744__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff0003fefffefc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373872  (
    .A({ \Omega_Phy_unit.cnt2 [3], \$abc$371688$new_new_n6457__ , \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1], \Omega_Phy_unit.cnt2 [2], \$abc$371688$new_new_n6453__  }),
    .Y(\$abc$371688$new_new_n6745__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hacff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373873  (
    .A({ \$abc$371688$new_new_n6745__ , \$abc$371688$new_new_n6455__ , \$abc$371688$new_new_n6742__ , \$abc$371688$new_new_n6744__  }),
    .Y(\$abc$153262$new_n16165_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffcfa8aaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373874  (
    .A({ \Omega_Phy_unit.state [12], \Omega_Phy_unit.cnt2 [1:0], \Omega_Phy_unit.cnt2 [2], \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.state [11] }),
    .Y(\$abc$371688$new_new_n6747__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000010)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373875  (
    .A({ \Omega_Phy_unit.state [10], \Omega_Phy_unit.cnt2 [1:0], \Omega_Phy_unit.cnt2 [3:2] }),
    .Y(\$abc$371688$new_new_n6748__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0f0f0f0f040)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373876  (
    .A({ \$abc$371688$new_new_n6748__ , \Omega_Phy_unit.state [12:11], \$abc$371688$new_new_n6455__ , \$abc$371688$new_new_n6454__ , \Omega_Phy_unit.state [10] }),
    .Y(\$abc$371688$new_new_n6749__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373877  (
    .A({ \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt2 [3], \Omega_Phy_unit.state [16], \Omega_Phy_unit.cnt2 [2:0] }),
    .Y(\$abc$371688$new_new_n6750__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffffff10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373878  (
    .A({ \$abc$371688$new_new_n6750__ , \$abc$371688$new_new_n6742__ , \$abc$371688$new_new_n6749__ , \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6747__  }),
    .Y(\$abc$153262$new_n16142_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffeefffffffff0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373879  (
    .A({ \Omega_Phy_unit.state [16], \Omega_Phy_unit.cnt2 [3:2], \$abc$371688$new_new_n6741__ , \Omega_Phy_unit.cnt2 [0], \Omega_Phy_unit.cnt2 [1] }),
    .Y(\$abc$371688$new_new_n6752__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373880  (
    .A({ \$abc$371688$new_new_n6752__ , \$abc$371688$new_new_n6455__ , \$abc$371688$new_new_n6686__ , \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6747__  }),
    .Y(\$abc$371688$new_new_n6753__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373881  (
    .A({ \$abc$371688$new_new_n6753__ , \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1] }),
    .Y(\$abc$153262$new_n16125_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373882  (
    .A({ \$abc$371688$new_new_n6753__ , \Omega_Phy_unit.cnt1 [2], \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1] }),
    .Y(\$abc$153262$new_n16103_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373883  (
    .A({ \$abc$371688$new_new_n6753__ , \Omega_Phy_unit.cnt1 [3], \Omega_Phy_unit.cnt1 [0], \Omega_Phy_unit.cnt1 [1], \Omega_Phy_unit.cnt1 [2] }),
    .Y(\$abc$153262$new_n16083_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373884  (
    .A({ \$abc$371688$new_new_n6688__ , \$abc$371688$new_new_n6454__ , \$abc$371688$new_new_n6456__ , \Omega_Phy_unit.state [2] }),
    .Y(\$abc$153262$new_n16042_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373885  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF6 [0], state[2], \rom_instant_1.data_out [0], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1292_li1292 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373886  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF6 [1], state[2], \rom_instant_1.data_out [1], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1291_li1291 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373887  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF6 [2], state[2], \rom_instant_1.data_out [2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1290_li1290 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373888  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF6 [3], state[2], \rom_instant_1.data_out [3], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1289_li1289 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373889  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF6 [4], state[2], \rom_instant_1.data_out [4], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1288_li1288 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373890  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF6 [5], \rom_instant_1.data_out [5], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1287_li1287 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373891  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF6 [6], state[2], \rom_instant_1.data_out [6], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1286_li1286 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373892  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF6 [7], \rom_instant_1.data_out [7], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1285_li1285 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373893  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF7 [0], state[2], \rom_instant_2.data_out [0], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1284_li1284 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373894  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF7 [1], state[2], \rom_instant_2.data_out [1], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1283_li1283 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373895  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF8 [1], \rom_instant_3.data_out [1], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1275_li1275 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373896  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF8 [0], state[2], \rom_instant_3.data_out [0], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1276_li1276 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373897  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF7 [7], \rom_instant_2.data_out [7], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1277_li1277 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373898  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF7 [6], state[2], \rom_instant_2.data_out [6], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1278_li1278 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373899  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF7 [5], \rom_instant_2.data_out [5], state[2], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1279_li1279 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373900  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF7 [4], state[2], \rom_instant_2.data_out [4], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1280_li1280 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8080ff80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373901  (
    .A({ \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y , \lamda_roots_unit.GF7 [3], state[2], \rom_instant_2.data_out [3], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1281_li1281 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373902  (
    .A({ \transport_in2out_unit.RE , \input_syndromes_unit.S_Ready , \transport_in2out_unit.state  }),
    .Y(\$abc$153262$li0993_li0993 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h90)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373903  (
    .A({ \lamda_roots_unit.two , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \$abc$142879$lo1  }),
    .Y(\$abc$153262$new_n14934_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373904  (
    .A({ \lamda_roots_unit.two , \$auto$alumacc.cc:485:replace_alu$16844.X [4], \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \$abc$142879$lo1 , \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$abc$153262$new_n14924_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373905  (
    .A({ \lamda_roots_unit.two , \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \$abc$142879$lo1 , \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$abc$153262$new_n14928_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000337f03ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373906  (
    .A({ \$abc$371688$new_new_n4658__ , \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n5563__ , \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n5560__ , \BM_lamda_unit.Step [3] }),
    .Y(\$abc$153262$new_n14850_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373907  (
    .A({ \lamda_roots_unit.two , \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \$auto$alumacc.cc:485:replace_alu$16844.X [0], \$abc$142879$lo1  }),
    .Y(\$abc$153262$new_n14931_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00efef00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373908  (
    .A({ \BM_lamda_unit.cnt [1:0], \$abc$371688$new_new_n5560__ , \$abc$371688$new_new_n5562__ , \BM_lamda_unit.Step [3] }),
    .Y(\$abc$153262$new_n14857_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000f7f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373909  (
    .A({ \BM_lamda_unit.cnt [0], \$abc$371688$new_new_n5560__ , \$abc$371688$new_new_n5563__ , \BM_lamda_unit.cnt [3:2] }),
    .Y(\$abc$153262$new_n14864_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373910  (
    .A({ \BM_lamda_unit.Step [1], \BM_lamda_unit.Step [6], \BM_lamda_unit.Step [7], \BM_lamda_unit.Step [5], \BM_lamda_unit.Step [2], \BM_lamda_unit.Step [4] }),
    .Y(\$abc$371688$new_new_n6783__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373911  (
    .A({ \$abc$371688$new_new_n6783__ , \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n4658__ , \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$153262$new_n14869_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff80000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373912  (
    .A({ \error_correction_unit.state [1], \error_correction_unit.cnt  }),
    .Y(\$abc$153262$new_n14878_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373913  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16844.X [4], \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.X [5], \$auto$alumacc.cc:485:replace_alu$16844.X [0], \$abc$142879$lo1 , \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$abc$371688$new_new_n6786__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb400)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373914  (
    .A({ \lamda_roots_unit.two , \$auto$alumacc.cc:485:replace_alu$16844.X [7], \$abc$371688$new_new_n6786__ , \$auto$alumacc.cc:485:replace_alu$16844.X [6] }),
    .Y(\$abc$153262$new_n14914_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373915  (
    .A({ \lamda_roots_unit.two , \$abc$371688$new_new_n6786__ , \$auto$alumacc.cc:485:replace_alu$16844.X [6] }),
    .Y(\$abc$153262$new_n14917_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffe00000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373916  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16844.X [5:4], \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.X [0], \$abc$142879$lo1 , \$auto$alumacc.cc:485:replace_alu$16844.Y [2] }),
    .Y(\$abc$371688$new_new_n6789__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373917  (
    .A({ \lamda_roots_unit.two , \$abc$371688$new_new_n6789__  }),
    .Y(\$abc$153262$new_n14921_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373918  (
    .A({ \error_correction_unit.Vx6 [2], \error_correction_unit.V [2:1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$153262$new_n22445_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373919  (
    .A({ \error_correction_unit.V [3], \error_correction_unit.Vx6 [3:2], \error_correction_unit.V [2:1], \error_correction_unit.Vx6 [1] }),
    .Y(\$abc$153262$new_n22443_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373920  (
    .A({ \$abc$371688$new_new_n5072__ , \error_correction_unit.Vx6 [4], \error_correction_unit.V [4] }),
    .Y(\$abc$153262$new_n22439_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373921  (
    .A({ \error_correction_unit.V [5], \error_correction_unit.Vx6 [5], \$abc$371688$new_new_n5072__ , \error_correction_unit.Vx6 [4], \error_correction_unit.V [4] }),
    .Y(\$abc$153262$new_n22437_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373922  (
    .A({ \$abc$371688$new_new_n5073__ , \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$153262$new_n22433_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h055f033ffaa0fcc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373923  (
    .A({ \error_correction_unit.Vx6 [8], \$abc$371688$new_new_n5073__ , \error_correction_unit.Vx6 [7], \error_correction_unit.V [7], \error_correction_unit.Vx6 [6], \error_correction_unit.V [6] }),
    .Y(\$abc$153262$new_n22425_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373924  (
    .A({ \error_correction_unit.Vx6 [9:8], \$abc$153262$new_n22425_  }),
    .Y(\$abc$153262$new_n22423_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373925  (
    .A({ \error_correction_unit.Vx6 [10:8], \$abc$153262$new_n22425_  }),
    .Y(\$abc$153262$new_n22420_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373926  (
    .A({ \error_correction_unit.V [1], \error_correction_unit.Vx6 [2:1], \error_correction_unit.V [0] }),
    .Y(\$abc$153262$new_n22400_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373927  (
    .A({ \error_correction_unit.Vx6 [3], \error_correction_unit.V [2:1], \error_correction_unit.Vx6 [2:1], \error_correction_unit.V [0] }),
    .Y(\$abc$153262$new_n22398_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373928  (
    .A({ \error_correction_unit.Vx6 [5], \error_correction_unit.V [4], \$abc$371688$new_new_n5070__ , \error_correction_unit.V [3], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$153262$new_n22392_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hea80fea8157f0157)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373929  (
    .A({ \error_correction_unit.Vx6 [6], \$abc$371688$new_new_n5070__ , \error_correction_unit.Vx6 [5], \error_correction_unit.V [3], \error_correction_unit.Vx6 [4], \error_correction_unit.V [4] }),
    .Y(\$abc$371688$new_new_n6802__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373930  (
    .A({ \$abc$371688$new_new_n6802__ , \error_correction_unit.V [5] }),
    .Y(\$abc$153262$new_n22388_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hac5353ac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373931  (
    .A({ \error_correction_unit.Vx6 [7], \error_correction_unit.V [6], \$abc$371688$new_new_n6802__ , \error_correction_unit.V [5], \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$153262$new_n22386_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h055f033f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373932  (
    .A({ \$abc$371688$new_new_n6802__ , \error_correction_unit.Vx6 [7], \error_correction_unit.V [6:5], \error_correction_unit.Vx6 [6] }),
    .Y(\$abc$371688$new_new_n6805__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373933  (
    .A({ \$abc$371688$new_new_n6805__ , \error_correction_unit.Vx6 [8], \error_correction_unit.V [7] }),
    .Y(\$abc$153262$new_n22380_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373934  (
    .A({ \error_correction_unit.Vx6 [9], \$abc$371688$new_new_n6805__ , \error_correction_unit.Vx6 [8], \error_correction_unit.V [7] }),
    .Y(\$abc$153262$new_n22378_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4dffb200)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373935  (
    .A({ \error_correction_unit.Vx6 [10:8], \$abc$371688$new_new_n6805__ , \error_correction_unit.V [7] }),
    .Y(\$abc$153262$new_n22374_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373936  (
    .A({ \error_correction_unit.Vx6 [1], \error_correction_unit.Vx3 [1] }),
    .Y(\$abc$153262$new_n22353_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8778)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373937  (
    .A({ \error_correction_unit.Vx3 [2], \error_correction_unit.Vx6 [2:1], \error_correction_unit.Vx3 [1] }),
    .Y(\$abc$153262$new_n22351_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf880077f077ff880)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373938  (
    .A({ \error_correction_unit.Vx3 [3], \error_correction_unit.Vx6 [3], \error_correction_unit.Vx3 [2], \error_correction_unit.Vx6 [2:1], \error_correction_unit.Vx3 [1] }),
    .Y(\$abc$153262$new_n22349_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373939  (
    .A({ \$abc$371688$new_new_n5066__ , \error_correction_unit.Vx3 [4], \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$153262$new_n22345_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hb24d4db2)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373940  (
    .A({ \error_correction_unit.Vx6 [5], \error_correction_unit.Vx3 [5:4], \$abc$371688$new_new_n5066__ , \error_correction_unit.Vx6 [4] }),
    .Y(\$abc$153262$new_n22343_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373941  (
    .A({ \$abc$371688$new_new_n5067__ , \error_correction_unit.Vx6 [6], \error_correction_unit.Vx3 [6] }),
    .Y(\$abc$153262$new_n22339_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8e71718e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373942  (
    .A({ \error_correction_unit.Vx6 [7], \error_correction_unit.Vx3 [7], \$abc$371688$new_new_n5067__ , \error_correction_unit.Vx6 [6], \error_correction_unit.Vx3 [6] }),
    .Y(\$abc$153262$new_n22337_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373943  (
    .A({ \$abc$371688$new_new_n5068__ , \error_correction_unit.Vx3 [8] }),
    .Y(\$abc$153262$new_n22331_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h033f055ffcc0faa0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373944  (
    .A({ \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n5068__ , \error_correction_unit.Vx6 [9], \error_correction_unit.Vx3 [9], \error_correction_unit.Vx6 [8], \error_correction_unit.Vx3 [8] }),
    .Y(\$abc$153262$new_n22325_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcc0faa000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373945  (
    .A({ \error_correction_unit.Vx6 [10], \$abc$371688$new_new_n5068__ , \error_correction_unit.Vx6 [9], \error_correction_unit.Vx3 [9], \error_correction_unit.Vx6 [8], \error_correction_unit.Vx3 [8] }),
    .Y(\$abc$153262$new_n22323_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000d57f7fd5)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373946  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.O[10] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[10] [0], \error_correction_unit.cnt [1] }),
    .Y(\$abc$371688$new_new_n6819__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4bb4000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373947  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.O[14] [1], \error_correction_unit.Vx7 [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[14] [0] }),
    .Y(\$abc$371688$new_new_n6820__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h07080807)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373948  (
    .A({ \error_correction_unit.V [1], \error_correction_unit.O[2] [1], \error_correction_unit.cnt [1], \error_correction_unit.O[2] [0], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n6821__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf1f1f1f1ff0000ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373949  (
    .A({ \$abc$371688$new_new_n4631__ , \error_correction_unit.V [0], \error_correction_unit.P[2] [1], \$abc$371688$new_new_n6821__ , \$abc$371688$new_new_n6819__ , \$abc$371688$new_new_n6820__  }),
    .Y(\$abc$371688$new_new_n6822__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hd57f7fd555555555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373950  (
    .A({ \$abc$371688$new_new_n4624__ , \error_correction_unit.O[6] [1], \error_correction_unit.V [1], \error_correction_unit.O[6] [0], \error_correction_unit.V [0], \$abc$371688$new_new_n6822__  }),
    .Y(\$abc$153262$new_n22271_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h53ac0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373951  (
    .A({ \error_correction_unit.cnt [1], \error_correction_unit.Vx6 [1], \error_correction_unit.cnt [0], \error_correction_unit.O[10] [0], \error_correction_unit.O[14] [0] }),
    .Y(\$abc$371688$new_new_n6824__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h030c050a)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373952  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.V [0], \error_correction_unit.cnt [1], \error_correction_unit.O[6] [0], \error_correction_unit.O[2] [0] }),
    .Y(\$abc$371688$new_new_n6825__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'heef0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373953  (
    .A({ \$abc$371688$new_new_n4631__ , \error_correction_unit.P[2] [0], \$abc$371688$new_new_n6824__ , \$abc$371688$new_new_n6825__  }),
    .Y(\$abc$153262$new_n22283_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7887)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373954  (
    .A({ \error_correction_unit.P[2] [2], \error_correction_unit.V [1], \error_correction_unit.P[2] [1], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n6827__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373955  (
    .A({ \error_correction_unit.V [2], \error_correction_unit.O[2] [2], \error_correction_unit.V [1], \error_correction_unit.O[2] [1:0], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n6828__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373956  (
    .A({ \error_correction_unit.O[10] [2], \error_correction_unit.Vx9 [2], \error_correction_unit.O[10] [1], \error_correction_unit.Vx9 [1], \error_correction_unit.Vx6 [1], \error_correction_unit.O[10] [0] }),
    .Y(\$abc$371688$new_new_n6829__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4bb4b44b)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373957  (
    .A({ \error_correction_unit.O[14] [2], \error_correction_unit.Vx7 [2], \error_correction_unit.Vx6 [2], \$abc$371688$new_new_n4603__ , \$abc$371688$new_new_n4601__  }),
    .Y(\$abc$371688$new_new_n6830__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccfff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373958  (
    .A({ \error_correction_unit.cnt [1:0], \$abc$371688$new_new_n6828__ , \$abc$371688$new_new_n6829__ , \$abc$371688$new_new_n6830__  }),
    .Y(\$abc$371688$new_new_n6831__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5353ff53535353)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373959  (
    .A({ \$abc$371688$new_new_n4624__ , \$abc$371688$new_new_n4615__ , \$abc$371688$new_new_n4613__ , \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n6827__ , \$abc$371688$new_new_n6831__  }),
    .Y(\$abc$153262$new_n22258_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h077ff880f880077f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373960  (
    .A({ \error_correction_unit.P[2] [3], \error_correction_unit.V [2], \error_correction_unit.P[2] [2], \error_correction_unit.V [1], \error_correction_unit.P[2] [1], \error_correction_unit.V [0] }),
    .Y(\$abc$371688$new_new_n6833__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he8e18177171e7e88)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373961  (
    .A({ \$abc$371688$new_new_n4602__ , \error_correction_unit.O[14] [2], \$abc$371688$new_new_n4603__ , \$abc$371688$new_new_n4601__ , \error_correction_unit.Vx7 [2], \error_correction_unit.Vx6 [2] }),
    .Y(\$abc$371688$new_new_n6834__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55553cc300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373962  (
    .A({ \error_correction_unit.cnt [1:0], \$abc$371688$new_new_n4626__ , \error_correction_unit.O[10] [3], \error_correction_unit.Vx9 [3], \$abc$371688$new_new_n6834__  }),
    .Y(\$abc$371688$new_new_n6835__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8811e18777ee1e78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373963  (
    .A({ \$abc$371688$new_new_n4614__ , \$abc$371688$new_new_n4615__ , \error_correction_unit.O[6] [2], \$abc$371688$new_new_n4613__ , \error_correction_unit.Vx3 [2], \error_correction_unit.V [1] }),
    .Y(\$abc$371688$new_new_n6836__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55553cc300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373964  (
    .A({ \$abc$371688$new_new_n4925__ , \error_correction_unit.cnt [0], \$abc$371688$new_new_n4635__ , \error_correction_unit.V [3], \error_correction_unit.O[2] [3], \$abc$371688$new_new_n6836__  }),
    .Y(\$abc$371688$new_new_n6837__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfaf3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373965  (
    .A({ \$abc$371688$new_new_n4631__ , \$abc$371688$new_new_n6837__ , \$abc$371688$new_new_n6833__ , \$abc$371688$new_new_n6835__  }),
    .Y(\$abc$153262$new_n22245_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373966  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17367 , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[1] , \$auto$memory_libmap.cc:2436:execute$17366 [1] }),
    .Y(\mem_out_2.data_out [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373967  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17367 , \$auto$memory_libmap.cc:2436:execute$17366 [2], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[2]  }),
    .Y(\mem_out_2.data_out [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373968  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17357 , \$auto$memory_libmap.cc:2436:execute$17356 [2], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[2]  }),
    .Y(\mem_out_1.data_out [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373969  (
    .A({ \out_stage_unit.RE , \mem_out_2.data_out [2], \mem_out_1.data_out [2] }),
    .Y(\$abc$153262$new_n12060_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373970  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17367 , \$auto$memory_libmap.cc:2436:execute$17366 [5], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[5]  }),
    .Y(\mem_out_2.data_out [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373971  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17357 , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[5] , \$auto$memory_libmap.cc:2436:execute$17356 [5] }),
    .Y(\mem_out_1.data_out [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373972  (
    .A({ \out_stage_unit.RE , \mem_out_2.data_out [5], \mem_out_1.data_out [5] }),
    .Y(\$abc$153262$new_n12054_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373973  (
    .A({ \power_rom_instant4.data_out [2], state[2] }),
    .Y(\$abc$153262$new_n12788_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373974  (
    .A({ \rom_instant_4.data_out [2], state[2] }),
    .Y(\$abc$371688$new_new_n6847__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373975  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [7], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[7] [2], \$abc$153262$new_n12788_ , \input_syndromes_unit.s6 [2] }),
    .Y(\$abc$153262$new_n14137_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373976  (
    .A({ \power_rom_instant4.data_out [3], state[2] }),
    .Y(\$abc$153262$new_n12785_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373977  (
    .A({ \rom_instant_4.data_out [3], state[2] }),
    .Y(\$abc$371688$new_new_n6850__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373978  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [7], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[7] [3], \$abc$153262$new_n12785_ , \input_syndromes_unit.s6 [3] }),
    .Y(\$abc$153262$new_n14133_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373979  (
    .A({ \power_rom_instant4.data_out [4], state[2] }),
    .Y(\$abc$153262$new_n12782_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373980  (
    .A({ \rom_instant_4.data_out [4], state[2] }),
    .Y(\$abc$371688$new_new_n6853__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373981  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [7], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[7] [4], \$abc$153262$new_n12782_ , \input_syndromes_unit.s6 [4] }),
    .Y(\$abc$153262$new_n14129_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373982  (
    .A({ \power_rom_instant4.data_out [5], state[2] }),
    .Y(\$abc$153262$new_n12779_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373983  (
    .A({ \rom_instant_4.data_out [5], state[2] }),
    .Y(\$abc$371688$new_new_n6856__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373984  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [7], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[7] [5], \$abc$153262$new_n12779_ , \input_syndromes_unit.s6 [5] }),
    .Y(\$abc$153262$new_n14125_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373985  (
    .A({ \power_rom_instant4.data_out [6], state[2] }),
    .Y(\$abc$153262$new_n12776_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373986  (
    .A({ \rom_instant_4.data_out [6], state[2] }),
    .Y(\$abc$371688$new_new_n6859__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373987  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [7], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[7] [6], \$abc$153262$new_n12776_ , \input_syndromes_unit.s6 [6] }),
    .Y(\$abc$153262$new_n14121_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373988  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17357 , \$auto$memory_libmap.cc:2436:execute$17356 [1], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[1]  }),
    .Y(\mem_out_1.data_out [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373989  (
    .A({ \out_stage_unit.RE , \mem_out_2.data_out [1], \mem_out_1.data_out [1] }),
    .Y(\$abc$153262$new_n12062_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373990  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17367 , \$auto$memory_libmap.cc:2436:execute$17366 [3], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[3]  }),
    .Y(\mem_out_2.data_out [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373991  (
    .A({ \out_stage_unit.RdAdd [4], \out_stage_unit.RdAdd [1], \out_stage_unit.RdAdd [3], \out_stage_unit.RdAdd [0], \out_stage_unit.RdAdd [2] }),
    .Y(\$abc$371688$new_new_n6864__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373992  (
    .A({ \out_stage_unit.state , \out_stage_unit.RdAdd [6], \$abc$371688$new_new_n6864__ , \out_stage_unit.RdAdd [5] }),
    .Y(\$abc$153262$new_n14158_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373993  (
    .A({ \out_stage_unit.state , \out_stage_unit.RdAdd [7], \$abc$371688$new_new_n6864__ , \out_stage_unit.RdAdd [5], \out_stage_unit.RdAdd [6] }),
    .Y(\$abc$153262$new_n14155_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373994  (
    .A({ \out_stage_unit.CE , \out_stage_unit.state  }),
    .Y(\$abc$153262$new_n11976_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4000ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373995  (
    .A({ \out_stage_unit.state , \out_stage_unit.RdAdd [0], \$abc$371688$new_new_n5577__ , \out_stage_unit.RdAdd [5], \out_stage_unit.RdAdd [6] }),
    .Y(\$abc$153262$new_n12097_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0ef0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373996  (
    .A({ \$abc$153262$new_n12097_ , \$abc$153262$new_n11976_ , \error_correction_unit.DONE , \$auto$ff.cc:740:flip_bits$233420  }),
    .Y(\$abc$153262$new_n14149_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373997  (
    .A({ \power_rom_instant4.data_out [0], state[2] }),
    .Y(\$abc$153262$new_n12794_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373998  (
    .A({ \rom_instant_4.data_out [0], state[2] }),
    .Y(\$abc$371688$new_new_n6871__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$373999  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [7], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[7] [0], \$abc$153262$new_n12794_ , \input_syndromes_unit.s6 [0] }),
    .Y(\$abc$153262$new_n14145_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374000  (
    .A({ \power_rom_instant4.data_out [1], state[2] }),
    .Y(\$abc$153262$new_n12791_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374001  (
    .A({ \rom_instant_4.data_out [1], state[2] }),
    .Y(\$abc$371688$new_new_n6874__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374002  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [7], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[7] [1], \$abc$153262$new_n12791_ , \input_syndromes_unit.s6 [1] }),
    .Y(\$abc$153262$new_n14141_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374003  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17367 , \$auto$memory_libmap.cc:2436:execute$17366 [0], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[0]  }),
    .Y(\mem_out_2.data_out [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374004  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17357 , \$auto$memory_libmap.cc:2436:execute$17356 [0], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[0]  }),
    .Y(\mem_out_1.data_out [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374005  (
    .A({ \out_stage_unit.RE , \mem_out_2.data_out [0], \mem_out_1.data_out [0] }),
    .Y(\$abc$153262$new_n12064_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374006  (
    .A({ R_flag, \error_correction_unit.add_pow3 [6], \Omega_Phy_unit.add_pow2 [6], state[2] }),
    .Y(\power_rom_instant3.address_read [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374007  (
    .A({ R_flag, \error_correction_unit.add_pow3 [5], \Omega_Phy_unit.add_pow2 [5], state[2] }),
    .Y(\power_rom_instant3.address_read [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374008  (
    .A({ R_flag, \error_correction_unit.add_pow3 [4], \Omega_Phy_unit.add_pow2 [4], state[2] }),
    .Y(\power_rom_instant3.address_read [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374009  (
    .A({ R_flag, \error_correction_unit.add_pow3 [3], \Omega_Phy_unit.add_pow2 [3], state[2] }),
    .Y(\power_rom_instant3.address_read [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374010  (
    .A({ R_flag, \error_correction_unit.add_pow3 [2], \Omega_Phy_unit.add_pow2 [2], state[2] }),
    .Y(\power_rom_instant3.address_read [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he0000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374011  (
    .A({ \Omega_Phy_unit.add_1 [3], \Omega_Phy_unit.add_1 [1], \Omega_Phy_unit.add_1 [2], \Omega_Phy_unit.add_1 [8], \Omega_Phy_unit.add_1 [0] }),
    .Y(\$abc$371688$new_new_n6884__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374012  (
    .A({ state[2], \Omega_Phy_unit.F1  }),
    .Y(\$abc$371688$new_new_n6885__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374013  (
    .A({ \$abc$371688$new_new_n6885__ , \Omega_Phy_unit.add_1 [5], \$abc$371688$new_new_n6884__ , \Omega_Phy_unit.add_1 [4] }),
    .Y(\$abc$371688$new_new_n6886__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he0000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374014  (
    .A({ \error_correction_unit.add_4 [1], \error_correction_unit.add_4 [3:2], \error_correction_unit.add_4 [8], \error_correction_unit.add_4 [0] }),
    .Y(\$abc$371688$new_new_n6887__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374015  (
    .A({ R_flag, \error_correction_unit.IS_255_4_delayed  }),
    .Y(\$abc$371688$new_new_n6888__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbfeaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374016  (
    .A({ \$abc$371688$new_new_n6888__ , \error_correction_unit.add_4 [5], \$abc$371688$new_new_n6887__ , \error_correction_unit.add_4 [4], \$abc$371688$new_new_n6886__  }),
    .Y(\rom_instant_4.address_read [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h60ffff6060606060)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374017  (
    .A({ \$abc$371688$new_new_n6885__ , \$abc$371688$new_new_n6884__ , \Omega_Phy_unit.add_1 [4], \$abc$371688$new_new_n6888__ , \$abc$371688$new_new_n6887__ , \error_correction_unit.add_4 [4] }),
    .Y(\rom_instant_4.address_read [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374018  (
    .A({ \power_rom_instant4.data_out [7], state[2] }),
    .Y(\$abc$153262$new_n12773_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374019  (
    .A({ \rom_instant_4.data_out [7], state[2] }),
    .Y(\$abc$371688$new_new_n6892__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374020  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [7], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[7] [7], \$abc$153262$new_n12773_ , \input_syndromes_unit.s6 [7] }),
    .Y(\$abc$153262$new_n14117_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h03c0000002a20022)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374021  (
    .A({ \$abc$140386$lo00 , \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.state [7], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.state [17], \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$new_n14114_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f2eaaee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374022  (
    .A({ \transport_in2out_unit.cnt , \transport_in2out_unit.state , \transport_in2out_unit.RdAdd [0], \input_syndromes_unit.S_Ready , \transport_in2out_unit.WrAdd [0] }),
    .Y(\$abc$153262$li0777_li0777 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f2eaaee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374023  (
    .A({ \transport_in2out_unit.cnt , \transport_in2out_unit.state , \transport_in2out_unit.RdAdd [1], \input_syndromes_unit.S_Ready , \transport_in2out_unit.WrAdd [1] }),
    .Y(\$abc$153262$li0776_li0776 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h78ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374024  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.WrAdd [2], \transport_in2out_unit.WrAdd [0], \transport_in2out_unit.WrAdd [1] }),
    .Y(\$abc$153262$new_n14101_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f80ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374025  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.WrAdd [3], \transport_in2out_unit.WrAdd [0], \transport_in2out_unit.WrAdd [1], \transport_in2out_unit.WrAdd [2] }),
    .Y(\$abc$153262$new_n14098_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff8000ffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374026  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.WrAdd [4], \transport_in2out_unit.WrAdd [0], \transport_in2out_unit.WrAdd [1], \transport_in2out_unit.WrAdd [3:2] }),
    .Y(\$abc$153262$new_n14094_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h6f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374027  (
    .A({ \transport_in2out_unit.state , \$abc$371688$new_new_n6264__ , \transport_in2out_unit.WrAdd [5] }),
    .Y(\$abc$153262$new_n14091_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374028  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.cnt , \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$new_n14077_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000300000005755)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374029  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n6676__ , \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \$abc$153262$new_n14038_  }),
    .Y(\$abc$371688$new_new_n6902__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfeffffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374030  (
    .A({ \$abc$371688$new_new_n6456__ , \$abc$371688$new_new_n6454__ , \$abc$140386$lo00 , \Omega_Phy_unit.state [2:1], \Omega_Phy_unit.state [17] }),
    .Y(\$abc$153262$new_n16434_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h53)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374031  (
    .A({ \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n6902__ , \$abc$153262$new_n16434_  }),
    .Y(\$abc$153262$li0769_li0769 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h5730)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374032  (
    .A({ \Omega_Phy_unit.cnt [1:0], \$abc$371688$new_new_n6902__ , \$abc$153262$new_n16434_  }),
    .Y(\$abc$153262$li0768_li0768 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000ff00004040)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374033  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [3], \$abc$371688$new_new_n6454__ , \$abc$371688$new_new_n6456__ , \Omega_Phy_unit.state [2] }),
    .Y(\$abc$371688$new_new_n6906__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h220feeffc0f00000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374034  (
    .A({ \Omega_Phy_unit.cnt [2:1], \$abc$371688$new_new_n6906__ , \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.state [17], \$abc$140386$lo00  }),
    .Y(\$abc$153262$li0767_li0767 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h05f3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374035  (
    .A({ \Omega_Phy_unit.cnt [1:0], \Omega_Phy_unit.O[15] [4], \Omega_Phy_unit.L[6] [4] }),
    .Y(\$abc$371688$new_new_n6908__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374036  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1] }),
    .Y(\$abc$371688$new_new_n6909__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000004f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374037  (
    .A({ \$abc$153262$new_n14038_ , \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [1], \$abc$371688$new_new_n6909__ , \Omega_Phy_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n6910__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555cfff00003000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374038  (
    .A({ \Omega_Phy_unit.cnt [3], \$abc$371688$new_new_n6910__ , \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n6908__ , \$abc$153262$new_n16434_  }),
    .Y(\$abc$153262$li0766_li0766 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374039  (
    .A({ \power_rom_instant2.data_out [0], state[2] }),
    .Y(\$abc$153262$new_n12697_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374040  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [14], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[14] [0], \$abc$153262$new_n12697_ , \input_syndromes_unit.s13 [0] }),
    .Y(\$abc$153262$new_n14033_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374041  (
    .A({ \power_rom_instant2.data_out [1], state[2] }),
    .Y(\$abc$153262$new_n12694_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374042  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [14], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[14] [1], \$abc$153262$new_n12694_ , \input_syndromes_unit.s13 [1] }),
    .Y(\$abc$153262$new_n14029_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374043  (
    .A({ \power_rom_instant2.data_out [2], state[2] }),
    .Y(\$abc$153262$new_n12691_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374044  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [14], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[14] [2], \$abc$153262$new_n12691_ , \input_syndromes_unit.s13 [2] }),
    .Y(\$abc$153262$new_n14025_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374045  (
    .A({ \power_rom_instant2.data_out [3], state[2] }),
    .Y(\$abc$153262$new_n12688_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374046  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [14], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[14] [3], \$abc$153262$new_n12688_ , \input_syndromes_unit.s13 [3] }),
    .Y(\$abc$153262$new_n14021_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374047  (
    .A({ \power_rom_instant2.data_out [4], state[2] }),
    .Y(\$abc$153262$new_n12685_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374048  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [14], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[14] [4], \$abc$153262$new_n12685_ , \input_syndromes_unit.s13 [4] }),
    .Y(\$abc$153262$new_n14017_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374049  (
    .A({ \power_rom_instant2.data_out [5], state[2] }),
    .Y(\$abc$153262$new_n12682_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374050  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [14], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[14] [5], \$abc$153262$new_n12682_ , \input_syndromes_unit.s13 [5] }),
    .Y(\$abc$153262$new_n14013_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374051  (
    .A({ \power_rom_instant2.data_out [6], state[2] }),
    .Y(\$abc$153262$new_n12679_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374052  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [14], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[14] [6], \$abc$153262$new_n12679_ , \input_syndromes_unit.s13 [6] }),
    .Y(\$abc$153262$new_n14009_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374053  (
    .A({ \power_rom_instant3.data_out [7], R_flag }),
    .Y(\$abc$153262$new_n14195_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374054  (
    .A({ \power_rom_instant4.data_out [0], R_flag }),
    .Y(\$abc$153262$new_n14193_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374055  (
    .A({ \power_rom_instant4.data_out [1], R_flag }),
    .Y(\$abc$153262$new_n14191_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374056  (
    .A({ \power_rom_instant4.data_out [2], R_flag }),
    .Y(\$abc$153262$new_n14189_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374057  (
    .A({ \power_rom_instant3.data_out [6], R_flag }),
    .Y(\$abc$153262$new_n14197_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374058  (
    .A({ \power_rom_instant4.data_out [3], R_flag }),
    .Y(\$abc$153262$new_n14187_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374059  (
    .A({ \power_rom_instant4.data_out [4], R_flag }),
    .Y(\$abc$153262$new_n14185_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374060  (
    .A({ \power_rom_instant4.data_out [5], R_flag }),
    .Y(\$abc$153262$new_n14183_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374061  (
    .A({ \power_rom_instant4.data_out [6], R_flag }),
    .Y(\$abc$153262$new_n14181_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374062  (
    .A({ \out_stage_unit.state , \out_stage_unit.RdAdd [3], \out_stage_unit.RdAdd [1:0], \out_stage_unit.RdAdd [2] }),
    .Y(\$abc$153262$new_n14169_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374063  (
    .A({ \power_rom_instant4.data_out [7], R_flag }),
    .Y(\$abc$153262$new_n14179_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374064  (
    .A({ \error_correction_unit.state [1], \error_correction_unit.cnt [1], \error_correction_unit.cnt [3:2], \error_correction_unit.cnt [0] }),
    .Y(\$abc$153262$new_n14178_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374065  (
    .A({ \out_stage_unit.state , \out_stage_unit.RdAdd [0] }),
    .Y(\$abc$153262$new_n14176_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374066  (
    .A(\out_stage_unit.RdAdd [1:0]),
    .Y(\$abc$153262$new_n14174_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374067  (
    .A({ \out_stage_unit.state , \out_stage_unit.RdAdd [2:0] }),
    .Y(\$abc$153262$new_n14172_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374068  (
    .A({ \out_stage_unit.state , \out_stage_unit.RdAdd [4], \out_stage_unit.RdAdd [1], \out_stage_unit.RdAdd [3], \out_stage_unit.RdAdd [0], \out_stage_unit.RdAdd [2] }),
    .Y(\$abc$153262$new_n14165_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374069  (
    .A({ \out_stage_unit.state , \$abc$371688$new_new_n6864__ , \out_stage_unit.RdAdd [5] }),
    .Y(\$abc$153262$new_n14162_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374070  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17357 , \$auto$memory_libmap.cc:2436:execute$17356 [3], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[3]  }),
    .Y(\mem_out_1.data_out [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374071  (
    .A({ \out_stage_unit.RE , \mem_out_2.data_out [3], \mem_out_1.data_out [3] }),
    .Y(\$abc$153262$new_n12058_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374072  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17367 , \$auto$memory_libmap.cc:2436:execute$17366 [4], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[4]  }),
    .Y(\mem_out_2.data_out [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374073  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17357 , \$auto$memory_libmap.cc:2436:execute$17356 [4], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[4]  }),
    .Y(\mem_out_1.data_out [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374074  (
    .A({ \out_stage_unit.RE , \mem_out_2.data_out [4], \mem_out_1.data_out [4] }),
    .Y(\$abc$153262$new_n12056_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374075  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17367 , \$auto$memory_libmap.cc:2436:execute$17366 [6], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[6]  }),
    .Y(\mem_out_2.data_out [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374076  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17357 , \$auto$memory_libmap.cc:2436:execute$17356 [6], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[6]  }),
    .Y(\mem_out_1.data_out [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374077  (
    .A({ \out_stage_unit.RE , \mem_out_2.data_out [6], \mem_out_1.data_out [6] }),
    .Y(\$abc$153262$new_n12052_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374078  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17367 , \$auto$memory_libmap.cc:2436:execute$17366 [7], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[7]  }),
    .Y(\mem_out_2.data_out [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374079  (
    .A({ \$auto$memory_libmap.cc:2437:execute$17357 , \$auto$memory_libmap.cc:2436:execute$17356 [7], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[7]  }),
    .Y(\mem_out_1.data_out [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374080  (
    .A({ \out_stage_unit.RE , \mem_out_2.data_out [7], \mem_out_1.data_out [7] }),
    .Y(\$abc$153262$new_n12050_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hb0b0bb00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374081  (
    .A({ S_flag, \$auto$ff.cc:740:flip_bits$233424 , \BM_lamda_unit.L_ready , state[2], \lamda_roots_unit.CEO  }),
    .Y(\$abc$153262$new_n12048_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff1f000000ee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374082  (
    .A({ S_flag, R_flag, state[2], \BM_lamda_unit.L_ready , \$auto$ff.cc:740:flip_bits$233416 , \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$li0026_li0026 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374083  (
    .A({ \out_stage_unit.state , \error_correction_unit.DONE , \$auto$ff.cc:740:flip_bits$233420 , \out_stage_unit.CE , \out_stage_unit.F  }),
    .Y(\$abc$153262$new_n12003_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfffe)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374084  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.CE1  }),
    .Y(\$abc$153262$li0007_li0007 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374085  (
    .A({ \$abc$148279$auto$rtlil.cc:2510:ReduceOr$17336 , \$abc$371688$new_new_n4719__ , \$abc$136354$lo015 , \$iopadmap$CE , \$abc$136354$lo014  }),
    .Y(\$abc$153262$li0006_li0006 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h11f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374086  (
    .A({ \error_correction_unit.state [3], \error_correction_unit.state [4], \$abc$371688$new_new_n4638__ , \$abc$153262$new_n11981_  }),
    .Y(\$abc$153262$new_n11985_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374087  (
    .A({ \out_stage_unit.out_done , out_flag, \error_correction_unit.DONE  }),
    .Y(\$abc$153262$new_n11974_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374088  (
    .A({ \input_syndromes_unit.S_Ready , \transport_in2out_unit.Wr_done  }),
    .Y(\$abc$153262$new_n11971_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374089  (
    .A({ \lamda_roots_unit.L0 [0], \BM_lamda_unit.L_ready  }),
    .Y(\$abc$153262$li0001_li0001 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374090  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16844.X [6], \$auto$alumacc.cc:485:replace_alu$16844.X [4], \$abc$142879$lo3 , \$auto$alumacc.cc:485:replace_alu$16844.X [5], \$auto$alumacc.cc:485:replace_alu$16844.X [0], \$abc$142879$lo1  }),
    .Y(\$abc$371688$new_new_n6963__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374091  (
    .A({ \$abc$371688$new_new_n6963__ , \lamda_roots_unit.E , \$auto$alumacc.cc:485:replace_alu$16844.X [7], \$auto$alumacc.cc:485:replace_alu$16844.Y [2], \lamda_roots_unit.cnt3 [0] }),
    .Y(\$abc$153262$li2501_li2500 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374092  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.two  }),
    .Y(\$abc$153262$li1267_li1267 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374093  (
    .A({ \$abc$153262$li1267_li1267 , \lamda_roots_unit.two , \$abc$153262$li2501_li2500  }),
    .Y(\$abc$153262$li0000_li0000 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374094  (
    .A({ \out_stage_unit.CEO , \out_stage_unit.Valid_out  }),
    .Y(\$iopadmap$CEO )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374095  (
    .A({ R_flag, \BM_lamda_unit.add_pow1 [7], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow1 [7], state[2], \lamda_roots_unit.add_GF_ascending [7] }),
    .Y(\power_rom_instant1.address_read [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374096  (
    .A({ R_flag, \BM_lamda_unit.add_pow1 [6], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow1 [6], state[2], \lamda_roots_unit.add_GF_ascending [6] }),
    .Y(\power_rom_instant1.address_read [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374097  (
    .A({ R_flag, \BM_lamda_unit.add_pow1 [5], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow1 [5], state[2], \lamda_roots_unit.add_GF_ascending [5] }),
    .Y(\power_rom_instant1.address_read [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374098  (
    .A({ R_flag, \BM_lamda_unit.add_pow1 [4], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow1 [4], state[2], \lamda_roots_unit.add_GF_ascending [4] }),
    .Y(\power_rom_instant1.address_read [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374099  (
    .A({ R_flag, \BM_lamda_unit.add_pow1 [3], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow1 [3], state[2], \lamda_roots_unit.add_GF_ascending [3] }),
    .Y(\power_rom_instant1.address_read [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374100  (
    .A({ R_flag, \BM_lamda_unit.add_pow1 [2], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow1 [2], state[2], \lamda_roots_unit.add_GF_ascending [2] }),
    .Y(\power_rom_instant1.address_read [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374101  (
    .A({ R_flag, \BM_lamda_unit.add_pow1 [1], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow1 [1], state[2], \lamda_roots_unit.add_GF_ascending [1] }),
    .Y(\power_rom_instant1.address_read [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374102  (
    .A({ R_flag, \BM_lamda_unit.add_pow1 [0], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow1 [0], state[2], \lamda_roots_unit.add_GF_ascending [0] }),
    .Y(\power_rom_instant1.address_read [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374103  (
    .A({ \lamda_roots_unit.add_GF_dec2 [7], state[2] }),
    .Y(\$abc$371688$new_new_n6976__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374104  (
    .A({ \error_correction_unit.add_3 [1], \error_correction_unit.add_3 [3], \error_correction_unit.add_3 [4], \error_correction_unit.add_3 [2], \error_correction_unit.add_3 [0], \error_correction_unit.add_3 [8] }),
    .Y(\$abc$371688$new_new_n6977__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374105  (
    .A({ R_flag, \error_correction_unit.IS_255_3_delayed  }),
    .Y(\$abc$371688$new_new_n6978__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffeaaaaaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374106  (
    .A({ \$abc$371688$new_new_n6978__ , \error_correction_unit.add_3 [7], \$abc$371688$new_new_n6977__ , \error_correction_unit.add_3 [6:5], \$abc$371688$new_new_n6976__  }),
    .Y(\rom_instant_3.address_read [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374107  (
    .A({ \$abc$371688$new_new_n6978__ , \error_correction_unit.add_3 [6], \$abc$371688$new_new_n6977__ , \error_correction_unit.add_3 [5], \lamda_roots_unit.add_GF_dec2 [6], state[2] }),
    .Y(\rom_instant_3.address_read [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8ff88888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374108  (
    .A({ \$abc$371688$new_new_n6978__ , \$abc$371688$new_new_n6977__ , \error_correction_unit.add_3 [5], \lamda_roots_unit.add_GF_dec2 [5], state[2] }),
    .Y(\rom_instant_3.address_read [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374109  (
    .A({ \error_correction_unit.add_3 [1], \error_correction_unit.add_3 [2], \error_correction_unit.add_3 [0], \error_correction_unit.add_3 [8] }),
    .Y(\$abc$371688$new_new_n6982__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374110  (
    .A({ \$abc$371688$new_new_n6978__ , \error_correction_unit.add_3 [4], \$abc$371688$new_new_n6982__ , \error_correction_unit.add_3 [3], \lamda_roots_unit.add_GF_dec2 [4], state[2] }),
    .Y(\rom_instant_3.address_read [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8ff88888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374111  (
    .A({ \$abc$371688$new_new_n6978__ , \$abc$371688$new_new_n6982__ , \error_correction_unit.add_3 [3], \lamda_roots_unit.add_GF_dec2 [3], state[2] }),
    .Y(\rom_instant_3.address_read [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h001f00e000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374112  (
    .A({ R_flag, \error_correction_unit.add_3 [2], \error_correction_unit.IS_255_3_delayed , \error_correction_unit.add_3 [1:0], \error_correction_unit.add_3 [8] }),
    .Y(\$abc$371688$new_new_n6985__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374113  (
    .A({ \$abc$371688$new_new_n6985__ , \lamda_roots_unit.add_GF_dec2 [2], state[2] }),
    .Y(\rom_instant_3.address_read [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h888ffff888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374114  (
    .A({ \$abc$371688$new_new_n6978__ , \error_correction_unit.add_3 [1:0], \error_correction_unit.add_3 [8], \lamda_roots_unit.add_GF_dec2 [1], state[2] }),
    .Y(\rom_instant_3.address_read [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fffffff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374115  (
    .A({ \error_correction_unit.add_3 [0], \error_correction_unit.add_3 [8], \$abc$371688$new_new_n6977__ , \error_correction_unit.add_3 [7:5] }),
    .Y(\$abc$371688$new_new_n6988__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8f88)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374116  (
    .A({ \$abc$371688$new_new_n6978__ , \$abc$371688$new_new_n6988__ , \lamda_roots_unit.add_GF_dec2 [0], state[2] }),
    .Y(\rom_instant_3.address_read [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374117  (
    .A({ \lamda_roots_unit.add_GF_dec1 [7], state[2] }),
    .Y(\$abc$371688$new_new_n6990__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'he000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374118  (
    .A({ \error_correction_unit.add_2 [4], \error_correction_unit.add_2 [2:1], \error_correction_unit.add_2 [3], \error_correction_unit.add_2 [0], \error_correction_unit.add_2 [8] }),
    .Y(\$abc$371688$new_new_n6991__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374119  (
    .A({ R_flag, \error_correction_unit.IS_255_2_delayed  }),
    .Y(\$abc$371688$new_new_n6992__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffeaaaaaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374120  (
    .A({ \$abc$371688$new_new_n6992__ , \error_correction_unit.add_2 [7], \$abc$371688$new_new_n6991__ , \error_correction_unit.add_2 [6:5], \$abc$371688$new_new_n6990__  }),
    .Y(\rom_instant_2.address_read [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374121  (
    .A({ \$abc$371688$new_new_n6992__ , \error_correction_unit.add_2 [6], \$abc$371688$new_new_n6991__ , \error_correction_unit.add_2 [5], \lamda_roots_unit.add_GF_dec1 [6], state[2] }),
    .Y(\rom_instant_2.address_read [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8ff88888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374122  (
    .A({ \$abc$371688$new_new_n6992__ , \$abc$371688$new_new_n6991__ , \error_correction_unit.add_2 [5], \lamda_roots_unit.add_GF_dec1 [5], state[2] }),
    .Y(\rom_instant_2.address_read [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374123  (
    .A({ \error_correction_unit.add_2 [1], \error_correction_unit.add_2 [2], \error_correction_unit.add_2 [0], \error_correction_unit.add_2 [8] }),
    .Y(\$abc$371688$new_new_n6996__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374124  (
    .A({ \$abc$371688$new_new_n6992__ , \error_correction_unit.add_2 [4], \$abc$371688$new_new_n6996__ , \error_correction_unit.add_2 [3], \lamda_roots_unit.add_GF_dec1 [4], state[2] }),
    .Y(\rom_instant_2.address_read [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8ff88888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374125  (
    .A({ \$abc$371688$new_new_n6992__ , \$abc$371688$new_new_n6996__ , \error_correction_unit.add_2 [3], \lamda_roots_unit.add_GF_dec1 [3], state[2] }),
    .Y(\rom_instant_2.address_read [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h001f00e000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374126  (
    .A({ R_flag, \error_correction_unit.add_2 [2], \error_correction_unit.IS_255_2_delayed , \error_correction_unit.add_2 [1:0], \error_correction_unit.add_2 [8] }),
    .Y(\$abc$371688$new_new_n6999__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374127  (
    .A({ \$abc$371688$new_new_n6999__ , \lamda_roots_unit.add_GF_dec1 [2], state[2] }),
    .Y(\rom_instant_2.address_read [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h888ffff888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374128  (
    .A({ \$abc$371688$new_new_n6992__ , \error_correction_unit.add_2 [1:0], \error_correction_unit.add_2 [8], \lamda_roots_unit.add_GF_dec1 [1], state[2] }),
    .Y(\rom_instant_2.address_read [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fffffff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374129  (
    .A({ \error_correction_unit.add_2 [0], \error_correction_unit.add_2 [8], \$abc$371688$new_new_n6991__ , \error_correction_unit.add_2 [7:5] }),
    .Y(\$abc$371688$new_new_n7002__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8f88)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374130  (
    .A({ \$abc$371688$new_new_n6992__ , \$abc$371688$new_new_n7002__ , \lamda_roots_unit.add_GF_dec1 [0], state[2] }),
    .Y(\rom_instant_2.address_read [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374131  (
    .A({ \$abc$371688$new_new_n6885__ , \Omega_Phy_unit.add_1 [7], \$abc$371688$new_new_n6884__ , \Omega_Phy_unit.add_1 [6:4] }),
    .Y(\$abc$371688$new_new_n7004__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374132  (
    .A({ \$abc$371688$new_new_n6888__ , \error_correction_unit.add_4 [7], \$abc$371688$new_new_n6887__ , \error_correction_unit.add_4 [6:4] }),
    .Y(\$abc$371688$new_new_n7005__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374133  (
    .A({ \$abc$371688$new_new_n7005__ , \$abc$371688$new_new_n7004__  }),
    .Y(\rom_instant_4.address_read [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374134  (
    .A({ \$abc$371688$new_new_n6885__ , \Omega_Phy_unit.add_1 [6], \$abc$371688$new_new_n6884__ , \Omega_Phy_unit.add_1 [5:4] }),
    .Y(\$abc$371688$new_new_n7007__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffeaaaaaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374135  (
    .A({ \$abc$371688$new_new_n6888__ , \error_correction_unit.add_4 [6], \$abc$371688$new_new_n6887__ , \error_correction_unit.add_4 [5:4], \$abc$371688$new_new_n7007__  }),
    .Y(\rom_instant_4.address_read [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he0001fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374136  (
    .A({ \error_correction_unit.add_4 [3:1], \error_correction_unit.add_4 [8], \error_correction_unit.add_4 [0] }),
    .Y(\$abc$371688$new_new_n7009__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'he0001fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374137  (
    .A({ \Omega_Phy_unit.add_1 [3], \Omega_Phy_unit.add_1 [1], \Omega_Phy_unit.add_1 [2], \Omega_Phy_unit.add_1 [8], \Omega_Phy_unit.add_1 [0] }),
    .Y(\$abc$371688$new_new_n7010__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374138  (
    .A({ \$abc$371688$new_new_n6888__ , \$abc$371688$new_new_n7009__ , \$abc$371688$new_new_n6885__ , \$abc$371688$new_new_n7010__  }),
    .Y(\rom_instant_4.address_read [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h001f00e000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374139  (
    .A({ state[2], \Omega_Phy_unit.add_1 [2], \Omega_Phy_unit.F1 , \Omega_Phy_unit.add_1 [1], \Omega_Phy_unit.add_1 [8], \Omega_Phy_unit.add_1 [0] }),
    .Y(\$abc$371688$new_new_n7012__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'habfffeaaaaaaaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374140  (
    .A({ \$abc$371688$new_new_n6888__ , \error_correction_unit.add_4 [2:1], \error_correction_unit.add_4 [8], \error_correction_unit.add_4 [0], \$abc$371688$new_new_n7012__  }),
    .Y(\rom_instant_4.address_read [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h010e0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374141  (
    .A({ state[2], \Omega_Phy_unit.add_1 [1], \Omega_Phy_unit.F1 , \Omega_Phy_unit.add_1 [8], \Omega_Phy_unit.add_1 [0] }),
    .Y(\$abc$371688$new_new_n7014__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'habfeaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374142  (
    .A({ \$abc$371688$new_new_n6888__ , \error_correction_unit.add_4 [1], \error_correction_unit.add_4 [8], \error_correction_unit.add_4 [0], \$abc$371688$new_new_n7014__  }),
    .Y(\rom_instant_4.address_read [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374143  (
    .A({ \$abc$371688$new_new_n6887__ , \error_correction_unit.add_4 [7:4] }),
    .Y(\$abc$371688$new_new_n7016__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hcb00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374144  (
    .A({ \$abc$371688$new_new_n6888__ , \error_correction_unit.add_4 [8], \error_correction_unit.add_4 [0], \$abc$371688$new_new_n7016__  }),
    .Y(\$abc$371688$new_new_n7017__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000007fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374145  (
    .A({ \Omega_Phy_unit.add_1 [8], \Omega_Phy_unit.add_1 [5], \$abc$371688$new_new_n6884__ , \Omega_Phy_unit.add_1 [4], \Omega_Phy_unit.add_1 [7:6] }),
    .Y(\$abc$371688$new_new_n7018__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbeaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374146  (
    .A({ \$abc$371688$new_new_n6885__ , \$abc$371688$new_new_n7018__ , \Omega_Phy_unit.add_1 [0], \$abc$371688$new_new_n7017__  }),
    .Y(\rom_instant_4.address_read [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374147  (
    .A({ R_flag, \error_correction_unit.add_pow3 [7], \Omega_Phy_unit.add_pow2 [7], state[2] }),
    .Y(\power_rom_instant3.address_read [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374148  (
    .A({ S_flag, \BM_lamda_unit.IS_255_1 , \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$371688$new_new_n7021__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h5ca3)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374149  (
    .A({ \BM_lamda_unit.add_1 [1], \BM_lamda_unit.add_1 [8], \BM_lamda_unit.add_1 [0], \BM_lamda_unit.div1  }),
    .Y(\$abc$371688$new_new_n7022__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0c03050a00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374150  (
    .A({ R_flag, \error_correction_unit.add_1 [8], \error_correction_unit.add_1 [1], \error_correction_unit.IS_255_1_delayed , \error_correction_unit.div1 , \error_correction_unit.add_1 [0] }),
    .Y(\$abc$371688$new_new_n7023__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffff40ff4040)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374151  (
    .A({ \$abc$371688$new_new_n7023__ , \$abc$371688$new_new_n7021__ , \$abc$371688$new_new_n7022__ , state[2], \lamda_roots_unit.add_GF_dec0 [1], R_flag }),
    .Y(\rom_instant_1.address_read [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374152  (
    .A({ \BM_lamda_unit.add_1 [5], \BM_lamda_unit.add_1 [6], \BM_lamda_unit.add_1 [2], \BM_lamda_unit.add_1 [3], \BM_lamda_unit.add_1 [4], \BM_lamda_unit.add_1 [1] }),
    .Y(\$abc$371688$new_new_n7025__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf08f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374153  (
    .A({ \$abc$371688$new_new_n7021__ , \BM_lamda_unit.add_1 [8], \BM_lamda_unit.add_1 [0], \$abc$371688$new_new_n7025__ , \BM_lamda_unit.add_1 [7] }),
    .Y(\$abc$371688$new_new_n7026__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374154  (
    .A({ \error_correction_unit.add_1 [2], \error_correction_unit.add_1 [3], \error_correction_unit.add_1 [4], \error_correction_unit.add_1 [5], \error_correction_unit.add_1 [6], \error_correction_unit.add_1 [1] }),
    .Y(\$abc$371688$new_new_n7027__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00f0008f00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374155  (
    .A({ R_flag, \error_correction_unit.add_1 [8], \error_correction_unit.IS_255_1_delayed , \error_correction_unit.add_1 [0], \$abc$371688$new_new_n7027__ , \error_correction_unit.add_1 [7] }),
    .Y(\$abc$371688$new_new_n7028__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffffff40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374156  (
    .A({ \$abc$371688$new_new_n7026__ , \$abc$371688$new_new_n7028__ , state[2], \lamda_roots_unit.add_GF_dec0 [0], R_flag }),
    .Y(\rom_instant_1.address_read [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374157  (
    .A({ R_flag, \error_correction_unit.add_pow4 [7], \Omega_Phy_unit.add_pow3 [7], state[2] }),
    .Y(\power_rom_instant4.address_read [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374158  (
    .A({ R_flag, \error_correction_unit.add_pow4 [6], \Omega_Phy_unit.add_pow3 [6], state[2] }),
    .Y(\power_rom_instant4.address_read [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374159  (
    .A({ R_flag, \error_correction_unit.add_pow4 [5], \Omega_Phy_unit.add_pow3 [5], state[2] }),
    .Y(\power_rom_instant4.address_read [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374160  (
    .A({ R_flag, \error_correction_unit.add_pow4 [4], \Omega_Phy_unit.add_pow3 [4], state[2] }),
    .Y(\power_rom_instant4.address_read [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374161  (
    .A({ R_flag, \error_correction_unit.add_pow4 [3], \Omega_Phy_unit.add_pow3 [3], state[2] }),
    .Y(\power_rom_instant4.address_read [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374162  (
    .A({ R_flag, \error_correction_unit.add_pow4 [2], \Omega_Phy_unit.add_pow3 [2], state[2] }),
    .Y(\power_rom_instant4.address_read [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374163  (
    .A({ R_flag, \error_correction_unit.add_pow4 [1], \Omega_Phy_unit.add_pow3 [1], state[2] }),
    .Y(\power_rom_instant4.address_read [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374164  (
    .A({ R_flag, \error_correction_unit.add_pow4 [0], \Omega_Phy_unit.add_pow3 [0], state[2] }),
    .Y(\power_rom_instant4.address_read [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374165  (
    .A({ \BM_lamda_unit.Step [4], \$abc$371688$new_new_n6419__ , \$abc$371688$new_new_n4667__ , \BM_lamda_unit.cnt [3:2] }),
    .Y(\$abc$371688$new_new_n7038__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374166  (
    .A({ \BM_lamda_unit.Step [7], \$abc$371688$new_new_n5088__ , \BM_lamda_unit.const_timing [6], \BM_lamda_unit.const_timing [8:7] }),
    .Y(\$abc$371688$new_new_n7039__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374167  (
    .A({ \$abc$371688$new_new_n4567__ , \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n13176_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h45cf454545454545)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374168  (
    .A({ \$abc$371688$new_new_n4658__ , \BM_lamda_unit.cnt [3:2], \$abc$153262$new_n13176_ , \input_syndromes_unit.S_Ready , \BM_lamda_unit.Step [3] }),
    .Y(\$abc$371688$new_new_n7041__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000d0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374169  (
    .A({ \$abc$371688$new_new_n7041__ , \$abc$371688$new_new_n7039__ , \$abc$371688$new_new_n7038__ , \$abc$371688$new_new_n5565__ , \$abc$371688$new_new_n5562__  }),
    .Y(\$abc$153262$new_n14948_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0f88)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374170  (
    .A({ \BM_lamda_unit.Step [7], \$abc$153262$new_n14948_ , \BM_lamda_unit.Step [6], \BM_lamda_unit.K [4] }),
    .Y(\$abc$153262$li0994_li0994 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374171  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.unit0.xor_reg7 [3], \input_syndromes_unit.unit0.xor_reg1 [3], \input_syndromes_unit.unit0.xor_reg0 [3] }),
    .Y(\$abc$371688$new_new_n7044__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffffff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374172  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.unit0.xor_reg5 [3], \input_syndromes_unit.unit0.xor_reg4 [3], \input_syndromes_unit.unit0.xor_reg2 [3] }),
    .Y(\$abc$371688$new_new_n7045__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374173  (
    .A({ \$abc$371688$new_new_n7044__ , \$abc$371688$new_new_n7045__ , \input_syndromes_unit.unit0.xor_reg6 [3], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit0.xor_reg3 [3], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14474_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h330fffffffffff55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374174  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \input_syndromes_unit.unit0.xor_reg1 [4], \input_syndromes_unit.unit0.xor_reg0 [4], \input_syndromes_unit.unit0.xor_reg7 [4] }),
    .Y(\$abc$371688$new_new_n7047__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff33ff550fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374175  (
    .A({ \$abc$129531$lo068 , \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit0.xor_reg2 [4], \input_syndromes_unit.unit0.xor_reg4 [4], \input_syndromes_unit.unit0.xor_reg5 [4] }),
    .Y(\$abc$371688$new_new_n7048__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374176  (
    .A({ \$abc$371688$new_new_n7047__ , \$abc$371688$new_new_n7048__ , \input_syndromes_unit.unit0.xor_reg3 [4], \$abc$153262$new_n14377_ , \input_syndromes_unit.unit0.xor_reg6 [4], \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n14466_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3355ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374177  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \input_syndromes_unit.unit0.xor_reg7 [5], \input_syndromes_unit.unit0.xor_reg0 [5], \input_syndromes_unit.unit0.xor_reg1 [5] }),
    .Y(\$abc$371688$new_new_n7050__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374178  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit0.xor_reg5 [5], \input_syndromes_unit.unit0.xor_reg2 [5], \input_syndromes_unit.unit0.xor_reg4 [5] }),
    .Y(\$abc$371688$new_new_n7051__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374179  (
    .A({ \$abc$371688$new_new_n7050__ , \$abc$371688$new_new_n7051__ , \input_syndromes_unit.unit0.xor_reg6 [5], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit0.xor_reg3 [5], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14458_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h330fffffffffff55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374180  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \input_syndromes_unit.unit0.xor_reg1 [6], \input_syndromes_unit.unit0.xor_reg0 [6], \input_syndromes_unit.unit0.xor_reg7 [6] }),
    .Y(\$abc$371688$new_new_n7053__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374181  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit0.xor_reg5 [6], \input_syndromes_unit.unit0.xor_reg2 [6], \input_syndromes_unit.unit0.xor_reg4 [6] }),
    .Y(\$abc$371688$new_new_n7054__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374182  (
    .A({ \$abc$371688$new_new_n7053__ , \$abc$371688$new_new_n7054__ , \input_syndromes_unit.unit0.xor_reg6 [6], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit0.xor_reg3 [6], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14450_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h55ffff33ffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374183  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \input_syndromes_unit.unit0.xor_reg7 [7], \input_syndromes_unit.unit0.xor_reg5 [7], \input_syndromes_unit.unit0.xor_reg0 [7] }),
    .Y(\$abc$371688$new_new_n7056__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00aaccf000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374184  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.unit0.xor_reg6 [7], \input_syndromes_unit.unit0.xor_reg4 [7], \input_syndromes_unit.unit0.xor_reg2 [7] }),
    .Y(\$abc$371688$new_new_n7057__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff888ffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374185  (
    .A({ \$abc$371688$new_new_n7056__ , \$abc$371688$new_new_n7057__ , \input_syndromes_unit.unit0.xor_reg3 [7], \$abc$153262$new_n14377_ , \input_syndromes_unit.unit0.xor_reg1 [7], \$abc$153262$new_n14397_  }),
    .Y(\$abc$153262$new_n14442_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374186  (
    .A({ \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.cnt [1:0] }),
    .Y(\$abc$153262$new_n15205_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f7f7f7f7f7f7f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374187  (
    .A({ \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__ , \$abc$153262$new_n14357_ , \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \$abc$153262$new_n14347_  }),
    .Y(\$abc$371688$new_new_n7060__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00bf0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374188  (
    .A({ \$abc$371688$new_new_n7060__ , \$abc$153262$new_n14408_ , \$abc$371688$new_new_n4782__ , \$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] , \input_syndromes_unit.unit0.cnt203_2 [5] }),
    .Y(\$abc$371688$new_new_n7061__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha0c0f0f0f0f0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374189  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \$abc$129531$lo068 , \input_syndromes_unit.CE_GF_mult_add , \$abc$141625$lo7 , \$abc$141521$lo6  }),
    .Y(\$abc$371688$new_new_n7062__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000ffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374190  (
    .A({ \$abc$371688$new_new_n7062__ , \$abc$153262$new_n14408_ , \$abc$371688$new_new_n4752__ , \$abc$141521$lo7 , \input_syndromes_unit.unit0.cnt203_0 [5:4] }),
    .Y(\$abc$371688$new_new_n7063__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374191  (
    .A({ \$abc$371688$new_new_n7063__ , \$abc$371688$new_new_n7061__ , \$abc$371688$new_new_n4744__ , \$abc$371688$new_new_n4738__ , \$abc$371688$new_new_n4764__ , \$abc$371688$new_new_n4750__  }),
    .Y(\$abc$153262$new_n14431_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4444fff4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374192  (
    .A({ \BM_lamda_unit.K [4], \BM_lamda_unit.Step [6], \BM_lamda_unit.Step [7], \$abc$371688$new_new_n4567__ , \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n15202_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374193  (
    .A({ \BM_lamda_unit.Step [1], \BM_lamda_unit.Step [2], \$abc$153262$new_n14948_  }),
    .Y(\$abc$153262$li0999_li0999 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374194  (
    .A({ \$abc$371688$new_new_n6671__ , \$abc$371688$new_new_n6664__ , \$abc$371688$new_new_n6655__ , \$abc$371688$new_new_n6647__ , \$abc$371688$new_new_n6640__ , \$abc$371688$new_new_n5565__  }),
    .Y(\$abc$371688$new_new_n7067__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbfffeffffbff5400)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374195  (
    .A({ \BM_lamda_unit.D [1:0], S_flag, \rom_instant_1.data_out [1:0], \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$371688$new_new_n7068__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h008000400020001f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374196  (
    .A({ \BM_lamda_unit.D [6:5], \$abc$371688$new_new_n7068__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [6:5] }),
    .Y(\$abc$371688$new_new_n7069__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h008000400020001f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374197  (
    .A({ \BM_lamda_unit.D [7], \BM_lamda_unit.D [2], \$abc$371688$new_new_n5565__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [7], \rom_instant_1.data_out [2] }),
    .Y(\$abc$371688$new_new_n7070__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8040201f00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374198  (
    .A({ \$abc$371688$new_new_n7070__ , \BM_lamda_unit.D [4:3], \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [4:3] }),
    .Y(\$abc$371688$new_new_n7071__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374199  (
    .A({ \BM_lamda_unit.Step [2], \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7069__ , \$abc$371688$new_new_n7071__  }),
    .Y(\$abc$371688$new_new_n7072__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374200  (
    .A({ \$abc$371688$new_new_n7072__ , \$abc$371688$new_new_n6625__ , \$abc$371688$new_new_n6617__ , \$abc$371688$new_new_n7067__ , \$abc$371688$new_new_n6633__  }),
    .Y(\$abc$153262$new_n15197_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000000f8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374201  (
    .A({ \$abc$153262$new_n15197_ , \BM_lamda_unit.Step [3:2], \$auto$ff.cc:740:flip_bits$233412 , \$abc$371688$new_new_n5568__  }),
    .Y(\$abc$153262$new_n15193_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374202  (
    .A({ \power_rom_instant3.data_out [0], state[2] }),
    .Y(\$abc$153262$new_n12288_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374203  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[15] [0], \$abc$153262$new_n12288_ , \input_syndromes_unit.s14 [0] }),
    .Y(\$abc$153262$new_n14327_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374204  (
    .A({ \power_rom_instant3.data_out [1], state[2] }),
    .Y(\$abc$153262$new_n12285_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374205  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[15] [1], \$abc$153262$new_n12285_ , \input_syndromes_unit.s14 [1] }),
    .Y(\$abc$153262$new_n14323_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374206  (
    .A({ \power_rom_instant3.data_out [2], state[2] }),
    .Y(\$abc$153262$new_n12282_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374207  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[15] [2], \$abc$153262$new_n12282_ , \input_syndromes_unit.s14 [2] }),
    .Y(\$abc$153262$new_n14319_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374208  (
    .A({ \power_rom_instant3.data_out [3], state[2] }),
    .Y(\$abc$153262$new_n12279_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374209  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[15] [3], \$abc$153262$new_n12279_ , \input_syndromes_unit.s14 [3] }),
    .Y(\$abc$153262$new_n14315_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374210  (
    .A({ \power_rom_instant3.data_out [4], state[2] }),
    .Y(\$abc$153262$new_n12276_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374211  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[15] [4], \$abc$153262$new_n12276_ , \input_syndromes_unit.s14 [4] }),
    .Y(\$abc$153262$new_n14311_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374212  (
    .A({ \power_rom_instant3.data_out [5], state[2] }),
    .Y(\$abc$153262$new_n12273_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374213  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[15] [5], \$abc$153262$new_n12273_ , \input_syndromes_unit.s14 [5] }),
    .Y(\$abc$153262$new_n14307_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374214  (
    .A({ \power_rom_instant3.data_out [6], state[2] }),
    .Y(\$abc$153262$new_n12270_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374215  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[15] [6], \$abc$153262$new_n12270_ , \input_syndromes_unit.s14 [6] }),
    .Y(\$abc$153262$new_n14303_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374216  (
    .A({ \power_rom_instant3.data_out [7], state[2] }),
    .Y(\$abc$153262$new_n12267_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374217  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [15], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[15] [7], \$abc$153262$new_n12267_ , \input_syndromes_unit.s14 [7] }),
    .Y(\$abc$153262$new_n14299_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff08880fff0fff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374218  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.cnt [3], \$abc$140386$lo00 , \input_syndromes_unit.S_Ready , \Omega_Phy_unit.cnt [2:1] }),
    .Y(\$abc$371688$new_new_n7091__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haacf0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374219  (
    .A({ \$abc$371688$new_new_n7091__ , \Omega_Phy_unit.state [15], \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n14296_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffeffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374220  (
    .A({ \$abc$143964$lo0 , \error_correction_unit.state [3], \error_correction_unit.state [1], \error_correction_unit.state [5:4], \error_correction_unit.state [2] }),
    .Y(\$abc$153262$new_n14290_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9009000000009009)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374221  (
    .A({ \error_correction_unit.r_cnt [3], \error_correction_unit.cnt [3], \error_correction_unit.r_cnt [2], \error_correction_unit.cnt [2], \error_correction_unit.r_cnt [0], \error_correction_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n7094__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7d00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374222  (
    .A({ \error_correction_unit.state [2], \error_correction_unit.r_cnt [1], \error_correction_unit.cnt [1], \$abc$371688$new_new_n7094__  }),
    .Y(\$abc$371688$new_new_n7095__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000afffffffb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374223  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.cnt [3], \error_correction_unit.cnt [1:0], \error_correction_unit.state [3], \error_correction_unit.cnt [2] }),
    .Y(\$abc$371688$new_new_n7096__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'heceaeeeeeeeeeeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374224  (
    .A({ \error_correction_unit.cnt [0], \error_correction_unit.cnt [1], \error_correction_unit.cnt [2], \error_correction_unit.cnt [3], \error_correction_unit.state [1], \error_correction_unit.state [4] }),
    .Y(\$abc$371688$new_new_n7097__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000e0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374225  (
    .A({ \$abc$371688$new_new_n7096__ , \$abc$371688$new_new_n7097__ , \$abc$371688$new_new_n7095__ , \lamda_roots_unit.CEO , \$abc$143964$lo0  }),
    .Y(\$abc$153262$new_n14274_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4f44)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374226  (
    .A({ \error_correction_unit.state [1], \$abc$371688$new_new_n4597__ , \$abc$153262$new_n14274_ , \$abc$143964$lo0  }),
    .Y(\$abc$153262$li0855_li0855 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374227  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.state [2], \error_correction_unit.state [4:3] }),
    .Y(\$abc$153262$new_n14283_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374228  (
    .A(\error_correction_unit.cnt [1:0]),
    .Y(\$abc$371688$new_new_n7101__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h40ffffff40404040)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374229  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7101__ , \$abc$371688$new_new_n5580__ , \error_correction_unit.state [3], \$abc$153262$new_n14274_ , \$abc$153262$new_n11981_  }),
    .Y(\$abc$153262$li0852_li0852 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff8ffff88888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374230  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n5580__ , \error_correction_unit.cnt [1:0], \error_correction_unit.state [4], \$abc$153262$new_n14274_  }),
    .Y(\$abc$153262$li0851_li0851 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374231  (
    .A({ \power_rom_instant1.data_out [0], R_flag }),
    .Y(\$abc$153262$new_n14241_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374232  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X2 [6], \lamda_roots_unit.GF7 [6], \lamda_roots_unit.GF6 [6], \lamda_roots_unit.GF8 [6] }),
    .Y(\$abc$153262$new_n15819_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374233  (
    .A({ \$abc$141781$lo3 , \$abc$141781$lo2 , \input_syndromes_unit.unit0.cnt203_6 [0], \input_syndromes_unit.unit0.cnt203_6 [1] }),
    .Y(\$abc$153262$new_n15423_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374234  (
    .A({ \transport_in2out_unit.RE , \mem_out_2.data_out [6], \mem_out_1.data_out [6] }),
    .Y(\$abc$153262$new_n12209_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374235  (
    .A({ \$abc$371688$new_new_n4726__ , \input_syndromes_unit.unit0.cnt203_6 [4], \$abc$371688$new_new_n4727__  }),
    .Y(\$abc$153262$new_n15419_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374236  (
    .A({ \transport_in2out_unit.RE , \mem_out_2.data_out [7], \mem_out_1.data_out [7] }),
    .Y(\$abc$153262$new_n12207_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374237  (
    .A({ \input_syndromes_unit.unit0.cnt203_6 [5], \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__ , \input_syndromes_unit.unit0.cnt203_6 [4] }),
    .Y(\$abc$153262$new_n15416_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374238  (
    .A({ \BM_lamda_unit.Step [4], \rom_instant_1.data_out [0], S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n12204_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374239  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12204_ , \BM_lamda_unit.T[9] [0] }),
    .Y(\$abc$153262$new_n12205_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374240  (
    .A({ \BM_lamda_unit.Step [4], \rom_instant_1.data_out [1], S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n12200_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374241  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[9] [1] }),
    .Y(\$abc$153262$new_n12201_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374242  (
    .A({ \$abc$141781$lo6 , \$abc$371688$new_new_n4726__ , \input_syndromes_unit.unit0.cnt203_6 [4], \input_syndromes_unit.unit0.cnt203_6 [5] }),
    .Y(\$abc$153262$new_n15413_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374243  (
    .A({ \BM_lamda_unit.Step [4], \rom_instant_1.data_out [2], S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n12196_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374244  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[9] [2] }),
    .Y(\$abc$153262$new_n12197_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374245  (
    .A({ \BM_lamda_unit.Step [4], \rom_instant_1.data_out [3], S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n12192_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374246  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[9] [3] }),
    .Y(\$abc$153262$new_n12193_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefff1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374247  (
    .A({ \$abc$141781$lo7 , \$abc$371688$new_new_n4726__ , \$abc$141781$lo6 , \input_syndromes_unit.unit0.cnt203_6 [4], \input_syndromes_unit.unit0.cnt203_6 [5] }),
    .Y(\$abc$153262$new_n15411_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374248  (
    .A({ \BM_lamda_unit.Step [4], \rom_instant_1.data_out [4], S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n12188_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374249  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[9] [4] }),
    .Y(\$abc$153262$new_n12189_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374250  (
    .A({ \BM_lamda_unit.Step [4], \rom_instant_1.data_out [5], S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n12184_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374251  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[9] [5] }),
    .Y(\$abc$153262$new_n12185_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hfef1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374252  (
    .A({ \$abc$141833$lo2 , \$abc$371688$new_new_n4763__ , \input_syndromes_unit.unit0.cnt203_7 [0], \input_syndromes_unit.unit0.cnt203_7 [1] }),
    .Y(\$abc$153262$new_n15405_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374253  (
    .A({ \BM_lamda_unit.Step [4], \rom_instant_1.data_out [6], S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n12180_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374254  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[9] [6] }),
    .Y(\$abc$153262$new_n12181_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374255  (
    .A({ \$abc$141833$lo3 , \$abc$141833$lo2 , \input_syndromes_unit.unit0.cnt203_7 [0], \input_syndromes_unit.unit0.cnt203_7 [1] }),
    .Y(\$abc$153262$new_n15402_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374256  (
    .A({ \BM_lamda_unit.Step [4], \rom_instant_1.data_out [7], S_flag, \$auto$ff.cc:740:flip_bits$233424  }),
    .Y(\$abc$153262$new_n12176_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374257  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[9] [7] }),
    .Y(\$abc$153262$new_n12177_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000efff00001000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374258  (
    .A({ \input_syndromes_unit.unit0.cnt203_7 [4], \$abc$371688$new_new_n4763__ , \$abc$141833$lo3 , \$abc$141833$lo2 , \input_syndromes_unit.unit0.cnt203_7 [0], \input_syndromes_unit.unit0.cnt203_7 [1] }),
    .Y(\$abc$153262$new_n15398_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374259  (
    .A({ \$abc$371688$new_new_n5567__ , \BM_lamda_unit.Step [1], \BM_lamda_unit.Step [6], \BM_lamda_unit.Step [7], \BM_lamda_unit.Step [2], \BM_lamda_unit.Step [3] }),
    .Y(\$abc$371688$new_new_n7132__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000ffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374260  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1] }),
    .Y(\$abc$153262$new_n12173_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h07f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374261  (
    .A({ \$abc$371688$new_new_n4762__ , \input_syndromes_unit.unit0.cnt203_7 [5], \$abc$141833$lo7 , \$abc$141833$lo6  }),
    .Y(\$abc$153262$new_n15395_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf3717130f371f371)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374262  (
    .A({ \error_correction_unit.op_cnt [0], \error_correction_unit.r_cnt [0], \error_correction_unit.r_cnt [1], \error_correction_unit.r_cnt [2], \error_correction_unit.op_cnt [2:1] }),
    .Y(\$abc$371688$new_new_n7135__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hd4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374263  (
    .A({ \$abc$371688$new_new_n7135__ , \error_correction_unit.r_cnt [3], \error_correction_unit.op_cnt [3] }),
    .Y(\$abc$153262$new_n12156_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374264  (
    .A({ \$abc$141833$lo6 , \$abc$371688$new_new_n4762__ , \input_syndromes_unit.unit0.cnt203_7 [5] }),
    .Y(\$abc$153262$new_n15392_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf10e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374265  (
    .A({ \out_stage_unit.RE , \out_stage_unit.state , \error_correction_unit.DONE , \$auto$ff.cc:740:flip_bits$233420  }),
    .Y(\$abc$153262$li0057_li0057 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374266  (
    .A({ \$abc$141833$lo7 , \$abc$371688$new_new_n4762__ , \$abc$141833$lo6 , \input_syndromes_unit.unit0.cnt203_7 [5] }),
    .Y(\$abc$153262$new_n15390_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374267  (
    .A({ \$abc$371688$new_new_n6786__ , \$abc$153262$li2569_li2568 , \$auto$alumacc.cc:485:replace_alu$16844.X [6], \$auto$alumacc.cc:485:replace_alu$16844.X [7] }),
    .Y(\$abc$153262$new_n12133_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374268  (
    .A({ \lamda_roots_unit.two , \$abc$153262$new_n12133_ , \$abc$153262$li2501_li2500  }),
    .Y(\$abc$153262$new_n12135_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374269  (
    .A({ \input_syndromes_unit.CE_GF_mult_add , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067  }),
    .Y(\$abc$153262$new_n15385_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374270  (
    .A({ \lamda_roots_unit.CEO , \$abc$143964$lo0  }),
    .Y(\$abc$153262$new_n15251_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374271  (
    .A({ \BM_lamda_unit.Step [6], \BM_lamda_unit.Step [7], \BM_lamda_unit.Step [5], \BM_lamda_unit.Step [2], \BM_lamda_unit.Step [4:3] }),
    .Y(\$abc$371688$new_new_n7144__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h5c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374272  (
    .A({ \BM_lamda_unit.K [0], \BM_lamda_unit.Step [1], \$abc$371688$new_new_n7144__  }),
    .Y(\$abc$153262$li1030_li1030 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h75c0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374273  (
    .A({ \BM_lamda_unit.K [1], \BM_lamda_unit.Step [1], \BM_lamda_unit.K [0], \$abc$371688$new_new_n7144__  }),
    .Y(\$abc$153262$li1029_li1029 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374274  (
    .A(\BM_lamda_unit.K [1:0]),
    .Y(\$abc$371688$new_new_n7147__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h75c0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374275  (
    .A({ \BM_lamda_unit.K [2], \BM_lamda_unit.Step [1], \$abc$371688$new_new_n7147__ , \$abc$371688$new_new_n7144__  }),
    .Y(\$abc$153262$li1028_li1028 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374276  (
    .A({ \lamda_roots_unit.cnt9 [2:0], \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$153262$new_n12109_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000101000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374277  (
    .A({ \error_correction_unit.state [3], \error_correction_unit.state [5], \error_correction_unit.cnt [2], \error_correction_unit.cnt [3], \error_correction_unit.cnt [1:0] }),
    .Y(\$abc$153262$new_n12105_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f55c000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374278  (
    .A({ \BM_lamda_unit.K [3], \BM_lamda_unit.Step [1], \$abc$371688$new_new_n7147__ , \BM_lamda_unit.K [2], \$abc$371688$new_new_n7144__  }),
    .Y(\$abc$153262$li1027_li1027 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374279  (
    .A({ \Omega_Phy_unit.O[2] [1], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[5] [1] }),
    .Y(\$abc$371688$new_new_n7152__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374280  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7152__ , \Omega_Phy_unit.O[8] [1], \Omega_Phy_unit.O[11] [1] }),
    .Y(\$abc$371688$new_new_n7153__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374281  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[1] [1], \Omega_Phy_unit.O[7] [1], \Omega_Phy_unit.O[4] [1] }),
    .Y(\$abc$371688$new_new_n7154__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374282  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[13] [1], \Omega_Phy_unit.L[4] [1], \Omega_Phy_unit.P1 [1], \Omega_Phy_unit.L[7] [1] }),
    .Y(\$abc$371688$new_new_n7155__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f007f007f7f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374283  (
    .A({ \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n7154__ , \$abc$371688$new_new_n7155__ , \Omega_Phy_unit.O[10] [1], \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0] }),
    .Y(\$abc$371688$new_new_n7156__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374284  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7156__ , \$abc$371688$new_new_n7153__ , \Omega_Phy_unit.O[14] [1] }),
    .Y(\$abc$153262$new_n15793_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374285  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X2 [7], \lamda_roots_unit.GF7 [7], \lamda_roots_unit.GF6 [7], \lamda_roots_unit.GF8 [7] }),
    .Y(\$abc$371688$new_new_n7158__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374286  (
    .A({ \$abc$371688$new_new_n7158__ , \lamda_roots_unit.X3 [7], \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y  }),
    .Y(\$abc$153262$li1243_li1243 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374287  (
    .A({ \power_rom_instant3.data_out [4], R_flag }),
    .Y(\$abc$153262$new_n14201_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374288  (
    .A({ \power_rom_instant3.data_out [3], R_flag }),
    .Y(\$abc$153262$new_n14203_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374289  (
    .A({ R_flag, \error_correction_unit.add_pow3 [0], \Omega_Phy_unit.add_pow2 [0], state[2] }),
    .Y(\power_rom_instant3.address_read [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374290  (
    .A({ R_flag, \error_correction_unit.add_pow3 [1], \Omega_Phy_unit.add_pow2 [1], state[2] }),
    .Y(\power_rom_instant3.address_read [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374291  (
    .A({ \Omega_Phy_unit.O[2] [0], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[5] [0] }),
    .Y(\$abc$371688$new_new_n7164__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374292  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7164__ , \Omega_Phy_unit.O[8] [0], \Omega_Phy_unit.O[11] [0] }),
    .Y(\$abc$371688$new_new_n7165__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374293  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[1] [0], \Omega_Phy_unit.O[7] [0], \Omega_Phy_unit.O[4] [0] }),
    .Y(\$abc$371688$new_new_n7166__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374294  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[13] [0], \Omega_Phy_unit.L[4] [0], \Omega_Phy_unit.P1 [0], \Omega_Phy_unit.L[7] [0] }),
    .Y(\$abc$371688$new_new_n7167__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f007f007f7f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374295  (
    .A({ \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n7166__ , \$abc$371688$new_new_n7167__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.O[10] [0] }),
    .Y(\$abc$371688$new_new_n7168__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374296  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7168__ , \$abc$371688$new_new_n7165__ , \Omega_Phy_unit.O[14] [0] }),
    .Y(\$abc$153262$new_n15808_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374297  (
    .A({ R_flag, \BM_lamda_unit.add_pow2 [7], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow2 [7], state[2], \Omega_Phy_unit.add_pow1 [7] }),
    .Y(\power_rom_instant2.address_read [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374298  (
    .A({ R_flag, \BM_lamda_unit.add_pow2 [6], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow2 [6], state[2], \Omega_Phy_unit.add_pow1 [6] }),
    .Y(\power_rom_instant2.address_read [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374299  (
    .A({ R_flag, \BM_lamda_unit.add_pow2 [5], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow2 [5], state[2], \Omega_Phy_unit.add_pow1 [5] }),
    .Y(\power_rom_instant2.address_read [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374300  (
    .A({ \power_rom_instant3.data_out [2], R_flag }),
    .Y(\$abc$153262$new_n14205_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3a000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374301  (
    .A({ \error_correction_unit.add_1 [2:1], \error_correction_unit.add_1 [8], \error_correction_unit.div1 , \error_correction_unit.add_1 [0] }),
    .Y(\$abc$371688$new_new_n7174__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00007fff00008000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374302  (
    .A({ \error_correction_unit.add_1 [6], \error_correction_unit.IS_255_1_delayed , \$abc$371688$new_new_n7174__ , \error_correction_unit.add_1 [3], \error_correction_unit.add_1 [4], \error_correction_unit.add_1 [5] }),
    .Y(\$abc$371688$new_new_n7175__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5c00000000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374303  (
    .A({ \BM_lamda_unit.add_1 [2], \BM_lamda_unit.add_1 [3], \BM_lamda_unit.add_1 [1], \BM_lamda_unit.add_1 [8], \BM_lamda_unit.add_1 [0], \BM_lamda_unit.div1  }),
    .Y(\$abc$371688$new_new_n7176__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374304  (
    .A({ \$abc$371688$new_new_n7021__ , \BM_lamda_unit.add_1 [6], \$abc$371688$new_new_n7176__ , \BM_lamda_unit.add_1 [5:4] }),
    .Y(\$abc$371688$new_new_n7177__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff0ff88)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374305  (
    .A({ R_flag, \$abc$371688$new_new_n7177__ , \$abc$371688$new_new_n7175__ , \lamda_roots_unit.add_GF_dec0 [6], state[2] }),
    .Y(\rom_instant_1.address_read [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374306  (
    .A({ \power_rom_instant3.data_out [1], R_flag }),
    .Y(\$abc$153262$new_n14207_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374307  (
    .A({ \power_rom_instant3.data_out [0], R_flag }),
    .Y(\$abc$153262$new_n14209_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374308  (
    .A({ R_flag, \BM_lamda_unit.add_pow2 [4], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow2 [4], state[2], \Omega_Phy_unit.add_pow1 [4] }),
    .Y(\power_rom_instant2.address_read [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374309  (
    .A({ R_flag, \BM_lamda_unit.add_pow2 [3], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow2 [3], state[2], \Omega_Phy_unit.add_pow1 [3] }),
    .Y(\power_rom_instant2.address_read [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374310  (
    .A({ R_flag, \BM_lamda_unit.add_pow2 [2], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow2 [2], state[2], \Omega_Phy_unit.add_pow1 [2] }),
    .Y(\power_rom_instant2.address_read [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374311  (
    .A({ R_flag, \BM_lamda_unit.add_pow2 [1], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow2 [1], state[2], \Omega_Phy_unit.add_pow1 [1] }),
    .Y(\power_rom_instant2.address_read [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0f0ff888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374312  (
    .A({ R_flag, \BM_lamda_unit.add_pow2 [0], \$abc$371688$new_new_n4680__ , \error_correction_unit.add_pow2 [0], state[2], \Omega_Phy_unit.add_pow1 [0] }),
    .Y(\power_rom_instant2.address_read [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000cf5f000030a0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374313  (
    .A({ \error_correction_unit.add_1 [7], \error_correction_unit.IS_255_1_delayed , \error_correction_unit.add_1 [8], \$abc$371688$new_new_n7027__ , \error_correction_unit.div1 , \error_correction_unit.add_1 [0] }),
    .Y(\$abc$371688$new_new_n7186__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374314  (
    .A({ \$abc$371688$new_new_n7021__ , \BM_lamda_unit.add_1 [7], \$abc$371688$new_new_n7176__ , \BM_lamda_unit.add_1 [5], \BM_lamda_unit.add_1 [6], \BM_lamda_unit.add_1 [4] }),
    .Y(\$abc$371688$new_new_n7187__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff0ff88)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374315  (
    .A({ R_flag, \$abc$371688$new_new_n7187__ , \$abc$371688$new_new_n7186__ , \lamda_roots_unit.add_GF_dec0 [7], state[2] }),
    .Y(\rom_instant_1.address_read [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374316  (
    .A({ R_flag, \error_correction_unit.add_1 [5], \error_correction_unit.IS_255_1_delayed , \$abc$371688$new_new_n7174__ , \error_correction_unit.add_1 [3], \error_correction_unit.add_1 [4] }),
    .Y(\$abc$371688$new_new_n7189__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374317  (
    .A({ \$abc$371688$new_new_n7021__ , \BM_lamda_unit.add_1 [5], \$abc$371688$new_new_n7176__ , \BM_lamda_unit.add_1 [4] }),
    .Y(\$abc$371688$new_new_n7190__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffffff40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374318  (
    .A({ \$abc$371688$new_new_n7189__ , \$abc$371688$new_new_n7190__ , state[2], \lamda_roots_unit.add_GF_dec0 [5], R_flag }),
    .Y(\rom_instant_1.address_read [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbf0000bfbfbfbfbf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374319  (
    .A({ \$abc$371688$new_new_n7021__ , \$abc$371688$new_new_n7176__ , \BM_lamda_unit.add_1 [4], \lamda_roots_unit.add_GF_dec0 [4], state[2], R_flag }),
    .Y(\$abc$371688$new_new_n7192__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h557f55d555555555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374320  (
    .A({ R_flag, \error_correction_unit.add_1 [4], \error_correction_unit.IS_255_1_delayed , \$abc$371688$new_new_n7174__ , \error_correction_unit.add_1 [3], \$abc$371688$new_new_n7192__  }),
    .Y(\rom_instant_1.address_read [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0f0ff77777777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374321  (
    .A({ R_flag, \$abc$371688$new_new_n7174__ , \error_correction_unit.add_1 [3], \error_correction_unit.IS_255_1_delayed , \lamda_roots_unit.add_GF_dec0 [3], state[2] }),
    .Y(\$abc$371688$new_new_n7194__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffd55555555555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374322  (
    .A({ \$abc$371688$new_new_n7021__ , \BM_lamda_unit.add_1 [3:1], \$abc$371688$new_new_n7022__ , \$abc$371688$new_new_n7194__  }),
    .Y(\rom_instant_1.address_read [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h30a0cf5f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374323  (
    .A({ \error_correction_unit.add_1 [2], \error_correction_unit.add_1 [8], \error_correction_unit.add_1 [1], \error_correction_unit.div1 , \error_correction_unit.add_1 [0] }),
    .Y(\$abc$371688$new_new_n7196__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff07777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374324  (
    .A({ R_flag, \$abc$371688$new_new_n7196__ , \error_correction_unit.IS_255_1_delayed , \lamda_roots_unit.add_GF_dec0 [2], state[2] }),
    .Y(\$abc$371688$new_new_n7197__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fd55555)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374325  (
    .A({ \$abc$371688$new_new_n7021__ , \BM_lamda_unit.add_1 [2:1], \$abc$371688$new_new_n7022__ , \$abc$371688$new_new_n7197__  }),
    .Y(\rom_instant_1.address_read [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000d0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374326  (
    .A({ \$abc$140386$lo00 , \$abc$153262$new_n14038_ , \Omega_Phy_unit.state [1], \$abc$371688$new_new_n4641__ , \Omega_Phy_unit.state [17] }),
    .Y(\$abc$153262$new_n12086_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff5555c0000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374327  (
    .A({ \BM_lamda_unit.K [4], \BM_lamda_unit.Step [1], \$abc$371688$new_new_n7147__ , \BM_lamda_unit.K [3:2], \$abc$371688$new_new_n7144__  }),
    .Y(\$abc$153262$li1026_li1026 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374328  (
    .A({ \$abc$371688$new_new_n4737__ , \$abc$141729$lo6  }),
    .Y(\$abc$153262$new_n15434_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374329  (
    .A({ \transport_in2out_unit.RE , \mem_out_2.data_out [2], \mem_out_1.data_out [2] }),
    .Y(\$abc$153262$new_n12217_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374330  (
    .A({ \$abc$141729$lo7 , \$abc$371688$new_new_n4737__ , \$abc$141729$lo6  }),
    .Y(\$abc$153262$new_n15432_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374331  (
    .A({ \transport_in2out_unit.RE , \mem_out_2.data_out [3], \mem_out_1.data_out [3] }),
    .Y(\$abc$153262$new_n12215_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff8888f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374332  (
    .A({ \$abc$141781$lo2 , \input_syndromes_unit.unit0.cnt203_6 [0], \input_syndromes_unit.unit0.cnt203_6 [1], \$abc$371688$new_new_n4727__ , \$abc$371688$new_new_n4726__  }),
    .Y(\$abc$153262$new_n15426_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374333  (
    .A({ \transport_in2out_unit.RE , \mem_out_2.data_out [4], \mem_out_1.data_out [4] }),
    .Y(\$abc$153262$new_n12213_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374334  (
    .A({ \transport_in2out_unit.RE , \mem_out_2.data_out [5], \mem_out_1.data_out [5] }),
    .Y(\$abc$153262$new_n12211_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374335  (
    .A({ \power_rom_instant3.data_out [5], R_flag }),
    .Y(\$abc$153262$new_n14199_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374336  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12204_ , \BM_lamda_unit.T[5] [0] }),
    .Y(\$abc$153262$new_n12757_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000ffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374337  (
    .A({ \$abc$371688$new_new_n6783__ , \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [3], \BM_lamda_unit.cnt [1], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n4658__  }),
    .Y(\$abc$153262$new_n12762_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374338  (
    .A({ \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [3] }),
    .Y(\$abc$153262$new_n14243_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374339  (
    .A({ \Omega_Phy_unit.O[3] [2], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[6] [2] }),
    .Y(\$abc$371688$new_new_n7212__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374340  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7212__ , \Omega_Phy_unit.O[9] [2], \Omega_Phy_unit.O[12] [2] }),
    .Y(\$abc$371688$new_new_n7213__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374341  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[14] [2], \Omega_Phy_unit.L[5] [2], \Omega_Phy_unit.L[2] [2], \Omega_Phy_unit.L[8] [2] }),
    .Y(\$abc$371688$new_new_n7214__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f0ffffff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374342  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5571__ , \$abc$371688$new_new_n7214__ , \Omega_Phy_unit.O[15] [2], \$abc$371688$new_new_n4648__  }),
    .Y(\$abc$371688$new_new_n7215__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374343  (
    .A({ \$abc$371688$new_new_n7215__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7213__  }),
    .Y(\$abc$153262$new_n15656_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374344  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[10] [3], \Omega_Phy_unit.O[7] [3], \Omega_Phy_unit.O[13] [3] }),
    .Y(\$abc$371688$new_new_n7217__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f550f0f0f3f0f33)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374345  (
    .A({ \Omega_Phy_unit.cnt [2], \$abc$371688$new_new_n4648__ , \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[4] [3], \$abc$371688$new_new_n7217__ , \Omega_Phy_unit.O[16] [3] }),
    .Y(\$abc$371688$new_new_n7218__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374346  (
    .A({ \Omega_Phy_unit.O[3] [3], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[6] [3] }),
    .Y(\$abc$371688$new_new_n7219__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374347  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7219__ , \Omega_Phy_unit.O[9] [3], \Omega_Phy_unit.O[12] [3] }),
    .Y(\$abc$371688$new_new_n7220__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0faaffcc0f0f0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374348  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \$abc$371688$new_new_n7220__ , \Omega_Phy_unit.O[15] [3], \Omega_Phy_unit.L[3] [3] }),
    .Y(\$abc$371688$new_new_n7221__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0fbb00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374349  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7221__ , \$abc$371688$new_new_n7218__ , \$abc$371688$new_new_n4641__ , \Omega_Phy_unit.L[6] [3] }),
    .Y(\$abc$153262$new_n14736_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00550033000f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374350  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.O[10] [4], \Omega_Phy_unit.O[7] [4], \Omega_Phy_unit.O[13] [4] }),
    .Y(\$abc$371688$new_new_n7223__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374351  (
    .A({ \Omega_Phy_unit.O[3] [4], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[6] [4] }),
    .Y(\$abc$371688$new_new_n7224__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374352  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7224__ , \Omega_Phy_unit.O[9] [4], \Omega_Phy_unit.O[12] [4] }),
    .Y(\$abc$371688$new_new_n7225__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5fccc0cc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374353  (
    .A({ \$abc$371688$new_new_n6908__ , \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7225__ , \Omega_Phy_unit.L[3] [4] }),
    .Y(\$abc$371688$new_new_n7226__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe0002ffff3330)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374354  (
    .A({ \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.O[4] [4], \Omega_Phy_unit.cnt [1:0], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[16] [4] }),
    .Y(\$abc$371688$new_new_n7227__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hbb000f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374355  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7227__ , \$abc$371688$new_new_n7226__ , \$abc$371688$new_new_n7223__ , \Omega_Phy_unit.cnt [3] }),
    .Y(\$abc$153262$new_n14720_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374356  (
    .A({ \Omega_Phy_unit.O[3] [5], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[6] [5] }),
    .Y(\$abc$371688$new_new_n7229__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374357  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7229__ , \Omega_Phy_unit.O[9] [5], \Omega_Phy_unit.O[12] [5] }),
    .Y(\$abc$371688$new_new_n7230__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf055ff33f0f0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374358  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \$abc$371688$new_new_n7230__ , \Omega_Phy_unit.O[15] [5], \Omega_Phy_unit.L[3] [5] }),
    .Y(\$abc$371688$new_new_n7231__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374359  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[10] [5], \Omega_Phy_unit.O[7] [5], \Omega_Phy_unit.O[13] [5] }),
    .Y(\$abc$371688$new_new_n7232__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f550f0f0f3f0f33)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374360  (
    .A({ \Omega_Phy_unit.cnt [2], \$abc$371688$new_new_n4648__ , \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[4] [5], \$abc$371688$new_new_n7232__ , \Omega_Phy_unit.O[16] [5] }),
    .Y(\$abc$371688$new_new_n7233__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0f88ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374361  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7231__ , \$abc$371688$new_new_n7233__ , \Omega_Phy_unit.L[6] [5], \$abc$371688$new_new_n4641__  }),
    .Y(\$abc$153262$new_n14704_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374362  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[14] [3], \Omega_Phy_unit.L[5] [3], \Omega_Phy_unit.L[2] [3], \Omega_Phy_unit.L[8] [3] }),
    .Y(\$abc$371688$new_new_n7235__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f0ffffff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374363  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5512__ , \$abc$371688$new_new_n7235__ , \Omega_Phy_unit.O[15] [3], \$abc$371688$new_new_n4648__  }),
    .Y(\$abc$371688$new_new_n7236__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374364  (
    .A({ \$abc$371688$new_new_n7236__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7220__  }),
    .Y(\$abc$153262$new_n15640_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00550033000f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374365  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.O[10] [6], \Omega_Phy_unit.O[7] [6], \Omega_Phy_unit.O[13] [6] }),
    .Y(\$abc$371688$new_new_n7238__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fdd0fcf0fcf0fcc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374366  (
    .A({ \$abc$371688$new_new_n4648__ , \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[4] [6], \$abc$371688$new_new_n7238__ , \Omega_Phy_unit.O[16] [6] }),
    .Y(\$abc$371688$new_new_n7239__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374367  (
    .A({ \Omega_Phy_unit.O[3] [6], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[6] [6] }),
    .Y(\$abc$371688$new_new_n7240__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374368  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7240__ , \Omega_Phy_unit.O[9] [6], \Omega_Phy_unit.O[12] [6] }),
    .Y(\$abc$371688$new_new_n7241__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0faaffcc0f0f0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374369  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \$abc$371688$new_new_n7241__ , \Omega_Phy_unit.O[15] [6], \Omega_Phy_unit.L[3] [6] }),
    .Y(\$abc$371688$new_new_n7242__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0fbb00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374370  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7242__ , \$abc$371688$new_new_n7239__ , \$abc$371688$new_new_n4641__ , \Omega_Phy_unit.L[6] [6] }),
    .Y(\$abc$153262$new_n14688_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0005000300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374371  (
    .A({ \Omega_Phy_unit.cnt [1:0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[10] [7], \Omega_Phy_unit.O[13] [7] }),
    .Y(\$abc$371688$new_new_n7244__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccfcaccc0cfcc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374372  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2:1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[4] [7], \Omega_Phy_unit.O[7] [7] }),
    .Y(\$abc$371688$new_new_n7245__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374373  (
    .A({ \Omega_Phy_unit.O[3] [7], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[6] [7] }),
    .Y(\$abc$371688$new_new_n7246__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374374  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7246__ , \Omega_Phy_unit.O[9] [7], \Omega_Phy_unit.O[12] [7] }),
    .Y(\$abc$371688$new_new_n7247__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0005000300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374375  (
    .A({ \Omega_Phy_unit.cnt [2:0], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[15] [7], \Omega_Phy_unit.L[6] [7] }),
    .Y(\$abc$371688$new_new_n7248__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000003fbb0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374376  (
    .A({ \$abc$371688$new_new_n7248__ , \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.cnt [1], \$abc$371688$new_new_n7247__ , \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.L[3] [7] }),
    .Y(\$abc$371688$new_new_n7249__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h88f888f8ffff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374377  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7249__ , \$abc$371688$new_new_n7244__ , \$abc$371688$new_new_n7245__ , \$abc$371688$new_new_n5516__ , \Omega_Phy_unit.O[16] [7] }),
    .Y(\$abc$153262$new_n14672_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000057577f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374378  (
    .A({ \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [1:0], \Omega_Phy_unit.cnt [2] }),
    .Y(\$abc$153262$new_n14653_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374379  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[10] [0], \$abc$153262$new_n12794_ , \input_syndromes_unit.s9 [0] }),
    .Y(\$abc$153262$new_n14640_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374380  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[10] [1], \$abc$153262$new_n12791_ , \input_syndromes_unit.s9 [1] }),
    .Y(\$abc$153262$new_n14636_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374381  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[10] [2], \$abc$153262$new_n12788_ , \input_syndromes_unit.s9 [2] }),
    .Y(\$abc$153262$new_n14632_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374382  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[10] [3], \$abc$153262$new_n12785_ , \input_syndromes_unit.s9 [3] }),
    .Y(\$abc$153262$new_n14628_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374383  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[10] [4], \$abc$153262$new_n12782_ , \input_syndromes_unit.s9 [4] }),
    .Y(\$abc$153262$new_n14624_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374384  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[10] [5], \$abc$153262$new_n12779_ , \input_syndromes_unit.s9 [5] }),
    .Y(\$abc$153262$new_n14620_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374385  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[10] [6], \$abc$153262$new_n12776_ , \input_syndromes_unit.s9 [6] }),
    .Y(\$abc$153262$new_n14616_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374386  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[10] [7], \$abc$153262$new_n12773_ , \input_syndromes_unit.s9 [7] }),
    .Y(\$abc$153262$new_n14612_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ccaa0000c0a0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374387  (
    .A({ \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [10], \input_syndromes_unit.S_Ready , \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n14609_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374388  (
    .A(\error_correction_unit.state [5:4]),
    .Y(\$abc$153262$new_n12224_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0ffffccccccce)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374389  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.cnt [2], \error_correction_unit.cnt [3], \error_correction_unit.cnt [1], \error_correction_unit.state [4:3] }),
    .Y(\$abc$371688$new_new_n7262__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000000f4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374390  (
    .A({ \error_correction_unit.state [3], \$abc$153262$new_n12224_ , \$abc$371688$new_new_n7095__ , \error_correction_unit.state [1], \error_correction_unit.state [2] }),
    .Y(\$abc$371688$new_new_n7263__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4040ffff0000ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374391  (
    .A({ \$abc$371688$new_new_n7263__ , \error_correction_unit.cnt [0], \$abc$371688$new_new_n7262__ , \error_correction_unit.cnt [1], \$abc$371688$new_new_n4631__ , \error_correction_unit.state [2] }),
    .Y(\$abc$153262$li0900_li0900 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000f0fb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374392  (
    .A({ \$abc$153262$new_n12224_ , \$abc$371688$new_new_n7095__ , \error_correction_unit.state [3], \error_correction_unit.state [1], \error_correction_unit.state [2] }),
    .Y(\$abc$371688$new_new_n7265__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374393  (
    .A({ \error_correction_unit.cnt [1:0], \$abc$371688$new_new_n7265__  }),
    .Y(\$abc$153262$li0899_li0899 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0110)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374394  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.cnt [1], \error_correction_unit.cnt [3], \error_correction_unit.state [4] }),
    .Y(\$abc$371688$new_new_n7267__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00b000f30000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374395  (
    .A({ \error_correction_unit.cnt [1], \error_correction_unit.cnt [2], \$abc$371688$new_new_n7265__ , \error_correction_unit.cnt [0], \$abc$371688$new_new_n7267__ , \error_correction_unit.state [2] }),
    .Y(\$abc$153262$li0898_li0898 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00fefefece000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374396  (
    .A({ \error_correction_unit.cnt [3], \$abc$371688$new_new_n7101__ , \error_correction_unit.cnt [2], \error_correction_unit.state [4], \error_correction_unit.state [5], \$abc$371688$new_new_n7263__  }),
    .Y(\$abc$153262$li0897_li0897 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374397  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.unit1.xor_reg7 [0], \input_syndromes_unit.unit1.xor_reg1 [0], \input_syndromes_unit.unit1.xor_reg0 [0] }),
    .Y(\$abc$371688$new_new_n7270__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374398  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit1.xor_reg5 [0], \input_syndromes_unit.unit1.xor_reg2 [0], \input_syndromes_unit.unit1.xor_reg4 [0] }),
    .Y(\$abc$371688$new_new_n7271__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374399  (
    .A({ \$abc$371688$new_new_n7270__ , \$abc$371688$new_new_n7271__ , \input_syndromes_unit.unit1.xor_reg6 [0], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit1.xor_reg3 [0], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14562_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374400  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[5] [1] }),
    .Y(\$abc$153262$new_n12755_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374401  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[5] [2] }),
    .Y(\$abc$153262$new_n12753_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374402  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[5] [3] }),
    .Y(\$abc$153262$new_n12751_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374403  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[5] [4] }),
    .Y(\$abc$153262$new_n12749_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374404  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[5] [5] }),
    .Y(\$abc$153262$new_n12747_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374405  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[5] [6] }),
    .Y(\$abc$153262$new_n12745_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374406  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[5] [7] }),
    .Y(\$abc$153262$new_n12743_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000ffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374407  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [3], \BM_lamda_unit.cnt [1], \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$153262$new_n12742_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374408  (
    .A({ \$abc$371688$new_new_n6783__ , \BM_lamda_unit.Step [3], \$abc$371688$new_new_n4658__ , \$abc$371688$new_new_n4664__  }),
    .Y(\$abc$153262$new_n12727_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374409  (
    .A({ \$abc$371688$new_new_n6783__ , \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \$abc$371688$new_new_n4664__  }),
    .Y(\$abc$153262$new_n12715_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374410  (
    .A({ \$abc$371688$new_new_n6783__ , \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [1], \$abc$371688$new_new_n4658__ , \$abc$371688$new_new_n4664__  }),
    .Y(\$abc$153262$new_n12703_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374411  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant2.data_out [0] }),
    .Y(\$abc$153262$new_n12698_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374412  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant2.data_out [1] }),
    .Y(\$abc$153262$new_n12695_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374413  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant2.data_out [2] }),
    .Y(\$abc$153262$new_n12692_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374414  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant2.data_out [3] }),
    .Y(\$abc$153262$new_n12689_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374415  (
    .A({ \Omega_Phy_unit.state [1], \power_rom_instant2.data_out [4], state[2] }),
    .Y(\$abc$153262$new_n12686_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374416  (
    .A({ \Omega_Phy_unit.state [1], \power_rom_instant2.data_out [5], state[2] }),
    .Y(\$abc$153262$new_n12683_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374417  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant2.data_out [6] }),
    .Y(\$abc$153262$new_n12680_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374418  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant2.data_out [7] }),
    .Y(\$abc$153262$new_n12677_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374419  (
    .A({ \power_rom_instant2.data_out [7], state[2] }),
    .Y(\$abc$153262$new_n12676_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374420  (
    .A({ \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt  }),
    .Y(\$abc$153262$new_n13106_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf5c0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374421  (
    .A({ \$abc$153262$new_n15320_ , \$abc$153262$new_n13106_ , \$abc$140386$lo00 , \Omega_Phy_unit.state [1] }),
    .Y(\$abc$153262$new_n12675_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000ffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374422  (
    .A({ \$abc$371688$new_new_n6783__ , \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [3], \BM_lamda_unit.cnt [1], \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$153262$new_n12621_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h75570000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374423  (
    .A({ \$abc$371688$new_new_n6783__ , \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n4667__ , \$abc$371688$new_new_n4664__ , \BM_lamda_unit.Step [3] }),
    .Y(\$abc$153262$new_n12609_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374424  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[6] [0], \BM_lamda_unit.L[8] [0], \BM_lamda_unit.L[7] [0], \BM_lamda_unit.L[9] [0] }),
    .Y(\$abc$371688$new_new_n7297__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374425  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[2] [0], \BM_lamda_unit.L[4] [0], \BM_lamda_unit.L[3] [0], \BM_lamda_unit.L[5] [0] }),
    .Y(\$abc$371688$new_new_n7298__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f0ff007777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374426  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n7297__ , \$abc$371688$new_new_n7298__ , \BM_lamda_unit.L[1] [0], \$abc$371688$new_new_n4658__  }),
    .Y(\$abc$371688$new_new_n7299__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374427  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7299__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [0] }),
    .Y(\$abc$153262$new_n12604_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374428  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[6] [1], \BM_lamda_unit.L[8] [1], \BM_lamda_unit.L[7] [1], \BM_lamda_unit.L[9] [1] }),
    .Y(\$abc$371688$new_new_n7301__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374429  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[2] [1], \BM_lamda_unit.L[4] [1], \BM_lamda_unit.L[3] [1], \BM_lamda_unit.L[5] [1] }),
    .Y(\$abc$371688$new_new_n7302__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f0ff007777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374430  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n7301__ , \$abc$371688$new_new_n7302__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[1] [1] }),
    .Y(\$abc$371688$new_new_n7303__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374431  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7303__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [1] }),
    .Y(\$abc$153262$new_n12586_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374432  (
    .A({ \Omega_Phy_unit.O[2] [4], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[5] [4] }),
    .Y(\$abc$371688$new_new_n7305__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374433  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7305__ , \Omega_Phy_unit.O[8] [4], \Omega_Phy_unit.O[11] [4] }),
    .Y(\$abc$371688$new_new_n7306__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374434  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[14] [4], \Omega_Phy_unit.L[5] [4], \Omega_Phy_unit.L[2] [4], \Omega_Phy_unit.L[8] [4] }),
    .Y(\$abc$371688$new_new_n7307__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f0ffffff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374435  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7306__ , \$abc$371688$new_new_n7307__ , \Omega_Phy_unit.O[15] [4], \$abc$371688$new_new_n4648__  }),
    .Y(\$abc$371688$new_new_n7308__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374436  (
    .A({ \$abc$371688$new_new_n7308__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7225__  }),
    .Y(\$abc$153262$new_n15624_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374437  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.unit1.xor_reg7 [1], \input_syndromes_unit.unit1.xor_reg1 [1], \input_syndromes_unit.unit1.xor_reg0 [1] }),
    .Y(\$abc$371688$new_new_n7310__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374438  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit1.xor_reg5 [1], \input_syndromes_unit.unit1.xor_reg2 [1], \input_syndromes_unit.unit1.xor_reg4 [1] }),
    .Y(\$abc$371688$new_new_n7311__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374439  (
    .A({ \$abc$371688$new_new_n7310__ , \$abc$371688$new_new_n7311__ , \input_syndromes_unit.unit1.xor_reg6 [1], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit1.xor_reg3 [1], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14554_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3355ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374440  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \input_syndromes_unit.unit1.xor_reg7 [2], \input_syndromes_unit.unit1.xor_reg0 [2], \input_syndromes_unit.unit1.xor_reg1 [2] }),
    .Y(\$abc$371688$new_new_n7313__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374441  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit1.xor_reg5 [2], \input_syndromes_unit.unit1.xor_reg2 [2], \input_syndromes_unit.unit1.xor_reg4 [2] }),
    .Y(\$abc$371688$new_new_n7314__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374442  (
    .A({ \$abc$371688$new_new_n7313__ , \$abc$371688$new_new_n7314__ , \input_syndromes_unit.unit1.xor_reg6 [2], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit1.xor_reg3 [2], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14546_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374443  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.unit1.xor_reg7 [3], \input_syndromes_unit.unit1.xor_reg1 [3], \input_syndromes_unit.unit1.xor_reg0 [3] }),
    .Y(\$abc$371688$new_new_n7316__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374444  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit1.xor_reg5 [3], \input_syndromes_unit.unit1.xor_reg2 [3], \input_syndromes_unit.unit1.xor_reg4 [3] }),
    .Y(\$abc$371688$new_new_n7317__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374445  (
    .A({ \$abc$371688$new_new_n7316__ , \$abc$371688$new_new_n7317__ , \input_syndromes_unit.unit1.xor_reg3 [3], \$abc$153262$new_n14377_ , \input_syndromes_unit.unit1.xor_reg6 [3], \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n14538_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374446  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.unit1.xor_reg7 [4], \input_syndromes_unit.unit1.xor_reg1 [4], \input_syndromes_unit.unit1.xor_reg0 [4] }),
    .Y(\$abc$371688$new_new_n7319__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374447  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit1.xor_reg5 [4], \input_syndromes_unit.unit1.xor_reg2 [4], \input_syndromes_unit.unit1.xor_reg4 [4] }),
    .Y(\$abc$371688$new_new_n7320__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374448  (
    .A({ \$abc$371688$new_new_n7319__ , \$abc$371688$new_new_n7320__ , \input_syndromes_unit.unit1.xor_reg6 [4], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit1.xor_reg3 [4], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14530_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff33ff550fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374449  (
    .A({ \$abc$129531$lo068 , \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit1.xor_reg2 [5], \input_syndromes_unit.unit1.xor_reg4 [5], \input_syndromes_unit.unit1.xor_reg5 [5] }),
    .Y(\$abc$371688$new_new_n7322__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374450  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.unit1.xor_reg7 [5], \input_syndromes_unit.unit1.xor_reg1 [5], \input_syndromes_unit.unit1.xor_reg0 [5] }),
    .Y(\$abc$371688$new_new_n7323__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374451  (
    .A({ \$abc$371688$new_new_n7322__ , \$abc$371688$new_new_n7323__ , \input_syndromes_unit.unit1.xor_reg6 [5], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit1.xor_reg3 [5], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14522_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374452  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.unit1.xor_reg7 [6], \input_syndromes_unit.unit1.xor_reg1 [6], \input_syndromes_unit.unit1.xor_reg0 [6] }),
    .Y(\$abc$371688$new_new_n7325__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374453  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit1.xor_reg5 [6], \input_syndromes_unit.unit1.xor_reg2 [6], \input_syndromes_unit.unit1.xor_reg4 [6] }),
    .Y(\$abc$371688$new_new_n7326__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374454  (
    .A({ \$abc$371688$new_new_n7325__ , \$abc$371688$new_new_n7326__ , \input_syndromes_unit.unit1.xor_reg6 [6], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit1.xor_reg3 [6], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14514_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5533ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374455  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067 , \input_syndromes_unit.unit1.xor_reg7 [7], \input_syndromes_unit.unit1.xor_reg1 [7], \input_syndromes_unit.unit1.xor_reg0 [7] }),
    .Y(\$abc$371688$new_new_n7328__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffff0fffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374456  (
    .A({ \$abc$129531$lo067 , \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit1.xor_reg5 [7], \input_syndromes_unit.unit1.xor_reg2 [7], \input_syndromes_unit.unit1.xor_reg4 [7] }),
    .Y(\$abc$371688$new_new_n7329__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374457  (
    .A({ \$abc$371688$new_new_n7328__ , \$abc$371688$new_new_n7329__ , \input_syndromes_unit.unit1.xor_reg6 [7], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit1.xor_reg3 [7], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14506_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374458  (
    .A({ \Omega_Phy_unit.O[2] [5], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[5] [5] }),
    .Y(\$abc$371688$new_new_n7331__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374459  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7331__ , \Omega_Phy_unit.O[8] [5], \Omega_Phy_unit.O[11] [5] }),
    .Y(\$abc$371688$new_new_n7332__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374460  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[14] [5], \Omega_Phy_unit.L[5] [5], \Omega_Phy_unit.L[2] [5], \Omega_Phy_unit.L[8] [5] }),
    .Y(\$abc$371688$new_new_n7333__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f0ffffff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374461  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7332__ , \$abc$371688$new_new_n7333__ , \Omega_Phy_unit.O[15] [5], \$abc$371688$new_new_n4648__  }),
    .Y(\$abc$371688$new_new_n7334__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374462  (
    .A({ \$abc$371688$new_new_n7334__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7230__  }),
    .Y(\$abc$153262$new_n15608_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374463  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[6] [2], \BM_lamda_unit.L[8] [2], \BM_lamda_unit.L[7] [2], \BM_lamda_unit.L[9] [2] }),
    .Y(\$abc$371688$new_new_n7336__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374464  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[2] [2], \BM_lamda_unit.L[4] [2], \BM_lamda_unit.L[3] [2], \BM_lamda_unit.L[5] [2] }),
    .Y(\$abc$371688$new_new_n7337__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f0ff007777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374465  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n7336__ , \$abc$371688$new_new_n7337__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[1] [2] }),
    .Y(\$abc$371688$new_new_n7338__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374466  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7338__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [2] }),
    .Y(\$abc$153262$new_n12568_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374467  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X2 [5], \lamda_roots_unit.GF7 [5], \lamda_roots_unit.GF6 [5], \lamda_roots_unit.GF8 [5] }),
    .Y(\$abc$371688$new_new_n7340__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374468  (
    .A({ \$abc$371688$new_new_n7340__ , \lamda_roots_unit.X3 [5], \$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y  }),
    .Y(\$abc$153262$li1245_li1245 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374469  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X2 [4], \lamda_roots_unit.GF8 [4], \lamda_roots_unit.GF7 [4], \lamda_roots_unit.GF6 [4] }),
    .Y(\$abc$153262$new_n15830_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374470  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[6] [4], \BM_lamda_unit.L[8] [4], \BM_lamda_unit.L[7] [4], \BM_lamda_unit.L[9] [4] }),
    .Y(\$abc$371688$new_new_n7343__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374471  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[2] [4], \BM_lamda_unit.L[4] [4], \BM_lamda_unit.L[3] [4], \BM_lamda_unit.L[5] [4] }),
    .Y(\$abc$371688$new_new_n7344__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f0ff007777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374472  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n7343__ , \$abc$371688$new_new_n7344__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[1] [4] }),
    .Y(\$abc$371688$new_new_n7345__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374473  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7345__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [4] }),
    .Y(\$abc$153262$new_n12532_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374474  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[6] [3], \BM_lamda_unit.L[8] [3], \BM_lamda_unit.L[7] [3], \BM_lamda_unit.L[9] [3] }),
    .Y(\$abc$371688$new_new_n7347__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374475  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[2] [3], \BM_lamda_unit.L[4] [3], \BM_lamda_unit.L[3] [3], \BM_lamda_unit.L[5] [3] }),
    .Y(\$abc$371688$new_new_n7348__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f0ff007777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374476  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n7347__ , \$abc$371688$new_new_n7348__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[1] [3] }),
    .Y(\$abc$371688$new_new_n7349__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374477  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7349__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [3] }),
    .Y(\$abc$153262$new_n12550_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h330fffffffffff55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374478  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \input_syndromes_unit.unit0.xor_reg1 [2], \input_syndromes_unit.unit0.xor_reg0 [2], \input_syndromes_unit.unit0.xor_reg7 [2] }),
    .Y(\$abc$371688$new_new_n7351__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffffff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374479  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.unit0.xor_reg5 [2], \input_syndromes_unit.unit0.xor_reg4 [2], \input_syndromes_unit.unit0.xor_reg2 [2] }),
    .Y(\$abc$371688$new_new_n7352__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374480  (
    .A({ \$abc$371688$new_new_n7351__ , \$abc$371688$new_new_n7352__ , \input_syndromes_unit.unit0.xor_reg6 [2], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit0.xor_reg3 [2], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14482_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3355ffffffffff0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374481  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \input_syndromes_unit.unit0.xor_reg7 [1], \input_syndromes_unit.unit0.xor_reg0 [1], \input_syndromes_unit.unit0.xor_reg1 [1] }),
    .Y(\$abc$371688$new_new_n7354__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff5533ffffff0fff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374482  (
    .A({ \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \input_syndromes_unit.unit0.xor_reg5 [1], \input_syndromes_unit.unit0.xor_reg4 [1], \input_syndromes_unit.unit0.xor_reg2 [1] }),
    .Y(\$abc$371688$new_new_n7355__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374483  (
    .A({ \$abc$371688$new_new_n7354__ , \$abc$371688$new_new_n7355__ , \input_syndromes_unit.unit0.xor_reg6 [1], \$abc$153262$new_n14347_ , \input_syndromes_unit.unit0.xor_reg3 [1], \$abc$153262$new_n14377_  }),
    .Y(\$abc$153262$new_n14490_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h330fffffffffff55)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374484  (
    .A({ \$abc$129531$lo068 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo067 , \input_syndromes_unit.unit0.xor_reg1 [0], \input_syndromes_unit.unit0.xor_reg0 [0], \input_syndromes_unit.unit0.xor_reg7 [0] }),
    .Y(\$abc$371688$new_new_n7357__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff33ff550fffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374485  (
    .A({ \$abc$129531$lo068 , \$abc$129531$lo067 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \input_syndromes_unit.unit0.xor_reg2 [0], \input_syndromes_unit.unit0.xor_reg4 [0], \input_syndromes_unit.unit0.xor_reg5 [0] }),
    .Y(\$abc$371688$new_new_n7358__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374486  (
    .A({ \$abc$371688$new_new_n7357__ , \$abc$371688$new_new_n7358__ , \input_syndromes_unit.unit0.xor_reg3 [0], \$abc$153262$new_n14377_ , \input_syndromes_unit.unit0.xor_reg6 [0], \$abc$153262$new_n14347_  }),
    .Y(\$abc$153262$new_n14498_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374487  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[14] [7], \Omega_Phy_unit.L[5] [7], \Omega_Phy_unit.L[2] [7], \Omega_Phy_unit.L[8] [7] }),
    .Y(\$abc$371688$new_new_n7360__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haaccf0ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374488  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[8] [7], \Omega_Phy_unit.O[5] [7], \Omega_Phy_unit.O[11] [7] }),
    .Y(\$abc$371688$new_new_n7361__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f550f0f0f3f0f33)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374489  (
    .A({ \Omega_Phy_unit.cnt [2], \$abc$371688$new_new_n4648__ , \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[2] [7], \$abc$371688$new_new_n7361__ , \Omega_Phy_unit.O[14] [7] }),
    .Y(\$abc$371688$new_new_n7362__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h5555ccccfff0fff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374490  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n7362__ , \$abc$371688$new_new_n7247__ , \Omega_Phy_unit.O[15] [7] }),
    .Y(\$abc$371688$new_new_n7363__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374491  (
    .A({ \$abc$371688$new_new_n7363__ , \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7360__  }),
    .Y(\$abc$153262$new_n15576_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374492  (
    .A({ \$abc$371688$new_new_n6783__ , \BM_lamda_unit.Step [3], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n4664__  }),
    .Y(\$abc$153262$new_n12445_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374493  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[6] [7], \BM_lamda_unit.L[8] [7], \BM_lamda_unit.L[7] [7], \BM_lamda_unit.L[9] [7] }),
    .Y(\$abc$371688$new_new_n7366__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374494  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[2] [7], \BM_lamda_unit.L[4] [7], \BM_lamda_unit.L[3] [7], \BM_lamda_unit.L[5] [7] }),
    .Y(\$abc$371688$new_new_n7367__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f0ff007777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374495  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n7366__ , \$abc$371688$new_new_n7367__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[1] [7] }),
    .Y(\$abc$371688$new_new_n7368__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374496  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7368__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [7] }),
    .Y(\$abc$153262$new_n12478_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374497  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[6] [6], \BM_lamda_unit.L[8] [6], \BM_lamda_unit.L[7] [6], \BM_lamda_unit.L[9] [6] }),
    .Y(\$abc$371688$new_new_n7370__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374498  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[2] [6], \BM_lamda_unit.L[4] [6], \BM_lamda_unit.L[3] [6], \BM_lamda_unit.L[5] [6] }),
    .Y(\$abc$371688$new_new_n7371__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f0ff007777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374499  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n7370__ , \$abc$371688$new_new_n7371__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[1] [6] }),
    .Y(\$abc$371688$new_new_n7372__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374500  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7372__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [6] }),
    .Y(\$abc$153262$new_n12496_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0100fdff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374501  (
    .A({ \Omega_Phy_unit.O[2] [6], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[5] [6] }),
    .Y(\$abc$371688$new_new_n7374__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h5533f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374502  (
    .A({ \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n7374__ , \Omega_Phy_unit.O[8] [6], \Omega_Phy_unit.O[11] [6] }),
    .Y(\$abc$371688$new_new_n7375__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374503  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[14] [6], \Omega_Phy_unit.L[5] [6], \Omega_Phy_unit.L[2] [6], \Omega_Phy_unit.L[8] [6] }),
    .Y(\$abc$371688$new_new_n7376__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f0ffffff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374504  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7375__ , \$abc$371688$new_new_n7376__ , \Omega_Phy_unit.O[15] [6], \$abc$371688$new_new_n4648__  }),
    .Y(\$abc$371688$new_new_n7377__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374505  (
    .A({ \$abc$371688$new_new_n7377__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7241__  }),
    .Y(\$abc$153262$new_n15592_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374506  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[6] [5], \BM_lamda_unit.L[8] [5], \BM_lamda_unit.L[7] [5], \BM_lamda_unit.L[9] [5] }),
    .Y(\$abc$371688$new_new_n7379__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374507  (
    .A({ \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \BM_lamda_unit.L[2] [5], \BM_lamda_unit.L[4] [5], \BM_lamda_unit.L[3] [5], \BM_lamda_unit.L[5] [5] }),
    .Y(\$abc$371688$new_new_n7380__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff0f0ff007777)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374508  (
    .A({ \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n7379__ , \$abc$371688$new_new_n7380__ , \$abc$371688$new_new_n4658__ , \BM_lamda_unit.L[1] [5] }),
    .Y(\$abc$371688$new_new_n7381__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374509  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7381__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [5] }),
    .Y(\$abc$153262$new_n12514_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h1000efff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374510  (
    .A({ \input_syndromes_unit.unit0.cnt203_2 [4], \$abc$141625$lo3 , \$abc$141625$lo2 , \input_syndromes_unit.unit0.cnt203_2 [0], \input_syndromes_unit.unit0.cnt203_2 [1] }),
    .Y(\$abc$371688$new_new_n7383__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00bf)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374511  (
    .A({ \$abc$371688$new_new_n7383__ , \$abc$371688$new_new_n4782__ , \$abc$141625$lo7 , \input_syndromes_unit.unit0.cnt203_2 [5] }),
    .Y(\$abc$153262$new_n15482_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374512  (
    .A({ \$abc$141625$lo3 , \$abc$141625$lo2 , \input_syndromes_unit.unit0.cnt203_2 [0], \input_syndromes_unit.unit0.cnt203_2 [1] }),
    .Y(\$abc$153262$new_n15486_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff88f800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374513  (
    .A({ \error_correction_unit.state [2], \$abc$371688$new_new_n5587__ , \$abc$371688$new_new_n5585__ , \$abc$371688$new_new_n5580__ , \$abc$371688$new_new_n5581__ , \error_correction_unit.rp[8] [4] }),
    .Y(\$abc$153262$new_n12298_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff40404040ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374514  (
    .A({ \$abc$141625$lo2 , \input_syndromes_unit.unit0.cnt203_2 [0], \input_syndromes_unit.unit0.cnt203_2 [1], \$abc$371688$new_new_n4782__ , \$abc$141625$lo7 , \input_syndromes_unit.unit0.cnt203_2 [5] }),
    .Y(\$abc$153262$new_n15489_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374515  (
    .A({ \$abc$141573$lo7 , \$abc$371688$new_new_n4749__ , \$abc$141573$lo6  }),
    .Y(\$abc$153262$new_n15495_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffff88800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374516  (
    .A({ \error_correction_unit.state [2], \$abc$371688$new_new_n5614__ , \$abc$371688$new_new_n5611__ , \$abc$371688$new_new_n5612__ , \$abc$371688$new_new_n5613__ , \error_correction_unit.cnt [2] }),
    .Y(\$abc$153262$new_n12300_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374517  (
    .A({ \$abc$371688$new_new_n4749__ , \$abc$141573$lo6  }),
    .Y(\$abc$153262$new_n15497_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374518  (
    .A({ \$abc$141573$lo3 , \$abc$141573$lo2 , \input_syndromes_unit.unit0.cnt203_1 [1:0] }),
    .Y(\$abc$371688$new_new_n7391__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0ff0700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374519  (
    .A({ \input_syndromes_unit.unit0.cnt203_1 [5], \$abc$371688$new_new_n7391__ , \input_syndromes_unit.unit0.cnt203_1 [4], \$abc$141573$lo7 , \$abc$141573$lo6  }),
    .Y(\$abc$153262$new_n15500_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374520  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [2], \error_correction_unit.state [2] }),
    .Y(\$abc$153262$new_n12302_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f7f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374521  (
    .A({ \input_syndromes_unit.unit0.cnt203_1 [4], \$abc$371688$new_new_n7391__ , \$abc$371688$new_new_n4749__ , \$abc$141573$lo7 , \$abc$141573$lo6  }),
    .Y(\$abc$153262$new_n15503_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374522  (
    .A({ \$abc$141573$lo3 , \$abc$141573$lo2 , \input_syndromes_unit.unit0.cnt203_1 [1:0] }),
    .Y(\$abc$153262$new_n15507_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff88f800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374523  (
    .A({ \error_correction_unit.state [2], \$abc$371688$new_new_n5595__ , \$abc$371688$new_new_n5593__ , \$abc$371688$new_new_n5580__ , \$abc$371688$new_new_n5581__ , \error_correction_unit.rp[8] [1] }),
    .Y(\$abc$153262$new_n12304_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff80808080ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374524  (
    .A({ \$abc$141573$lo2 , \input_syndromes_unit.unit0.cnt203_1 [1:0], \$abc$371688$new_new_n4749__ , \$abc$141573$lo7 , \$abc$141573$lo6  }),
    .Y(\$abc$153262$new_n15510_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374525  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [0], \error_correction_unit.state [2] }),
    .Y(\$abc$153262$new_n12306_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374526  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [7], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$auto$alumacc.cc:485:replace_alu$16952.B [2] }),
    .Y(\$abc$171203$new_n799_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374527  (
    .A({ \error_correction_unit.state [2], \$abc$171203$new_n799_  }),
    .Y(\$abc$153262$new_n12309_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefff1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374528  (
    .A({ \$abc$141521$lo7 , \$abc$371688$new_new_n4752__ , \$abc$141521$lo6 , \input_syndromes_unit.unit0.cnt203_0 [4], \input_syndromes_unit.unit0.cnt203_0 [5] }),
    .Y(\$abc$153262$new_n15516_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374529  (
    .A({ \$abc$141521$lo6 , \$abc$371688$new_new_n4752__ , \input_syndromes_unit.unit0.cnt203_0 [4], \input_syndromes_unit.unit0.cnt203_0 [5] }),
    .Y(\$abc$153262$new_n15518_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000feff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374530  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [2] }),
    .Y(\$abc$153262$new_n12311_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374531  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [6], \error_correction_unit.state [2], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [2], \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [1] }),
    .Y(\$abc$153262$new_n12312_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374532  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [5], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$auto$alumacc.cc:485:replace_alu$16952.B [2] }),
    .Y(\$abc$171203$new_n803_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374533  (
    .A({ \error_correction_unit.state [2], \$abc$171203$new_n803_  }),
    .Y(\$abc$153262$new_n12315_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374534  (
    .A({ \$abc$141521$lo7 , \$abc$141521$lo6 , \input_syndromes_unit.unit0.cnt203_0 [5] }),
    .Y(\$abc$371688$new_new_n7407__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0b04)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374535  (
    .A({ \input_syndromes_unit.unit0.cnt203_0 [5], \$abc$371688$new_new_n7407__ , \$abc$371688$new_new_n4752__ , \input_syndromes_unit.unit0.cnt203_0 [4] }),
    .Y(\$abc$153262$new_n15521_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000feff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374536  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [2] }),
    .Y(\$abc$171203$new_n805_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000feffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374537  (
    .A({ \error_correction_unit.state [2], \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [2] }),
    .Y(\$abc$153262$new_n12318_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h1c)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374538  (
    .A({ \$abc$371688$new_new_n4752__ , \input_syndromes_unit.unit0.cnt203_0 [4], \$abc$371688$new_new_n7407__  }),
    .Y(\$abc$153262$new_n15524_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374539  (
    .A({ \error_correction_unit.state [2], \$abc$171203$new_n807_  }),
    .Y(\$abc$153262$new_n12321_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374540  (
    .A({ \$abc$141521$lo3 , \$abc$141521$lo2 , \input_syndromes_unit.unit0.cnt203_0 [1:0] }),
    .Y(\$abc$153262$new_n15528_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000feffffffffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374541  (
    .A({ \error_correction_unit.state [2], \$auto$alumacc.cc:485:replace_alu$16952.B [2], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [4] }),
    .Y(\$abc$153262$new_n12324_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00ff00ff0040ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374542  (
    .A({ \input_syndromes_unit.unit0.cnt203_0 [1:0], \$abc$141521$lo2 , \$abc$371688$new_new_n7407__ , \$abc$141521$lo3 , \input_syndromes_unit.unit0.cnt203_0 [4] }),
    .Y(\$abc$153262$new_n15531_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000feff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374543  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$auto$alumacc.cc:485:replace_alu$16952.B [2] }),
    .Y(\$abc$153262$new_n12326_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374544  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [1], \error_correction_unit.state [2], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [2], \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [6] }),
    .Y(\$abc$153262$new_n12327_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374545  (
    .A(\input_syndromes_unit.unit0.cnt203_0 [1:0]),
    .Y(\$abc$153262$new_n15533_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fffeffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374546  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [0], \$abc$371688$new_new_n5616__ , \$auto$alumacc.cc:485:replace_alu$16952.B [4], \$auto$alumacc.cc:485:replace_alu$16952.B [1], \$auto$alumacc.cc:485:replace_alu$16952.B [6], \$auto$alumacc.cc:485:replace_alu$16952.B [2] }),
    .Y(\$abc$153262$new_n12329_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374547  (
    .A({ \$abc$153262$new_n12329_ , \error_correction_unit.state [2] }),
    .Y(\$abc$153262$new_n12330_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374548  (
    .A({ \input_syndromes_unit.unit0.cnt203_0 [0], \$abc$129531$auto$rtlil.cc:2715:NotGate$53377 , \$abc$129531$lo068 , \$abc$129531$lo067  }),
    .Y(\$abc$153262$li1218_li1218 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374549  (
    .A({ \$abc$141469$lo7 , \$abc$371688$new_new_n4732__ , \$abc$141469$lo6 , \input_syndromes_unit.unit0.cnt203_5 [5] }),
    .Y(\$abc$153262$new_n15540_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h008800f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374550  (
    .A({ \error_correction_unit.state [4], \$abc$153262$new_n11981_ , \$abc$153262$new_n12101_ , \$abc$371688$new_new_n5580__ , \$abc$371688$new_new_n7101__  }),
    .Y(\$abc$153262$new_n12351_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374551  (
    .A({ \$abc$141469$lo6 , \$abc$371688$new_new_n4732__ , \input_syndromes_unit.unit0.cnt203_5 [5] }),
    .Y(\$abc$153262$new_n15542_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374552  (
    .A({ R_flag, \rom_instant_4.data_out [7], \rom_instant_2.data_out [7], \rom_instant_1.data_out [7], \rom_instant_3.data_out [7] }),
    .Y(\$abc$371688$new_new_n7425__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374553  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7425__ , \error_correction_unit.PV [7], \error_correction_unit.P[1] [7] }),
    .Y(\$abc$153262$new_n12360_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374554  (
    .A({ \$abc$371688$new_new_n4732__ , \input_syndromes_unit.unit0.cnt203_5 [5], \$abc$371688$new_new_n4733__  }),
    .Y(\$abc$153262$new_n15545_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcffffff01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374555  (
    .A({ \input_syndromes_unit.unit0.cnt203_5 [4], \$abc$141469$lo3 , \$abc$141469$lo2 , \input_syndromes_unit.unit0.cnt203_5 [0], \input_syndromes_unit.unit0.cnt203_5 [1], \$abc$371688$new_new_n4733__  }),
    .Y(\$abc$153262$new_n15548_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374556  (
    .A({ R_flag, \rom_instant_4.data_out [6], \rom_instant_2.data_out [6], \rom_instant_1.data_out [6], \rom_instant_3.data_out [6] }),
    .Y(\$abc$371688$new_new_n7429__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374557  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7429__ , \error_correction_unit.PV [6], \error_correction_unit.P[1] [6] }),
    .Y(\$abc$153262$new_n12370_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374558  (
    .A({ R_flag, \rom_instant_4.data_out [5], \rom_instant_2.data_out [5], \rom_instant_1.data_out [5], \rom_instant_3.data_out [5] }),
    .Y(\$abc$371688$new_new_n7431__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374559  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7431__ , \error_correction_unit.PV [5], \error_correction_unit.P[1] [5] }),
    .Y(\$abc$153262$new_n12380_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374560  (
    .A({ \$abc$141469$lo3 , \$abc$141469$lo2 , \input_syndromes_unit.unit0.cnt203_5 [0], \input_syndromes_unit.unit0.cnt203_5 [1] }),
    .Y(\$abc$153262$new_n15552_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff8888f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374561  (
    .A({ \$abc$141469$lo2 , \input_syndromes_unit.unit0.cnt203_5 [0], \input_syndromes_unit.unit0.cnt203_5 [1], \$abc$371688$new_new_n4733__ , \$abc$371688$new_new_n4732__  }),
    .Y(\$abc$153262$new_n15555_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374562  (
    .A({ R_flag, \rom_instant_4.data_out [4], \rom_instant_2.data_out [4], \rom_instant_1.data_out [4], \rom_instant_3.data_out [4] }),
    .Y(\$abc$371688$new_new_n7435__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374563  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7435__ , \error_correction_unit.PV [4], \error_correction_unit.P[1] [4] }),
    .Y(\$abc$153262$new_n12390_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00001f1f0000ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374564  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1] }),
    .Y(\$abc$153262$new_n15559_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374565  (
    .A({ R_flag, \rom_instant_4.data_out [3], \rom_instant_2.data_out [3], \rom_instant_1.data_out [3], \rom_instant_3.data_out [3] }),
    .Y(\$abc$371688$new_new_n7438__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374566  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7438__ , \error_correction_unit.PV [3], \error_correction_unit.P[1] [3] }),
    .Y(\$abc$153262$new_n12400_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374567  (
    .A({ R_flag, \rom_instant_4.data_out [2], \rom_instant_1.data_out [2], \rom_instant_3.data_out [2], \rom_instant_2.data_out [2] }),
    .Y(\$abc$371688$new_new_n7440__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374568  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7440__ , \error_correction_unit.PV [2], \error_correction_unit.P[1] [2] }),
    .Y(\$abc$153262$new_n12410_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374569  (
    .A({ R_flag, \rom_instant_4.data_out [1], \rom_instant_3.data_out [1], \rom_instant_2.data_out [1], \rom_instant_1.data_out [1] }),
    .Y(\$abc$371688$new_new_n7442__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374570  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7442__ , \error_correction_unit.PV [1], \error_correction_unit.P[1] [1] }),
    .Y(\$abc$153262$new_n12420_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69960000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374571  (
    .A({ R_flag, \rom_instant_4.data_out [0], \rom_instant_3.data_out [0], \rom_instant_2.data_out [0], \rom_instant_1.data_out [0] }),
    .Y(\$abc$371688$new_new_n7444__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374572  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7444__ , \error_correction_unit.PV [0], \error_correction_unit.P[1] [0] }),
    .Y(\$abc$153262$new_n12430_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374573  (
    .A({ \transport_in2out_unit.RE , \mem_out_2.data_out [1], \mem_out_1.data_out [1] }),
    .Y(\$abc$153262$new_n12219_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374574  (
    .A({ \$abc$141729$lo3 , \$abc$141729$lo2 , \input_syndromes_unit.unit0.cnt203_4 [0], \input_syndromes_unit.unit0.cnt203_4 [1] }),
    .Y(\$abc$371688$new_new_n7447__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0ff0700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374575  (
    .A({ \input_syndromes_unit.unit0.cnt203_4 [5], \$abc$371688$new_new_n7447__ , \input_syndromes_unit.unit0.cnt203_4 [4], \$abc$141729$lo7 , \$abc$141729$lo6  }),
    .Y(\$abc$153262$new_n15437_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374576  (
    .A({ \transport_in2out_unit.RE , \mem_out_2.data_out [0], \mem_out_1.data_out [0] }),
    .Y(\$abc$153262$new_n12221_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h007f7f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374577  (
    .A({ \input_syndromes_unit.unit0.cnt203_4 [4], \$abc$371688$new_new_n7447__ , \$abc$371688$new_new_n4737__ , \$abc$141729$lo7 , \$abc$141729$lo6  }),
    .Y(\$abc$153262$new_n15440_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374578  (
    .A({ \$abc$141729$lo3 , \$abc$141729$lo2 , \input_syndromes_unit.unit0.cnt203_4 [0], \input_syndromes_unit.unit0.cnt203_4 [1] }),
    .Y(\$abc$153262$new_n15444_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374579  (
    .A({ \$abc$143964$lo0 , \error_correction_unit.state [1], \error_correction_unit.state [5:4], \error_correction_unit.state [2] }),
    .Y(\$abc$371688$new_new_n7452__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374580  (
    .A({ \$abc$371688$new_new_n7452__ , \error_correction_unit.state [3], \$abc$153262$new_n11981_ , \$abc$371688$new_new_n4638__  }),
    .Y(\$abc$153262$new_n12228_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff80808080ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374581  (
    .A({ \$abc$141729$lo2 , \input_syndromes_unit.unit0.cnt203_4 [0], \input_syndromes_unit.unit0.cnt203_4 [1], \$abc$371688$new_new_n4737__ , \$abc$141729$lo7 , \$abc$141729$lo6  }),
    .Y(\$abc$153262$new_n15447_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374582  (
    .A({ \$abc$141677$lo7 , \$abc$371688$new_new_n4743__ , \$abc$141677$lo6  }),
    .Y(\$abc$153262$new_n15453_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374583  (
    .A({ \$abc$371688$new_new_n6360__ , \$abc$371688$new_new_n7039__ , \BM_lamda_unit.Step [1], \BM_lamda_unit.Step [6:5], \BM_lamda_unit.Step [2] }),
    .Y(\$abc$153262$new_n12244_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffc000355550000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374584  (
    .A({ \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [3], \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [2], \BM_lamda_unit.L_ready  }),
    .Y(\$abc$153262$li0077_li0077 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374585  (
    .A({ \$abc$371688$new_new_n4743__ , \$abc$141677$lo6  }),
    .Y(\$abc$153262$new_n15455_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0eee2000f222e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374586  (
    .A({ \lamda_roots_unit.cnt9 [2], \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \BM_lamda_unit.L_ready , \lamda_roots_unit.cnt9 [3] }),
    .Y(\$abc$153262$li0078_li0078 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf00feeee)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374587  (
    .A({ \lamda_roots_unit.one , \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.cnt9 [1], \lamda_roots_unit.cnt9 [3], \BM_lamda_unit.L_ready  }),
    .Y(\$abc$153262$li0079_li0079 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374588  (
    .A({ \lamda_roots_unit.cnt9 [0], \lamda_roots_unit.one , \BM_lamda_unit.L_ready  }),
    .Y(\$abc$153262$li0080_li0080 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374589  (
    .A({ \$abc$141677$lo3 , \$abc$141677$lo2 , \input_syndromes_unit.unit0.cnt203_3 [1:0] }),
    .Y(\$abc$371688$new_new_n7462__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0ff0700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374590  (
    .A({ \input_syndromes_unit.unit0.cnt203_3 [5], \$abc$371688$new_new_n7462__ , \input_syndromes_unit.unit0.cnt203_3 [4], \$abc$141677$lo7 , \$abc$141677$lo6  }),
    .Y(\$abc$153262$new_n15458_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374591  (
    .A({ \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt  }),
    .Y(\$abc$153262$new_n13749_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hcdc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374592  (
    .A({ \BM_lamda_unit.L_ready , \$abc$140386$lo00 , \$abc$153262$new_n13749_ , \Omega_Phy_unit.state [1] }),
    .Y(\$abc$153262$new_n12266_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00bfff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374593  (
    .A({ \$abc$371688$new_new_n7462__ , \input_syndromes_unit.unit0.cnt203_3 [4], \$abc$141677$lo6 , \$abc$141677$lo7 , \input_syndromes_unit.unit0.cnt203_3 [5] }),
    .Y(\$abc$153262$new_n15461_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374594  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant3.data_out [7] }),
    .Y(\$abc$153262$new_n12268_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hef10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374595  (
    .A({ \$abc$141677$lo3 , \$abc$141677$lo2 , \input_syndromes_unit.unit0.cnt203_3 [1:0] }),
    .Y(\$abc$153262$new_n15465_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374596  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant3.data_out [6] }),
    .Y(\$abc$153262$new_n12271_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374597  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant3.data_out [5] }),
    .Y(\$abc$153262$new_n12274_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374598  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant3.data_out [4] }),
    .Y(\$abc$153262$new_n12277_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374599  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant3.data_out [3] }),
    .Y(\$abc$153262$new_n12280_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374600  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant3.data_out [2] }),
    .Y(\$abc$153262$new_n12283_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374601  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant3.data_out [1] }),
    .Y(\$abc$153262$new_n12286_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374602  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant3.data_out [0] }),
    .Y(\$abc$153262$new_n12289_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff80808080ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374603  (
    .A({ \$abc$141677$lo2 , \input_syndromes_unit.unit0.cnt203_3 [1:0], \$abc$371688$new_new_n4743__ , \$abc$141677$lo7 , \$abc$141677$lo6  }),
    .Y(\$abc$153262$new_n15468_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374604  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [7], \error_correction_unit.state [2] }),
    .Y(\$abc$153262$new_n12292_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374605  (
    .A({ \$abc$141625$lo7 , \$abc$371688$new_new_n4782__ , \input_syndromes_unit.unit0.cnt203_2 [5] }),
    .Y(\$abc$153262$new_n15474_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff88f800000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374606  (
    .A({ \error_correction_unit.state [2], \$abc$371688$new_new_n5583__ , \$abc$371688$new_new_n5579__ , \$abc$371688$new_new_n5580__ , \$abc$371688$new_new_n5581__ , \error_correction_unit.rp[8] [6] }),
    .Y(\$abc$153262$new_n12294_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374607  (
    .A({ \$abc$141625$lo2 , \$abc$141625$lo3 , \input_syndromes_unit.unit0.cnt203_2 [0], \input_syndromes_unit.unit0.cnt203_2 [1], \input_syndromes_unit.unit0.cnt203_2 [4] }),
    .Y(\$abc$371688$new_new_n7480__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hb4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374608  (
    .A({ \$abc$141625$lo6 , \$abc$371688$new_new_n7480__ , \input_syndromes_unit.unit0.cnt203_2 [5] }),
    .Y(\$abc$153262$new_n15476_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374609  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16952.B [5], \error_correction_unit.state [2] }),
    .Y(\$abc$153262$new_n12296_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h07f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374610  (
    .A({ \$abc$371688$new_new_n7480__ , \input_syndromes_unit.unit0.cnt203_2 [5], \$abc$141625$lo7 , \$abc$141625$lo6  }),
    .Y(\$abc$153262$new_n15479_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374611  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12204_ , \BM_lamda_unit.T[3] [0] }),
    .Y(\$abc$153262$new_n13049_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374612  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[3] [1] }),
    .Y(\$abc$153262$new_n13047_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374613  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[3] [2] }),
    .Y(\$abc$153262$new_n13045_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374614  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[3] [3] }),
    .Y(\$abc$153262$new_n13043_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374615  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[3] [4] }),
    .Y(\$abc$153262$new_n13041_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374616  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[3] [5] }),
    .Y(\$abc$153262$new_n13039_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374617  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[3] [6] }),
    .Y(\$abc$153262$new_n13037_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374618  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[3] [7] }),
    .Y(\$abc$153262$new_n13035_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4f00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374619  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \$abc$371688$new_new_n4658__ , \$abc$371688$new_new_n4664__  }),
    .Y(\$abc$153262$new_n13034_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374620  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[13] [0], \$abc$153262$new_n12794_ , \input_syndromes_unit.s12 [0] }),
    .Y(\$abc$153262$new_n13028_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374621  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[13] [1], \$abc$153262$new_n12791_ , \input_syndromes_unit.s12 [1] }),
    .Y(\$abc$153262$new_n13024_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374622  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[13] [2], \$abc$153262$new_n12788_ , \input_syndromes_unit.s12 [2] }),
    .Y(\$abc$153262$new_n13020_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374623  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[13] [3], \$abc$153262$new_n12785_ , \input_syndromes_unit.s12 [3] }),
    .Y(\$abc$153262$new_n13016_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374624  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[13] [4], \$abc$153262$new_n12782_ , \input_syndromes_unit.s12 [4] }),
    .Y(\$abc$153262$new_n13012_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374625  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[13] [5], \$abc$153262$new_n12779_ , \input_syndromes_unit.s12 [5] }),
    .Y(\$abc$153262$new_n13008_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374626  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[13] [6], \$abc$153262$new_n12776_ , \input_syndromes_unit.s12 [6] }),
    .Y(\$abc$153262$new_n13004_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374627  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [13], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[13] [7], \$abc$153262$new_n12773_ , \input_syndromes_unit.s12 [7] }),
    .Y(\$abc$153262$new_n13000_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h8880fff0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374628  (
    .A({ \Omega_Phy_unit.state [17], \$abc$140386$lo00 , \input_syndromes_unit.S_Ready , \$abc$371688$new_new_n6909__ , \$abc$371688$new_new_n4645__  }),
    .Y(\$abc$371688$new_new_n7501__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haacf0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374629  (
    .A({ \$abc$371688$new_new_n7501__ , \Omega_Phy_unit.state [13], \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n12997_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374630  (
    .A({ \BM_lamda_unit.Step [4], \BM_lamda_unit.N [0], \BM_lamda_unit.K [0] }),
    .Y(\$abc$153262$new_n12990_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4bb40000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374631  (
    .A({ \BM_lamda_unit.Step [4], \BM_lamda_unit.N [1], \BM_lamda_unit.K [1], \BM_lamda_unit.N [0], \BM_lamda_unit.K [0] }),
    .Y(\$abc$153262$new_n12988_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4f04b0fb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374632  (
    .A({ \BM_lamda_unit.K [2], \BM_lamda_unit.N [1], \BM_lamda_unit.K [1], \BM_lamda_unit.N [0], \BM_lamda_unit.K [0] }),
    .Y(\$abc$371688$new_new_n7505__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h90)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374633  (
    .A({ \BM_lamda_unit.Step [4], \$abc$371688$new_new_n7505__ , \BM_lamda_unit.N [2] }),
    .Y(\$abc$153262$new_n12985_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'ha35c5ca300000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374634  (
    .A({ \BM_lamda_unit.Step [4], \BM_lamda_unit.K [3], \BM_lamda_unit.N [3], \$abc$371688$new_new_n7505__ , \BM_lamda_unit.K [2], \BM_lamda_unit.N [2] }),
    .Y(\$abc$153262$new_n12982_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000ffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374635  (
    .A({ \$abc$371688$new_new_n4567__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [2], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n4667__ , \$abc$371688$new_new_n6419__  }),
    .Y(\$abc$153262$new_n12969_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff80ff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374636  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$371688$new_new_n6419__ , \BM_lamda_unit.Step [4], \$abc$371688$new_new_n4667__ , \BM_lamda_unit.cnt [3:2] }),
    .Y(\$abc$153262$new_n12968_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374637  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12204_ , \BM_lamda_unit.T[7] [0] }),
    .Y(\$abc$153262$new_n12962_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374638  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[7] [1] }),
    .Y(\$abc$153262$new_n12960_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374639  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[7] [2] }),
    .Y(\$abc$153262$new_n12958_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374640  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[7] [3] }),
    .Y(\$abc$153262$new_n12956_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374641  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[7] [4] }),
    .Y(\$abc$153262$new_n12954_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374642  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[7] [5] }),
    .Y(\$abc$153262$new_n12952_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374643  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[7] [6] }),
    .Y(\$abc$153262$new_n12950_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374644  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[7] [7] }),
    .Y(\$abc$153262$new_n12948_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374645  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n4658__ , \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$153262$new_n12947_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374646  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [11], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[11] [0], \$abc$153262$new_n12697_ , \input_syndromes_unit.s10 [0] }),
    .Y(\$abc$153262$new_n12941_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374647  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [11], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[11] [1], \$abc$153262$new_n12694_ , \input_syndromes_unit.s10 [1] }),
    .Y(\$abc$153262$new_n12937_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374648  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [11], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[11] [2], \$abc$153262$new_n12691_ , \input_syndromes_unit.s10 [2] }),
    .Y(\$abc$153262$new_n12933_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374649  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [11], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[11] [3], \$abc$153262$new_n12688_ , \input_syndromes_unit.s10 [3] }),
    .Y(\$abc$153262$new_n12929_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374650  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [11], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[11] [4], \$abc$153262$new_n12685_ , \input_syndromes_unit.s10 [4] }),
    .Y(\$abc$153262$new_n12925_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374651  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [11], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[11] [5], \$abc$153262$new_n12682_ , \input_syndromes_unit.s10 [5] }),
    .Y(\$abc$153262$new_n12921_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374652  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [11], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[11] [6], \$abc$153262$new_n12679_ , \input_syndromes_unit.s10 [6] }),
    .Y(\$abc$153262$new_n12917_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374653  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [11], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[11] [7], \$abc$153262$new_n12676_ , \input_syndromes_unit.s10 [7] }),
    .Y(\$abc$153262$new_n12913_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haacf0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374654  (
    .A({ \$abc$371688$new_new_n7501__ , \Omega_Phy_unit.state [11], \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n12910_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374655  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [12], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[12] [0], \$abc$153262$new_n12288_ , \input_syndromes_unit.s11 [0] }),
    .Y(\$abc$153262$new_n12904_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374656  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [12], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[12] [1], \$abc$153262$new_n12285_ , \input_syndromes_unit.s11 [1] }),
    .Y(\$abc$153262$new_n12899_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374657  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [12], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[12] [2], \$abc$153262$new_n12282_ , \input_syndromes_unit.s11 [2] }),
    .Y(\$abc$153262$new_n12894_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374658  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [12], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[12] [3], \$abc$153262$new_n12279_ , \input_syndromes_unit.s11 [3] }),
    .Y(\$abc$153262$new_n12889_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374659  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [12], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[12] [4], \$abc$153262$new_n12276_ , \input_syndromes_unit.s11 [4] }),
    .Y(\$abc$153262$new_n12884_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374660  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [12], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[12] [5], \$abc$153262$new_n12273_ , \input_syndromes_unit.s11 [5] }),
    .Y(\$abc$153262$new_n12879_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374661  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [12], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[12] [6], \$abc$153262$new_n12270_ , \input_syndromes_unit.s11 [6] }),
    .Y(\$abc$153262$new_n12874_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374662  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [12], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[12] [7], \$abc$153262$new_n12267_ , \input_syndromes_unit.s11 [7] }),
    .Y(\$abc$153262$new_n12869_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haacf0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374663  (
    .A({ \$abc$371688$new_new_n7501__ , \Omega_Phy_unit.state [12], \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n12865_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb0bb)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374664  (
    .A({ \$abc$153262$new_n12101_ , \$abc$153262$new_n11981_ , \error_correction_unit.state [5], \error_correction_unit.state [3] }),
    .Y(\$abc$371688$new_new_n7537__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374665  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.initial_value [0], \rom_instant_1.data_out [0], R_flag, \$abc$371688$new_new_n7537__ , \error_correction_unit.correction_value [0] }),
    .Y(\$abc$153262$li0245_li0245 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374666  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.initial_value [1], \rom_instant_1.data_out [1], R_flag, \$abc$371688$new_new_n7537__ , \error_correction_unit.correction_value [1] }),
    .Y(\$abc$153262$li0244_li0244 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374667  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.initial_value [2], \rom_instant_1.data_out [2], R_flag, \$abc$371688$new_new_n7537__ , \error_correction_unit.correction_value [2] }),
    .Y(\$abc$153262$li0243_li0243 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374668  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.initial_value [3], \rom_instant_1.data_out [3], R_flag, \$abc$371688$new_new_n7537__ , \error_correction_unit.correction_value [3] }),
    .Y(\$abc$153262$li0242_li0242 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374669  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.initial_value [4], \rom_instant_1.data_out [4], R_flag, \$abc$371688$new_new_n7537__ , \error_correction_unit.correction_value [4] }),
    .Y(\$abc$153262$li0241_li0241 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374670  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.initial_value [5], \rom_instant_1.data_out [5], R_flag, \$abc$371688$new_new_n7537__ , \error_correction_unit.correction_value [5] }),
    .Y(\$abc$153262$li0240_li0240 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374671  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.initial_value [6], \rom_instant_1.data_out [6], R_flag, \$abc$371688$new_new_n7537__ , \error_correction_unit.correction_value [6] }),
    .Y(\$abc$153262$li0239_li0239 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374672  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [1], \$abc$371688$new_new_n4658__ , \$abc$371688$new_new_n4664__  }),
    .Y(\$abc$153262$new_n12805_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8ffff88888888888)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374673  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.initial_value [7], \rom_instant_1.data_out [7], R_flag, \$abc$371688$new_new_n7537__ , \error_correction_unit.correction_value [7] }),
    .Y(\$abc$153262$li0238_li0238 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hffb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374674  (
    .A({ \error_correction_unit.state [5], \error_correction_unit.div1 , \$abc$153262$new_n12101_ , \$abc$153262$new_n11981_  }),
    .Y(\$abc$153262$li0237_li0237 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374675  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12204_ , \BM_lamda_unit.T[2] [0] }),
    .Y(\$abc$153262$new_n12820_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374676  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[2] [1] }),
    .Y(\$abc$153262$new_n12818_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374677  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[2] [2] }),
    .Y(\$abc$153262$new_n12816_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374678  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[2] [3] }),
    .Y(\$abc$153262$new_n12814_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374679  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[2] [4] }),
    .Y(\$abc$153262$new_n12812_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374680  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[2] [5] }),
    .Y(\$abc$153262$new_n12810_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374681  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[2] [6] }),
    .Y(\$abc$153262$new_n12808_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374682  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[2] [7] }),
    .Y(\$abc$153262$new_n12806_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hffb0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374683  (
    .A({ \error_correction_unit.DONE , out_flag, \out_stage_unit.out_done , \$auto$ff.cc:740:flip_bits$233420  }),
    .Y(\$abc$153262$li0228_li0228 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374684  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant4.data_out [0] }),
    .Y(\$abc$153262$new_n12795_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374685  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant4.data_out [6] }),
    .Y(\$abc$153262$new_n12777_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374686  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant4.data_out [1] }),
    .Y(\$abc$153262$new_n12792_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374687  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant4.data_out [2] }),
    .Y(\$abc$153262$new_n12789_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374688  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant4.data_out [3] }),
    .Y(\$abc$153262$new_n12786_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374689  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant4.data_out [4] }),
    .Y(\$abc$153262$new_n12783_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374690  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant4.data_out [5] }),
    .Y(\$abc$153262$new_n12780_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374691  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[14] [1], \Omega_Phy_unit.L[5] [1], \Omega_Phy_unit.L[2] [1], \Omega_Phy_unit.L[8] [1] }),
    .Y(\$abc$371688$new_new_n7564__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f0ffffff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374692  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7153__ , \$abc$371688$new_new_n7564__ , \Omega_Phy_unit.O[15] [1], \$abc$371688$new_new_n4648__  }),
    .Y(\$abc$371688$new_new_n7565__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h40ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374693  (
    .A({ \$abc$371688$new_new_n7565__ , \$abc$371688$new_new_n4644__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__  }),
    .Y(\$abc$153262$new_n15672_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h8f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374694  (
    .A({ \Omega_Phy_unit.state [1], state[2], \power_rom_instant4.data_out [7] }),
    .Y(\$abc$153262$new_n12774_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hcdc0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374695  (
    .A({ \BM_lamda_unit.L_ready , \$abc$140386$lo00 , \$abc$153262$new_n14243_ , \Omega_Phy_unit.state [1] }),
    .Y(\$abc$153262$new_n12772_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374696  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [3], \$abc$371688$new_new_n4667__ , \BM_lamda_unit.cnt [2] }),
    .Y(\$abc$153262$new_n13055_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374697  (
    .A({ \error_correction_unit.rd[4] [6], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[8] [6] }),
    .Y(\$abc$153262$new_n13319_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374698  (
    .A({ \error_correction_unit.rd[4] [7], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[8] [7] }),
    .Y(\$abc$153262$new_n13317_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374699  (
    .A({ \error_correction_unit.state [1], \error_correction_unit.cnt [3:1] }),
    .Y(\$abc$153262$new_n13316_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374700  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7444__ , \error_correction_unit.OV [0], \error_correction_unit.O[1] [0] }),
    .Y(\$abc$153262$new_n13312_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374701  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7442__ , \error_correction_unit.OV [1], \error_correction_unit.O[1] [1] }),
    .Y(\$abc$153262$new_n13306_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374702  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[1] [6], \Omega_Phy_unit.O[7] [6], \Omega_Phy_unit.O[4] [6] }),
    .Y(\$abc$371688$new_new_n7575__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374703  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[13] [6], \Omega_Phy_unit.L[4] [6], \Omega_Phy_unit.P1 [6], \Omega_Phy_unit.L[7] [6] }),
    .Y(\$abc$371688$new_new_n7576__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f007f007f7f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374704  (
    .A({ \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n7575__ , \$abc$371688$new_new_n7576__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.O[10] [6] }),
    .Y(\$abc$371688$new_new_n7577__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374705  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7577__ , \$abc$371688$new_new_n7375__ , \Omega_Phy_unit.O[14] [6] }),
    .Y(\$abc$153262$new_n15718_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374706  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7440__ , \error_correction_unit.OV [2], \error_correction_unit.O[1] [2] }),
    .Y(\$abc$153262$new_n13300_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374707  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7438__ , \error_correction_unit.OV [3], \error_correction_unit.O[1] [3] }),
    .Y(\$abc$153262$new_n13294_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374708  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7435__ , \error_correction_unit.OV [4], \error_correction_unit.O[1] [4] }),
    .Y(\$abc$153262$new_n13288_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374709  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7431__ , \error_correction_unit.OV [5], \error_correction_unit.O[1] [5] }),
    .Y(\$abc$153262$new_n13282_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374710  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7429__ , \error_correction_unit.OV [6], \error_correction_unit.O[1] [6] }),
    .Y(\$abc$153262$new_n13276_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h3caa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374711  (
    .A({ \error_correction_unit.state [4], \$abc$371688$new_new_n7425__ , \error_correction_unit.OV [7], \error_correction_unit.O[1] [7] }),
    .Y(\$abc$153262$new_n13270_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h57750000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374712  (
    .A({ \$abc$153262$new_n11985_ , \$abc$371688$new_new_n7101__ , \$abc$371688$new_new_n5580__ , \error_correction_unit.cnt [3], \error_correction_unit.state [4] }),
    .Y(\$abc$153262$new_n13265_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374713  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[13] [7], \Omega_Phy_unit.L[4] [7], \Omega_Phy_unit.P1 [7], \Omega_Phy_unit.L[7] [7] }),
    .Y(\$abc$371688$new_new_n7586__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3f330f553fff0f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374714  (
    .A({ \Omega_Phy_unit.cnt [1:0], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[1] [7], \Omega_Phy_unit.O[10] [7], \Omega_Phy_unit.O[7] [7] }),
    .Y(\$abc$371688$new_new_n7587__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f00ffff7700)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374715  (
    .A({ \Omega_Phy_unit.cnt [3:2], \$abc$371688$new_new_n7587__ , \Omega_Phy_unit.O[1] [7], \$abc$371688$new_new_n6909__ , \Omega_Phy_unit.O[4] [7] }),
    .Y(\$abc$371688$new_new_n7588__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0f44ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374716  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7588__ , \$abc$371688$new_new_n7362__ , \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n7586__  }),
    .Y(\$abc$153262$new_n15703_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374717  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12204_ , \BM_lamda_unit.T[6] [0] }),
    .Y(\$abc$153262$new_n13206_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374718  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[6] [1] }),
    .Y(\$abc$153262$new_n13204_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374719  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[6] [2] }),
    .Y(\$abc$153262$new_n13202_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374720  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[6] [3] }),
    .Y(\$abc$153262$new_n13200_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374721  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[6] [4] }),
    .Y(\$abc$153262$new_n13198_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374722  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[6] [5] }),
    .Y(\$abc$153262$new_n13196_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374723  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[6] [6] }),
    .Y(\$abc$153262$new_n13194_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374724  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[6] [7] }),
    .Y(\$abc$153262$new_n13192_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000ffff00000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374725  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [1], \BM_lamda_unit.cnt [3:2], \BM_lamda_unit.cnt [0] }),
    .Y(\$abc$153262$new_n13191_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374726  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[14] [0], \Omega_Phy_unit.L[5] [0], \Omega_Phy_unit.L[2] [0], \Omega_Phy_unit.L[8] [0] }),
    .Y(\$abc$371688$new_new_n7599__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7777f0f0ffffff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374727  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7165__ , \$abc$371688$new_new_n7599__ , \Omega_Phy_unit.O[15] [0], \$abc$371688$new_new_n4648__  }),
    .Y(\$abc$371688$new_new_n7600__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h10ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374728  (
    .A({ \$abc$371688$new_new_n7600__ , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n5519__  }),
    .Y(\$abc$153262$new_n15688_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'heabfaaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374729  (
    .A({ \BM_lamda_unit.Step [3], \$abc$371688$new_new_n7299__ , \$abc$371688$new_new_n4680__ , \rom_instant_1.data_out [0], \$abc$153262$new_n13176_  }),
    .Y(\$abc$153262$new_n13185_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374730  (
    .A({ \Omega_Phy_unit.cnt [1:0], \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3] }),
    .Y(\$abc$153262$new_n13148_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374731  (
    .A({ \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.cnt [1] }),
    .Y(\$abc$153262$new_n13123_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374732  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.cnt  }),
    .Y(\$abc$153262$li0044_li0044 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hcd30)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374733  (
    .A({ \transport_in2out_unit.RdAdd [0], \transport_in2out_unit.state , \transport_in2out_unit.cnt , \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$li0305_li0305 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfcdd0300)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374734  (
    .A({ \transport_in2out_unit.RdAdd [1], \transport_in2out_unit.state , \transport_in2out_unit.RdAdd [0], \transport_in2out_unit.cnt , \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$li0304_li0304 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he1ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374735  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.RdAdd [2:0] }),
    .Y(\$abc$153262$new_n13099_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe01ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374736  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.RdAdd [3:0] }),
    .Y(\$abc$153262$new_n13096_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffe000100000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374737  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.RdAdd [4:0] }),
    .Y(\$abc$153262$new_n13092_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffffe00000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374738  (
    .A(\transport_in2out_unit.RdAdd [5:0]),
    .Y(\$abc$371688$new_new_n7611__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374739  (
    .A({ \transport_in2out_unit.state , \$abc$371688$new_new_n7611__  }),
    .Y(\$abc$153262$new_n13089_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374740  (
    .A(\transport_in2out_unit.RdAdd [5:0]),
    .Y(\$abc$371688$new_new_n7613__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h6f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374741  (
    .A({ \transport_in2out_unit.state , \$abc$371688$new_new_n7613__ , \transport_in2out_unit.RdAdd [6] }),
    .Y(\$abc$153262$new_n13084_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb4ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374742  (
    .A({ \transport_in2out_unit.state , \transport_in2out_unit.RdAdd [7], \$abc$371688$new_new_n7613__ , \transport_in2out_unit.RdAdd [6] }),
    .Y(\$abc$153262$new_n13081_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374743  (
    .A({ \error_correction_unit.rd[4] [0], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[8] [0] }),
    .Y(\$abc$153262$new_n13331_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374744  (
    .A({ \error_correction_unit.rd[4] [1], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[8] [1] }),
    .Y(\$abc$153262$new_n13329_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374745  (
    .A({ \error_correction_unit.rd[4] [2], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[8] [2] }),
    .Y(\$abc$153262$new_n13327_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374746  (
    .A({ \error_correction_unit.rd[4] [3], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[8] [3] }),
    .Y(\$abc$153262$new_n13325_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374747  (
    .A({ \error_correction_unit.rd[4] [4], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[8] [4] }),
    .Y(\$abc$153262$new_n13323_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374748  (
    .A({ \error_correction_unit.rd[4] [5], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[8] [5] }),
    .Y(\$abc$153262$new_n13321_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hee00f010)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374749  (
    .A({ \$abc$140386$lo00 , \$abc$371688$new_new_n6688__ , \input_syndromes_unit.S_Ready , \Omega_Phy_unit.state [4], \Omega_Phy_unit.state [17] }),
    .Y(\$abc$153262$new_n13446_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374750  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 , \$auto$alumacc.cc:485:replace_alu$16964.X [0] }),
    .Y(\$abc$153262$new_n13423_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374751  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 , \$auto$alumacc.cc:485:replace_alu$16964.X [0] }),
    .Y(\$abc$153262$new_n13374_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374752  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16964.X [0], \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53939  }),
    .Y(\$abc$153262$li2411_li2411 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374753  (
    .A({ \$auto$alumacc.cc:485:replace_alu$16964.X [0], \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53979  }),
    .Y(\$abc$153262$new_n13369_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374754  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$auto$alumacc.cc:485:replace_alu$16964.X [0] }),
    .Y(\$abc$153262$new_n13367_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374755  (
    .A({ \error_correction_unit.rd[3] [0], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[7] [0] }),
    .Y(\$abc$153262$new_n13347_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374756  (
    .A({ \error_correction_unit.rd[3] [1], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[7] [1] }),
    .Y(\$abc$153262$new_n13345_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374757  (
    .A({ \error_correction_unit.rd[3] [2], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[7] [2] }),
    .Y(\$abc$153262$new_n13343_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374758  (
    .A({ \error_correction_unit.rd[3] [3], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[7] [3] }),
    .Y(\$abc$153262$new_n13341_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374759  (
    .A({ \error_correction_unit.rd[3] [4], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[7] [4] }),
    .Y(\$abc$153262$new_n13339_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374760  (
    .A({ \error_correction_unit.rd[3] [5], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[7] [5] }),
    .Y(\$abc$153262$new_n13337_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374761  (
    .A({ \error_correction_unit.rd[3] [6], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[7] [6] }),
    .Y(\$abc$153262$new_n13335_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffff00020000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374762  (
    .A({ \error_correction_unit.rd[3] [7], \error_correction_unit.cnt [0], \error_correction_unit.cnt [3:1], \error_correction_unit.rd[7] [7] }),
    .Y(\$abc$153262$new_n13333_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374763  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[1] [4], \Omega_Phy_unit.O[7] [4], \Omega_Phy_unit.O[4] [4] }),
    .Y(\$abc$371688$new_new_n7636__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374764  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[13] [4], \Omega_Phy_unit.L[4] [4], \Omega_Phy_unit.P1 [4], \Omega_Phy_unit.L[7] [4] }),
    .Y(\$abc$371688$new_new_n7637__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f007f007f7f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374765  (
    .A({ \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n7636__ , \$abc$371688$new_new_n7637__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.O[10] [4] }),
    .Y(\$abc$371688$new_new_n7638__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374766  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7638__ , \$abc$371688$new_new_n7306__ , \Omega_Phy_unit.O[14] [4] }),
    .Y(\$abc$153262$new_n15748_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc44c4444a00a0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374767  (
    .A({ \error_correction_unit.state [3], \$abc$371688$new_new_n7094__ , \error_correction_unit.cnt [1], \error_correction_unit.r_cnt [1], \$abc$371688$new_new_n4638__ , \error_correction_unit.state [2] }),
    .Y(\$abc$153262$new_n13529_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374768  (
    .A({ \Omega_Phy_unit.state [17:16], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[16] [0], \$abc$153262$new_n12794_ , \input_syndromes_unit.s15 [0] }),
    .Y(\$abc$153262$new_n13517_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374769  (
    .A({ \Omega_Phy_unit.state [17:16], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[16] [1], \$abc$153262$new_n12791_ , \input_syndromes_unit.s15 [1] }),
    .Y(\$abc$153262$new_n13513_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374770  (
    .A({ \Omega_Phy_unit.state [17:16], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[16] [2], \$abc$153262$new_n12788_ , \input_syndromes_unit.s15 [2] }),
    .Y(\$abc$153262$new_n13509_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374771  (
    .A({ \Omega_Phy_unit.state [17:16], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[16] [3], \$abc$153262$new_n12785_ , \input_syndromes_unit.s15 [3] }),
    .Y(\$abc$153262$new_n13505_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374772  (
    .A({ \Omega_Phy_unit.state [17:16], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[16] [4], \$abc$153262$new_n12782_ , \input_syndromes_unit.s15 [4] }),
    .Y(\$abc$153262$new_n13501_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374773  (
    .A({ \Omega_Phy_unit.state [17:16], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[16] [5], \$abc$153262$new_n12779_ , \input_syndromes_unit.s15 [5] }),
    .Y(\$abc$153262$new_n13497_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374774  (
    .A({ \Omega_Phy_unit.state [17:16], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[16] [6], \$abc$153262$new_n12776_ , \input_syndromes_unit.s15 [6] }),
    .Y(\$abc$153262$new_n13493_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374775  (
    .A({ \Omega_Phy_unit.state [17:16], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[16] [7], \$abc$153262$new_n12773_ , \input_syndromes_unit.s15 [7] }),
    .Y(\$abc$153262$new_n13489_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haacf0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374776  (
    .A({ \$abc$371688$new_new_n7091__ , \Omega_Phy_unit.state [16], \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n13486_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374777  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [4], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[4] [0], \$abc$153262$new_n12794_ , \input_syndromes_unit.s3 [0] }),
    .Y(\$abc$153262$new_n13477_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374778  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X1 [5], \lamda_roots_unit.GF7 [5], \lamda_roots_unit.GF6 [5], \lamda_roots_unit.GF8 [5] }),
    .Y(\$abc$153262$new_n15867_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374779  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [4], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[4] [1], \$abc$153262$new_n12791_ , \input_syndromes_unit.s3 [1] }),
    .Y(\$abc$153262$new_n13473_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374780  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [4], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[4] [2], \$abc$153262$new_n12788_ , \input_syndromes_unit.s3 [2] }),
    .Y(\$abc$153262$new_n13469_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374781  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [4], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[4] [3], \$abc$153262$new_n12785_ , \input_syndromes_unit.s3 [3] }),
    .Y(\$abc$153262$new_n13465_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374782  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [4], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[4] [4], \$abc$153262$new_n12782_ , \input_syndromes_unit.s3 [4] }),
    .Y(\$abc$153262$new_n13461_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374783  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [4], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[4] [5], \$abc$153262$new_n12779_ , \input_syndromes_unit.s3 [5] }),
    .Y(\$abc$153262$new_n13457_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf055ff33f0f0f0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374784  (
    .A({ \$abc$371688$new_new_n4645__ , \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \$abc$371688$new_new_n7213__ , \Omega_Phy_unit.O[15] [2], \Omega_Phy_unit.L[3] [2] }),
    .Y(\$abc$371688$new_new_n7657__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00550033000f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374785  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.O[10] [2], \Omega_Phy_unit.O[7] [2], \Omega_Phy_unit.O[13] [2] }),
    .Y(\$abc$371688$new_new_n7658__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fdd0fcf0fcf0fcc)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374786  (
    .A({ \$abc$371688$new_new_n4648__ , \Omega_Phy_unit.cnt [2], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[4] [2], \$abc$371688$new_new_n7658__ , \Omega_Phy_unit.O[16] [2] }),
    .Y(\$abc$371688$new_new_n7659__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0f0f88ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374787  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n7657__ , \$abc$371688$new_new_n7659__ , \Omega_Phy_unit.L[6] [2], \$abc$371688$new_new_n4641__  }),
    .Y(\$abc$153262$new_n14752_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0fff0f550f330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374788  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.O[1] [5], \Omega_Phy_unit.O[7] [5], \Omega_Phy_unit.O[4] [5] }),
    .Y(\$abc$371688$new_new_n7661__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h555533330f0f00ff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374789  (
    .A({ \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.cnt [1], \Omega_Phy_unit.O[13] [5], \Omega_Phy_unit.L[4] [5], \Omega_Phy_unit.P1 [5], \Omega_Phy_unit.L[7] [5] }),
    .Y(\$abc$371688$new_new_n7662__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7f007f007f7f0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374790  (
    .A({ \$abc$371688$new_new_n4645__ , \$abc$371688$new_new_n7661__ , \$abc$371688$new_new_n7662__ , \Omega_Phy_unit.cnt [0], \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.O[10] [5] }),
    .Y(\$abc$371688$new_new_n7663__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haa330f0f)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374791  (
    .A({ \Omega_Phy_unit.state [17], \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n7663__ , \$abc$371688$new_new_n7332__ , \Omega_Phy_unit.O[14] [5] }),
    .Y(\$abc$153262$new_n15733_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374792  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [4], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[4] [6], \$abc$153262$new_n12776_ , \input_syndromes_unit.s3 [6] }),
    .Y(\$abc$153262$new_n13453_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374793  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [4], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[4] [7], \$abc$153262$new_n12773_ , \input_syndromes_unit.s3 [7] }),
    .Y(\$abc$153262$new_n13449_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374794  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.GF7 [6], \lamda_roots_unit.GF6 [6], \lamda_roots_unit.X1 [6], \lamda_roots_unit.GF8 [6] }),
    .Y(\$abc$153262$new_n15862_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374795  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X1 [7], \lamda_roots_unit.GF7 [7], \lamda_roots_unit.GF6 [7], \lamda_roots_unit.GF8 [7] }),
    .Y(\$abc$153262$new_n15857_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374796  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X2 [0], \lamda_roots_unit.GF8 [0], \lamda_roots_unit.GF7 [0], \lamda_roots_unit.GF6 [0] }),
    .Y(\$abc$153262$new_n15852_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf00f4444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374797  (
    .A({ \lamda_roots_unit.two , \$abc$371688$new_new_n5195__ , \lamda_roots_unit.X2 [1], \lamda_roots_unit.X3 [1], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li1249_li1249 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h6996ffff)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374798  (
    .A({ \lamda_roots_unit.two , \lamda_roots_unit.X2 [2], \lamda_roots_unit.GF6 [2], \lamda_roots_unit.GF8 [2], \lamda_roots_unit.GF7 [2] }),
    .Y(\$abc$153262$new_n15841_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf00f4444)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374799  (
    .A({ \lamda_roots_unit.two , \$abc$371688$new_new_n5199__ , \lamda_roots_unit.X2 [3], \lamda_roots_unit.X3 [3], \$abc$371688$new_new_n4651__  }),
    .Y(\$abc$153262$li1247_li1247 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374800  (
    .A({ \transport_in2out_unit.cnt , \transport_in2out_unit.state , \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$new_n13073_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374801  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12204_ , \BM_lamda_unit.T[4] [0] }),
    .Y(\$abc$153262$new_n13070_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374802  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[4] [1] }),
    .Y(\$abc$153262$new_n13068_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374803  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[4] [2] }),
    .Y(\$abc$153262$new_n13066_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374804  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[4] [3] }),
    .Y(\$abc$153262$new_n13064_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374805  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[4] [4] }),
    .Y(\$abc$153262$new_n13062_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374806  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[4] [5] }),
    .Y(\$abc$153262$new_n13060_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374807  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[4] [6] }),
    .Y(\$abc$153262$new_n13058_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374808  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[4] [7] }),
    .Y(\$abc$153262$new_n13056_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374809  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.OV [4], \error_correction_unit.rd[5] [4], \error_correction_unit.rd[1] [4] }),
    .Y(\$abc$153262$new_n13696_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374810  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.OV [5], \error_correction_unit.rd[5] [5], \error_correction_unit.rd[1] [5] }),
    .Y(\$abc$153262$new_n13693_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374811  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.OV [6], \error_correction_unit.rd[5] [6], \error_correction_unit.rd[1] [6] }),
    .Y(\$abc$153262$new_n13690_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374812  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.OV [7], \error_correction_unit.rd[5] [7], \error_correction_unit.rd[1] [7] }),
    .Y(\$abc$153262$new_n13687_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374813  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.PV [0], \error_correction_unit.rd[6] [0], \error_correction_unit.rd[2] [0] }),
    .Y(\$abc$153262$new_n13684_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374814  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.PV [1], \error_correction_unit.rd[6] [1], \error_correction_unit.rd[2] [1] }),
    .Y(\$abc$153262$new_n13681_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374815  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.PV [2], \error_correction_unit.rd[6] [2], \error_correction_unit.rd[2] [2] }),
    .Y(\$abc$153262$new_n13678_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374816  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.PV [3], \error_correction_unit.rd[6] [3], \error_correction_unit.rd[2] [3] }),
    .Y(\$abc$153262$new_n13675_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374817  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.PV [4], \error_correction_unit.rd[6] [4], \error_correction_unit.rd[2] [4] }),
    .Y(\$abc$153262$new_n13672_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374818  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.PV [5], \error_correction_unit.rd[6] [5], \error_correction_unit.rd[2] [5] }),
    .Y(\$abc$153262$new_n13669_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374819  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.PV [6], \error_correction_unit.rd[6] [6], \error_correction_unit.rd[2] [6] }),
    .Y(\$abc$153262$new_n13666_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374820  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.PV [7], \error_correction_unit.rd[6] [7], \error_correction_unit.rd[2] [7] }),
    .Y(\$abc$153262$new_n13663_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0101ff00)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374821  (
    .A({ \error_correction_unit.state [1], \error_correction_unit.state [5], \error_correction_unit.cnt [2:1], \error_correction_unit.cnt [3] }),
    .Y(\$abc$153262$new_n13661_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374822  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12204_ , \BM_lamda_unit.T[8] [0] }),
    .Y(\$abc$153262$new_n13656_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374823  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[8] [1] }),
    .Y(\$abc$153262$new_n13654_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374824  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[8] [2] }),
    .Y(\$abc$153262$new_n13652_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374825  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[8] [3] }),
    .Y(\$abc$153262$new_n13650_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374826  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[8] [4] }),
    .Y(\$abc$153262$new_n13648_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374827  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[8] [5] }),
    .Y(\$abc$153262$new_n13646_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374828  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[8] [6] }),
    .Y(\$abc$153262$new_n13644_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374829  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[8] [7] }),
    .Y(\$abc$153262$new_n13642_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374830  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n4667__ , \BM_lamda_unit.cnt [3] }),
    .Y(\$abc$153262$new_n13641_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374831  (
    .A({ \Omega_Phy_unit.cnt [2:1], \Omega_Phy_unit.state [1], \Omega_Phy_unit.cnt [3], \Omega_Phy_unit.cnt [0] }),
    .Y(\$abc$153262$new_n13612_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374832  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 , \$auto$alumacc.cc:485:replace_alu$16964.X [0] }),
    .Y(\$abc$153262$new_n13595_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374833  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$auto$alumacc.cc:485:replace_alu$16964.X [0], \$abc$129531$auto$rtlil.cc:2715:NotGate$53939  }),
    .Y(\$abc$153262$new_n13577_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374834  (
    .A({ \$abc$129531$auto$rtlil.cc:2715:NotGate$53979 , \$abc$129531$auto$rtlil.cc:2715:NotGate$53939 , \$auto$alumacc.cc:485:replace_alu$16964.X [0] }),
    .Y(\$abc$153262$new_n13560_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374835  (
    .A({ \error_correction_unit.state [3], \error_correction_unit.op_cnt [0] }),
    .Y(\$abc$153262$new_n13542_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374836  (
    .A({ \error_correction_unit.state [3], \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [1] }),
    .Y(\$abc$153262$new_n13540_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374837  (
    .A({ \error_correction_unit.state [3], \error_correction_unit.op_cnt [2], \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [1] }),
    .Y(\$abc$153262$new_n13537_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374838  (
    .A({ \error_correction_unit.state [3], \error_correction_unit.op_cnt [3:2], \error_correction_unit.op_cnt [0], \error_correction_unit.op_cnt [1] }),
    .Y(\$abc$153262$new_n13534_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374839  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.OV [1], \error_correction_unit.rd[5] [1], \error_correction_unit.rd[1] [1] }),
    .Y(\$abc$153262$new_n13705_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374840  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.OV [3], \error_correction_unit.rd[5] [3], \error_correction_unit.rd[1] [3] }),
    .Y(\$abc$153262$new_n13699_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374841  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.OV [2], \error_correction_unit.rd[5] [2], \error_correction_unit.rd[1] [2] }),
    .Y(\$abc$153262$new_n13702_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0ccaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374842  (
    .A({ \error_correction_unit.state [5], \$abc$371688$new_new_n4624__ , \error_correction_unit.OV [0], \error_correction_unit.rd[5] [0], \error_correction_unit.rd[1] [0] }),
    .Y(\$abc$153262$new_n13708_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ccaa0000c0a0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374843  (
    .A({ \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \input_syndromes_unit.S_Ready , \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n13716_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374844  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[9] [7], \$abc$153262$new_n12267_ , \input_syndromes_unit.s8 [7] }),
    .Y(\$abc$153262$new_n13719_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374845  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[9] [6], \$abc$153262$new_n12270_ , \input_syndromes_unit.s8 [6] }),
    .Y(\$abc$153262$new_n13723_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374846  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[9] [5], \$abc$153262$new_n12273_ , \input_syndromes_unit.s8 [5] }),
    .Y(\$abc$153262$new_n13727_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374847  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[9] [4], \$abc$153262$new_n12276_ , \input_syndromes_unit.s8 [4] }),
    .Y(\$abc$153262$new_n13731_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374848  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[9] [3], \$abc$153262$new_n12279_ , \input_syndromes_unit.s8 [3] }),
    .Y(\$abc$153262$new_n13735_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374849  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[9] [2], \$abc$153262$new_n12282_ , \input_syndromes_unit.s8 [2] }),
    .Y(\$abc$153262$new_n13739_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374850  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[9] [1], \$abc$153262$new_n12285_ , \input_syndromes_unit.s8 [1] }),
    .Y(\$abc$153262$new_n13743_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374851  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [9], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[9] [0], \$abc$153262$new_n12288_ , \input_syndromes_unit.s8 [0] }),
    .Y(\$abc$153262$new_n13747_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h75570000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374852  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.cnt [2], \$abc$371688$new_new_n4667__ , \$abc$371688$new_new_n4664__ , \BM_lamda_unit.Step [4] }),
    .Y(\$abc$153262$new_n13778_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10ff0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374853  (
    .A({ \$abc$371688$new_new_n7132__ , \BM_lamda_unit.Step [4], \BM_lamda_unit.cnt [0], \BM_lamda_unit.cnt [1], \$abc$371688$new_new_n4664__  }),
    .Y(\$abc$153262$new_n13791_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374854  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12176_ , \BM_lamda_unit.T[1] [7] }),
    .Y(\$abc$153262$new_n13792_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374855  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12180_ , \BM_lamda_unit.T[1] [6] }),
    .Y(\$abc$153262$new_n13794_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374856  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12184_ , \BM_lamda_unit.T[1] [5] }),
    .Y(\$abc$153262$new_n13796_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374857  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12188_ , \BM_lamda_unit.T[1] [4] }),
    .Y(\$abc$153262$new_n13798_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374858  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12192_ , \BM_lamda_unit.T[1] [3] }),
    .Y(\$abc$153262$new_n13800_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374859  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12196_ , \BM_lamda_unit.T[1] [2] }),
    .Y(\$abc$153262$new_n13802_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hca)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374860  (
    .A({ \$abc$371688$new_new_n4567__ , \$abc$153262$new_n12200_ , \BM_lamda_unit.T[1] [1] }),
    .Y(\$abc$153262$new_n13804_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbbf0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374861  (
    .A({ \$abc$371688$new_new_n4567__ , \BM_lamda_unit.T[1] [0], \BM_lamda_unit.Step [4], \$abc$153262$new_n12204_  }),
    .Y(\$abc$153262$new_n13807_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hee00f010)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374862  (
    .A({ \$abc$140386$lo00 , \$abc$371688$new_new_n6688__ , \input_syndromes_unit.S_Ready , \Omega_Phy_unit.state [3], \Omega_Phy_unit.state [17] }),
    .Y(\$abc$153262$new_n13814_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374863  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [3], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[3] [7], \$abc$153262$new_n12267_ , \input_syndromes_unit.s2 [7] }),
    .Y(\$abc$153262$new_n13817_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374864  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [3], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[3] [6], \$abc$153262$new_n12270_ , \input_syndromes_unit.s2 [6] }),
    .Y(\$abc$153262$new_n13821_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374865  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [3], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[3] [5], \$abc$153262$new_n12273_ , \input_syndromes_unit.s2 [5] }),
    .Y(\$abc$153262$new_n13825_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374866  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [3], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[3] [4], \$abc$153262$new_n12276_ , \input_syndromes_unit.s2 [4] }),
    .Y(\$abc$153262$new_n13829_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374867  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [3], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[3] [3], \$abc$153262$new_n12279_ , \input_syndromes_unit.s2 [3] }),
    .Y(\$abc$153262$new_n13833_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374868  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [3], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[3] [2], \$abc$153262$new_n12282_ , \input_syndromes_unit.s2 [2] }),
    .Y(\$abc$153262$new_n13837_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374869  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [3], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[3] [1], \$abc$153262$new_n12285_ , \input_syndromes_unit.s2 [1] }),
    .Y(\$abc$153262$new_n13841_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374870  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [3], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[3] [0], \$abc$153262$new_n12288_ , \input_syndromes_unit.s2 [0] }),
    .Y(\$abc$153262$new_n13845_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374871  (
    .A({ \input_syndromes_unit.S_Ready , \$abc$140386$lo00  }),
    .Y(\$abc$153262$new_n12036_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h03c0000002a20022)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374872  (
    .A({ \$abc$140386$lo00 , \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.state [6], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.state [17], \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$new_n13853_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374873  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [6], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[6] [7], \$abc$153262$new_n12267_ , \input_syndromes_unit.s5 [7] }),
    .Y(\$abc$153262$new_n13856_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374874  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [6], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[6] [6], \$abc$153262$new_n12270_ , \input_syndromes_unit.s5 [6] }),
    .Y(\$abc$153262$new_n13860_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374875  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [6], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[6] [5], \$abc$153262$new_n12273_ , \input_syndromes_unit.s5 [5] }),
    .Y(\$abc$153262$new_n13864_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374876  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [6], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[6] [4], \$abc$153262$new_n12276_ , \input_syndromes_unit.s5 [4] }),
    .Y(\$abc$153262$new_n13868_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374877  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [6], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[6] [3], \$abc$153262$new_n12279_ , \input_syndromes_unit.s5 [3] }),
    .Y(\$abc$153262$new_n13872_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374878  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [6], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[6] [2], \$abc$153262$new_n12282_ , \input_syndromes_unit.s5 [2] }),
    .Y(\$abc$153262$new_n13876_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374879  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [6], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[6] [1], \$abc$153262$new_n12285_ , \input_syndromes_unit.s5 [1] }),
    .Y(\$abc$153262$new_n13880_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374880  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [6], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[6] [0], \$abc$153262$new_n12288_ , \input_syndromes_unit.s5 [0] }),
    .Y(\$abc$153262$new_n13884_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hee00f010)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374881  (
    .A({ \$abc$140386$lo00 , \$abc$371688$new_new_n6688__ , \input_syndromes_unit.S_Ready , \Omega_Phy_unit.state [2], \Omega_Phy_unit.state [17] }),
    .Y(\$abc$153262$new_n13890_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374882  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [2], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[2] [7], \$abc$153262$new_n12676_ , \input_syndromes_unit.s1 [7] }),
    .Y(\$abc$153262$new_n13893_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374883  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [2], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[2] [6], \$abc$153262$new_n12679_ , \input_syndromes_unit.s1 [6] }),
    .Y(\$abc$153262$new_n13897_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374884  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [2], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[2] [5], \$abc$153262$new_n12682_ , \input_syndromes_unit.s1 [5] }),
    .Y(\$abc$153262$new_n13901_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374885  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [2], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[2] [4], \$abc$153262$new_n12685_ , \input_syndromes_unit.s1 [4] }),
    .Y(\$abc$153262$new_n13905_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374886  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [2], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[2] [3], \$abc$153262$new_n12688_ , \input_syndromes_unit.s1 [3] }),
    .Y(\$abc$153262$new_n13909_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374887  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [2], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[2] [2], \$abc$153262$new_n12691_ , \input_syndromes_unit.s1 [2] }),
    .Y(\$abc$153262$new_n13913_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374888  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [2], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[2] [1], \$abc$153262$new_n12694_ , \input_syndromes_unit.s1 [1] }),
    .Y(\$abc$153262$new_n13917_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374889  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [2], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[2] [0], \$abc$153262$new_n12697_ , \input_syndromes_unit.s1 [0] }),
    .Y(\$abc$153262$new_n13921_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h03c0000002a20022)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374890  (
    .A({ \$abc$140386$lo00 , \$abc$371688$new_new_n4643__ , \Omega_Phy_unit.state [5], \Omega_Phy_unit.cnt [0], \Omega_Phy_unit.state [17], \input_syndromes_unit.S_Ready  }),
    .Y(\$abc$153262$new_n13927_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374891  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [5], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[5] [7], \$abc$153262$new_n12676_ , \input_syndromes_unit.s4 [7] }),
    .Y(\$abc$153262$new_n13930_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374892  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [5], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[5] [6], \$abc$153262$new_n12679_ , \input_syndromes_unit.s4 [6] }),
    .Y(\$abc$153262$new_n13934_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374893  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [5], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[5] [5], \$abc$153262$new_n12682_ , \input_syndromes_unit.s4 [5] }),
    .Y(\$abc$153262$new_n13938_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374894  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [5], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[5] [4], \$abc$153262$new_n12685_ , \input_syndromes_unit.s4 [4] }),
    .Y(\$abc$153262$new_n13942_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374895  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [5], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[5] [3], \$abc$153262$new_n12688_ , \input_syndromes_unit.s4 [3] }),
    .Y(\$abc$153262$new_n13946_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374896  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [5], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[5] [2], \$abc$153262$new_n12691_ , \input_syndromes_unit.s4 [2] }),
    .Y(\$abc$153262$new_n13950_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374897  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [5], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[5] [1], \$abc$153262$new_n12694_ , \input_syndromes_unit.s4 [1] }),
    .Y(\$abc$153262$new_n13954_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374898  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [5], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[5] [0], \$abc$153262$new_n12697_ , \input_syndromes_unit.s4 [0] }),
    .Y(\$abc$153262$new_n13958_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ccaa0000c0a0f0)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374899  (
    .A({ \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \input_syndromes_unit.S_Ready , \$abc$371688$new_new_n5516__ , \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n13964_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374900  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[8] [7], \$abc$153262$new_n12676_ , \input_syndromes_unit.s7 [7] }),
    .Y(\$abc$153262$new_n13967_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374901  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \$abc$371688$new_new_n6859__ , \Omega_Phy_unit.O[8] [6], \$abc$153262$new_n12679_ , \input_syndromes_unit.s7 [6] }),
    .Y(\$abc$153262$new_n13971_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374902  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \$abc$371688$new_new_n6856__ , \Omega_Phy_unit.O[8] [5], \$abc$153262$new_n12682_ , \input_syndromes_unit.s7 [5] }),
    .Y(\$abc$153262$new_n13975_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374903  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \$abc$371688$new_new_n6853__ , \Omega_Phy_unit.O[8] [4], \$abc$153262$new_n12685_ , \input_syndromes_unit.s7 [4] }),
    .Y(\$abc$153262$new_n13979_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374904  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \$abc$371688$new_new_n6850__ , \Omega_Phy_unit.O[8] [3], \$abc$153262$new_n12688_ , \input_syndromes_unit.s7 [3] }),
    .Y(\$abc$153262$new_n13983_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374905  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \$abc$371688$new_new_n6847__ , \Omega_Phy_unit.O[8] [2], \$abc$153262$new_n12691_ , \input_syndromes_unit.s7 [2] }),
    .Y(\$abc$153262$new_n13987_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374906  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \$abc$371688$new_new_n6874__ , \Omega_Phy_unit.O[8] [1], \$abc$153262$new_n12694_ , \input_syndromes_unit.s7 [1] }),
    .Y(\$abc$153262$new_n13991_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374907  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [8], \$abc$371688$new_new_n6871__ , \Omega_Phy_unit.O[8] [0], \$abc$153262$new_n12697_ , \input_syndromes_unit.s7 [0] }),
    .Y(\$abc$153262$new_n13995_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'haacf0000)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374908  (
    .A({ \$abc$371688$new_new_n7091__ , \Omega_Phy_unit.state [14], \$abc$140386$lo00 , \Omega_Phy_unit.state [17], \$abc$371688$new_new_n6688__  }),
    .Y(\$abc$153262$new_n14002_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcccccccc0ff0aaaa)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374909  (
    .A({ \Omega_Phy_unit.state [17], \Omega_Phy_unit.state [14], \$abc$371688$new_new_n6892__ , \Omega_Phy_unit.O[14] [7], \$abc$153262$new_n12676_ , \input_syndromes_unit.s13 [7] }),
    .Y(\$abc$153262$new_n14005_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374910  (
    .A(\input_syndromes_unit.ip1_1 [7]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233410 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374911  (
    .A(\out_stage_unit.out_done ),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233422 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374912  (
    .A(\$auto$ff.cc:740:flip_bits$233380 ),
    .Y(\input_syndromes_unit.unit1.ip1_0 [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374913  (
    .A(\$auto$ff.cc:740:flip_bits$233384 ),
    .Y(\input_syndromes_unit.unit1.ip1_0 [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374914  (
    .A(\$auto$ff.cc:740:flip_bits$233388 ),
    .Y(\input_syndromes_unit.unit1.ip1_0 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374915  (
    .A(\$auto$ff.cc:740:flip_bits$233392 ),
    .Y(\input_syndromes_unit.unit1.ip1_0 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374916  (
    .A(\$auto$ff.cc:740:flip_bits$233396 ),
    .Y(\input_syndromes_unit.unit1.ip1_0 [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374917  (
    .A(\$auto$ff.cc:740:flip_bits$233400 ),
    .Y(\input_syndromes_unit.unit1.ip1_0 [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374918  (
    .A(\$auto$ff.cc:740:flip_bits$233408 ),
    .Y(\input_syndromes_unit.unit1.ip1_0 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374919  (
    .A(\$auto$ff.cc:740:flip_bits$233412 ),
    .Y(\BM_lamda_unit.Step [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374920  (
    .A(\$auto$ff.cc:740:flip_bits$233420 ),
    .Y(DONE_ext)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374921  (
    .A(\$auto$ff.cc:740:flip_bits$233428 ),
    .Y(\error_correction_unit.RE_0 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374922  (
    .A(\transport_in2out_unit.RE ),
    .Y(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374923  (
    .A(\$abc$129531$auto$simplemap.cc:246:simplemap_eqne$38253 ),
    .Y(\lamda_roots_unit.cnt3 [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374924  (
    .A(RE1),
    .Y(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374925  (
    .A(\$iopadmap$reset ),
    .Y(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374926  (
    .A(RE2),
    .Y(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374927  (
    .A(\$auto$alumacc.cc:485:replace_alu$16844.X [0]),
    .Y(\lamda_roots_unit.V [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374928  (
    .A(\$abc$136354$lo014 ),
    .Y(\input_syndromes_unit.W_Add [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374929  (
    .A(\input_syndromes_unit.ip1_1 [0]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233382 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374930  (
    .A(\input_syndromes_unit.ip1_1 [1]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233386 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374931  (
    .A(\input_syndromes_unit.ip1_1 [2]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233390 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374932  (
    .A(\$abc$129531$lo068 ),
    .Y(\input_syndromes_unit.count_in [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374933  (
    .A(\$auto$alumacc.cc:485:replace_alu$16844.Y [2]),
    .Y(\lamda_roots_unit.V [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374934  (
    .A(\$abc$142879$lo1 ),
    .Y(\lamda_roots_unit.V [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374935  (
    .A(\error_correction_unit.state [4]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233430 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374936  (
    .A(\BM_lamda_unit.Step [7]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233414 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374937  (
    .A(\$abc$136354$lo010 ),
    .Y(\input_syndromes_unit.W_Add [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374938  (
    .A(\$auto$alumacc.cc:485:replace_alu$16844.X [7]),
    .Y(\lamda_roots_unit.V [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374939  (
    .A(\$auto$alumacc.cc:485:replace_alu$16844.X [6]),
    .Y(\lamda_roots_unit.V [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374940  (
    .A(\$auto$alumacc.cc:485:replace_alu$16844.X [5]),
    .Y(\lamda_roots_unit.V [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374941  (
    .A(\$auto$alumacc.cc:485:replace_alu$16844.X [4]),
    .Y(\lamda_roots_unit.V [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374942  (
    .A(\$abc$142879$lo3 ),
    .Y(\lamda_roots_unit.V [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374943  (
    .A(\$abc$129531$auto$rtlil.cc:2715:NotGate$53377 ),
    .Y(\input_syndromes_unit.count_in [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374944  (
    .A(\$abc$171203$new_n602_ ),
    .Y(\input_syndromes_unit.unit0.rom_instant.re )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374945  (
    .A(\$abc$135148$lo001 ),
    .Y(\input_syndromes_unit.unit0.F )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374946  (
    .A(\$abc$135148$lo000 ),
    .Y(\input_syndromes_unit.unit0.CE1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374947  (
    .A(\$abc$136354$lo011 ),
    .Y(\input_syndromes_unit.W_Add [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374948  (
    .A(\$abc$141469$lo2 ),
    .Y(\input_syndromes_unit.unit0.cnt203_5 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374949  (
    .A(\$abc$141469$lo3 ),
    .Y(\input_syndromes_unit.unit0.cnt203_5 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374950  (
    .A(\$abc$141469$lo6 ),
    .Y(\input_syndromes_unit.unit0.cnt203_5 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374951  (
    .A(\$abc$141521$lo2 ),
    .Y(\input_syndromes_unit.unit0.cnt203_0 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374952  (
    .A(\$abc$141521$lo3 ),
    .Y(\input_syndromes_unit.unit0.cnt203_0 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374953  (
    .A(\$abc$141573$lo2 ),
    .Y(\input_syndromes_unit.unit0.cnt203_1 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374954  (
    .A(\$abc$141573$lo3 ),
    .Y(\input_syndromes_unit.unit0.cnt203_1 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374955  (
    .A(\$abc$141573$lo6 ),
    .Y(\input_syndromes_unit.unit0.cnt203_1 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374956  (
    .A(\$abc$141625$lo2 ),
    .Y(\input_syndromes_unit.unit0.cnt203_2 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374957  (
    .A(\$abc$141625$lo3 ),
    .Y(\input_syndromes_unit.unit0.cnt203_2 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374958  (
    .A(\$abc$141677$lo2 ),
    .Y(\input_syndromes_unit.unit0.cnt203_3 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374959  (
    .A(\$abc$141677$lo3 ),
    .Y(\input_syndromes_unit.unit0.cnt203_3 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374960  (
    .A(\$abc$141677$lo6 ),
    .Y(\input_syndromes_unit.unit0.cnt203_3 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374961  (
    .A(\$abc$141729$lo2 ),
    .Y(\input_syndromes_unit.unit0.cnt203_4 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374962  (
    .A(\$abc$141729$lo3 ),
    .Y(\input_syndromes_unit.unit0.cnt203_4 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374963  (
    .A(\$abc$141729$lo6 ),
    .Y(\input_syndromes_unit.unit0.cnt203_4 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374964  (
    .A(\$abc$141781$lo2 ),
    .Y(\input_syndromes_unit.unit0.cnt203_6 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374965  (
    .A(\$abc$141781$lo3 ),
    .Y(\input_syndromes_unit.unit0.cnt203_6 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374966  (
    .A(\$abc$141781$lo6 ),
    .Y(\input_syndromes_unit.unit0.cnt203_6 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374967  (
    .A(\$abc$141833$lo2 ),
    .Y(\input_syndromes_unit.unit0.cnt203_7 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374968  (
    .A(\$abc$141833$lo3 ),
    .Y(\input_syndromes_unit.unit0.cnt203_7 [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374969  (
    .A(\$abc$141833$lo6 ),
    .Y(\input_syndromes_unit.unit0.cnt203_7 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374970  (
    .A(\transport_in2out_unit.Wr_done ),
    .Y(\$abc$153262$new_n11200_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374971  (
    .A(\$abc$148279$auto$rtlil.cc:2510:ReduceOr$17336 ),
    .Y(\input_syndromes_unit.WE )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374972  (
    .A(\out_stage_unit.cnt8 [0]),
    .Y(\$abc$153262$li2642_li2641 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374973  (
    .A(\$auto$ff.cc:740:flip_bits$233404 ),
    .Y(\input_syndromes_unit.unit1.ip1_0 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374974  (
    .A(\input_syndromes_unit.ip1_1 [4]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233398 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374975  (
    .A(\input_syndromes_unit.ip1_1 [6]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233406 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374976  (
    .A(\input_syndromes_unit.ip1_1 [5]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233402 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374977  (
    .A(\input_syndromes_unit.ip1_1 [3]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233394 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374978  (
    .A(\$abc$129531$lo067 ),
    .Y(\input_syndromes_unit.count_in [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374979  (
    .A(\$abc$136354$lo015 ),
    .Y(\input_syndromes_unit.W_Add [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374980  (
    .A(\$auto$ff.cc:740:flip_bits$233424 ),
    .Y(L_flag)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374981  (
    .A(\$abc$140386$lo00 ),
    .Y(\Omega_Phy_unit.state [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374982  (
    .A(\$auto$ff.cc:740:flip_bits$233416 ),
    .Y(state[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374983  (
    .A(R_flag),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233418 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374984  (
    .A(\$abc$143964$lo0 ),
    .Y(\error_correction_unit.state [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374985  (
    .A(\$abc$141781$lo7 ),
    .Y(\input_syndromes_unit.unit0.cnt203_6 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374986  (
    .A(\$abc$141833$lo7 ),
    .Y(\input_syndromes_unit.unit0.cnt203_7 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374987  (
    .A(state[2]),
    .Y(\$abc$371688$auto$rtlil.cc:2715:NotGate$233426 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374988  (
    .A(\$abc$141573$lo7 ),
    .Y(\input_syndromes_unit.unit0.cnt203_1 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374989  (
    .A(\$abc$141521$lo6 ),
    .Y(\input_syndromes_unit.unit0.cnt203_0 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374990  (
    .A(\$abc$141521$lo7 ),
    .Y(\input_syndromes_unit.unit0.cnt203_0 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374991  (
    .A(\$abc$141469$lo7 ),
    .Y(\input_syndromes_unit.unit0.cnt203_5 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374992  (
    .A(\$abc$141729$lo7 ),
    .Y(\input_syndromes_unit.unit0.cnt203_4 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374993  (
    .A(\$abc$141677$lo7 ),
    .Y(\input_syndromes_unit.unit0.cnt203_3 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374994  (
    .A(\$abc$141625$lo6 ),
    .Y(\input_syndromes_unit.unit0.cnt203_2 [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374995  (
    .A(\$abc$141625$lo7 ),
    .Y(\input_syndromes_unit.unit0.cnt203_2 [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374996  (
    .A(\$auto$alumacc.cc:485:replace_alu$16964.X [0]),
    .Y(\input_syndromes_unit.cnt8 [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374997  (
    .A(\$abc$129531$auto$rtlil.cc:2715:NotGate$53939 ),
    .Y(\input_syndromes_unit.cnt8 [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$371688$auto$blifparse.cc:535:parse_blif$374998  (
    .A(\$abc$129531$auto$rtlil.cc:2715:NotGate$53979 ),
    .Y(\input_syndromes_unit.cnt8 [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:265:execute$374999  (
    .I(\$iopadmap$clk ),
    .O(\BM_lamda_unit.clk )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.CE  (
    .EN(1'h1),
    .I(CE),
    .O(\$iopadmap$CE )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.CEO  (
    .I(\$iopadmap$CEO ),
    .O(CEO)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Out_byte  (
    .I(\out_stage_unit.Out_byte [0]),
    .O(Out_byte[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Out_byte_1  (
    .I(\out_stage_unit.Out_byte [1]),
    .O(Out_byte[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Out_byte_2  (
    .I(\out_stage_unit.Out_byte [2]),
    .O(Out_byte[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Out_byte_3  (
    .I(\out_stage_unit.Out_byte [3]),
    .O(Out_byte[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Out_byte_4  (
    .I(\out_stage_unit.Out_byte [4]),
    .O(Out_byte[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Out_byte_5  (
    .I(\out_stage_unit.Out_byte [5]),
    .O(Out_byte[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Out_byte_6  (
    .I(\out_stage_unit.Out_byte [6]),
    .O(Out_byte[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Out_byte_7  (
    .I(\out_stage_unit.Out_byte [7]),
    .O(Out_byte[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$RS_dec_top.Valid_out  (
    .I(\out_stage_unit.Valid_out ),
    .O(Valid_out)
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.clk  (
    .EN(1'h1),
    .I(clk),
    .O(\$iopadmap$clk )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.input_byte  (
    .EN(1'h1),
    .I(input_byte[0]),
    .O(\$iopadmap$input_byte [0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.input_byte_1  (
    .EN(1'h1),
    .I(input_byte[1]),
    .O(\$iopadmap$input_byte [1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.input_byte_2  (
    .EN(1'h1),
    .I(input_byte[2]),
    .O(\$iopadmap$input_byte [2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.input_byte_3  (
    .EN(1'h1),
    .I(input_byte[3]),
    .O(\$iopadmap$input_byte [3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.input_byte_4  (
    .EN(1'h1),
    .I(input_byte[4]),
    .O(\$iopadmap$input_byte [4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.input_byte_5  (
    .EN(1'h1),
    .I(input_byte[5]),
    .O(\$iopadmap$input_byte [5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.input_byte_6  (
    .EN(1'h1),
    .I(input_byte[6]),
    .O(\$iopadmap$input_byte [6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.input_byte_7  (
    .EN(1'h1),
    .I(input_byte[7]),
    .O(\$iopadmap$input_byte [7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$RS_dec_top.reset  (
    .EN(1'h1),
    .I(reset),
    .O(\$iopadmap$reset )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo001_227740  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19349_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$abc$135148$lo001 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo121_227741  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233382 ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$auto$ff.cc:740:flip_bits$233380 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo122_227742  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233386 ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$auto$ff.cc:740:flip_bits$233384 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo123_227743  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233390 ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$auto$ff.cc:740:flip_bits$233388 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo124_227744  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233394 ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$auto$ff.cc:740:flip_bits$233392 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo125_227745  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233398 ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$auto$ff.cc:740:flip_bits$233396 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo126_227746  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233402 ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$auto$ff.cc:740:flip_bits$233400 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo127_227747  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233406 ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$auto$ff.cc:740:flip_bits$233404 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$135148$lo128_227748  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233410 ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\$auto$ff.cc:740:flip_bits$233408 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$136354$lo010_227749  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18419_ ),
    .E(\$iopadmap$CE ),
    .Q(\$abc$136354$lo010 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$136354$lo011_227750  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18416_ ),
    .E(\$iopadmap$CE ),
    .Q(\$abc$136354$lo011 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$136354$lo014_227751  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18406_ ),
    .E(\$iopadmap$CE ),
    .Q(\$abc$136354$lo014 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$136354$lo015_227752  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18404_ ),
    .E(\$iopadmap$CE ),
    .Q(\$abc$136354$lo015 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$140386$lo00_227753  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16434_ ),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\$abc$140386$lo00 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141469$lo2_227754  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15555_ ),
    .E(\$abc$153262$new_n14357_ ),
    .Q(\$abc$141469$lo2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141469$lo3_227755  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15552_ ),
    .E(\$abc$153262$new_n14357_ ),
    .Q(\$abc$141469$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141469$lo6_227756  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15542_ ),
    .E(\$abc$153262$new_n14357_ ),
    .Q(\$abc$141469$lo6 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141469$lo7_227757  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15540_ ),
    .E(\$abc$153262$new_n14357_ ),
    .Q(\$abc$141469$lo7 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141521$lo2_227758  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15531_ ),
    .E(\$abc$153262$new_n14408_ ),
    .Q(\$abc$141521$lo2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141521$lo3_227759  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15528_ ),
    .E(\$abc$153262$new_n14408_ ),
    .Q(\$abc$141521$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141521$lo6_227760  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15518_ ),
    .E(\$abc$153262$new_n14408_ ),
    .Q(\$abc$141521$lo6 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141521$lo7_227761  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15516_ ),
    .E(\$abc$153262$new_n14408_ ),
    .Q(\$abc$141521$lo7 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141573$lo2_227762  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15510_ ),
    .E(\$abc$153262$new_n14397_ ),
    .Q(\$abc$141573$lo2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141573$lo3_227763  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15507_ ),
    .E(\$abc$153262$new_n14397_ ),
    .Q(\$abc$141573$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141573$lo6_227764  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15497_ ),
    .E(\$abc$153262$new_n14397_ ),
    .Q(\$abc$141573$lo6 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141573$lo7_227765  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15495_ ),
    .E(\$abc$153262$new_n14397_ ),
    .Q(\$abc$141573$lo7 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$141625$lo2_227766  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15489_ ),
    .E(\$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] ),
    .Q(\$abc$141625$lo2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$141625$lo3_227767  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15486_ ),
    .E(\$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] ),
    .Q(\$abc$141625$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$141625$lo6_227768  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15476_ ),
    .E(\$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] ),
    .Q(\$abc$141625$lo6 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$141625$lo7_227769  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15474_ ),
    .E(\$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] ),
    .Q(\$abc$141625$lo7 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141677$lo2_227770  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15468_ ),
    .E(\$abc$153262$new_n14377_ ),
    .Q(\$abc$141677$lo2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141677$lo3_227771  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15465_ ),
    .E(\$abc$153262$new_n14377_ ),
    .Q(\$abc$141677$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141677$lo6_227772  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15455_ ),
    .E(\$abc$153262$new_n14377_ ),
    .Q(\$abc$141677$lo6 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141677$lo7_227773  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15453_ ),
    .E(\$abc$153262$new_n14377_ ),
    .Q(\$abc$141677$lo7 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$141729$lo2_227774  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15447_ ),
    .E(\$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$abc$141729$lo2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$141729$lo3_227775  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15444_ ),
    .E(\$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$abc$141729$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$141729$lo6_227776  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15434_ ),
    .E(\$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$abc$141729$lo6 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$141729$lo7_227777  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15432_ ),
    .E(\$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$abc$141729$lo7 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141781$lo2_227778  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15426_ ),
    .E(\$abc$153262$new_n14347_ ),
    .Q(\$abc$141781$lo2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141781$lo3_227779  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15423_ ),
    .E(\$abc$153262$new_n14347_ ),
    .Q(\$abc$141781$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141781$lo6_227780  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15413_ ),
    .E(\$abc$153262$new_n14347_ ),
    .Q(\$abc$141781$lo6 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141781$lo7_227781  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15411_ ),
    .E(\$abc$153262$new_n14347_ ),
    .Q(\$abc$141781$lo7 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141833$lo2_227782  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15405_ ),
    .E(\$abc$153262$new_n15385_ ),
    .Q(\$abc$141833$lo2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141833$lo3_227783  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15402_ ),
    .E(\$abc$153262$new_n15385_ ),
    .Q(\$abc$141833$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141833$lo6_227784  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15392_ ),
    .E(\$abc$153262$new_n15385_ ),
    .Q(\$abc$141833$lo6 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$141833$lo7_227785  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15390_ ),
    .E(\$abc$153262$new_n15385_ ),
    .Q(\$abc$141833$lo7 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$142608$lo0_227786  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233414 ),
    .E(\$abc$153262$new_n14948_ ),
    .Q(\$auto$ff.cc:740:flip_bits$233412 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$142879$lo1_227787  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14934_ ),
    .E(\lamda_roots_unit.cnt3 [1]),
    .Q(\$abc$142879$lo1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$142879$lo3_227788  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14928_ ),
    .E(\lamda_roots_unit.cnt3 [1]),
    .Q(\$abc$142879$lo3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$abc$143964$lo0_227789  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14290_ ),
    .E(\$abc$153262$new_n14274_ ),
    .Q(\$abc$143964$lo0 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$abc$147390$lo0_227790  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233418 ),
    .E(\$abc$371688$techmap$techmap234779\RS_dec_top:state[2]_227725.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$ff.cc:740:flip_bits$233416 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$alumacc.cc:485:replace_alu$16844.X[0]_227791  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14936_ ),
    .E(\lamda_roots_unit.cnt3 [1]),
    .Q(\$auto$alumacc.cc:485:replace_alu$16844.X [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$alumacc.cc:485:replace_alu$16844.X[4]_227792  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14924_ ),
    .E(\lamda_roots_unit.cnt3 [1]),
    .Q(\$auto$alumacc.cc:485:replace_alu$16844.X [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$alumacc.cc:485:replace_alu$16844.X[5]_227793  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14921_ ),
    .E(\lamda_roots_unit.cnt3 [1]),
    .Q(\$auto$alumacc.cc:485:replace_alu$16844.X [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$alumacc.cc:485:replace_alu$16844.X[6]_227794  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14917_ ),
    .E(\lamda_roots_unit.cnt3 [1]),
    .Q(\$auto$alumacc.cc:485:replace_alu$16844.X [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$alumacc.cc:485:replace_alu$16844.X[7]_227795  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14914_ ),
    .E(\lamda_roots_unit.cnt3 [1]),
    .Q(\$auto$alumacc.cc:485:replace_alu$16844.X [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$alumacc.cc:485:replace_alu$16844.Y[2]_227796  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14931_ ),
    .E(\lamda_roots_unit.cnt3 [1]),
    .Q(\$auto$alumacc.cc:485:replace_alu$16844.Y [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17319[0]_227797  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_0.data_out [0]),
    .E(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17319 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17319[1]_227798  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_0.data_out [1]),
    .E(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17319 [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17319[2]_227799  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_0.data_out [2]),
    .E(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17319 [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17319[3]_227800  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_0.data_out [3]),
    .E(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17319 [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17319[4]_227801  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_0.data_out [4]),
    .E(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17319 [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17319[5]_227802  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_0.data_out [5]),
    .E(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17319 [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17319[6]_227803  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_0.data_out [6]),
    .E(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17319 [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17319[7]_227804  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_0.data_out [7]),
    .E(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17319 [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17329[0]_227805  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_1.data_out [0]),
    .E(\transport_in2out_unit.RE ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17329 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17329[1]_227806  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_1.data_out [1]),
    .E(\transport_in2out_unit.RE ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17329 [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17329[2]_227807  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_1.data_out [2]),
    .E(\transport_in2out_unit.RE ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17329 [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17329[3]_227808  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_1.data_out [3]),
    .E(\transport_in2out_unit.RE ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17329 [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17329[4]_227809  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_1.data_out [4]),
    .E(\transport_in2out_unit.RE ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17329 [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17329[5]_227810  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_1.data_out [5]),
    .E(\transport_in2out_unit.RE ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17329 [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17329[6]_227811  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_1.data_out [6]),
    .E(\transport_in2out_unit.RE ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17329 [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17329[7]_227812  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.mem_in_1.data_out [7]),
    .E(\transport_in2out_unit.RE ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17329 [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17340[0]_227813  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.out_GF_dec [0]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17340 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17340[1]_227814  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.out_GF_dec [1]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17340 [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17340[2]_227815  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.out_GF_dec [2]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17340 [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17340[3]_227816  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.out_GF_dec [3]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17340 [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17340[4]_227817  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.out_GF_dec [4]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17340 [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17340[5]_227818  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.out_GF_dec [5]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17340 [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17340[6]_227819  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.out_GF_dec [6]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17340 [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17340[7]_227820  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.out_GF_dec [7]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17340 [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17348[0]_227821  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.out_GF_dec [0]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17348 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17348[1]_227822  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.out_GF_dec [1]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17348 [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17348[2]_227823  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.out_GF_dec [2]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17348 [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17348[3]_227824  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.out_GF_dec [3]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17348 [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17348[4]_227825  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.out_GF_dec [4]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17348 [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17348[5]_227826  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.out_GF_dec [5]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17348 [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17348[6]_227827  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.out_GF_dec [6]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17348 [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17348[7]_227828  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.out_GF_dec [7]),
    .E(\$abc$171203$new_n602_ ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17348 [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[0]_227829  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_1.data_out [0]),
    .E(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17356 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[1]_227830  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_1.data_out [1]),
    .E(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17356 [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[2]_227831  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_1.data_out [2]),
    .E(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17356 [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[3]_227832  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_1.data_out [3]),
    .E(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17356 [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[4]_227833  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_1.data_out [4]),
    .E(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17356 [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_1.data_out [5]),
    .E(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17356 [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[6]_227835  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_1.data_out [6]),
    .E(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17356 [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[7]_227836  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_1.data_out [7]),
    .E(\$abc$371688$techmap$techmap269906\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17356[5]_227834.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17356 [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[0]_227837  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_2.data_out [0]),
    .E(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17366 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_2.data_out [1]),
    .E(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17366 [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[2]_227839  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_2.data_out [2]),
    .E(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17366 [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[3]_227840  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_2.data_out [3]),
    .E(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17366 [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[4]_227841  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_2.data_out [4]),
    .E(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17366 [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[5]_227842  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_2.data_out [5]),
    .E(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17366 [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[6]_227843  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_2.data_out [6]),
    .E(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17366 [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[7]_227844  (
    .C(\BM_lamda_unit.clk ),
    .D(\mem_out_2.data_out [7]),
    .E(\$abc$371688$techmap$techmap283042\RS_dec_top:$auto$memory_libmap.cc:2436:execute$17366[1]_227838.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\$auto$memory_libmap.cc:2436:execute$17366 [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.D[0]_227845  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16477_ ),
    .E(\$abc$153262$new_n16446_ ),
    .Q(\BM_lamda_unit.D [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.D[1]_227846  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16473_ ),
    .E(\$abc$153262$new_n16446_ ),
    .Q(\BM_lamda_unit.D [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.D[2]_227847  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16469_ ),
    .E(\$abc$153262$new_n16446_ ),
    .Q(\BM_lamda_unit.D [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.D[3]_227848  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16465_ ),
    .E(\$abc$153262$new_n16446_ ),
    .Q(\BM_lamda_unit.D [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.D[4]_227849  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16461_ ),
    .E(\$abc$153262$new_n16446_ ),
    .Q(\BM_lamda_unit.D [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.D[5]_227850  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16457_ ),
    .E(\$abc$153262$new_n16446_ ),
    .Q(\BM_lamda_unit.D [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.D[6]_227851  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16453_ ),
    .E(\$abc$153262$new_n16446_ ),
    .Q(\BM_lamda_unit.D [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.D[7]_227852  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16449_ ),
    .E(\$abc$153262$new_n16446_ ),
    .Q(\BM_lamda_unit.D [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.IS_255_1_227853  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17675_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.IS_255_1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[1][0]_227854  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16622_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[1][1]_227855  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16619_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[1][2]_227856  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16617_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[1][3]_227857  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16615_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[1][4]_227858  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16613_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[1][5]_227859  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16611_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[1][6]_227860  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16609_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[1][7]_227861  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16607_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[2][0]_227862  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16605_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[2][1]_227863  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16603_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[2][2]_227864  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16601_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[2][3]_227865  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16599_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[2][4]_227866  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16597_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[2][5]_227867  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16595_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[2][6]_227868  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16593_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[2][7]_227869  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16591_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[3][0]_227870  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16589_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[3][1]_227871  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16587_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[3][2]_227872  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16585_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[3][3]_227873  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16583_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[3][4]_227874  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16581_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[3][5]_227875  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16579_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[3][6]_227876  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16577_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[3][7]_227877  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16575_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[4][0]_227878  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16573_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[4][1]_227879  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16571_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[4][2]_227880  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16569_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[4][3]_227881  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16567_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[4][4]_227882  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16565_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[4][5]_227883  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16563_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[4][6]_227884  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16561_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[4][7]_227885  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16559_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[5][0]_227886  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16557_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[5][1]_227887  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16555_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[5][2]_227888  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16553_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[5][3]_227889  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16551_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[5][4]_227890  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16549_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[5][5]_227891  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16547_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[5][6]_227892  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16545_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[5][7]_227893  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16543_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[6][0]_227894  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16541_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[6][1]_227895  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16539_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[6][2]_227896  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16537_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[6][3]_227897  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16535_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[6][4]_227898  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16533_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[6][5]_227899  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16531_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[6][6]_227900  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16529_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[6][7]_227901  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16527_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[7][0]_227902  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16525_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[7][1]_227903  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16523_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[7][2]_227904  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16521_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[7][3]_227905  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16519_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[7][4]_227906  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16517_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[7][5]_227907  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16515_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[7][6]_227908  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16513_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[7][7]_227909  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16511_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[8][0]_227910  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16509_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[8][1]_227911  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16507_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[8][2]_227912  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16505_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[8][3]_227913  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16503_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[8][4]_227914  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16501_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[8][5]_227915  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16499_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[8][6]_227916  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16497_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[8][7]_227917  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16495_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[9][0]_227918  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16493_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[9] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[9][1]_227919  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16491_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[9] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[9][2]_227920  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16489_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[9] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[9][3]_227921  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16487_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[9] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[9][4]_227922  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16485_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[9] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[9][5]_227923  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16483_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[9] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[9][6]_227924  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16481_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[9] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L[9][7]_227925  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16479_ ),
    .E(\$abc$153262$new_n12968_ ),
    .Q(\BM_lamda_unit.L[9] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.L_ready_227926  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.Step [7]),
    .E(\$abc$153262$new_n12244_ ),
    .Q(\BM_lamda_unit.L_ready ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[1][0]_227927  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13185_ ),
    .E(\$abc$153262$new_n13176_ ),
    .Q(\BM_lamda_unit.Lt[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[1][1]_227928  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n13176_ ),
    .Q(\BM_lamda_unit.Lt[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[1][2]_227929  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n13176_ ),
    .Q(\BM_lamda_unit.Lt[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[1][3]_227930  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n13176_ ),
    .Q(\BM_lamda_unit.Lt[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[1][4]_227931  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n13176_ ),
    .Q(\BM_lamda_unit.Lt[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[1][5]_227932  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n13176_ ),
    .Q(\BM_lamda_unit.Lt[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[1][6]_227933  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n13176_ ),
    .Q(\BM_lamda_unit.Lt[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[1][7]_227934  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n13176_ ),
    .Q(\BM_lamda_unit.Lt[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[2][0]_227935  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12604_ ),
    .E(\$abc$153262$new_n12609_ ),
    .Q(\BM_lamda_unit.Lt[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[2][1]_227936  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n12609_ ),
    .Q(\BM_lamda_unit.Lt[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[2][2]_227937  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n12609_ ),
    .Q(\BM_lamda_unit.Lt[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[2][3]_227938  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n12609_ ),
    .Q(\BM_lamda_unit.Lt[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[2][4]_227939  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n12609_ ),
    .Q(\BM_lamda_unit.Lt[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[2][5]_227940  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n12609_ ),
    .Q(\BM_lamda_unit.Lt[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[2][6]_227941  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n12609_ ),
    .Q(\BM_lamda_unit.Lt[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[2][7]_227942  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n12609_ ),
    .Q(\BM_lamda_unit.Lt[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[3][0]_227943  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12604_ ),
    .E(\$abc$153262$new_n12715_ ),
    .Q(\BM_lamda_unit.Lt[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[3][1]_227944  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n12715_ ),
    .Q(\BM_lamda_unit.Lt[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[3][2]_227945  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n12715_ ),
    .Q(\BM_lamda_unit.Lt[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[3][3]_227946  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n12715_ ),
    .Q(\BM_lamda_unit.Lt[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[3][4]_227947  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n12715_ ),
    .Q(\BM_lamda_unit.Lt[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[3][5]_227948  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n12715_ ),
    .Q(\BM_lamda_unit.Lt[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[3][6]_227949  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n12715_ ),
    .Q(\BM_lamda_unit.Lt[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[3][7]_227950  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n12715_ ),
    .Q(\BM_lamda_unit.Lt[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[4][0]_227951  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12604_ ),
    .E(\$abc$153262$new_n12703_ ),
    .Q(\BM_lamda_unit.Lt[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[4][1]_227952  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n12703_ ),
    .Q(\BM_lamda_unit.Lt[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[4][2]_227953  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n12703_ ),
    .Q(\BM_lamda_unit.Lt[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[4][3]_227954  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n12703_ ),
    .Q(\BM_lamda_unit.Lt[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[4][4]_227955  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n12703_ ),
    .Q(\BM_lamda_unit.Lt[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[4][5]_227956  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n12703_ ),
    .Q(\BM_lamda_unit.Lt[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[4][6]_227957  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n12703_ ),
    .Q(\BM_lamda_unit.Lt[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[4][7]_227958  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n12703_ ),
    .Q(\BM_lamda_unit.Lt[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[5][0]_227959  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12604_ ),
    .E(\$abc$153262$new_n12727_ ),
    .Q(\BM_lamda_unit.Lt[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[5][1]_227960  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n12727_ ),
    .Q(\BM_lamda_unit.Lt[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[5][2]_227961  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n12727_ ),
    .Q(\BM_lamda_unit.Lt[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[5][3]_227962  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n12727_ ),
    .Q(\BM_lamda_unit.Lt[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[5][4]_227963  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n12727_ ),
    .Q(\BM_lamda_unit.Lt[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[5][5]_227964  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n12727_ ),
    .Q(\BM_lamda_unit.Lt[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[5][6]_227965  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n12727_ ),
    .Q(\BM_lamda_unit.Lt[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[5][7]_227966  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n12727_ ),
    .Q(\BM_lamda_unit.Lt[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[6][0]_227967  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12604_ ),
    .E(\$abc$153262$new_n12445_ ),
    .Q(\BM_lamda_unit.Lt[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[6][1]_227968  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n12445_ ),
    .Q(\BM_lamda_unit.Lt[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[6][2]_227969  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n12445_ ),
    .Q(\BM_lamda_unit.Lt[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[6][3]_227970  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n12445_ ),
    .Q(\BM_lamda_unit.Lt[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[6][4]_227971  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n12445_ ),
    .Q(\BM_lamda_unit.Lt[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[6][5]_227972  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n12445_ ),
    .Q(\BM_lamda_unit.Lt[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[6][6]_227973  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n12445_ ),
    .Q(\BM_lamda_unit.Lt[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[6][7]_227974  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n12445_ ),
    .Q(\BM_lamda_unit.Lt[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[7][0]_227975  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12604_ ),
    .E(\$abc$153262$new_n12621_ ),
    .Q(\BM_lamda_unit.Lt[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[7][1]_227976  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n12621_ ),
    .Q(\BM_lamda_unit.Lt[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[7][2]_227977  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n12621_ ),
    .Q(\BM_lamda_unit.Lt[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[7][3]_227978  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n12621_ ),
    .Q(\BM_lamda_unit.Lt[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[7][4]_227979  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n12621_ ),
    .Q(\BM_lamda_unit.Lt[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[7][5]_227980  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n12621_ ),
    .Q(\BM_lamda_unit.Lt[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[7][6]_227981  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n12621_ ),
    .Q(\BM_lamda_unit.Lt[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[7][7]_227982  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n12621_ ),
    .Q(\BM_lamda_unit.Lt[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[8][0]_227983  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12604_ ),
    .E(\$abc$153262$new_n12762_ ),
    .Q(\BM_lamda_unit.Lt[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[8][1]_227984  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n12762_ ),
    .Q(\BM_lamda_unit.Lt[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[8][2]_227985  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n12762_ ),
    .Q(\BM_lamda_unit.Lt[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[8][3]_227986  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n12762_ ),
    .Q(\BM_lamda_unit.Lt[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[8][4]_227987  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n12762_ ),
    .Q(\BM_lamda_unit.Lt[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[8][5]_227988  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n12762_ ),
    .Q(\BM_lamda_unit.Lt[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[8][6]_227989  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n12762_ ),
    .Q(\BM_lamda_unit.Lt[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[8][7]_227990  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n12762_ ),
    .Q(\BM_lamda_unit.Lt[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[9][0]_227991  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12604_ ),
    .E(\$abc$153262$new_n14869_ ),
    .Q(\BM_lamda_unit.Lt[9] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[9][1]_227992  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12586_ ),
    .E(\$abc$153262$new_n14869_ ),
    .Q(\BM_lamda_unit.Lt[9] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[9][2]_227993  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12568_ ),
    .E(\$abc$153262$new_n14869_ ),
    .Q(\BM_lamda_unit.Lt[9] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[9][3]_227994  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12550_ ),
    .E(\$abc$153262$new_n14869_ ),
    .Q(\BM_lamda_unit.Lt[9] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[9][4]_227995  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12532_ ),
    .E(\$abc$153262$new_n14869_ ),
    .Q(\BM_lamda_unit.Lt[9] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[9][5]_227996  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12514_ ),
    .E(\$abc$153262$new_n14869_ ),
    .Q(\BM_lamda_unit.Lt[9] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[9][6]_227997  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12496_ ),
    .E(\$abc$153262$new_n14869_ ),
    .Q(\BM_lamda_unit.Lt[9] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Lt[9][7]_227998  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12478_ ),
    .E(\$abc$153262$new_n14869_ ),
    .Q(\BM_lamda_unit.Lt[9] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.N[0]_227999  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12990_ ),
    .E(\$abc$153262$new_n12969_ ),
    .Q(\BM_lamda_unit.N [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.N[1]_228000  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12988_ ),
    .E(\$abc$153262$new_n12969_ ),
    .Q(\BM_lamda_unit.N [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.N[2]_228001  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12985_ ),
    .E(\$abc$153262$new_n12969_ ),
    .Q(\BM_lamda_unit.N [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.N[3]_228002  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12982_ ),
    .E(\$abc$153262$new_n12969_ ),
    .Q(\BM_lamda_unit.N [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[10][0]_228003  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s9 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[10] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[10][1]_228004  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s9 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[10] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[10][2]_228005  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s9 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[10] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[10][3]_228006  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s9 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[10] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[10][4]_228007  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s9 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[10] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[10][5]_228008  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s9 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[10] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[10][6]_228009  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s9 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[10] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[10][7]_228010  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s9 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[10] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[11][0]_228011  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s10 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[11] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[11][1]_228012  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s10 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[11] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[11][2]_228013  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s10 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[11] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[11][3]_228014  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s10 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[11] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[11][4]_228015  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s10 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[11] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[11][5]_228016  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s10 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[11] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[11][6]_228017  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s10 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[11] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[11][7]_228018  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s10 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[11] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[12][0]_228019  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s11 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[12] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[12][1]_228020  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s11 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[12] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[12][2]_228021  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s11 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[12] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[12][3]_228022  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s11 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[12] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[12][4]_228023  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s11 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[12] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[12][5]_228024  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s11 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[12] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[12][6]_228025  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s11 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[12] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[12][7]_228026  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s11 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[12] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[13][0]_228027  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s12 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[13] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[13][1]_228028  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s12 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[13] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[13][2]_228029  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s12 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[13] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[13][3]_228030  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s12 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[13] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[13][4]_228031  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s12 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[13] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[13][5]_228032  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s12 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[13] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[13][6]_228033  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s12 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[13] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[13][7]_228034  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s12 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[13] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[14][0]_228035  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s13 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[14] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[14][1]_228036  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s13 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[14] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[14][2]_228037  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s13 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[14] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[14][3]_228038  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s13 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[14] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[14][4]_228039  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s13 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[14] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[14][5]_228040  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s13 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[14] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[14][6]_228041  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s13 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[14] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[14][7]_228042  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s13 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[14] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[15][0]_228043  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s14 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[15] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[15][1]_228044  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s14 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[15] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[15][2]_228045  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s14 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[15] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[15][3]_228046  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s14 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[15] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[15][4]_228047  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s14 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[15] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[15][5]_228048  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s14 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[15] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[15][6]_228049  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s14 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[15] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[15][7]_228050  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s14 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[15] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[16][0]_228051  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s15 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[16] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[16][1]_228052  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s15 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[16] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[16][2]_228053  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s15 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[16] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[16][3]_228054  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s15 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[16] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[16][4]_228055  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s15 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[16] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[16][5]_228056  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s15 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[16] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[16][6]_228057  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s15 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[16] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[16][7]_228058  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s15 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[16] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[1][0]_228059  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[1][1]_228060  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[1][2]_228061  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[1][3]_228062  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[1][4]_228063  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[1][5]_228064  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[1][6]_228065  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[1][7]_228066  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[2][0]_228067  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s1 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[2][1]_228068  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s1 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[2][2]_228069  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s1 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[2][3]_228070  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s1 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[2][4]_228071  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s1 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[2][5]_228072  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s1 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[2][6]_228073  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s1 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[2][7]_228074  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s1 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[3][0]_228075  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s2 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[3][1]_228076  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s2 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[3][2]_228077  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s2 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[3][3]_228078  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s2 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[3][4]_228079  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s2 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[3][5]_228080  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s2 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[3][6]_228081  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s2 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[3][7]_228082  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s2 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[4][0]_228083  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s3 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[4][1]_228084  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s3 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[4][2]_228085  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s3 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[4][3]_228086  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s3 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[4][4]_228087  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s3 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[4][5]_228088  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s3 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[4][6]_228089  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s3 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[4][7]_228090  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s3 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[5][0]_228091  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s4 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[5][1]_228092  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s4 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[5][2]_228093  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s4 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[5][3]_228094  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s4 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[5][4]_228095  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s4 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[5][5]_228096  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s4 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[5][6]_228097  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s4 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[5][7]_228098  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s4 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[6][0]_228099  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s5 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[6][1]_228100  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s5 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[6][2]_228101  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s5 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[6][3]_228102  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s5 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[6][4]_228103  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s5 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[6][5]_228104  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s5 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[6][6]_228105  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s5 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[6][7]_228106  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s5 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[7][0]_228107  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s6 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[7][1]_228108  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s6 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[7][2]_228109  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s6 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[7][3]_228110  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s6 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[7][4]_228111  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s6 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[7][5]_228112  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s6 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[7][6]_228113  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s6 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[7][7]_228114  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s6 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[8][0]_228115  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s7 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[8][1]_228116  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s7 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[8][2]_228117  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s7 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[8][3]_228118  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s7 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[8][4]_228119  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s7 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[8][5]_228120  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s7 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[8][6]_228121  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s7 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[8][7]_228122  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s7 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[9][0]_228123  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s8 [0]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[9] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[9][1]_228124  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s8 [1]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[9] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[9][2]_228125  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s8 [2]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[9] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[9][3]_228126  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s8 [3]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[9] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[9][4]_228127  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s8 [4]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[9] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[9][5]_228128  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s8 [5]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[9] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[9][6]_228129  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s8 [6]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[9] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:BM_lamda_unit.S[9][7]_228130  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s8 [7]),
    .E(\$abc$371688$techmap$techmap237397\RS_dec_top:BM_lamda_unit.S[8][0]_228115.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\BM_lamda_unit.S[9] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Step[1]_228131  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15202_ ),
    .E(\$abc$153262$new_n14948_ ),
    .Q(\BM_lamda_unit.Step [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Step[3]_228132  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15197_ ),
    .E(\$abc$153262$new_n14948_ ),
    .Q(\BM_lamda_unit.Step [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Step[4]_228133  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.Step [3]),
    .E(\$abc$153262$new_n14948_ ),
    .Q(\BM_lamda_unit.Step [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Step[5]_228134  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15193_ ),
    .E(\$abc$153262$new_n14948_ ),
    .Q(\BM_lamda_unit.Step [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.Step[6]_228135  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.Step [5]),
    .E(\$abc$153262$new_n14948_ ),
    .Q(\BM_lamda_unit.Step [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[10][0]_228144  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12205_ ),
    .E(\$abc$153262$new_n12173_ ),
    .Q(\BM_lamda_unit.T[10] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[10][1]_228145  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12201_ ),
    .E(\$abc$153262$new_n12173_ ),
    .Q(\BM_lamda_unit.T[10] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[10][2]_228146  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12197_ ),
    .E(\$abc$153262$new_n12173_ ),
    .Q(\BM_lamda_unit.T[10] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[10][3]_228147  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12193_ ),
    .E(\$abc$153262$new_n12173_ ),
    .Q(\BM_lamda_unit.T[10] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[10][4]_228148  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12189_ ),
    .E(\$abc$153262$new_n12173_ ),
    .Q(\BM_lamda_unit.T[10] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[10][5]_228149  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12185_ ),
    .E(\$abc$153262$new_n12173_ ),
    .Q(\BM_lamda_unit.T[10] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[10][6]_228150  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12181_ ),
    .E(\$abc$153262$new_n12173_ ),
    .Q(\BM_lamda_unit.T[10] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[10][7]_228151  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12177_ ),
    .E(\$abc$153262$new_n12173_ ),
    .Q(\BM_lamda_unit.T[10] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[1][0]_228152  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12204_ ),
    .E(\$abc$153262$new_n13778_ ),
    .Q(\BM_lamda_unit.T[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[1][1]_228153  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12200_ ),
    .E(\$abc$153262$new_n13778_ ),
    .Q(\BM_lamda_unit.T[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[1][2]_228154  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12196_ ),
    .E(\$abc$153262$new_n13778_ ),
    .Q(\BM_lamda_unit.T[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[1][3]_228155  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12192_ ),
    .E(\$abc$153262$new_n13778_ ),
    .Q(\BM_lamda_unit.T[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[1][4]_228156  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12188_ ),
    .E(\$abc$153262$new_n13778_ ),
    .Q(\BM_lamda_unit.T[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[1][5]_228157  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12184_ ),
    .E(\$abc$153262$new_n13778_ ),
    .Q(\BM_lamda_unit.T[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[1][6]_228158  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12180_ ),
    .E(\$abc$153262$new_n13778_ ),
    .Q(\BM_lamda_unit.T[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[1][7]_228159  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12176_ ),
    .E(\$abc$153262$new_n13778_ ),
    .Q(\BM_lamda_unit.T[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[2][0]_228160  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13807_ ),
    .E(\$abc$153262$new_n13791_ ),
    .Q(\BM_lamda_unit.T[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[2][1]_228161  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13804_ ),
    .E(\$abc$153262$new_n13791_ ),
    .Q(\BM_lamda_unit.T[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[2][2]_228162  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13802_ ),
    .E(\$abc$153262$new_n13791_ ),
    .Q(\BM_lamda_unit.T[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[2][3]_228163  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13800_ ),
    .E(\$abc$153262$new_n13791_ ),
    .Q(\BM_lamda_unit.T[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[2][4]_228164  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13798_ ),
    .E(\$abc$153262$new_n13791_ ),
    .Q(\BM_lamda_unit.T[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[2][5]_228165  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13796_ ),
    .E(\$abc$153262$new_n13791_ ),
    .Q(\BM_lamda_unit.T[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[2][6]_228166  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13794_ ),
    .E(\$abc$153262$new_n13791_ ),
    .Q(\BM_lamda_unit.T[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[2][7]_228167  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13792_ ),
    .E(\$abc$153262$new_n13791_ ),
    .Q(\BM_lamda_unit.T[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[3][0]_228168  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12820_ ),
    .E(\$abc$153262$new_n12805_ ),
    .Q(\BM_lamda_unit.T[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[3][1]_228169  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12818_ ),
    .E(\$abc$153262$new_n12805_ ),
    .Q(\BM_lamda_unit.T[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[3][2]_228170  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12816_ ),
    .E(\$abc$153262$new_n12805_ ),
    .Q(\BM_lamda_unit.T[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[3][3]_228171  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12814_ ),
    .E(\$abc$153262$new_n12805_ ),
    .Q(\BM_lamda_unit.T[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[3][4]_228172  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12812_ ),
    .E(\$abc$153262$new_n12805_ ),
    .Q(\BM_lamda_unit.T[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[3][5]_228173  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12810_ ),
    .E(\$abc$153262$new_n12805_ ),
    .Q(\BM_lamda_unit.T[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[3][6]_228174  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12808_ ),
    .E(\$abc$153262$new_n12805_ ),
    .Q(\BM_lamda_unit.T[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[3][7]_228175  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12806_ ),
    .E(\$abc$153262$new_n12805_ ),
    .Q(\BM_lamda_unit.T[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[4][0]_228176  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13049_ ),
    .E(\$abc$153262$new_n13034_ ),
    .Q(\BM_lamda_unit.T[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[4][1]_228177  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13047_ ),
    .E(\$abc$153262$new_n13034_ ),
    .Q(\BM_lamda_unit.T[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[4][2]_228178  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13045_ ),
    .E(\$abc$153262$new_n13034_ ),
    .Q(\BM_lamda_unit.T[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[4][3]_228179  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13043_ ),
    .E(\$abc$153262$new_n13034_ ),
    .Q(\BM_lamda_unit.T[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[4][4]_228180  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13041_ ),
    .E(\$abc$153262$new_n13034_ ),
    .Q(\BM_lamda_unit.T[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[4][5]_228181  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13039_ ),
    .E(\$abc$153262$new_n13034_ ),
    .Q(\BM_lamda_unit.T[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[4][6]_228182  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13037_ ),
    .E(\$abc$153262$new_n13034_ ),
    .Q(\BM_lamda_unit.T[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[4][7]_228183  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13035_ ),
    .E(\$abc$153262$new_n13034_ ),
    .Q(\BM_lamda_unit.T[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[5][0]_228184  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13070_ ),
    .E(\$abc$153262$new_n13055_ ),
    .Q(\BM_lamda_unit.T[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[5][1]_228185  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13068_ ),
    .E(\$abc$153262$new_n13055_ ),
    .Q(\BM_lamda_unit.T[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[5][2]_228186  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13066_ ),
    .E(\$abc$153262$new_n13055_ ),
    .Q(\BM_lamda_unit.T[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[5][3]_228187  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13064_ ),
    .E(\$abc$153262$new_n13055_ ),
    .Q(\BM_lamda_unit.T[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[5][4]_228188  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13062_ ),
    .E(\$abc$153262$new_n13055_ ),
    .Q(\BM_lamda_unit.T[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[5][5]_228189  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13060_ ),
    .E(\$abc$153262$new_n13055_ ),
    .Q(\BM_lamda_unit.T[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[5][6]_228190  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13058_ ),
    .E(\$abc$153262$new_n13055_ ),
    .Q(\BM_lamda_unit.T[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[5][7]_228191  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13056_ ),
    .E(\$abc$153262$new_n13055_ ),
    .Q(\BM_lamda_unit.T[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[6][0]_228192  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12757_ ),
    .E(\$abc$153262$new_n12742_ ),
    .Q(\BM_lamda_unit.T[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[6][1]_228193  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12755_ ),
    .E(\$abc$153262$new_n12742_ ),
    .Q(\BM_lamda_unit.T[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[6][2]_228194  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12753_ ),
    .E(\$abc$153262$new_n12742_ ),
    .Q(\BM_lamda_unit.T[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[6][3]_228195  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12751_ ),
    .E(\$abc$153262$new_n12742_ ),
    .Q(\BM_lamda_unit.T[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[6][4]_228196  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12749_ ),
    .E(\$abc$153262$new_n12742_ ),
    .Q(\BM_lamda_unit.T[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[6][5]_228197  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12747_ ),
    .E(\$abc$153262$new_n12742_ ),
    .Q(\BM_lamda_unit.T[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[6][6]_228198  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12745_ ),
    .E(\$abc$153262$new_n12742_ ),
    .Q(\BM_lamda_unit.T[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[6][7]_228199  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12743_ ),
    .E(\$abc$153262$new_n12742_ ),
    .Q(\BM_lamda_unit.T[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[7][0]_228200  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13206_ ),
    .E(\$abc$153262$new_n13191_ ),
    .Q(\BM_lamda_unit.T[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[7][1]_228201  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13204_ ),
    .E(\$abc$153262$new_n13191_ ),
    .Q(\BM_lamda_unit.T[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[7][2]_228202  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13202_ ),
    .E(\$abc$153262$new_n13191_ ),
    .Q(\BM_lamda_unit.T[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[7][3]_228203  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13200_ ),
    .E(\$abc$153262$new_n13191_ ),
    .Q(\BM_lamda_unit.T[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[7][4]_228204  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13198_ ),
    .E(\$abc$153262$new_n13191_ ),
    .Q(\BM_lamda_unit.T[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[7][5]_228205  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13196_ ),
    .E(\$abc$153262$new_n13191_ ),
    .Q(\BM_lamda_unit.T[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[7][6]_228206  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13194_ ),
    .E(\$abc$153262$new_n13191_ ),
    .Q(\BM_lamda_unit.T[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[7][7]_228207  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13192_ ),
    .E(\$abc$153262$new_n13191_ ),
    .Q(\BM_lamda_unit.T[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[8][0]_228208  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12962_ ),
    .E(\$abc$153262$new_n12947_ ),
    .Q(\BM_lamda_unit.T[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[8][1]_228209  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12960_ ),
    .E(\$abc$153262$new_n12947_ ),
    .Q(\BM_lamda_unit.T[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[8][2]_228210  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12958_ ),
    .E(\$abc$153262$new_n12947_ ),
    .Q(\BM_lamda_unit.T[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[8][3]_228211  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12956_ ),
    .E(\$abc$153262$new_n12947_ ),
    .Q(\BM_lamda_unit.T[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[8][4]_228212  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12954_ ),
    .E(\$abc$153262$new_n12947_ ),
    .Q(\BM_lamda_unit.T[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[8][5]_228213  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12952_ ),
    .E(\$abc$153262$new_n12947_ ),
    .Q(\BM_lamda_unit.T[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[8][6]_228214  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12950_ ),
    .E(\$abc$153262$new_n12947_ ),
    .Q(\BM_lamda_unit.T[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[8][7]_228215  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12948_ ),
    .E(\$abc$153262$new_n12947_ ),
    .Q(\BM_lamda_unit.T[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[9][0]_228216  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13656_ ),
    .E(\$abc$153262$new_n13641_ ),
    .Q(\BM_lamda_unit.T[9] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[9][1]_228217  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13654_ ),
    .E(\$abc$153262$new_n13641_ ),
    .Q(\BM_lamda_unit.T[9] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[9][2]_228218  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13652_ ),
    .E(\$abc$153262$new_n13641_ ),
    .Q(\BM_lamda_unit.T[9] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[9][3]_228219  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13650_ ),
    .E(\$abc$153262$new_n13641_ ),
    .Q(\BM_lamda_unit.T[9] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[9][4]_228220  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13648_ ),
    .E(\$abc$153262$new_n13641_ ),
    .Q(\BM_lamda_unit.T[9] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[9][5]_228221  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13646_ ),
    .E(\$abc$153262$new_n13641_ ),
    .Q(\BM_lamda_unit.T[9] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[9][6]_228222  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13644_ ),
    .E(\$abc$153262$new_n13641_ ),
    .Q(\BM_lamda_unit.T[9] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.T[9][7]_228223  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13642_ ),
    .E(\$abc$153262$new_n13641_ ),
    .Q(\BM_lamda_unit.T[9] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[0]_228224  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17659_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[1]_228225  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17657_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[2]_228226  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17653_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[3]_228227  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17649_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[4]_228228  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17641_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[5]_228229  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17637_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[6]_228230  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17629_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[7]_228231  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17625_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_1[8]_228232  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17613_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_1 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow1[0]_228233  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17531_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow1[1]_228234  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17513_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow1[2]_228235  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17495_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow1[3]_228236  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17477_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow1[4]_228237  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17459_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow1[5]_228238  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17441_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow1[6]_228239  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17423_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow1[7]_228240  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17405_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow2[0]_228241  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17378_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow2[1]_228242  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17360_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow2[2]_228243  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17342_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow2[3]_228244  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17324_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow2[4]_228245  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17306_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow2[5]_228246  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17288_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow2[6]_228247  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17270_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.add_pow2[7]_228248  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17252_ ),
    .E(\$abc$153262$new_n17161_ ),
    .Q(\BM_lamda_unit.add_pow2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.cnt[0]_228249  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14864_ ),
    .E(\$abc$153262$new_n14819_ ),
    .Q(\BM_lamda_unit.cnt [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.cnt[1]_228250  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14857_ ),
    .E(\$abc$153262$new_n14819_ ),
    .Q(\BM_lamda_unit.cnt [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.cnt[2]_228251  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14850_ ),
    .E(\$abc$153262$new_n14819_ ),
    .Q(\BM_lamda_unit.cnt [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:BM_lamda_unit.cnt[3]_228252  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14841_ ),
    .E(\$abc$153262$new_n14819_ ),
    .Q(\BM_lamda_unit.cnt [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:DONE_ext_228253  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233422 ),
    .E(\$abc$153262$new_n11974_ ),
    .Q(\$auto$ff.cc:740:flip_bits$233420 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:In_byte_out_stage[0]_228254  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12064_ ),
    .E(out_flag),
    .Q(In_byte_out_stage[0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:In_byte_out_stage[1]_228255  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12062_ ),
    .E(out_flag),
    .Q(In_byte_out_stage[1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:In_byte_out_stage[2]_228256  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12060_ ),
    .E(out_flag),
    .Q(In_byte_out_stage[2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:In_byte_out_stage[3]_228257  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12058_ ),
    .E(out_flag),
    .Q(In_byte_out_stage[3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:In_byte_out_stage[4]_228258  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12056_ ),
    .E(out_flag),
    .Q(In_byte_out_stage[4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:In_byte_out_stage[5]_228259  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12054_ ),
    .E(out_flag),
    .Q(In_byte_out_stage[5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:In_byte_out_stage[6]_228260  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12052_ ),
    .E(out_flag),
    .Q(In_byte_out_stage[6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:In_byte_out_stage[7]_228261  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12050_ ),
    .E(out_flag),
    .Q(In_byte_out_stage[7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:L_flag_228262  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233426 ),
    .E(\$abc$153262$new_n12048_ ),
    .Q(\$auto$ff.cc:740:flip_bits$233424 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.F1_228263  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17154_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.F1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[2][0]_228264  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[3] [0]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[2][1]_228265  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[3] [1]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[2][2]_228266  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[3] [2]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[2][3]_228267  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[3] [3]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[2][4]_228268  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[3] [4]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[2][5]_228269  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[3] [5]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[2][6]_228270  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[3] [6]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[2][7]_228271  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[3] [7]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[3][0]_228272  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[4] [0]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[3][1]_228273  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[4] [1]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[3][2]_228274  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[4] [2]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[3][3]_228275  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[4] [3]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[3][4]_228276  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[4] [4]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[3][5]_228277  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[4] [5]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[3][6]_228278  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[4] [6]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[3][7]_228279  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[4] [7]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[4][0]_228280  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[5] [0]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[4][1]_228281  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[5] [1]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[4][2]_228282  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[5] [2]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[4][3]_228283  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[5] [3]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[4][4]_228284  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[5] [4]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[4][5]_228285  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[5] [5]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[4][6]_228286  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[5] [6]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[4][7]_228287  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[5] [7]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[5][0]_228288  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[6] [0]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[5][1]_228289  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[6] [1]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[5][2]_228290  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[6] [2]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[5][3]_228291  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[6] [3]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[5][4]_228292  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[6] [4]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[5][5]_228293  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[6] [5]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[5][6]_228294  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[6] [6]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[5][7]_228295  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[6] [7]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[6][0]_228296  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[7] [0]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[6][1]_228297  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[7] [1]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[6][2]_228298  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[7] [2]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[6][3]_228299  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[7] [3]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[6][4]_228300  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[7] [4]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[6][5]_228301  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[7] [5]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[6][6]_228302  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[7] [6]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[6][7]_228303  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[7] [7]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[7][0]_228304  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[8] [0]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[7][1]_228305  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[8] [1]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[7][2]_228306  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[8] [2]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[7][3]_228307  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[8] [3]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[7][4]_228308  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[8] [4]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[7][5]_228309  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[8] [5]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[7][6]_228310  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[8] [6]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[7][7]_228311  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[8] [7]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[8][0]_228312  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[9] [0]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[8][1]_228313  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[9] [1]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[8][2]_228314  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[9] [2]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[8][3]_228315  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[9] [3]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[8][4]_228316  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[9] [4]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[8][5]_228317  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[9] [5]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[8][6]_228318  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[9] [6]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.L[8][7]_228319  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[9] [7]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.L[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[1][0]_228320  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12697_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[1][1]_228321  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12694_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[1][2]_228322  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12691_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[1][3]_228323  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12688_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[1][4]_228324  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12685_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[1][5]_228325  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12682_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[1][6]_228326  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12679_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[1][7]_228327  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12676_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[2][0]_228328  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12288_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[2][1]_228329  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12285_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[2][2]_228330  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12282_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[2][3]_228331  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12279_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[2][4]_228332  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12276_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[2][5]_228333  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12273_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[2][6]_228334  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12270_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[2][7]_228335  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12267_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[3][0]_228336  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12794_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[3][1]_228337  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12791_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[3][2]_228338  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12788_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[3][3]_228339  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12785_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[3][4]_228340  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12782_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[3][5]_228341  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12779_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[3][6]_228342  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12776_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[3][7]_228343  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12773_ ),
    .E(\$abc$153262$new_n14243_ ),
    .Q(\Omega_Phy_unit.Lp[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[4][0]_228344  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12697_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[4][1]_228345  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12694_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[4][2]_228346  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12691_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[4][3]_228347  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12688_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[4][4]_228348  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12685_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[4][5]_228349  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12682_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[4][6]_228350  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12679_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[4][7]_228351  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12676_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[5][0]_228352  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12288_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[5][1]_228353  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12285_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[5][2]_228354  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12282_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[5][3]_228355  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12279_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[5][4]_228356  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12276_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[5][5]_228357  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12273_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[5][6]_228358  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12270_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[5][7]_228359  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12267_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[6][0]_228360  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12794_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[6][1]_228361  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12791_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[6][2]_228362  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12788_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[6][3]_228363  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12785_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[6][4]_228364  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12782_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[6][5]_228365  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12779_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[6][6]_228366  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12776_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[6][7]_228367  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12773_ ),
    .E(\$abc$153262$new_n13749_ ),
    .Q(\Omega_Phy_unit.Lp[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[7][0]_228368  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12697_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[7][1]_228369  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12694_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[7][2]_228370  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12691_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[7][3]_228371  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12688_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[7][4]_228372  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12685_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[7][5]_228373  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12682_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[7][6]_228374  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12679_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[7][7]_228375  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12676_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[8][0]_228376  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12288_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[8][1]_228377  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12285_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[8][2]_228378  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12282_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[8][3]_228379  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12279_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[8][4]_228380  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12276_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[8][5]_228381  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12273_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[8][6]_228382  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12270_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Lp[8][7]_228383  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12267_ ),
    .E(\$abc$153262$new_n13106_ ),
    .Q(\Omega_Phy_unit.Lp[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[10][0]_228384  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14640_ ),
    .E(\$abc$153262$new_n14609_ ),
    .Q(\Omega_Phy_unit.O[10] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[10][1]_228385  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14636_ ),
    .E(\$abc$153262$new_n14609_ ),
    .Q(\Omega_Phy_unit.O[10] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[10][2]_228386  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14632_ ),
    .E(\$abc$153262$new_n14609_ ),
    .Q(\Omega_Phy_unit.O[10] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[10][3]_228387  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14628_ ),
    .E(\$abc$153262$new_n14609_ ),
    .Q(\Omega_Phy_unit.O[10] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[10][4]_228388  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14624_ ),
    .E(\$abc$153262$new_n14609_ ),
    .Q(\Omega_Phy_unit.O[10] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[10][5]_228389  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14620_ ),
    .E(\$abc$153262$new_n14609_ ),
    .Q(\Omega_Phy_unit.O[10] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[10][6]_228390  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14616_ ),
    .E(\$abc$153262$new_n14609_ ),
    .Q(\Omega_Phy_unit.O[10] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[10][7]_228391  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14612_ ),
    .E(\$abc$153262$new_n14609_ ),
    .Q(\Omega_Phy_unit.O[10] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[11][0]_228392  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12941_ ),
    .E(\$abc$153262$new_n12910_ ),
    .Q(\Omega_Phy_unit.O[11] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[11][1]_228393  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12937_ ),
    .E(\$abc$153262$new_n12910_ ),
    .Q(\Omega_Phy_unit.O[11] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[11][2]_228394  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12933_ ),
    .E(\$abc$153262$new_n12910_ ),
    .Q(\Omega_Phy_unit.O[11] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[11][3]_228395  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12929_ ),
    .E(\$abc$153262$new_n12910_ ),
    .Q(\Omega_Phy_unit.O[11] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[11][4]_228396  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12925_ ),
    .E(\$abc$153262$new_n12910_ ),
    .Q(\Omega_Phy_unit.O[11] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[11][5]_228397  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12921_ ),
    .E(\$abc$153262$new_n12910_ ),
    .Q(\Omega_Phy_unit.O[11] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[11][6]_228398  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12917_ ),
    .E(\$abc$153262$new_n12910_ ),
    .Q(\Omega_Phy_unit.O[11] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[11][7]_228399  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12913_ ),
    .E(\$abc$153262$new_n12910_ ),
    .Q(\Omega_Phy_unit.O[11] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[12][0]_228400  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12904_ ),
    .E(\$abc$153262$new_n12865_ ),
    .Q(\Omega_Phy_unit.O[12] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[12][1]_228401  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12899_ ),
    .E(\$abc$153262$new_n12865_ ),
    .Q(\Omega_Phy_unit.O[12] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[12][2]_228402  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12894_ ),
    .E(\$abc$153262$new_n12865_ ),
    .Q(\Omega_Phy_unit.O[12] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[12][3]_228403  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12889_ ),
    .E(\$abc$153262$new_n12865_ ),
    .Q(\Omega_Phy_unit.O[12] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[12][4]_228404  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12884_ ),
    .E(\$abc$153262$new_n12865_ ),
    .Q(\Omega_Phy_unit.O[12] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[12][5]_228405  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12879_ ),
    .E(\$abc$153262$new_n12865_ ),
    .Q(\Omega_Phy_unit.O[12] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[12][6]_228406  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12874_ ),
    .E(\$abc$153262$new_n12865_ ),
    .Q(\Omega_Phy_unit.O[12] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[12][7]_228407  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12869_ ),
    .E(\$abc$153262$new_n12865_ ),
    .Q(\Omega_Phy_unit.O[12] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[13][0]_228408  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13028_ ),
    .E(\$abc$153262$new_n12997_ ),
    .Q(\Omega_Phy_unit.O[13] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[13][1]_228409  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13024_ ),
    .E(\$abc$153262$new_n12997_ ),
    .Q(\Omega_Phy_unit.O[13] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[13][2]_228410  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13020_ ),
    .E(\$abc$153262$new_n12997_ ),
    .Q(\Omega_Phy_unit.O[13] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[13][3]_228411  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13016_ ),
    .E(\$abc$153262$new_n12997_ ),
    .Q(\Omega_Phy_unit.O[13] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[13][4]_228412  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13012_ ),
    .E(\$abc$153262$new_n12997_ ),
    .Q(\Omega_Phy_unit.O[13] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[13][5]_228413  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13008_ ),
    .E(\$abc$153262$new_n12997_ ),
    .Q(\Omega_Phy_unit.O[13] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[13][6]_228414  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13004_ ),
    .E(\$abc$153262$new_n12997_ ),
    .Q(\Omega_Phy_unit.O[13] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[13][7]_228415  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13000_ ),
    .E(\$abc$153262$new_n12997_ ),
    .Q(\Omega_Phy_unit.O[13] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[14][0]_228416  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14033_ ),
    .E(\$abc$153262$new_n14002_ ),
    .Q(\Omega_Phy_unit.O[14] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[14][1]_228417  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14029_ ),
    .E(\$abc$153262$new_n14002_ ),
    .Q(\Omega_Phy_unit.O[14] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[14][2]_228418  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14025_ ),
    .E(\$abc$153262$new_n14002_ ),
    .Q(\Omega_Phy_unit.O[14] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[14][3]_228419  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14021_ ),
    .E(\$abc$153262$new_n14002_ ),
    .Q(\Omega_Phy_unit.O[14] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[14][4]_228420  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14017_ ),
    .E(\$abc$153262$new_n14002_ ),
    .Q(\Omega_Phy_unit.O[14] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[14][5]_228421  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14013_ ),
    .E(\$abc$153262$new_n14002_ ),
    .Q(\Omega_Phy_unit.O[14] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[14][6]_228422  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14009_ ),
    .E(\$abc$153262$new_n14002_ ),
    .Q(\Omega_Phy_unit.O[14] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[14][7]_228423  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14005_ ),
    .E(\$abc$153262$new_n14002_ ),
    .Q(\Omega_Phy_unit.O[14] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[15][0]_228424  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14327_ ),
    .E(\$abc$153262$new_n14296_ ),
    .Q(\Omega_Phy_unit.O[15] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[15][1]_228425  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14323_ ),
    .E(\$abc$153262$new_n14296_ ),
    .Q(\Omega_Phy_unit.O[15] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[15][2]_228426  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14319_ ),
    .E(\$abc$153262$new_n14296_ ),
    .Q(\Omega_Phy_unit.O[15] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[15][3]_228427  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14315_ ),
    .E(\$abc$153262$new_n14296_ ),
    .Q(\Omega_Phy_unit.O[15] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[15][4]_228428  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14311_ ),
    .E(\$abc$153262$new_n14296_ ),
    .Q(\Omega_Phy_unit.O[15] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[15][5]_228429  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14307_ ),
    .E(\$abc$153262$new_n14296_ ),
    .Q(\Omega_Phy_unit.O[15] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[15][6]_228430  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14303_ ),
    .E(\$abc$153262$new_n14296_ ),
    .Q(\Omega_Phy_unit.O[15] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[15][7]_228431  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14299_ ),
    .E(\$abc$153262$new_n14296_ ),
    .Q(\Omega_Phy_unit.O[15] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[16][0]_228432  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13517_ ),
    .E(\$abc$153262$new_n13486_ ),
    .Q(\Omega_Phy_unit.O[16] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[16][1]_228433  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13513_ ),
    .E(\$abc$153262$new_n13486_ ),
    .Q(\Omega_Phy_unit.O[16] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[16][2]_228434  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13509_ ),
    .E(\$abc$153262$new_n13486_ ),
    .Q(\Omega_Phy_unit.O[16] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[16][3]_228435  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13505_ ),
    .E(\$abc$153262$new_n13486_ ),
    .Q(\Omega_Phy_unit.O[16] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[16][4]_228436  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13501_ ),
    .E(\$abc$153262$new_n13486_ ),
    .Q(\Omega_Phy_unit.O[16] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[16][5]_228437  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13497_ ),
    .E(\$abc$153262$new_n13486_ ),
    .Q(\Omega_Phy_unit.O[16] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[16][6]_228438  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13493_ ),
    .E(\$abc$153262$new_n13486_ ),
    .Q(\Omega_Phy_unit.O[16] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[16][7]_228439  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13489_ ),
    .E(\$abc$153262$new_n13486_ ),
    .Q(\Omega_Phy_unit.O[16] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[1][0]_228440  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [0]),
    .E(\$abc$153262$new_n12036_ ),
    .Q(\Omega_Phy_unit.O[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[1][1]_228441  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [1]),
    .E(\$abc$153262$new_n12036_ ),
    .Q(\Omega_Phy_unit.O[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[1][2]_228442  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [2]),
    .E(\$abc$153262$new_n12036_ ),
    .Q(\Omega_Phy_unit.O[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[1][3]_228443  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [3]),
    .E(\$abc$153262$new_n12036_ ),
    .Q(\Omega_Phy_unit.O[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[1][4]_228444  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [4]),
    .E(\$abc$153262$new_n12036_ ),
    .Q(\Omega_Phy_unit.O[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[1][5]_228445  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [5]),
    .E(\$abc$153262$new_n12036_ ),
    .Q(\Omega_Phy_unit.O[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[1][6]_228446  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [6]),
    .E(\$abc$153262$new_n12036_ ),
    .Q(\Omega_Phy_unit.O[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[1][7]_228447  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.s0 [7]),
    .E(\$abc$153262$new_n12036_ ),
    .Q(\Omega_Phy_unit.O[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[2][0]_228448  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13921_ ),
    .E(\$abc$153262$new_n13890_ ),
    .Q(\Omega_Phy_unit.O[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[2][1]_228449  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13917_ ),
    .E(\$abc$153262$new_n13890_ ),
    .Q(\Omega_Phy_unit.O[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[2][2]_228450  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13913_ ),
    .E(\$abc$153262$new_n13890_ ),
    .Q(\Omega_Phy_unit.O[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[2][3]_228451  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13909_ ),
    .E(\$abc$153262$new_n13890_ ),
    .Q(\Omega_Phy_unit.O[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[2][4]_228452  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13905_ ),
    .E(\$abc$153262$new_n13890_ ),
    .Q(\Omega_Phy_unit.O[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[2][5]_228453  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13901_ ),
    .E(\$abc$153262$new_n13890_ ),
    .Q(\Omega_Phy_unit.O[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[2][6]_228454  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13897_ ),
    .E(\$abc$153262$new_n13890_ ),
    .Q(\Omega_Phy_unit.O[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[2][7]_228455  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13893_ ),
    .E(\$abc$153262$new_n13890_ ),
    .Q(\Omega_Phy_unit.O[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[3][0]_228456  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13845_ ),
    .E(\$abc$153262$new_n13814_ ),
    .Q(\Omega_Phy_unit.O[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[3][1]_228457  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13841_ ),
    .E(\$abc$153262$new_n13814_ ),
    .Q(\Omega_Phy_unit.O[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[3][2]_228458  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13837_ ),
    .E(\$abc$153262$new_n13814_ ),
    .Q(\Omega_Phy_unit.O[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[3][3]_228459  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13833_ ),
    .E(\$abc$153262$new_n13814_ ),
    .Q(\Omega_Phy_unit.O[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[3][4]_228460  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13829_ ),
    .E(\$abc$153262$new_n13814_ ),
    .Q(\Omega_Phy_unit.O[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[3][5]_228461  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13825_ ),
    .E(\$abc$153262$new_n13814_ ),
    .Q(\Omega_Phy_unit.O[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[3][6]_228462  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13821_ ),
    .E(\$abc$153262$new_n13814_ ),
    .Q(\Omega_Phy_unit.O[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[3][7]_228463  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13817_ ),
    .E(\$abc$153262$new_n13814_ ),
    .Q(\Omega_Phy_unit.O[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[4][0]_228464  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13477_ ),
    .E(\$abc$153262$new_n13446_ ),
    .Q(\Omega_Phy_unit.O[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[4][1]_228465  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13473_ ),
    .E(\$abc$153262$new_n13446_ ),
    .Q(\Omega_Phy_unit.O[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[4][2]_228466  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13469_ ),
    .E(\$abc$153262$new_n13446_ ),
    .Q(\Omega_Phy_unit.O[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[4][3]_228467  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13465_ ),
    .E(\$abc$153262$new_n13446_ ),
    .Q(\Omega_Phy_unit.O[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[4][4]_228468  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13461_ ),
    .E(\$abc$153262$new_n13446_ ),
    .Q(\Omega_Phy_unit.O[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[4][5]_228469  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13457_ ),
    .E(\$abc$153262$new_n13446_ ),
    .Q(\Omega_Phy_unit.O[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[4][6]_228470  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13453_ ),
    .E(\$abc$153262$new_n13446_ ),
    .Q(\Omega_Phy_unit.O[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[4][7]_228471  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13449_ ),
    .E(\$abc$153262$new_n13446_ ),
    .Q(\Omega_Phy_unit.O[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[5][0]_228472  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13958_ ),
    .E(\$abc$153262$new_n13927_ ),
    .Q(\Omega_Phy_unit.O[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[5][1]_228473  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13954_ ),
    .E(\$abc$153262$new_n13927_ ),
    .Q(\Omega_Phy_unit.O[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[5][2]_228474  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13950_ ),
    .E(\$abc$153262$new_n13927_ ),
    .Q(\Omega_Phy_unit.O[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[5][3]_228475  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13946_ ),
    .E(\$abc$153262$new_n13927_ ),
    .Q(\Omega_Phy_unit.O[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[5][4]_228476  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13942_ ),
    .E(\$abc$153262$new_n13927_ ),
    .Q(\Omega_Phy_unit.O[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[5][5]_228477  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13938_ ),
    .E(\$abc$153262$new_n13927_ ),
    .Q(\Omega_Phy_unit.O[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[5][6]_228478  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13934_ ),
    .E(\$abc$153262$new_n13927_ ),
    .Q(\Omega_Phy_unit.O[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[5][7]_228479  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13930_ ),
    .E(\$abc$153262$new_n13927_ ),
    .Q(\Omega_Phy_unit.O[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[6][0]_228480  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13884_ ),
    .E(\$abc$153262$new_n13853_ ),
    .Q(\Omega_Phy_unit.O[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[6][1]_228481  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13880_ ),
    .E(\$abc$153262$new_n13853_ ),
    .Q(\Omega_Phy_unit.O[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[6][2]_228482  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13876_ ),
    .E(\$abc$153262$new_n13853_ ),
    .Q(\Omega_Phy_unit.O[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[6][3]_228483  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13872_ ),
    .E(\$abc$153262$new_n13853_ ),
    .Q(\Omega_Phy_unit.O[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[6][4]_228484  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13868_ ),
    .E(\$abc$153262$new_n13853_ ),
    .Q(\Omega_Phy_unit.O[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[6][5]_228485  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13864_ ),
    .E(\$abc$153262$new_n13853_ ),
    .Q(\Omega_Phy_unit.O[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[6][6]_228486  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13860_ ),
    .E(\$abc$153262$new_n13853_ ),
    .Q(\Omega_Phy_unit.O[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[6][7]_228487  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13856_ ),
    .E(\$abc$153262$new_n13853_ ),
    .Q(\Omega_Phy_unit.O[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[7][0]_228488  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14145_ ),
    .E(\$abc$153262$new_n14114_ ),
    .Q(\Omega_Phy_unit.O[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[7][1]_228489  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14141_ ),
    .E(\$abc$153262$new_n14114_ ),
    .Q(\Omega_Phy_unit.O[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[7][2]_228490  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14137_ ),
    .E(\$abc$153262$new_n14114_ ),
    .Q(\Omega_Phy_unit.O[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[7][3]_228491  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14133_ ),
    .E(\$abc$153262$new_n14114_ ),
    .Q(\Omega_Phy_unit.O[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[7][4]_228492  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14129_ ),
    .E(\$abc$153262$new_n14114_ ),
    .Q(\Omega_Phy_unit.O[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[7][5]_228493  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14125_ ),
    .E(\$abc$153262$new_n14114_ ),
    .Q(\Omega_Phy_unit.O[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[7][6]_228494  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14121_ ),
    .E(\$abc$153262$new_n14114_ ),
    .Q(\Omega_Phy_unit.O[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[7][7]_228495  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14117_ ),
    .E(\$abc$153262$new_n14114_ ),
    .Q(\Omega_Phy_unit.O[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[8][0]_228496  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13995_ ),
    .E(\$abc$153262$new_n13964_ ),
    .Q(\Omega_Phy_unit.O[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[8][1]_228497  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13991_ ),
    .E(\$abc$153262$new_n13964_ ),
    .Q(\Omega_Phy_unit.O[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[8][2]_228498  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13987_ ),
    .E(\$abc$153262$new_n13964_ ),
    .Q(\Omega_Phy_unit.O[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[8][3]_228499  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13983_ ),
    .E(\$abc$153262$new_n13964_ ),
    .Q(\Omega_Phy_unit.O[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[8][4]_228500  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13979_ ),
    .E(\$abc$153262$new_n13964_ ),
    .Q(\Omega_Phy_unit.O[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[8][5]_228501  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13975_ ),
    .E(\$abc$153262$new_n13964_ ),
    .Q(\Omega_Phy_unit.O[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[8][6]_228502  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13971_ ),
    .E(\$abc$153262$new_n13964_ ),
    .Q(\Omega_Phy_unit.O[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[8][7]_228503  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13967_ ),
    .E(\$abc$153262$new_n13964_ ),
    .Q(\Omega_Phy_unit.O[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[9][0]_228504  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13747_ ),
    .E(\$abc$153262$new_n13716_ ),
    .Q(\Omega_Phy_unit.O[9] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[9][1]_228505  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13743_ ),
    .E(\$abc$153262$new_n13716_ ),
    .Q(\Omega_Phy_unit.O[9] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[9][2]_228506  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13739_ ),
    .E(\$abc$153262$new_n13716_ ),
    .Q(\Omega_Phy_unit.O[9] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[9][3]_228507  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13735_ ),
    .E(\$abc$153262$new_n13716_ ),
    .Q(\Omega_Phy_unit.O[9] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[9][4]_228508  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13731_ ),
    .E(\$abc$153262$new_n13716_ ),
    .Q(\Omega_Phy_unit.O[9] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[9][5]_228509  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13727_ ),
    .E(\$abc$153262$new_n13716_ ),
    .Q(\Omega_Phy_unit.O[9] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[9][6]_228510  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13723_ ),
    .E(\$abc$153262$new_n13716_ ),
    .Q(\Omega_Phy_unit.O[9] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.O[9][7]_228511  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13719_ ),
    .E(\$abc$153262$new_n13716_ ),
    .Q(\Omega_Phy_unit.O[9] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P1[0]_228512  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[2] [0]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.P1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P1[1]_228513  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[2] [1]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.P1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P1[2]_228514  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[2] [2]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.P1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P1[3]_228515  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[2] [3]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.P1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P1[4]_228516  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[2] [4]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.P1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P1[5]_228517  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[2] [5]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.P1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P1[6]_228518  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[2] [6]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.P1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P1[7]_228519  (
    .C(\BM_lamda_unit.clk ),
    .D(\BM_lamda_unit.L[2] [7]),
    .E(\$abc$153262$new_n15320_ ),
    .Q(\Omega_Phy_unit.P1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P3[0]_228520  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12795_ ),
    .E(\$abc$153262$new_n12772_ ),
    .Q(\Omega_Phy_unit.P3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P3[1]_228521  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12792_ ),
    .E(\$abc$153262$new_n12772_ ),
    .Q(\Omega_Phy_unit.P3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P3[2]_228522  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12789_ ),
    .E(\$abc$153262$new_n12772_ ),
    .Q(\Omega_Phy_unit.P3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P3[3]_228523  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12786_ ),
    .E(\$abc$153262$new_n12772_ ),
    .Q(\Omega_Phy_unit.P3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P3[4]_228524  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12783_ ),
    .E(\$abc$153262$new_n12772_ ),
    .Q(\Omega_Phy_unit.P3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P3[5]_228525  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12780_ ),
    .E(\$abc$153262$new_n12772_ ),
    .Q(\Omega_Phy_unit.P3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P3[6]_228526  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12777_ ),
    .E(\$abc$153262$new_n12772_ ),
    .Q(\Omega_Phy_unit.P3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P3[7]_228527  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12774_ ),
    .E(\$abc$153262$new_n12772_ ),
    .Q(\Omega_Phy_unit.P3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P5[0]_228528  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12289_ ),
    .E(\$abc$153262$new_n12266_ ),
    .Q(\Omega_Phy_unit.P5 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P5[1]_228529  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12286_ ),
    .E(\$abc$153262$new_n12266_ ),
    .Q(\Omega_Phy_unit.P5 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P5[2]_228530  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12283_ ),
    .E(\$abc$153262$new_n12266_ ),
    .Q(\Omega_Phy_unit.P5 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P5[3]_228531  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12280_ ),
    .E(\$abc$153262$new_n12266_ ),
    .Q(\Omega_Phy_unit.P5 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P5[4]_228532  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12277_ ),
    .E(\$abc$153262$new_n12266_ ),
    .Q(\Omega_Phy_unit.P5 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P5[5]_228533  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12274_ ),
    .E(\$abc$153262$new_n12266_ ),
    .Q(\Omega_Phy_unit.P5 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P5[6]_228534  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12271_ ),
    .E(\$abc$153262$new_n12266_ ),
    .Q(\Omega_Phy_unit.P5 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P5[7]_228535  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12268_ ),
    .E(\$abc$153262$new_n12266_ ),
    .Q(\Omega_Phy_unit.P5 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P7[0]_228536  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12698_ ),
    .E(\$abc$153262$new_n12675_ ),
    .Q(\Omega_Phy_unit.P7 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P7[1]_228537  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12695_ ),
    .E(\$abc$153262$new_n12675_ ),
    .Q(\Omega_Phy_unit.P7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P7[2]_228538  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12692_ ),
    .E(\$abc$153262$new_n12675_ ),
    .Q(\Omega_Phy_unit.P7 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P7[3]_228539  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12689_ ),
    .E(\$abc$153262$new_n12675_ ),
    .Q(\Omega_Phy_unit.P7 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P7[4]_228540  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12686_ ),
    .E(\$abc$153262$new_n12675_ ),
    .Q(\Omega_Phy_unit.P7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P7[5]_228541  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12683_ ),
    .E(\$abc$153262$new_n12675_ ),
    .Q(\Omega_Phy_unit.P7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P7[6]_228542  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12680_ ),
    .E(\$abc$153262$new_n12675_ ),
    .Q(\Omega_Phy_unit.P7 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.P7[7]_228543  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12677_ ),
    .E(\$abc$153262$new_n12675_ ),
    .Q(\Omega_Phy_unit.P7 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[10][0]_228544  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12697_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[10] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[10][1]_228545  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12694_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[10] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[10][2]_228546  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12691_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[10] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[10][3]_228547  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12688_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[10] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[10][4]_228548  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12685_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[10] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[10][5]_228549  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12682_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[10] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[10][6]_228550  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12679_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[10] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[10][7]_228551  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12676_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[10] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[11][0]_228552  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12288_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[11] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[11][1]_228553  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12285_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[11] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[11][2]_228554  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12282_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[11] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[11][3]_228555  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12279_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[11] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[11][4]_228556  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12276_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[11] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[11][5]_228557  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12273_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[11] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[11][6]_228558  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12270_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[11] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[11][7]_228559  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12267_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[11] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[12][0]_228560  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12794_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[12] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[12][1]_228561  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12791_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[12] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[12][2]_228562  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12788_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[12] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[12][3]_228563  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12785_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[12] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[12][4]_228564  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12782_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[12] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[12][5]_228565  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12779_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[12] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[12][6]_228566  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12776_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[12] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[12][7]_228567  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12773_ ),
    .E(\$abc$153262$new_n13123_ ),
    .Q(\Omega_Phy_unit.Sp[12] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[13][0]_228568  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12697_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[13] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[13][1]_228569  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12694_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[13] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[13][2]_228570  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12691_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[13] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[13][3]_228571  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12688_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[13] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[13][4]_228572  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12685_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[13] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[13][5]_228573  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12682_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[13] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[13][6]_228574  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12679_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[13] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[13][7]_228575  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12676_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[13] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[14][0]_228576  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12288_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[14] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[14][1]_228577  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12285_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[14] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[14][2]_228578  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12282_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[14] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[14][3]_228579  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12279_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[14] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[14][4]_228580  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12276_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[14] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[14][5]_228581  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12273_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[14] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[14][6]_228582  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12270_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[14] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[14][7]_228583  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12267_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[14] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[15][0]_228584  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12794_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[15] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[15][1]_228585  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12791_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[15] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[15][2]_228586  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12788_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[15] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[15][3]_228587  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12785_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[15] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[15][4]_228588  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12782_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[15] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[15][5]_228589  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12779_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[15] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[15][6]_228590  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12776_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[15] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[15][7]_228591  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12773_ ),
    .E(\$abc$153262$new_n13612_ ),
    .Q(\Omega_Phy_unit.Sp[15] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[1][0]_228592  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12697_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[1][1]_228593  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12694_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[1][2]_228594  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12691_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[1][3]_228595  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12688_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[1][4]_228596  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12685_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[1][5]_228597  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12682_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[1][6]_228598  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12679_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[1][7]_228599  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12676_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[2][0]_228600  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12288_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[2][1]_228601  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12285_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[2][2]_228602  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12282_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[2][3]_228603  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12279_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[2][4]_228604  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12276_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[2][5]_228605  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12273_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[2][6]_228606  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12270_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[2][7]_228607  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12267_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[3][0]_228608  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12794_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[3][1]_228609  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12791_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[3][2]_228610  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12788_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[3][3]_228611  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12785_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[3][4]_228612  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12782_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[3][5]_228613  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12779_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[3][6]_228614  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12776_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[3][7]_228615  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12773_ ),
    .E(\$abc$153262$new_n14786_ ),
    .Q(\Omega_Phy_unit.Sp[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[4][0]_228616  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12697_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[4][1]_228617  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12694_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[4][2]_228618  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12691_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[4][3]_228619  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12688_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[4][4]_228620  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12685_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[4][5]_228621  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12682_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[4][6]_228622  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12679_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[4][7]_228623  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12676_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[5][0]_228624  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12288_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[5][1]_228625  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12285_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[5][2]_228626  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12282_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[5][3]_228627  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12279_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[5][4]_228628  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12276_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[5][5]_228629  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12273_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[5][6]_228630  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12270_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[5][7]_228631  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12267_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[6][0]_228632  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12794_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[6][1]_228633  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12791_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[6][2]_228634  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12788_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[6][3]_228635  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12785_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[6][4]_228636  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12782_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[6][5]_228637  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12779_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[6][6]_228638  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12776_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[6][7]_228639  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12773_ ),
    .E(\$abc$153262$new_n13148_ ),
    .Q(\Omega_Phy_unit.Sp[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[7][0]_228640  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12697_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[7][1]_228641  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12694_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[7][2]_228642  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12691_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[7][3]_228643  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12688_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[7][4]_228644  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12685_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[7][5]_228645  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12682_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[7][6]_228646  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12679_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[7][7]_228647  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12676_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[8][0]_228648  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12288_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[8][1]_228649  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12285_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[8][2]_228650  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12282_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[8][3]_228651  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12279_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[8][4]_228652  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12276_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[8][5]_228653  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12273_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[8][6]_228654  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12270_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[8][7]_228655  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12267_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[9][0]_228656  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12794_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[9] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[9][1]_228657  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12791_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[9] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[9][2]_228658  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12788_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[9] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[9][3]_228659  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12785_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[9] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[9][4]_228660  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12782_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[9] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[9][5]_228661  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12779_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[9] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[9][6]_228662  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12776_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[9] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.Sp[9][7]_228663  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12773_ ),
    .E(\$abc$153262$new_n15205_ ),
    .Q(\Omega_Phy_unit.Sp[9] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[0]_228664  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17119_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[1]_228665  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17112_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[2]_228666  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17105_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[3]_228667  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17098_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[4]_228668  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17087_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[5]_228669  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17080_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[6]_228670  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17069_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[7]_228671  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17062_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_1[8]_228672  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17047_ ),
    .E(\$abc$153262$new_n14038_ ),
    .Q(\Omega_Phy_unit.add_1 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow1[0]_228673  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15808_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow1[1]_228674  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15793_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow1[2]_228675  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15778_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow1[3]_228676  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15763_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow1[4]_228677  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15748_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow1[5]_228678  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15733_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow1[6]_228679  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15718_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow1[7]_228680  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15703_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow2[0]_228681  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15688_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow2[1]_228682  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15672_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow2[2]_228683  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15656_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow2[3]_228684  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15640_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow2[4]_228685  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15624_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow2[5]_228686  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15608_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow2[6]_228687  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15592_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow2[7]_228688  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15576_ ),
    .E(\$abc$153262$new_n15559_ ),
    .Q(\Omega_Phy_unit.add_pow2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow3[0]_228689  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14784_ ),
    .E(\$abc$153262$new_n14653_ ),
    .Q(\Omega_Phy_unit.add_pow3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow3[1]_228690  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14768_ ),
    .E(\$abc$153262$new_n14653_ ),
    .Q(\Omega_Phy_unit.add_pow3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow3[2]_228691  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14752_ ),
    .E(\$abc$153262$new_n14653_ ),
    .Q(\Omega_Phy_unit.add_pow3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow3[3]_228692  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14736_ ),
    .E(\$abc$153262$new_n14653_ ),
    .Q(\Omega_Phy_unit.add_pow3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow3[4]_228693  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14720_ ),
    .E(\$abc$153262$new_n14653_ ),
    .Q(\Omega_Phy_unit.add_pow3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow3[5]_228694  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14704_ ),
    .E(\$abc$153262$new_n14653_ ),
    .Q(\Omega_Phy_unit.add_pow3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow3[6]_228695  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14688_ ),
    .E(\$abc$153262$new_n14653_ ),
    .Q(\Omega_Phy_unit.add_pow3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.add_pow3[7]_228696  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14672_ ),
    .E(\$abc$153262$new_n14653_ ),
    .Q(\Omega_Phy_unit.add_pow3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.cnt1[0]_228697  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16142_ ),
    .E(\$abc$153262$new_n16042_ ),
    .Q(\Omega_Phy_unit.cnt1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.cnt1[1]_228698  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16125_ ),
    .E(\$abc$153262$new_n16042_ ),
    .Q(\Omega_Phy_unit.cnt1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.cnt1[2]_228699  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16103_ ),
    .E(\$abc$153262$new_n16042_ ),
    .Q(\Omega_Phy_unit.cnt1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.cnt1[3]_228700  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16083_ ),
    .E(\$abc$153262$new_n16042_ ),
    .Q(\Omega_Phy_unit.cnt1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.cnt2[0]_228701  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16224_ ),
    .E(\$abc$153262$new_n16042_ ),
    .Q(\Omega_Phy_unit.cnt2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.cnt2[1]_228702  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16200_ ),
    .E(\$abc$153262$new_n16042_ ),
    .Q(\Omega_Phy_unit.cnt2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.cnt2[2]_228703  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16182_ ),
    .E(\$abc$153262$new_n16042_ ),
    .Q(\Omega_Phy_unit.cnt2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.cnt2[3]_228704  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16165_ ),
    .E(\$abc$153262$new_n16042_ ),
    .Q(\Omega_Phy_unit.cnt2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.poly_ready_228705  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [17]),
    .E(\$abc$153262$new_n12086_ ),
    .Q(\Omega_Phy_unit.poly_ready ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[10]_228706  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [9]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[11]_228707  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [10]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[12]_228708  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [11]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [12]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[13]_228709  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16407_ ),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [13]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[14]_228710  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [13]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [14]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[15]_228711  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16404_ ),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [15]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[16]_228712  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [15]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [16]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[17]_228713  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16399_ ),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [17]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[18]_228714  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [17]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [18]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[2]_228715  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [1]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[3]_228716  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16428_ ),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[4]_228717  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [3]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[5]_228718  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16425_ ),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[6]_228719  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [5]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[7]_228720  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16419_ ),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[8]_228721  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.state [7]),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Omega_Phy_unit.state[9]_228722  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16416_ ),
    .E(\$abc$153262$new_n16396_ ),
    .Q(\Omega_Phy_unit.state [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Out_byte[0]_228723  (
    .C(\BM_lamda_unit.clk ),
    .D(In_byte_out_stage[0]),
    .E(\$abc$153262$new_n11976_ ),
    .Q(\out_stage_unit.Out_byte [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Out_byte[1]_228724  (
    .C(\BM_lamda_unit.clk ),
    .D(In_byte_out_stage[1]),
    .E(\$abc$153262$new_n11976_ ),
    .Q(\out_stage_unit.Out_byte [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Out_byte[2]_228725  (
    .C(\BM_lamda_unit.clk ),
    .D(In_byte_out_stage[2]),
    .E(\$abc$153262$new_n11976_ ),
    .Q(\out_stage_unit.Out_byte [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Out_byte[3]_228726  (
    .C(\BM_lamda_unit.clk ),
    .D(In_byte_out_stage[3]),
    .E(\$abc$153262$new_n11976_ ),
    .Q(\out_stage_unit.Out_byte [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Out_byte[4]_228727  (
    .C(\BM_lamda_unit.clk ),
    .D(In_byte_out_stage[4]),
    .E(\$abc$153262$new_n11976_ ),
    .Q(\out_stage_unit.Out_byte [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Out_byte[5]_228728  (
    .C(\BM_lamda_unit.clk ),
    .D(In_byte_out_stage[5]),
    .E(\$abc$153262$new_n11976_ ),
    .Q(\out_stage_unit.Out_byte [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Out_byte[6]_228729  (
    .C(\BM_lamda_unit.clk ),
    .D(In_byte_out_stage[6]),
    .E(\$abc$153262$new_n11976_ ),
    .Q(\out_stage_unit.Out_byte [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Out_byte[7]_228730  (
    .C(\BM_lamda_unit.clk ),
    .D(In_byte_out_stage[7]),
    .E(\$abc$153262$new_n11976_ ),
    .Q(\out_stage_unit.Out_byte [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:R_flag_228731  (
    .C(\BM_lamda_unit.clk ),
    .D(state[2]),
    .E(\$abc$371688$techmap$techmap234779\RS_dec_top:state[2]_227725.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(R_flag),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:T_flag_228732  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n11200_ ),
    .E(\$abc$153262$new_n11971_ ),
    .Q(T_flag),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:Valid_out_228733  (
    .C(\BM_lamda_unit.clk ),
    .D(\out_stage_unit.state ),
    .E(\out_stage_unit.CE ),
    .Q(\out_stage_unit.Valid_out ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Address[0]_228734  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17866_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Address [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Address[1]_228735  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17858_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Address [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Address[2]_228736  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17811_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Address [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Address[3]_228737  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17849_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Address [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Address[4]_228738  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17847_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Address [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Address[5]_228739  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17845_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Address [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Address[6]_228740  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17842_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Address [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Address[7]_228741  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17840_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Address [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.DONE_228742  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.state [3]),
    .E(\$abc$153262$new_n12228_ ),
    .Q(\error_correction_unit.DONE ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.IS_255_1_228743  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22616_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.IS_255_1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.IS_255_1_delayed_228744  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16339_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.IS_255_1_delayed ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.IS_255_2_228745  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22575_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.IS_255_2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.IS_255_2_delayed_228746  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.IS_255_2 ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.IS_255_2_delayed ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.IS_255_3_228747  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22533_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.IS_255_3 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.IS_255_3_delayed_228748  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.IS_255_3 ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.IS_255_3_delayed ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.IS_255_4_228749  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22491_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.IS_255_4 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.IS_255_4_delayed_228750  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.IS_255_4 ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.IS_255_4_delayed ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.OV[0]_228751  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13312_ ),
    .E(\$abc$153262$new_n13265_ ),
    .Q(\error_correction_unit.OV [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.OV[1]_228752  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13306_ ),
    .E(\$abc$153262$new_n13265_ ),
    .Q(\error_correction_unit.OV [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.OV[2]_228753  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13300_ ),
    .E(\$abc$153262$new_n13265_ ),
    .Q(\error_correction_unit.OV [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.OV[3]_228754  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13294_ ),
    .E(\$abc$153262$new_n13265_ ),
    .Q(\error_correction_unit.OV [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.OV[4]_228755  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13288_ ),
    .E(\$abc$153262$new_n13265_ ),
    .Q(\error_correction_unit.OV [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.OV[5]_228756  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13282_ ),
    .E(\$abc$153262$new_n13265_ ),
    .Q(\error_correction_unit.OV [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.OV[6]_228757  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13276_ ),
    .E(\$abc$153262$new_n13265_ ),
    .Q(\error_correction_unit.OV [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.OV[7]_228758  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13270_ ),
    .E(\$abc$153262$new_n13265_ ),
    .Q(\error_correction_unit.OV [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[10][0]_228759  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[10] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[10] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[10][1]_228760  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[10] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[10] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[10][2]_228761  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[10] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[10] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[10][3]_228762  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[10] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[10] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[10][4]_228763  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[10] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[10] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[10][5]_228764  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[10] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[10] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[10][6]_228765  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[10] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[10] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[10][7]_228766  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[10] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[10] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[11][0]_228767  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[11] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[11] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[11][1]_228768  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[11] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[11] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[11][2]_228769  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[11] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[11] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[11][3]_228770  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[11] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[11] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[11][4]_228771  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[11] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[11] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[11][5]_228772  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[11] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[11] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[11][6]_228773  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[11] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[11] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[11][7]_228774  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[11] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[11] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[12][0]_228775  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[12] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[12] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[12][1]_228776  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[12] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[12] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[12][2]_228777  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[12] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[12] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[12][3]_228778  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[12] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[12] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[12][4]_228779  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[12] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[12] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[12][5]_228780  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[12] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[12] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[12][6]_228781  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[12] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[12] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[12][7]_228782  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[12] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[12] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[13][0]_228783  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[13] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[13] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[13][1]_228784  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[13] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[13] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[13][2]_228785  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[13] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[13] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[13][3]_228786  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[13] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[13] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[13][4]_228787  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[13] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[13] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[13][5]_228788  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[13] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[13] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[13][6]_228789  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[13] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[13] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[13][7]_228790  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[13] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[13] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[14][0]_228791  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[14] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[14] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[14][1]_228792  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[14] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[14] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[14][2]_228793  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[14] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[14] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[14][3]_228794  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[14] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[14] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[14][4]_228795  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[14] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[14] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[14][5]_228796  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[14] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[14] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[14][6]_228797  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[14] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[14] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[14][7]_228798  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[14] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[14] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[15][0]_228799  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[15] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[15] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[15][1]_228800  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[15] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[15] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[15][2]_228801  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[15] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[15] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[15][3]_228802  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[15] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[15] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[15][4]_228803  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[15] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[15] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[15][5]_228804  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[15] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[15] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[15][6]_228805  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[15] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[15] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[15][7]_228806  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[15] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[15] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[16][0]_228807  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[16] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[16] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[16][1]_228808  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[16] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[16] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[16][2]_228809  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[16] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[16] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[16][3]_228810  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[16] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[16] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[16][4]_228811  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[16] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[16] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[16][5]_228812  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[16] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[16] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[16][6]_228813  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[16] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[16] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[16][7]_228814  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[16] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[16] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[1][0]_228815  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[1] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[1][1]_228816  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[1] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[1][2]_228817  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[1] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[1][3]_228818  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[1] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[1][4]_228819  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[1] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[1][5]_228820  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[1] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[1][6]_228821  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[1] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[1][7]_228822  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[1] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[2][0]_228823  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[2] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[2][1]_228824  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[2] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[2][2]_228825  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[2] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[2][3]_228826  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[2] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[2][4]_228827  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[2] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[2][5]_228828  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[2] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[2][6]_228829  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[2] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[2][7]_228830  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[2] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[3][0]_228831  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[3] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[3][1]_228832  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[3] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[3][2]_228833  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[3] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[3][3]_228834  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[3] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[3][4]_228835  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[3] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[3][5]_228836  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[3] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[3][6]_228837  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[3] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[3][7]_228838  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[3] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[4][0]_228839  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[4] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[4][1]_228840  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[4] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[4][2]_228841  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[4] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[4][3]_228842  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[4] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[4][4]_228843  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[4] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[4][5]_228844  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[4] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[4][6]_228845  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[4] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[4][7]_228846  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[4] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[5][0]_228847  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[5] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[5][1]_228848  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[5] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[5][2]_228849  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[5] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[5][3]_228850  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[5] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[5][4]_228851  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[5] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[5][5]_228852  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[5] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[5][6]_228853  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[5] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[5][7]_228854  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[5] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[6][0]_228855  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[6] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[6][1]_228856  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[6] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[6][2]_228857  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[6] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[6][3]_228858  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[6] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[6][4]_228859  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[6] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[6][5]_228860  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[6] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[6][6]_228861  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[6] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[6][7]_228862  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[6] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[7][0]_228863  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[7] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[7][1]_228864  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[7] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[7][2]_228865  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[7] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[7][3]_228866  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[7] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[7][4]_228867  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[7] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[7][5]_228868  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[7] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[7][6]_228869  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[7] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[7][7]_228870  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[7] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[8][0]_228871  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[8] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[8][1]_228872  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[8] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[8][2]_228873  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[8] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[8][3]_228874  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[8] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[8][4]_228875  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[8] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[8][5]_228876  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[8] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[8][6]_228877  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[8] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[8][7]_228878  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[8] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[9][0]_228879  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[9] [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[9] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[9][1]_228880  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[9] [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[9] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[9][2]_228881  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[9] [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[9] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[9][3]_228882  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[9] [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[9] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[9][4]_228883  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[9] [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[9] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[9][5]_228884  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[9] [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[9] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[9][6]_228885  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[9] [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[9] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.O[9][7]_228886  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.O[9] [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.O[9] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.PV[0]_228887  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12430_ ),
    .E(\$abc$153262$new_n12351_ ),
    .Q(\error_correction_unit.PV [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.PV[1]_228888  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12420_ ),
    .E(\$abc$153262$new_n12351_ ),
    .Q(\error_correction_unit.PV [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.PV[2]_228889  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12410_ ),
    .E(\$abc$153262$new_n12351_ ),
    .Q(\error_correction_unit.PV [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.PV[3]_228890  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12400_ ),
    .E(\$abc$153262$new_n12351_ ),
    .Q(\error_correction_unit.PV [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.PV[4]_228891  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12390_ ),
    .E(\$abc$153262$new_n12351_ ),
    .Q(\error_correction_unit.PV [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.PV[5]_228892  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12380_ ),
    .E(\$abc$153262$new_n12351_ ),
    .Q(\error_correction_unit.PV [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.PV[6]_228893  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12370_ ),
    .E(\$abc$153262$new_n12351_ ),
    .Q(\error_correction_unit.PV [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.PV[7]_228894  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12360_ ),
    .E(\$abc$153262$new_n12351_ ),
    .Q(\error_correction_unit.PV [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[1][0]_228895  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P1 [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[1][1]_228896  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P1 [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[1][2]_228897  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P1 [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[1][3]_228898  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P1 [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[1][4]_228899  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P1 [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[1][5]_228900  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P1 [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[1][6]_228901  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P1 [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[1][7]_228902  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P1 [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[2][0]_228903  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P3 [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[2][1]_228904  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P3 [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[2][2]_228905  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P3 [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[2][3]_228906  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P3 [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[2][4]_228907  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P3 [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[2][5]_228908  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P3 [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[2][6]_228909  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P3 [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[2][7]_228910  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P3 [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[3][0]_228911  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P5 [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[3][1]_228912  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P5 [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[3][2]_228913  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P5 [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[3][3]_228914  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P5 [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[3][4]_228915  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P5 [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[3][5]_228916  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P5 [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[3][6]_228917  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P5 [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[3][7]_228918  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P5 [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[4][0]_228919  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P7 [0]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[4][1]_228920  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P7 [1]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[4][2]_228921  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P7 [2]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[4][3]_228922  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P7 [3]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[4][4]_228923  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P7 [4]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[4][5]_228924  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P7 [5]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[4][6]_228925  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P7 [6]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.P[4][7]_228926  (
    .C(\BM_lamda_unit.clk ),
    .D(\Omega_Phy_unit.P7 [7]),
    .E(\$abc$371688$techmap$techmap234194\RS_dec_top:error_correction_unit.O[14][4]_228795.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.P[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.RE_0_228927  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$371688$auto$rtlil.cc:2715:NotGate$233430 ),
    .E(\$abc$153262$new_n11985_ ),
    .Q(\$auto$ff.cc:740:flip_bits$233428 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.V[0]_228928  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17755_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.V [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.V[1]_228929  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17745_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.V [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.V[2]_228930  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17738_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.V [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.V[3]_228931  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17724_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.V [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.V[4]_228932  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17717_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.V [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.V[5]_228933  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17707_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.V [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.V[6]_228934  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17700_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.V [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.V[7]_228935  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17694_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.V [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[1]_228936  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17790_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[2]_228937  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17788_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[3]_228938  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17786_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[4]_228939  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17782_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[5]_228940  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17780_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[6]_228941  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17776_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[7]_228942  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17774_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[8]_228943  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17768_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx3[9]_228944  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n17766_ ),
    .E(\$abc$153262$new_n17677_ ),
    .Q(\error_correction_unit.Vx3 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[10]_228945  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [9]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[1]_228946  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.V [0]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[2]_228947  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [1]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[3]_228948  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [2]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[4]_228949  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [3]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[5]_228950  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [4]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[6]_228951  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [5]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[7]_228952  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [6]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[8]_228953  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [7]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx6[9]_228954  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.Vx3 [8]),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx6 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[10]_228955  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22420_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[1]_228956  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20984_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[2]_228957  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22445_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[3]_228958  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22443_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[4]_228959  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22439_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[5]_228960  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22437_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[6]_228961  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22433_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[7]_228962  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22431_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[8]_228963  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22425_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx7[9]_228964  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22423_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx7 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[10]_228965  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22374_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[1]_228966  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20655_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[2]_228967  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22400_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[3]_228968  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22398_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[4]_228969  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22394_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[5]_228970  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22392_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[6]_228971  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22388_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[7]_228972  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22386_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[8]_228973  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22380_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx8[9]_228974  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22378_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx8 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[10]_228975  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22325_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[11]_228976  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22323_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[1]_228977  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22353_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[2]_228978  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22351_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[3]_228979  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22349_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[4]_228980  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22345_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[5]_228981  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22343_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[6]_228982  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22339_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[7]_228983  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22337_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[8]_228984  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22331_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.Vx9[9]_228985  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22329_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.Vx9 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.WE_0_228986  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.state [5]),
    .E(\$abc$153262$new_n12105_ ),
    .Q(\error_correction_unit.WE_0 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[0]_228987  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22283_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[1]_228988  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22271_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[2]_228989  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22258_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[3]_228990  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22245_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[4]_228991  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22222_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[5]_228992  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22209_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[6]_228993  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22186_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[7]_228994  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22173_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[8]_228995  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22140_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add1[9]_228996  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n22095_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add1 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[0]_228997  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21848_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[10]_228998  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21708_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[1]_228999  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21843_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[2]_229000  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21835_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[3]_229001  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21827_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[4]_229002  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21813_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[5]_229003  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21805_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[6]_229004  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21789_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[7]_229005  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21781_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[8]_229006  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21757_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add2[9]_229007  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21749_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add2 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[0]_229008  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21429_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[10]_229009  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21220_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[11]_229010  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21210_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[1]_229011  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21418_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[2]_229012  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21405_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[3]_229013  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21392_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[4]_229014  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21369_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[5]_229015  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21356_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[6]_229016  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21333_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[7]_229017  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21320_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[8]_229018  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21287_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add3[9]_229019  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n21274_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add3 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[0]_229020  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16322_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[1]_229021  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16318_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[2]_229022  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16314_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[3]_229023  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16310_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[4]_229024  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16302_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[5]_229025  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16298_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[6]_229026  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16291_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[7]_229027  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16287_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_1[8]_229028  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n16277_ ),
    .E(\$abc$153262$new_n12224_ ),
    .Q(\error_correction_unit.add_1 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[0]_229029  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20599_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[1]_229030  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20597_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[2]_229031  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20595_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[3]_229032  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20593_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[4]_229033  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20589_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[5]_229034  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20587_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[6]_229035  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20584_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[7]_229036  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20582_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_2[8]_229037  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20578_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_2 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[0]_229038  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20559_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[1]_229039  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20557_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[2]_229040  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20555_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[3]_229041  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20553_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[4]_229042  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20549_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[5]_229043  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20547_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[6]_229044  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20544_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[7]_229045  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20542_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_3[8]_229046  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20538_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_3 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_4[2]_229047  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20513_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_4[3]_229048  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20511_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_4[4]_229049  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20507_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_4[5]_229050  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20505_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_4[6]_229051  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20502_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_4[7]_229052  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20500_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_4[8]_229053  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20496_ ),
    .E(\error_correction_unit.state [4]),
    .Q(\error_correction_unit.add_4 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow1[0]_229054  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13708_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow1[1]_229055  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13705_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow1[2]_229056  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13702_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow1[3]_229057  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13699_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow1[4]_229058  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13696_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow1[5]_229059  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13693_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow1[6]_229060  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13690_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow1[7]_229061  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13687_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow2[0]_229062  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13684_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow2[1]_229063  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13681_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow2[2]_229064  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13678_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow2[3]_229065  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13675_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow2[4]_229066  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13672_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow2[5]_229067  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13669_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow2[6]_229068  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13666_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow2[7]_229069  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13663_ ),
    .E(\$abc$153262$new_n13661_ ),
    .Q(\error_correction_unit.add_pow2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow3[0]_229070  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13347_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow3[1]_229071  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13345_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow3[2]_229072  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13343_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow3[3]_229073  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13341_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow3[4]_229074  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13339_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow3[5]_229075  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13337_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow3[6]_229076  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13335_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow3[7]_229077  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13333_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow4[0]_229078  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13331_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow4[1]_229079  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13329_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow4[2]_229080  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13327_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow4[3]_229081  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13325_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow4[4]_229082  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13323_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow4[5]_229083  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13321_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow4[6]_229084  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13319_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.add_pow4[7]_229085  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13317_ ),
    .E(\$abc$153262$new_n13316_ ),
    .Q(\error_correction_unit.add_pow4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[0][0]_229086  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12329_ ),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eL[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[0][1]_229087  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12326_ ),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eL[0] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[0][2]_229088  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$171203$new_n809_ ),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eL[0] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[0][3]_229089  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$171203$new_n807_ ),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eL[0] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[0][4]_229090  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$171203$new_n805_ ),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eL[0] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[0][5]_229091  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$171203$new_n803_ ),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eL[0] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[0][6]_229092  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12311_ ),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eL[0] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[0][7]_229093  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$171203$new_n799_ ),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eL[0] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[1][0]_229094  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12330_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[1][1]_229095  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12327_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[1][2]_229096  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12324_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[1][3]_229097  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12321_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[1][4]_229098  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12318_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[1][5]_229099  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12315_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[1][6]_229100  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12312_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[1][7]_229101  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12309_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[2][0]_229102  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12330_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[2][1]_229103  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12327_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[2][2]_229104  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12324_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[2][3]_229105  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12321_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[2][4]_229106  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12318_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[2][5]_229107  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12315_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[2][6]_229108  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12312_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[2][7]_229109  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12309_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[3][0]_229110  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12330_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[3][1]_229111  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12327_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[3][2]_229112  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12324_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[3][3]_229113  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12321_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[3][4]_229114  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12318_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[3][5]_229115  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12315_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[3][6]_229116  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12312_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[3][7]_229117  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12309_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[4][0]_229118  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12330_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[4][1]_229119  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12327_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[4][2]_229120  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12324_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[4][3]_229121  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12321_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[4][4]_229122  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12318_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[4][5]_229123  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12315_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[4][6]_229124  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12312_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[4][7]_229125  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12309_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[5][0]_229126  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12330_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[5][1]_229127  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12327_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[5][2]_229128  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12324_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[5][3]_229129  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12321_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[5][4]_229130  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12318_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[5][5]_229131  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12315_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[5][6]_229132  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12312_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[5][7]_229133  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12309_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[6][0]_229134  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12330_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[6][1]_229135  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12327_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[6][2]_229136  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12324_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[6][3]_229137  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12321_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[6][4]_229138  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12318_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[6][5]_229139  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12315_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[6][6]_229140  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12312_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[6][7]_229141  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12309_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[7][0]_229142  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12330_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[7][1]_229143  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12327_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[7][2]_229144  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12324_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[7][3]_229145  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12321_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[7][4]_229146  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12318_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[7][5]_229147  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12315_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[7][6]_229148  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12312_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[7][7]_229149  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12309_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[8][0]_229150  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12330_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[8][1]_229151  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12327_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[8][2]_229152  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12324_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[8][3]_229153  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12321_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[8][4]_229154  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12318_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[8][5]_229155  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12315_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[8][6]_229156  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12312_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eL[8][7]_229157  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12309_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eL[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[0][0]_229158  (
    .C(\BM_lamda_unit.clk ),
    .D(\$auto$alumacc.cc:485:replace_alu$16952.B [0]),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eV[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[0][1]_229159  (
    .C(\BM_lamda_unit.clk ),
    .D(\$auto$alumacc.cc:485:replace_alu$16952.B [1]),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eV[0] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[0][2]_229160  (
    .C(\BM_lamda_unit.clk ),
    .D(\$auto$alumacc.cc:485:replace_alu$16952.B [2]),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eV[0] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[0][3]_229161  (
    .C(\BM_lamda_unit.clk ),
    .D(\$auto$alumacc.cc:485:replace_alu$16952.B [3]),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eV[0] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[0][4]_229162  (
    .C(\BM_lamda_unit.clk ),
    .D(\$auto$alumacc.cc:485:replace_alu$16952.B [4]),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eV[0] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[0][5]_229163  (
    .C(\BM_lamda_unit.clk ),
    .D(\$auto$alumacc.cc:485:replace_alu$16952.B [5]),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eV[0] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[0][6]_229164  (
    .C(\BM_lamda_unit.clk ),
    .D(\$auto$alumacc.cc:485:replace_alu$16952.B [6]),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eV[0] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[0][7]_229165  (
    .C(\BM_lamda_unit.clk ),
    .D(\$auto$alumacc.cc:485:replace_alu$16952.B [7]),
    .E(\$abc$171203$new_n790_ ),
    .Q(\error_correction_unit.eV[0] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[1][0]_229166  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12306_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[1][1]_229167  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12304_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[1][2]_229168  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12302_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[1][3]_229169  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12300_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[1][4]_229170  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12298_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[1][5]_229171  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12296_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[1][6]_229172  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12294_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[1][7]_229173  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12292_ ),
    .E(\$abc$371688$techmap$techmap286923\RS_dec_top:error_correction_unit.eL[1][4]_229098.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[2][0]_229174  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12306_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[2][1]_229175  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12304_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[2][2]_229176  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12302_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[2][3]_229177  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12300_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[2][4]_229178  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12298_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[2][5]_229179  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12296_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[2][6]_229180  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12294_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[2][7]_229181  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12292_ ),
    .E(\$abc$371688$techmap$techmap287148\RS_dec_top:error_correction_unit.eL[2][4]_229106.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[3][0]_229182  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12306_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[3][1]_229183  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12304_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[3][2]_229184  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12302_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[3][3]_229185  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12300_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[3][4]_229186  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12298_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[3][5]_229187  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12296_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[3][6]_229188  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12294_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[3][7]_229189  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12292_ ),
    .E(\$abc$371688$techmap$techmap242923\RS_dec_top:error_correction_unit.eV[3][6]_229188.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[4][0]_229190  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12306_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[4][1]_229191  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12304_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[4][2]_229192  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12302_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[4][3]_229193  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12300_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[4][4]_229194  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12298_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[4][5]_229195  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12296_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[4][6]_229196  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12294_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[4][7]_229197  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12292_ ),
    .E(\$abc$371688$techmap$techmap269163\RS_dec_top:error_correction_unit.eL[4][7]_229125.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[5][0]_229198  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12306_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[5][1]_229199  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12304_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[5][2]_229200  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12302_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[5][3]_229201  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12300_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[5][4]_229202  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12298_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[5][5]_229203  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12296_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[5][6]_229204  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12294_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[5][7]_229205  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12292_ ),
    .E(\$abc$371688$techmap$techmap267579\RS_dec_top:error_correction_unit.eL[5][2]_229128.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[6][0]_229206  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12306_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[6][1]_229207  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12304_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[6][2]_229208  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12302_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[6][3]_229209  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12300_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[6][4]_229210  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12298_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[6][5]_229211  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12296_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[6][6]_229212  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12294_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[6][7]_229213  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12292_ ),
    .E(\$abc$371688$techmap$techmap312972\RS_dec_top:error_correction_unit.eV[6][1]_229207.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[7][0]_229214  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12306_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[7][1]_229215  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12304_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[7][2]_229216  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12302_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[7][3]_229217  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12300_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[7][4]_229218  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12298_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[7][5]_229219  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12296_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[7][6]_229220  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12294_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[7][7]_229221  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12292_ ),
    .E(\$abc$371688$techmap$techmap242220\RS_dec_top:error_correction_unit.eL[7][4]_229146.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[8][0]_229222  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12306_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[8][1]_229223  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12304_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[8][2]_229224  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12302_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[8][3]_229225  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12300_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[8][4]_229226  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12298_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[8][5]_229227  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12296_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[8][6]_229228  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12294_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:error_correction_unit.eV[8][7]_229229  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12292_ ),
    .E(\$abc$371688$techmap$techmap234768\RS_dec_top:error_correction_unit.eL[8][4]_229154.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\error_correction_unit.eV[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.in_range_229230  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12156_ ),
    .E(\$abc$153262$new_n12101_ ),
    .Q(\error_correction_unit.in_range ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.initial_value[0]_229231  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12221_ ),
    .E(R_flag),
    .Q(\error_correction_unit.initial_value [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.initial_value[1]_229232  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12219_ ),
    .E(R_flag),
    .Q(\error_correction_unit.initial_value [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.initial_value[2]_229233  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12217_ ),
    .E(R_flag),
    .Q(\error_correction_unit.initial_value [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.initial_value[3]_229234  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12215_ ),
    .E(R_flag),
    .Q(\error_correction_unit.initial_value [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.initial_value[4]_229235  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12213_ ),
    .E(R_flag),
    .Q(\error_correction_unit.initial_value [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.initial_value[5]_229236  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12211_ ),
    .E(R_flag),
    .Q(\error_correction_unit.initial_value [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.initial_value[6]_229237  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12209_ ),
    .E(R_flag),
    .Q(\error_correction_unit.initial_value [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.initial_value[7]_229238  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12207_ ),
    .E(R_flag),
    .Q(\error_correction_unit.initial_value [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.op_cnt[0]_229239  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13542_ ),
    .E(\$abc$153262$new_n13529_ ),
    .Q(\error_correction_unit.op_cnt [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.op_cnt[1]_229240  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13540_ ),
    .E(\$abc$153262$new_n13529_ ),
    .Q(\error_correction_unit.op_cnt [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.op_cnt[2]_229241  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13537_ ),
    .E(\$abc$153262$new_n13529_ ),
    .Q(\error_correction_unit.op_cnt [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.op_cnt[3]_229242  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13534_ ),
    .E(\$abc$153262$new_n13529_ ),
    .Q(\error_correction_unit.op_cnt [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.r_cnt[0]_229243  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.root_cnt [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.r_cnt [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.r_cnt[1]_229244  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.root_cnt [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.r_cnt [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.r_cnt[2]_229245  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.root_cnt [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.r_cnt [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.r_cnt[3]_229246  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.root_cnt [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.r_cnt [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[1][0]_229247  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r1 [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[1][1]_229248  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r1 [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[1][2]_229249  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r1 [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[1][3]_229250  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r1 [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[1][4]_229251  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r1 [4]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[1][5]_229252  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r1 [5]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[1][6]_229253  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r1 [6]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[1][7]_229254  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r1 [7]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[2][0]_229255  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r2 [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[2][1]_229256  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r2 [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[2][2]_229257  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r2 [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[2][3]_229258  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r2 [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[2][4]_229259  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r2 [4]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[2][5]_229260  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r2 [5]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[2][6]_229261  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r2 [6]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[2][7]_229262  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r2 [7]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[3][0]_229263  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r3 [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[3][1]_229264  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r3 [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[3][2]_229265  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r3 [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[3][3]_229266  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r3 [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[3][4]_229267  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r3 [4]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[3][5]_229268  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r3 [5]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[3][6]_229269  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r3 [6]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[3][7]_229270  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r3 [7]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[4][0]_229271  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r4 [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[4][1]_229272  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r4 [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[4][2]_229273  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r4 [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[4][3]_229274  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r4 [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[4][4]_229275  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r4 [4]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[4][5]_229276  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r4 [5]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[4][6]_229277  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r4 [6]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[4][7]_229278  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r4 [7]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[5][0]_229279  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r5 [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[5][1]_229280  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r5 [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[5][2]_229281  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r5 [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[5][3]_229282  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r5 [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[5][4]_229283  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r5 [4]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[5][5]_229284  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r5 [5]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[5][6]_229285  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r5 [6]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[5][7]_229286  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r5 [7]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[6][0]_229287  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r6 [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[6][1]_229288  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r6 [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[6][2]_229289  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r6 [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[6][3]_229290  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r6 [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[6][4]_229291  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r6 [4]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[6][5]_229292  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r6 [5]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[6][6]_229293  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r6 [6]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[6][7]_229294  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r6 [7]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[7][0]_229295  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r7 [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[7][1]_229296  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r7 [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[7][2]_229297  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r7 [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[7][3]_229298  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r7 [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[7][4]_229299  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r7 [4]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[7][5]_229300  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r7 [5]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[7][6]_229301  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r7 [6]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[7][7]_229302  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r7 [7]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[8][0]_229303  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r8 [0]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[8][1]_229304  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r8 [1]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[8][2]_229305  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r8 [2]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[8][3]_229306  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r8 [3]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[8][4]_229307  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r8 [4]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[8][5]_229308  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r8 [5]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[8][6]_229309  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r8 [6]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rd[8][7]_229310  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.r8 [7]),
    .E(\$abc$153262$new_n15251_ ),
    .Q(\error_correction_unit.rd[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[1][0]_229311  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14241_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[1] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[1][1]_229312  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14239_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[1] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[1][2]_229313  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14237_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[1] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[1][3]_229314  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14235_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[1] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[1][4]_229315  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14233_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[1] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[1][5]_229316  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14231_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[1] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[1][6]_229317  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14229_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[1] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[1][7]_229318  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14227_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[1] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[2][0]_229319  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14225_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[2] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[2][1]_229320  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14223_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[2] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[2][2]_229321  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14221_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[2] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[2][3]_229322  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14219_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[2] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[2][4]_229323  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14217_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[2] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[2][5]_229324  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14215_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[2] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[2][6]_229325  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14213_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[2] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[2][7]_229326  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14211_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[2] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[3][0]_229327  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14209_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[3] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[3][1]_229328  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14207_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[3] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[3][2]_229329  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14205_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[3] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[3][3]_229330  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14203_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[3] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[3][4]_229331  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14201_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[3] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[3][5]_229332  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14199_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[3] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[3][6]_229333  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14197_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[3] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[3][7]_229334  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14195_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[3] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[4][0]_229335  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14193_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[4] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[4][1]_229336  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14191_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[4] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[4][2]_229337  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14189_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[4] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[4][3]_229338  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14187_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[4] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[4][4]_229339  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14185_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[4] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[4][5]_229340  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14183_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[4] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[4][6]_229341  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14181_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[4] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[4][7]_229342  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14179_ ),
    .E(\$abc$153262$new_n14178_ ),
    .Q(\error_correction_unit.rp[4] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[5][0]_229343  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14241_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[5] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[5][1]_229344  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14239_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[5] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[5][2]_229345  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14237_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[5] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[5][3]_229346  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14235_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[5] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[5][4]_229347  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14233_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[5] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[5][5]_229348  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14231_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[5] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[5][6]_229349  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14229_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[5] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[5][7]_229350  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14227_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[5] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[6][0]_229351  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14225_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[6] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[6][1]_229352  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14223_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[6] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[6][2]_229353  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14221_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[6] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[6][3]_229354  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14219_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[6] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[6][4]_229355  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14217_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[6] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[6][5]_229356  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14215_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[6] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[6][6]_229357  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14213_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[6] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[6][7]_229358  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14211_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[6] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[7][0]_229359  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14209_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[7] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[7][1]_229360  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14207_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[7] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[7][2]_229361  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14205_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[7] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[7][3]_229362  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14203_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[7] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[7][4]_229363  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14201_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[7] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[7][5]_229364  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14199_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[7] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[7][6]_229365  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14197_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[7] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[7][7]_229366  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14195_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[7] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[8][0]_229367  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14193_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[8] [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[8][1]_229368  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14191_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[8] [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[8][2]_229369  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14189_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[8] [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[8][3]_229370  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14187_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[8] [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[8][4]_229371  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14185_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[8] [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[8][5]_229372  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14183_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[8] [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[8][6]_229373  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14181_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[8] [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.rp[8][7]_229374  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14179_ ),
    .E(\$abc$153262$new_n14878_ ),
    .Q(\error_correction_unit.rp[8] [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.state[2]_229375  (
    .C(\BM_lamda_unit.clk ),
    .D(\error_correction_unit.state [1]),
    .E(\$abc$153262$new_n14274_ ),
    .Q(\error_correction_unit.state [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.state[3]_229376  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14283_ ),
    .E(\$abc$153262$new_n14274_ ),
    .Q(\error_correction_unit.state [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:error_correction_unit.state[6]_229377  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n11981_ ),
    .E(\$abc$153262$new_n14274_ ),
    .Q(\error_correction_unit.state [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.Address_GF_ascending[0]_229378  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$input_byte [0]),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.Address_GF_ascending [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.Address_GF_ascending[1]_229379  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$input_byte [1]),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.Address_GF_ascending [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.Address_GF_ascending[2]_229380  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$input_byte [2]),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.Address_GF_ascending [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.Address_GF_ascending[3]_229381  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$input_byte [3]),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.Address_GF_ascending [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.Address_GF_ascending[4]_229382  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$input_byte [4]),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.Address_GF_ascending [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.Address_GF_ascending[5]_229383  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$input_byte [5]),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.Address_GF_ascending [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.Address_GF_ascending[6]_229384  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$input_byte [6]),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.Address_GF_ascending [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.Address_GF_ascending[7]_229385  (
    .C(\BM_lamda_unit.clk ),
    .D(\$iopadmap$input_byte [7]),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.Address_GF_ascending [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.W_Add[1]_229386  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18421_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.W_Add [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.W_Add[4]_229387  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18412_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.W_Add [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.W_Add[5]_229388  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18409_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.W_Add [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.ip1_1[0]_229389  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.out_GF_ascending [0]),
    .E(\input_syndromes_unit.CE1 ),
    .Q(\input_syndromes_unit.ip1_1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.ip1_1[1]_229390  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.out_GF_ascending [1]),
    .E(\input_syndromes_unit.CE1 ),
    .Q(\input_syndromes_unit.ip1_1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.ip1_1[2]_229391  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.out_GF_ascending [2]),
    .E(\input_syndromes_unit.CE1 ),
    .Q(\input_syndromes_unit.ip1_1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.ip1_1[3]_229392  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.out_GF_ascending [3]),
    .E(\input_syndromes_unit.CE1 ),
    .Q(\input_syndromes_unit.ip1_1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.ip1_1[4]_229393  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.out_GF_ascending [4]),
    .E(\input_syndromes_unit.CE1 ),
    .Q(\input_syndromes_unit.ip1_1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.ip1_1[5]_229394  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.out_GF_ascending [5]),
    .E(\input_syndromes_unit.CE1 ),
    .Q(\input_syndromes_unit.ip1_1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.ip1_1[6]_229395  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.out_GF_ascending [6]),
    .E(\input_syndromes_unit.CE1 ),
    .Q(\input_syndromes_unit.ip1_1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.ip1_1[7]_229396  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.out_GF_ascending [7]),
    .E(\input_syndromes_unit.CE1 ),
    .Q(\input_syndromes_unit.ip1_1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s0[0]_229397  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [0]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s0[1]_229398  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [1]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s0[2]_229399  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [2]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s0[3]_229400  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [3]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s0[4]_229401  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [4]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s0[5]_229402  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [5]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s0[6]_229403  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [6]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s0[7]_229404  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [7]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s10[0]_229405  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [0]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s10 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s10[1]_229406  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [1]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s10 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s10[2]_229407  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [2]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s10 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s10[3]_229408  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [3]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s10 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s10[4]_229409  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [4]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s10 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s10[5]_229410  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [5]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s10 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s10[6]_229411  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [6]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s10 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s10[7]_229412  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [7]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s10 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s11[0]_229413  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [0]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s11 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s11[1]_229414  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [1]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s11 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s11[2]_229415  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [2]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s11 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s11[3]_229416  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [3]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s11 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s11[4]_229417  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [4]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s11 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s11[5]_229418  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [5]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s11 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s11[6]_229419  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [6]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s11 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s11[7]_229420  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [7]),
    .E(\$abc$153262$new_n13369_ ),
    .Q(\input_syndromes_unit.s11 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s12[0]_229421  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [0]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s12 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s12[1]_229422  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [1]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s12 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s12[2]_229423  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [2]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s12 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s12[3]_229424  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [3]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s12 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s12[4]_229425  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [4]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s12 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s12[5]_229426  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [5]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s12 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s12[6]_229427  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [6]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s12 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s12[7]_229428  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [7]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s12 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s13[0]_229429  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [0]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s13 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s13[1]_229430  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [1]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s13 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s13[2]_229431  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [2]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s13 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s13[3]_229432  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [3]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s13 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s13[4]_229433  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [4]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s13 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s13[5]_229434  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [5]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s13 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s13[6]_229435  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [6]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s13 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s13[7]_229436  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [7]),
    .E(\$abc$153262$new_n13367_ ),
    .Q(\input_syndromes_unit.s13 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s14[0]_229437  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [0]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s14 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s14[1]_229438  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [1]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s14 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s14[2]_229439  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [2]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s14 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s14[3]_229440  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [3]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s14 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s14[4]_229441  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [4]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s14 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s14[5]_229442  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [5]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s14 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s14[6]_229443  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [6]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s14 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s14[7]_229444  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [7]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s14 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s15[0]_229445  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [0]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s15 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s15[1]_229446  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [1]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s15 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s15[2]_229447  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [2]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s15 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s15[3]_229448  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [3]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s15 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s15[4]_229449  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [4]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s15 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s15[5]_229450  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [5]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s15 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s15[6]_229451  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [6]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s15 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s15[7]_229452  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [7]),
    .E(\$abc$153262$li2411_li2411 ),
    .Q(\input_syndromes_unit.s15 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s1[0]_229453  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [0]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s1[1]_229454  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [1]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s1[2]_229455  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [2]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s1[3]_229456  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [3]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s1[4]_229457  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [4]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s1[5]_229458  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [5]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s1[6]_229459  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [6]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s1[7]_229460  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [7]),
    .E(\$abc$153262$new_n13374_ ),
    .Q(\input_syndromes_unit.s1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s2[0]_229461  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [0]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s2[1]_229462  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [1]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s2[2]_229463  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [2]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s2[3]_229464  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [3]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s2[4]_229465  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [4]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s2[5]_229466  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [5]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s2[6]_229467  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [6]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s2[7]_229468  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [7]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s3[0]_229469  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [0]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s3[1]_229470  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [1]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s3[2]_229471  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [2]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s3[3]_229472  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [3]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s3[4]_229473  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [4]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s3[5]_229474  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [5]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s3[6]_229475  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [6]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s3[7]_229476  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [7]),
    .E(\$abc$153262$new_n13560_ ),
    .Q(\input_syndromes_unit.s3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s4[0]_229477  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [0]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s4[1]_229478  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [1]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s4[2]_229479  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [2]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s4[3]_229480  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [3]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s4[4]_229481  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [4]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s4[5]_229482  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [5]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s4[6]_229483  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [6]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s4[7]_229484  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [7]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s5[0]_229485  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [0]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s5 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s5[1]_229486  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [1]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s5 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s5[2]_229487  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [2]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s5 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s5[3]_229488  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [3]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s5 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s5[4]_229489  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [4]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s5 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s5[5]_229490  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [5]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s5 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s5[6]_229491  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [6]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s5 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s5[7]_229492  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [7]),
    .E(\$abc$153262$new_n13423_ ),
    .Q(\input_syndromes_unit.s5 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s6[0]_229493  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [0]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s6 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s6[1]_229494  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [1]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s6[2]_229495  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [2]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s6 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s6[3]_229496  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [3]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s6 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s6[4]_229497  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [4]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s6[5]_229498  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [5]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s6[6]_229499  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [6]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s6 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s6[7]_229500  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [7]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s7[0]_229501  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [0]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s7 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s7[1]_229502  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [1]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s7[2]_229503  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [2]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s7 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s7[3]_229504  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [3]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s7 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s7[4]_229505  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [4]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s7[5]_229506  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [5]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s7[6]_229507  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [6]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s7 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s7[7]_229508  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [7]),
    .E(\$abc$153262$new_n13577_ ),
    .Q(\input_syndromes_unit.s7 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s8[0]_229509  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [0]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s8 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s8[1]_229510  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [1]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s8 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s8[2]_229511  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [2]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s8 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s8[3]_229512  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [3]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s8 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s8[4]_229513  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [4]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s8 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s8[5]_229514  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [5]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s8 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s8[6]_229515  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [6]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s8 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s8[7]_229516  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.S [7]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s8 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s9[0]_229517  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [0]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s9 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s9[1]_229518  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [1]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s9 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s9[2]_229519  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [2]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s9 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s9[3]_229520  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [3]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s9 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s9[4]_229521  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [4]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s9 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s9[5]_229522  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [5]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s9 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s9[6]_229523  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [6]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s9 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.s9[7]_229524  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.S [7]),
    .E(\$abc$153262$new_n13595_ ),
    .Q(\input_syndromes_unit.s9 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.S[0]_229525  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14498_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit0.S [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.S[1]_229526  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14490_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit0.S [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.S[2]_229527  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14482_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit0.S [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.S[3]_229528  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14474_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit0.S [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.S[4]_229529  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14466_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit0.S [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.S[5]_229530  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14458_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit0.S [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.S[6]_229531  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14450_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit0.S [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.S[7]_229532  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14442_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit0.S [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[0]_229533  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19340_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[1]_229534  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19338_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[2]_229535  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19336_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[3]_229536  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19334_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[4]_229537  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19330_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[5]_229538  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19328_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[6]_229539  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19324_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[7]_229540  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19322_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.add_inputs[8]_229541  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19316_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.add_inputs [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.address_GF_dec[0]_229542  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19282_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.address_GF_dec [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.address_GF_dec[1]_229543  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19276_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.address_GF_dec [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.address_GF_dec[2]_229544  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19273_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.address_GF_dec [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.address_GF_dec[3]_229545  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19270_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.address_GF_dec [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.address_GF_dec[4]_229546  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19266_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.address_GF_dec [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.address_GF_dec[5]_229547  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19263_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.address_GF_dec [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.address_GF_dec[6]_229548  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19259_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.address_GF_dec [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.address_GF_dec[7]_229549  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19256_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.address_GF_dec [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_0[1]_229550  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15533_ ),
    .E(\$abc$153262$new_n14408_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_0[4]_229551  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15524_ ),
    .E(\$abc$153262$new_n14408_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_0[5]_229552  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15521_ ),
    .E(\$abc$153262$new_n14408_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_1[4]_229553  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15503_ ),
    .E(\$abc$153262$new_n14397_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_1[5]_229554  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15500_ ),
    .E(\$abc$153262$new_n14397_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_2[4]_229555  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15482_ ),
    .E(\$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] ),
    .Q(\input_syndromes_unit.unit0.cnt203_2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_2[5]_229556  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15479_ ),
    .E(\$abc$371688$auto$simplemap.cc:339:simplemap_lut$330510[21] ),
    .Q(\input_syndromes_unit.unit0.cnt203_2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_3[4]_229557  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15461_ ),
    .E(\$abc$153262$new_n14377_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_3[5]_229558  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15458_ ),
    .E(\$abc$153262$new_n14377_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15440_ ),
    .E(\$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\input_syndromes_unit.unit0.cnt203_4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_4[5]_229560  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15437_ ),
    .E(\$abc$371688$techmap$techmap320313\RS_dec_top:input_syndromes_unit.unit0.cnt203_4[4]_229559.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\input_syndromes_unit.unit0.cnt203_4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_5[4]_229561  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15548_ ),
    .E(\$abc$153262$new_n14357_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_5 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_5[5]_229562  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15545_ ),
    .E(\$abc$153262$new_n14357_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_5 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_6[4]_229563  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15419_ ),
    .E(\$abc$153262$new_n14347_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_6[5]_229564  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15416_ ),
    .E(\$abc$153262$new_n14347_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_7[4]_229565  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15398_ ),
    .E(\$abc$153262$new_n15385_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.cnt203_7[5]_229566  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15395_ ),
    .E(\$abc$153262$new_n15385_ ),
    .Q(\input_syndromes_unit.unit0.cnt203_7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.count_in2[0]_229567  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.count_in1 [0]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.count_in2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.count_in2[1]_229568  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.count_in1 [1]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.count_in2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.count_in2[2]_229569  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.count_in1 [2]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.count_in2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.count_in3[0]_229570  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.count_in2 [0]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.count_in3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.count_in3[1]_229571  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.count_in2 [1]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.count_in3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.count_in3[2]_229572  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit0.count_in2 [2]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.count_in3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.out_GF_mult_0[0]_229573  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19238_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.out_GF_mult_0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.out_GF_mult_0[1]_229574  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19236_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.out_GF_mult_0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.out_GF_mult_0[2]_229575  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19234_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.out_GF_mult_0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.out_GF_mult_0[3]_229576  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19232_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.out_GF_mult_0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.out_GF_mult_0[4]_229577  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19229_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.out_GF_mult_0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.out_GF_mult_0[5]_229578  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19227_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.out_GF_mult_0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.out_GF_mult_0[6]_229579  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19224_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.out_GF_mult_0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.out_GF_mult_0[7]_229580  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19222_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.out_GF_mult_0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg0[0]_229581  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19213_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg0[1]_229582  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19208_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg0[2]_229583  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19203_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg0[3]_229584  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19198_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg0[4]_229585  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19193_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg0[5]_229586  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19188_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg0[6]_229587  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19183_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg0[7]_229588  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19178_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg1[0]_229589  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19173_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg1[1]_229590  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19168_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg1[2]_229591  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19163_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg1[3]_229592  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19158_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg1[4]_229593  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19153_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg1[5]_229594  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19148_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg1[6]_229595  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19143_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg1[7]_229596  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19138_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg2[0]_229597  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19133_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg2[1]_229598  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19128_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg2[2]_229599  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19123_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg2[3]_229600  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19118_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg2[4]_229601  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19113_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg2[5]_229602  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19108_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg2[6]_229603  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19103_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg2[7]_229604  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19098_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg3[0]_229605  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19093_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg3[1]_229606  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19088_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg3[2]_229607  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19083_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg3[3]_229608  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19078_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg3[4]_229609  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19073_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg3[5]_229610  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19068_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg3[6]_229611  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19063_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg3[7]_229612  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19058_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg4[0]_229613  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19053_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg4[1]_229614  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19048_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg4[2]_229615  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19043_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg4[3]_229616  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19038_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg4[4]_229617  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19033_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg4[5]_229618  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19028_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg4[6]_229619  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19023_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg4[7]_229620  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19018_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg5[0]_229621  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19013_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg5 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg5[1]_229622  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19008_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg5 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg5[2]_229623  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19003_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg5 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg5[3]_229624  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18998_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg5 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg5[4]_229625  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18993_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg5 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg5[5]_229626  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18988_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg5 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg5[6]_229627  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18983_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg5 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg5[7]_229628  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18978_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg5 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg6[0]_229629  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18973_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg6 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg6[1]_229630  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18968_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg6[2]_229631  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18963_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg6 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg6[3]_229632  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18958_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg6 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg6[4]_229633  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18953_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg6[5]_229634  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18948_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg6[6]_229635  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18943_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg6 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg6[7]_229636  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18938_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg7[0]_229637  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18933_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg7 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg7[1]_229638  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18928_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg7[2]_229639  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18923_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg7 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg7[3]_229640  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18918_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg7 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg7[4]_229641  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18913_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg7[5]_229642  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18908_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg7[6]_229643  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18903_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg7 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit0.xor_reg7[7]_229644  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18898_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit0.xor_reg7 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.S[0]_229645  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14562_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit1.S [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.S[1]_229646  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14554_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit1.S [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.S[2]_229647  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14546_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit1.S [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.S[3]_229648  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14538_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit1.S [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.S[4]_229649  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14530_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit1.S [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.S[5]_229650  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14522_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit1.S [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.S[6]_229651  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14514_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit1.S [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.S[7]_229652  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14506_ ),
    .E(\$abc$153262$new_n14431_ ),
    .Q(\input_syndromes_unit.unit1.S [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[0]_229653  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18893_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[1]_229654  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18891_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[2]_229655  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18889_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[3]_229656  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18887_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[4]_229657  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18883_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[5]_229658  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18881_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[6]_229659  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18877_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[7]_229660  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18875_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.add_inputs[8]_229661  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18869_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.add_inputs [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.address_GF_dec[0]_229662  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18835_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.address_GF_dec [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.address_GF_dec[1]_229663  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18829_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.address_GF_dec [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.address_GF_dec[2]_229664  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18826_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.address_GF_dec [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.address_GF_dec[3]_229665  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18823_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.address_GF_dec [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.address_GF_dec[4]_229666  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18819_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.address_GF_dec [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.address_GF_dec[5]_229667  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18816_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.address_GF_dec [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.address_GF_dec[6]_229668  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18812_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.address_GF_dec [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.address_GF_dec[7]_229669  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18809_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.address_GF_dec [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.count_in0[2]_229670  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.count_in [2]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.count_in0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.count_in1[0]_229671  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.count_in0 [0]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.count_in1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.count_in1[1]_229672  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.count_in0 [1]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.count_in1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.count_in1[2]_229673  (
    .C(\BM_lamda_unit.clk ),
    .D(\input_syndromes_unit.unit1.count_in0 [2]),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.count_in1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.out_GF_mult_0[0]_229674  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18789_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.out_GF_mult_0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.out_GF_mult_0[1]_229675  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18787_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.out_GF_mult_0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.out_GF_mult_0[2]_229676  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18785_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.out_GF_mult_0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.out_GF_mult_0[3]_229677  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18783_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.out_GF_mult_0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.out_GF_mult_0[4]_229678  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18780_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.out_GF_mult_0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.out_GF_mult_0[5]_229679  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18778_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.out_GF_mult_0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.out_GF_mult_0[6]_229680  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18775_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.out_GF_mult_0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.out_GF_mult_0[7]_229681  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18773_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.out_GF_mult_0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg0[0]_229682  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18764_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg0[1]_229683  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18759_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg0[2]_229684  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18754_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg0[3]_229685  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18749_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg0[4]_229686  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18744_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg0[5]_229687  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18739_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg0[6]_229688  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18734_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg0[7]_229689  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18729_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg1[0]_229690  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18724_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg1[1]_229691  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18719_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg1[2]_229692  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18714_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg1[3]_229693  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18709_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg1[4]_229694  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18704_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg1[5]_229695  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18699_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg1[6]_229696  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18694_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg1[7]_229697  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18689_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg2[0]_229698  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18684_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg2[1]_229699  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18679_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg2[2]_229700  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18674_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg2[3]_229701  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18669_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg2[4]_229702  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18664_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg2[5]_229703  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18659_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg2[6]_229704  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18654_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg2[7]_229705  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18649_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg3[0]_229706  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18644_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg3[1]_229707  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18639_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg3[2]_229708  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18634_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg3[3]_229709  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18629_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg3[4]_229710  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18624_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg3[5]_229711  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18619_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg3[6]_229712  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18614_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg3[7]_229713  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18609_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg4[0]_229714  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18598_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg4[1]_229715  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18593_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg4[2]_229716  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18588_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg4[3]_229717  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18583_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg4[4]_229718  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18578_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg4[5]_229719  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18573_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg4[6]_229720  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18568_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg4[7]_229721  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18563_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg5[0]_229722  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18556_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg5 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg5[1]_229723  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18551_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg5 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg5[2]_229724  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18546_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg5 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg5[3]_229725  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18541_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg5 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg5[4]_229726  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18536_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg5 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg5[5]_229727  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18531_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg5 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg5[6]_229728  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18526_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg5 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg5[7]_229729  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18521_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg5 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg6[0]_229730  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18514_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg6 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg6[1]_229731  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18509_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg6[2]_229732  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18504_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg6 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg6[3]_229733  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18499_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg6 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg6[4]_229734  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18494_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg6[5]_229735  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18489_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg6[6]_229736  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18484_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg6 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg6[7]_229737  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18479_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg7[0]_229738  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18472_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg7 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg7[1]_229739  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18467_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg7 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg7[2]_229740  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18462_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg7 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg7[3]_229741  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18457_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg7 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg7[4]_229742  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18452_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg7 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg7[5]_229743  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18447_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg7 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg7[6]_229744  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18442_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg7 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.unit1.xor_reg7[7]_229745  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18437_ ),
    .E(\input_syndromes_unit.CE_GF_mult_add ),
    .Q(\input_syndromes_unit.unit1.xor_reg7 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[0]_229746  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18398_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[1]_229747  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18396_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[2]_229748  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18393_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[3]_229749  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18390_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[4]_229750  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18386_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[5]_229751  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18383_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[6]_229752  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18378_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[7]_229753  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18375_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x10[8]_229754  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18370_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x10 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[0]_229755  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18359_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[1]_229756  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18236_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[2]_229757  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18234_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[3]_229758  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18232_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[4]_229759  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18229_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[5]_229760  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18225_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[6]_229761  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18222_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[7]_229762  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18217_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x11[8]_229763  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18357_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x11 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[0]_229764  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18355_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[1]_229765  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18353_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[2]_229766  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18350_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[3]_229767  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18347_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[4]_229768  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18343_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[5]_229769  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18340_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[6]_229770  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18335_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[7]_229771  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18332_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x12[8]_229772  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18326_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x12 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[0]_229773  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18317_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[1]_229774  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18200_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[2]_229775  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18198_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[3]_229776  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18195_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[4]_229777  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18192_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[5]_229778  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18188_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[6]_229779  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18185_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[7]_229780  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18180_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x13[8]_229781  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18315_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x13 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[0]_229782  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18313_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[1]_229783  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18311_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[2]_229784  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18308_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[3]_229785  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18305_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[4]_229786  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18301_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[5]_229787  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18298_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[6]_229788  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18294_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[7]_229789  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18291_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x14[8]_229790  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18286_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x14 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x15[0]_229791  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18277_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x15 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x15[1]_229792  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18162_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x15 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x15[2]_229793  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18160_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x15 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x15[8]_229794  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18275_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x15 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[0]_229795  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18158_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[1]_229796  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18156_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[2]_229797  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18154_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[3]_229798  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18151_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[4]_229799  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18146_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[5]_229800  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18143_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[6]_229801  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18255_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[7]_229802  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18273_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x1[8]_229803  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18270_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x1 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x2[6]_229804  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18214_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x2[7]_229805  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18265_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x2[8]_229806  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18261_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x2 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x3[8]_229807  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18251_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x3 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[0]_229808  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18089_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[1]_229809  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18087_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[2]_229810  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18083_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[3]_229811  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18079_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[4]_229812  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18076_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[5]_229813  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18072_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[6]_229814  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18069_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[7]_229815  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18245_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x4[8]_229816  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18242_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x4 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x5[8]_229817  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18209_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x5 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x6[7]_229818  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18177_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x6[8]_229819  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18172_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x6 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x7[8]_229820  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18137_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x7 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[0]_229821  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18131_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[1]_229822  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18129_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[2]_229823  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18125_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[3]_229824  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18122_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[4]_229825  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18118_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[5]_229826  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18115_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[6]_229827  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18111_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[7]_229828  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18108_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x8[8]_229829  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18102_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x8 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x9[0]_229830  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18091_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x9 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x9[8]_229831  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18064_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x9 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x_power_0[2]_229832  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18054_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x_power_0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x_power_0[3]_229833  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18051_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x_power_0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x_power_0[4]_229834  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18047_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x_power_0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x_power_0[5]_229835  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18044_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x_power_0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x_power_0[6]_229836  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18041_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x_power_0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:input_syndromes_unit.x_power_0[7]_229837  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n18039_ ),
    .E(\$iopadmap$CE ),
    .Q(\input_syndromes_unit.x_power_0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.E_229838  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12133_ ),
    .E(\$abc$153262$new_n12135_ ),
    .Q(\lamda_roots_unit.E ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.F0_229839  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20477_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.F0 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.F1_229840  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20449_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.F1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.F2_229841  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20421_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.F2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.FF0_229842  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.F0 ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.FF0 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.FF1_229843  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.F1 ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.FF1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.FF2_229844  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.F2 ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.FF2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.FFF0_229845  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.FF0 ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.FFF0 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.FFF1_229846  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.FF1 ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.FFF1 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.FFF2_229847  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.FF2 ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.FFF2 ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.L1[0]_229848  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12124_ ),
    .E(\$abc$153262$new_n12109_ ),
    .Q(\lamda_roots_unit.L1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.L1[1]_229849  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12122_ ),
    .E(\$abc$153262$new_n12109_ ),
    .Q(\lamda_roots_unit.L1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.L1[2]_229850  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12120_ ),
    .E(\$abc$153262$new_n12109_ ),
    .Q(\lamda_roots_unit.L1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.L1[3]_229851  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12118_ ),
    .E(\$abc$153262$new_n12109_ ),
    .Q(\lamda_roots_unit.L1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.L1[4]_229852  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12116_ ),
    .E(\$abc$153262$new_n12109_ ),
    .Q(\lamda_roots_unit.L1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.L1[5]_229853  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12114_ ),
    .E(\$abc$153262$new_n12109_ ),
    .Q(\lamda_roots_unit.L1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.L1[6]_229854  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12112_ ),
    .E(\$abc$153262$new_n12109_ ),
    .Q(\lamda_roots_unit.L1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.L1[7]_229855  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12110_ ),
    .E(\$abc$153262$new_n12109_ ),
    .Q(\lamda_roots_unit.L1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vp[0]_229856  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12124_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vp [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vp[1]_229857  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12122_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vp [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vp[2]_229858  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12120_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vp [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vp[3]_229859  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12118_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vp [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vp[4]_229860  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12116_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vp [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vp[5]_229861  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12114_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vp [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vp[6]_229862  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12112_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vp [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vp[7]_229863  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12110_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vp [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx2[1]_229864  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vp [0]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx2[2]_229865  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vp [1]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx2[3]_229866  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vp [2]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx2[4]_229867  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vp [3]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx2[5]_229868  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vp [4]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx2[6]_229869  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vp [5]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx2[7]_229870  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vp [6]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx2[8]_229871  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vp [7]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx2 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[1]_229872  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20378_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[2]_229873  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20376_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[3]_229874  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20374_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[4]_229875  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20370_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[5]_229876  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20368_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[6]_229877  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20364_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[7]_229878  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20362_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[8]_229879  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20356_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx3[9]_229880  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20354_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx3 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[10]_229881  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [9]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[1]_229882  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx2 [1]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[2]_229883  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [1]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[3]_229884  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [2]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[4]_229885  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [3]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[5]_229886  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [4]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[6]_229887  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [5]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[7]_229888  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [6]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[8]_229889  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [7]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.Vx6[9]_229890  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.Vx3 [8]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.Vx6 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X0[0]_229891  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15929_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X1[1]_229892  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15922_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X1[3]_229893  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15914_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X1[5]_229894  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15906_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X1[7]_229895  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15898_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X2[0]_229896  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15895_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X2[4]_229897  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15872_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X2[5]_229898  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15867_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X2[6]_229899  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15862_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X2[7]_229900  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15857_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X3[0]_229901  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15852_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X3 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X3[2]_229902  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15841_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X3 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X3[4]_229903  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15830_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X3 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:lamda_roots_unit.X3[6]_229904  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n15819_ ),
    .E(\$abc$371688$techmap$techmap320263\RS_dec_top:lamda_roots_unit.X3[6]_229904.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\lamda_roots_unit.X3 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[0]_229905  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20313_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[10]_229906  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20136_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[11]_229907  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20133_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[1]_229908  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20305_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[2]_229909  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20296_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[3]_229910  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20287_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[4]_229911  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20272_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[5]_229912  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20263_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[6]_229913  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20248_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[7]_229914  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20239_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[8]_229915  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20218_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add0[9]_229916  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20177_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add0 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[0]_229917  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20100_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[10]_229918  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20071_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[11]_229919  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20069_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[1]_229920  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20098_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[2]_229921  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20096_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[3]_229922  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20094_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[4]_229923  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20090_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[5]_229924  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20088_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[6]_229925  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20084_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[7]_229926  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20082_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[8]_229927  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20076_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add1[9]_229928  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n20074_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add1 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[0]_229929  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19830_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[10]_229930  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19788_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [10]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[11]_229931  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19785_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [11]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[1]_229932  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19826_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[2]_229933  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19823_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[3]_229934  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19820_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[4]_229935  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19815_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[5]_229936  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19812_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[6]_229937  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19807_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[7]_229938  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19804_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[8]_229939  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19797_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add2[9]_229940  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19794_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add2 [9]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0[0]_229941  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19631_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0[1]_229942  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19628_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0[2]_229943  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19625_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0[3]_229944  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19622_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0[4]_229945  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19617_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0[5]_229946  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19614_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0[6]_229947  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19609_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0[7]_229948  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19606_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg0[0]_229949  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19596_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg0[1]_229950  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19594_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg0[2]_229951  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19592_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg0[3]_229952  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19590_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg0[4]_229953  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec0_reg [4]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg0[5]_229954  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec0_reg [5]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg0[6]_229955  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec0_reg [6]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg0[7]_229956  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec0_reg [7]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[0]_229957  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19581_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[1]_229958  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19579_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[2]_229959  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19577_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[3]_229960  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19575_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[4]_229961  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19571_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[5]_229962  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19569_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[6]_229963  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19566_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[7]_229964  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19564_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec0_reg[8]_229965  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19560_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec0_reg [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1[0]_229966  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19541_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1[1]_229967  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19538_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1[2]_229968  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19535_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1[3]_229969  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19532_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1[4]_229970  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19527_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1[5]_229971  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19524_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1[6]_229972  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19519_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1[7]_229973  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19516_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg0[0]_229974  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19506_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg0[1]_229975  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19504_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg0[2]_229976  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19502_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg0[3]_229977  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19500_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg0[4]_229978  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec1_reg [4]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg0[5]_229979  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec1_reg [5]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg0[6]_229980  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec1_reg [6]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg0[7]_229981  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec1_reg [7]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[0]_229982  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19491_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[1]_229983  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19489_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[2]_229984  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19487_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[3]_229985  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19485_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[4]_229986  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19481_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[5]_229987  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19479_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[6]_229988  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19476_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[7]_229989  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19474_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec1_reg[8]_229990  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19470_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec1_reg [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2[0]_229991  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19451_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2[1]_229992  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19448_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2[2]_229993  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19445_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2[3]_229994  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19442_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2[4]_229995  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19437_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2[5]_229996  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19434_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2[6]_229997  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19429_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2[7]_229998  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19426_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg0[0]_229999  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19416_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg0 [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg0[1]_230000  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19414_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg0 [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg0[2]_227739  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19412_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg0 [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg0[3]_227701  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19410_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg0 [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg0[4]_227702  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec2_reg [4]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg0 [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg0[5]_227703  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec2_reg [5]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg0 [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg0[6]_227704  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec2_reg [6]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg0 [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg0[7]_227705  (
    .C(\BM_lamda_unit.clk ),
    .D(\lamda_roots_unit.add_GF_dec2_reg [7]),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg0 [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[0]_227706  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19401_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[1]_227707  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19399_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[2]_227708  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19397_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[3]_227709  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19395_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[4]_227710  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19391_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[5]_227711  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19389_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[6]_227712  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19386_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[7]_227713  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19384_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:lamda_roots_unit.add_GF_dec2_reg[8]_227714  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n19380_ ),
    .E(\lamda_roots_unit.two ),
    .Q(\lamda_roots_unit.add_GF_dec2_reg [8]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.F_227715  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n12000_ ),
    .E(\$abc$153262$new_n12003_ ),
    .Q(\out_stage_unit.F ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.RdAdd[0]_227716  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14176_ ),
    .E(\$abc$153262$new_n14149_ ),
    .Q(\out_stage_unit.RdAdd [0]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.RdAdd[1]_227717  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14174_ ),
    .E(\$abc$153262$new_n14149_ ),
    .Q(\out_stage_unit.RdAdd [1]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.RdAdd[2]_227718  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14172_ ),
    .E(\$abc$153262$new_n14149_ ),
    .Q(\out_stage_unit.RdAdd [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.RdAdd[3]_227719  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14169_ ),
    .E(\$abc$153262$new_n14149_ ),
    .Q(\out_stage_unit.RdAdd [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.RdAdd[4]_227720  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14165_ ),
    .E(\$abc$153262$new_n14149_ ),
    .Q(\out_stage_unit.RdAdd [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.RdAdd[5]_227721  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14162_ ),
    .E(\$abc$153262$new_n14149_ ),
    .Q(\out_stage_unit.RdAdd [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.RdAdd[6]_227722  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14158_ ),
    .E(\$abc$153262$new_n14149_ ),
    .Q(\out_stage_unit.RdAdd [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.RdAdd[7]_227723  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14155_ ),
    .E(\$abc$153262$new_n14149_ ),
    .Q(\out_stage_unit.RdAdd [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:out_stage_unit.out_done_227724  (
    .C(\BM_lamda_unit.clk ),
    .D(\out_stage_unit.state ),
    .E(\$abc$153262$new_n12097_ ),
    .Q(\out_stage_unit.out_done ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:state[2]_227725  (
    .C(\BM_lamda_unit.clk ),
    .D(S_flag),
    .E(\$abc$371688$techmap$techmap234779\RS_dec_top:state[2]_227725.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(state[2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.RdAdd[2]_227726  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13099_ ),
    .E(\$abc$153262$new_n13073_ ),
    .Q(\transport_in2out_unit.RdAdd [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.RdAdd[3]_227727  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13096_ ),
    .E(\$abc$153262$new_n13073_ ),
    .Q(\transport_in2out_unit.RdAdd [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.RdAdd[4]_227728  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13092_ ),
    .E(\$abc$153262$new_n13073_ ),
    .Q(\transport_in2out_unit.RdAdd [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.RdAdd[5]_227729  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13089_ ),
    .E(\$abc$153262$new_n13073_ ),
    .Q(\transport_in2out_unit.RdAdd [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.RdAdd[6]_227730  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13084_ ),
    .E(\$abc$153262$new_n13073_ ),
    .Q(\transport_in2out_unit.RdAdd [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.RdAdd[7]_227731  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n13081_ ),
    .E(\$abc$153262$new_n13073_ ),
    .Q(\transport_in2out_unit.RdAdd [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.WrAdd[2]_227732  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14101_ ),
    .E(\$abc$153262$new_n14077_ ),
    .Q(\transport_in2out_unit.WrAdd [2]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.WrAdd[3]_227733  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14098_ ),
    .E(\$abc$153262$new_n14077_ ),
    .Q(\transport_in2out_unit.WrAdd [3]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.WrAdd[4]_227734  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14094_ ),
    .E(\$abc$153262$new_n14077_ ),
    .Q(\transport_in2out_unit.WrAdd [4]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.WrAdd[5]_227735  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14091_ ),
    .E(\$abc$153262$new_n14077_ ),
    .Q(\transport_in2out_unit.WrAdd [5]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.WrAdd[6]_227736  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14087_ ),
    .E(\$abc$153262$new_n14077_ ),
    .Q(\transport_in2out_unit.WrAdd [6]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \RS_dec_top:transport_in2out_unit.WrAdd[7]_227737  (
    .C(\BM_lamda_unit.clk ),
    .D(\$abc$153262$new_n14084_ ),
    .E(\$abc$153262$new_n14077_ ),
    .Q(\transport_in2out_unit.WrAdd [7]),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \RS_dec_top:transport_in2out_unit.Wr_done_227738  (
    .C(\BM_lamda_unit.clk ),
    .D(\transport_in2out_unit.state ),
    .E(\$abc$371688$techmap$techmap367937\RS_dec_top:transport_in2out_unit.Wr_done_227738.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$233517_Y ),
    .Q(\transport_in2out_unit.Wr_done ),
    .R(\$abc$371688$techmap$techmap233567$abc$153262$auto$blifparse.cc:377:parse_blif$153270.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$233509_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'h00000009),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'h00000009),
    .WRITE_WIDTH_A1(32'h00000009),
    .WRITE_WIDTH_A2(32'h00000009),
    .WRITE_WIDTH_B1(32'h00000009),
    .WRITE_WIDTH_B2(32'h00000009)
  ) \bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0  (
    .ADDR_A1({ 3'h0, \transport_in2out_unit.RdAdd , 3'h0 }),
    .ADDR_A2({ 3'h0, \transport_in2out_unit.RdAdd , 3'h0 }),
    .ADDR_B1({ 3'h0, \input_syndromes_unit.W_Add , 3'h0 }),
    .ADDR_B2({ 3'h0, \input_syndromes_unit.W_Add , 3'h0 }),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \$abc$148279$auto$rtlil.cc:2510:ReduceOr$17336  }),
    .BE_B2({ 1'h0, \input_syndromes_unit.WE  }),
    .CLK_A1(\BM_lamda_unit.clk ),
    .CLK_A2(\BM_lamda_unit.clk ),
    .CLK_B1(\BM_lamda_unit.clk ),
    .CLK_B2(\BM_lamda_unit.clk ),
    .RDATA_A1({ \$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17334 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[0]  }),
    .RDATA_A2({ \$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_A2_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17324 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[0]  }),
    .RDATA_B1(\$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(\$abc$142689$auto$rtlil.cc:2514:LogicNot$17191 ),
    .REN_A2(\transport_in2out_unit.RE ),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 8'hxx, \input_syndromes_unit.Address_GF_ascending  }),
    .WDATA_B2({ 8'hxx, \input_syndromes_unit.Address_GF_ascending  }),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\$abc$148279$auto$rtlil.cc:2510:ReduceOr$17336 ),
    .WEN_B2(\input_syndromes_unit.WE ),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000af5850a8eaf4d674e8ade7e6e9d5ae4fd72c757aeb16f50b51a0a99cb05f59cb5a3eccbbb18660fbaa559d29523ba16cf66f0c7fec4917c476a47bb7d8432d1fa2416d4753393c849e5d2a14abd356f261befcdcb2978790cdcfbc955bd13f372e892023d99244117cb4b8267799a5e318fec531edde4a670d63808cf7c0700757a7f373ace5d44e2b79150a9f9b5eca3dba85fa54283a6b6e7e48c3a3b6421e404638835c13d2f1bddb968fce94d03688229110b32598e2fd30dd66628bbf06a672e44d78099ac9b9f9276a7dc2b51d458212f0da8e9335210f24e12f658a05714c08c8f869c11c81ef8d340ee064044bc7681bee33df03c61a3202190100ff),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008e47add86c361b83cfe9fa7db0582c160b8bcbebfbf3f7f5f47a3d90482412098a45ac562b9bc3eff9f279b259a251a653a7dde070381c0e078dc86432198241ae57a5dc6e3795c46231964babdbe3fff1f67bb3d7e5fc7e3f91c663bfd1e673b7d5e472399249aa55a452299a4da8542a158442219e4fa9da6db85c2e1785cc663397c5ec763b93c7edf87c3e1f81ce67bdd068341a0d884422118643afd9e271b65ba3dfe1fe7fb1d66bbbd3e7fdf0783c1e0f89ca65bc5e2f99c261be5fa1de6fb9d269ba5da05028140a058c46239fc1ee77b5d46a35944a259c4e279dc06030180c06038fc9ea75b45a2d984c261387cde8743a1d804020100804020100),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'h00000009),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'h00000009),
    .WRITE_WIDTH_A1(32'h00000012),
    .WRITE_WIDTH_A2(32'h00000012),
    .WRITE_WIDTH_B1(32'h00000012),
    .WRITE_WIDTH_B2(32'h00000012)
  ) \bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0  (
    .ADDR_A1({ 3'h0, \input_syndromes_unit.Address_GF_ascending , 3'h0 }),
    .ADDR_A2({ 3'h0, \input_syndromes_unit.unit0.address_GF_dec , 3'h0 }),
    .ADDR_B1(14'hxxx0),
    .ADDR_B2(14'hxxx0),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'h0),
    .CLK_A1(\BM_lamda_unit.clk ),
    .CLK_A2(\BM_lamda_unit.clk ),
    .CLK_B1(1'h0),
    .CLK_B2(1'h0),
    .RDATA_A1({ \$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17337 [8], \input_syndromes_unit.out_GF_ascending  }),
    .RDATA_A2({ \$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_A2_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17345 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[0]  }),
    .RDATA_B1(\$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(1'h1),
    .REN_A2(\input_syndromes_unit.unit0.rom_instant.re ),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1(16'hxxxx),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'h0),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008e47add86c361b83cfe9fa7db0582c160b8bcbebfbf3f7f5f47a3d90482412098a45ac562b9bc3eff9f279b259a251a653a7dde070381c0e078dc86432198241ae57a5dc6e3795c46231964babdbe3fff1f67bb3d7e5fc7e3f91c663bfd1e673b7d5e472399249aa55a452299a4da8542a158442219e4fa9da6db85c2e1785cc663397c5ec763b93c7edf87c3e1f81ce67bdd068341a0d884422118643afd9e271b65ba3dfe1fe7fb1d66bbbd3e7fdf0783c1e0f89ca65bc5e2f99c261be5fa1de6fb9d269ba5da05028140a058c46239fc1ee77b5d46a35944a259c4e279dc06030180c06038fc9ea75b45a2d984c261387cde8743a1d804020100804020100),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000af5850a8eaf4d674e8ade7e6e9d5ae4fd72c757aeb16f50b51a0a99cb05f59cb5a3eccbbb18660fbaa559d29523ba16cf66f0c7fec4917c476a47bb7d8432d1fa2416d4753393c849e5d2a14abd356f261befcdcb2978790cdcfbc955bd13f372e892023d99244117cb4b8267799a5e318fec531edde4a670d63808cf7c0700757a7f373ace5d44e2b79150a9f9b5eca3dba85fa54283a6b6e7e48c3a3b6421e404638835c13d2f1bddb968fce94d03688229110b32598e2fd30dd66628bbf06a672e44d78099ac9b9f9276a7dc2b51d458212f0da8e9335210f24e12f658a05714c08c8f869c11c81ef8d340ee064044bc7681bee33df03c61a3202190100ff),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'h00000009),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'h00000009),
    .WRITE_WIDTH_A1(32'h00000012),
    .WRITE_WIDTH_A2(32'h00000012),
    .WRITE_WIDTH_B1(32'h00000012),
    .WRITE_WIDTH_B2(32'h00000012)
  ) \bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0  (
    .ADDR_A1({ 3'h0, \input_syndromes_unit.unit1.address_GF_dec , 3'h0 }),
    .ADDR_A2({ 3'h0, \power_rom_instant1.address_read , 3'h0 }),
    .ADDR_B1(14'hxxx0),
    .ADDR_B2(14'hxxx0),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'h0),
    .CLK_A1(\BM_lamda_unit.clk ),
    .CLK_A2(\BM_lamda_unit.clk ),
    .CLK_B1(1'h0),
    .CLK_B2(1'h0),
    .RDATA_A1({ \$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17353 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[0]  }),
    .RDATA_A2({ \$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_A2_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17374 [8], \power_rom_instant1.data_out  }),
    .RDATA_B1(\$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(\input_syndromes_unit.unit0.rom_instant.re ),
    .REN_A2(1'h1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1(16'hxxxx),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'h0),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'h00000009),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'h00000009),
    .WRITE_WIDTH_A1(32'h00000009),
    .WRITE_WIDTH_A2(32'h00000009),
    .WRITE_WIDTH_B1(32'h00000009),
    .WRITE_WIDTH_B2(32'h00000009)
  ) \bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0  (
    .ADDR_A1({ 3'h0, R_Add2, 3'h0 }),
    .ADDR_A2({ 3'h0, R_Add1, 3'h0 }),
    .ADDR_B1({ 3'h0, W_Add2, 3'h0 }),
    .ADDR_B2({ 3'h0, W_Add1, 3'h0 }),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, WE2 }),
    .BE_B2({ 1'h0, WE1 }),
    .CLK_A1(\BM_lamda_unit.clk ),
    .CLK_A2(\BM_lamda_unit.clk ),
    .CLK_B1(\BM_lamda_unit.clk ),
    .CLK_B2(\BM_lamda_unit.clk ),
    .RDATA_A1({ \$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17371 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[0]  }),
    .RDATA_A2({ \$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_A2_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17361 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[0]  }),
    .RDATA_B1(\$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(RE2),
    .REN_A2(RE1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 8'hxx, input_byte2 }),
    .WDATA_B2({ 8'hxx, input_byte1 }),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(WE2),
    .WEN_B2(WE1),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000af5850a8eaf4d674e8ade7e6e9d5ae4fd72c757aeb16f50b51a0a99cb05f59cb5a3eccbbb18660fbaa559d29523ba16cf66f0c7fec4917c476a47bb7d8432d1fa2416d4753393c849e5d2a14abd356f261befcdcb2978790cdcfbc955bd13f372e892023d99244117cb4b8267799a5e318fec531edde4a670d63808cf7c0700757a7f373ace5d44e2b79150a9f9b5eca3dba85fa54283a6b6e7e48c3a3b6421e404638835c13d2f1bddb968fce94d03688229110b32598e2fd30dd66628bbf06a672e44d78099ac9b9f9276a7dc2b51d458212f0da8e9335210f24e12f658a05714c08c8f869c11c81ef8d340ee064044bc7681bee33df03c61a3202190100ff),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000af5850a8eaf4d674e8ade7e6e9d5ae4fd72c757aeb16f50b51a0a99cb05f59cb5a3eccbbb18660fbaa559d29523ba16cf66f0c7fec4917c476a47bb7d8432d1fa2416d4753393c849e5d2a14abd356f261befcdcb2978790cdcfbc955bd13f372e892023d99244117cb4b8267799a5e318fec531edde4a670d63808cf7c0700757a7f373ace5d44e2b79150a9f9b5eca3dba85fa54283a6b6e7e48c3a3b6421e404638835c13d2f1bddb968fce94d03688229110b32598e2fd30dd66628bbf06a672e44d78099ac9b9f9276a7dc2b51d458212f0da8e9335210f24e12f658a05714c08c8f869c11c81ef8d340ee064044bc7681bee33df03c61a3202190100ff),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'h00000009),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'h00000009),
    .WRITE_WIDTH_A1(32'h00000012),
    .WRITE_WIDTH_A2(32'h00000012),
    .WRITE_WIDTH_B1(32'h00000012),
    .WRITE_WIDTH_B2(32'h00000012)
  ) \bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0  (
    .ADDR_A1({ 3'h0, \power_rom_instant2.address_read , 3'h0 }),
    .ADDR_A2({ 3'h0, \power_rom_instant3.address_read , 3'h0 }),
    .ADDR_B1(14'hxxx0),
    .ADDR_B2(14'hxxx0),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'h0),
    .CLK_A1(\BM_lamda_unit.clk ),
    .CLK_A2(\BM_lamda_unit.clk ),
    .CLK_B1(1'h0),
    .CLK_B2(1'h0),
    .RDATA_A1({ \$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17375 [8], \power_rom_instant2.data_out  }),
    .RDATA_A2({ \$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_A2_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17376 [8], \power_rom_instant3.data_out  }),
    .RDATA_B1(\$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'h1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1(16'hxxxx),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'h0),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000af5850a8eaf4d674e8ade7e6e9d5ae4fd72c757aeb16f50b51a0a99cb05f59cb5a3eccbbb18660fbaa559d29523ba16cf66f0c7fec4917c476a47bb7d8432d1fa2416d4753393c849e5d2a14abd356f261befcdcb2978790cdcfbc955bd13f372e892023d99244117cb4b8267799a5e318fec531edde4a670d63808cf7c0700757a7f373ace5d44e2b79150a9f9b5eca3dba85fa54283a6b6e7e48c3a3b6421e404638835c13d2f1bddb968fce94d03688229110b32598e2fd30dd66628bbf06a672e44d78099ac9b9f9276a7dc2b51d458212f0da8e9335210f24e12f658a05714c08c8f869c11c81ef8d340ee064044bc7681bee33df03c61a3202190100ff),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008e47add86c361b83cfe9fa7db0582c160b8bcbebfbf3f7f5f47a3d90482412098a45ac562b9bc3eff9f279b259a251a653a7dde070381c0e078dc86432198241ae57a5dc6e3795c46231964babdbe3fff1f67bb3d7e5fc7e3f91c663bfd1e673b7d5e472399249aa55a452299a4da8542a158442219e4fa9da6db85c2e1785cc663397c5ec763b93c7edf87c3e1f81ce67bdd068341a0d884422118643afd9e271b65ba3dfe1fe7fb1d66bbbd3e7fdf0783c1e0f89ca65bc5e2f99c261be5fa1de6fb9d269ba5da05028140a058c46239fc1ee77b5d46a35944a259c4e279dc06030180c06038fc9ea75b45a2d984c261387cde8743a1d804020100804020100),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'h00000009),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'h00000009),
    .WRITE_WIDTH_A1(32'h00000012),
    .WRITE_WIDTH_A2(32'h00000012),
    .WRITE_WIDTH_B1(32'h00000012),
    .WRITE_WIDTH_B2(32'h00000012)
  ) \bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0  (
    .ADDR_A1({ 3'h0, \power_rom_instant4.address_read , 3'h0 }),
    .ADDR_A2({ 3'h0, \rom_instant_1.address_read , 3'h0 }),
    .ADDR_B1(14'hxxx0),
    .ADDR_B2(14'hxxx0),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'h0),
    .CLK_A1(\BM_lamda_unit.clk ),
    .CLK_A2(\BM_lamda_unit.clk ),
    .CLK_B1(1'h0),
    .CLK_B2(1'h0),
    .RDATA_A1({ \$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17377 [8], \power_rom_instant4.data_out  }),
    .RDATA_A2({ \$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_A2_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17378 [8], \rom_instant_1.data_out  }),
    .RDATA_B1(\$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'h1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1(16'hxxxx),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'h0),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008e47add86c361b83cfe9fa7db0582c160b8bcbebfbf3f7f5f47a3d90482412098a45ac562b9bc3eff9f279b259a251a653a7dde070381c0e078dc86432198241ae57a5dc6e3795c46231964babdbe3fff1f67bb3d7e5fc7e3f91c663bfd1e673b7d5e472399249aa55a452299a4da8542a158442219e4fa9da6db85c2e1785cc663397c5ec763b93c7edf87c3e1f81ce67bdd068341a0d884422118643afd9e271b65ba3dfe1fe7fb1d66bbbd3e7fdf0783c1e0f89ca65bc5e2f99c261be5fa1de6fb9d269ba5da05028140a058c46239fc1ee77b5d46a35944a259c4e279dc06030180c06038fc9ea75b45a2d984c261387cde8743a1d804020100804020100),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008e47add86c361b83cfe9fa7db0582c160b8bcbebfbf3f7f5f47a3d90482412098a45ac562b9bc3eff9f279b259a251a653a7dde070381c0e078dc86432198241ae57a5dc6e3795c46231964babdbe3fff1f67bb3d7e5fc7e3f91c663bfd1e673b7d5e472399249aa55a452299a4da8542a158442219e4fa9da6db85c2e1785cc663397c5ec763b93c7edf87c3e1f81ce67bdd068341a0d884422118643afd9e271b65ba3dfe1fe7fb1d66bbbd3e7fdf0783c1e0f89ca65bc5e2f99c261be5fa1de6fb9d269ba5da05028140a058c46239fc1ee77b5d46a35944a259c4e279dc06030180c06038fc9ea75b45a2d984c261387cde8743a1d804020100804020100),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'h00000009),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'h00000009),
    .WRITE_WIDTH_A1(32'h00000012),
    .WRITE_WIDTH_A2(32'h00000012),
    .WRITE_WIDTH_B1(32'h00000012),
    .WRITE_WIDTH_B2(32'h00000012)
  ) \bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0  (
    .ADDR_A1({ 3'h0, \rom_instant_2.address_read , 3'h0 }),
    .ADDR_A2({ 3'h0, \rom_instant_3.address_read , 3'h0 }),
    .ADDR_B1(14'hxxx0),
    .ADDR_B2(14'hxxx0),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'h0),
    .CLK_A1(\BM_lamda_unit.clk ),
    .CLK_A2(\BM_lamda_unit.clk ),
    .CLK_B1(1'h0),
    .CLK_B2(1'h0),
    .RDATA_A1({ \$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17379 [8], \rom_instant_2.data_out  }),
    .RDATA_A2({ \$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_A2_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17380 [8], \rom_instant_3.data_out  }),
    .RDATA_B1(\$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'h1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1(16'hxxxx),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'h0),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008e47add86c361b83cfe9fa7db0582c160b8bcbebfbf3f7f5f47a3d90482412098a45ac562b9bc3eff9f279b259a251a653a7dde070381c0e078dc86432198241ae57a5dc6e3795c46231964babdbe3fff1f67bb3d7e5fc7e3f91c663bfd1e673b7d5e472399249aa55a452299a4da8542a158442219e4fa9da6db85c2e1785cc663397c5ec763b93c7edf87c3e1f81ce67bdd068341a0d884422118643afd9e271b65ba3dfe1fe7fb1d66bbbd3e7fdf0783c1e0f89ca65bc5e2f99c261be5fa1de6fb9d269ba5da05028140a058c46239fc1ee77b5d46a35944a259c4e279dc06030180c06038fc9ea75b45a2d984c261387cde8743a1d804020100804020100),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'sh00000001),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'sh00000001),
    .WRITE_WIDTH_A1(32'h00000012),
    .WRITE_WIDTH_A2(32'sh00000001),
    .WRITE_WIDTH_B1(32'h00000012),
    .WRITE_WIDTH_B2(32'sh00000001)
  ) \rom_instant_4.mem.0.0  (
    .ADDR_A1({ 3'h0, \rom_instant_4.address_read , 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1(14'hxxx0),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'hx),
    .CLK_A1(\BM_lamda_unit.clk ),
    .CLK_A2(1'hx),
    .CLK_B1(1'h0),
    .CLK_B2(1'hx),
    .RDATA_A1({ \$techmap17405\rom_instant_4.mem.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:2027:emit_port$17381 [8], \rom_instant_4.data_out  }),
    .RDATA_A2({ \$techmap17405\rom_instant_4.mem.0.0.PORT_A2_RDATA [15:1], \$techmap17405\rom_instant_4.mem.0.0.C1DATA  }),
    .RDATA_B1(\$techmap17405\rom_instant_4.mem.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap17405\rom_instant_4.mem.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(1'h1),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap17405\rom_instant_4.mem.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap17405\rom_instant_4.mem.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap17405\rom_instant_4.mem.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap17405\rom_instant_4.mem.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1(16'hxxxx),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'hx),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign \$abc$135148$lo121  = \input_syndromes_unit.unit1.ip1_0 [0];
  assign \$abc$135148$lo122  = \input_syndromes_unit.unit1.ip1_0 [1];
  assign \$abc$135148$lo123  = \input_syndromes_unit.unit1.ip1_0 [2];
  assign \$abc$135148$lo124  = \input_syndromes_unit.unit1.ip1_0 [3];
  assign \$abc$135148$lo125  = \input_syndromes_unit.unit1.ip1_0 [4];
  assign \$abc$135148$lo126  = \input_syndromes_unit.unit1.ip1_0 [5];
  assign \$abc$135148$lo127  = \input_syndromes_unit.unit1.ip1_0 [6];
  assign \$abc$135148$lo128  = \input_syndromes_unit.unit1.ip1_0 [7];
  assign \$abc$142608$lo0  = \BM_lamda_unit.Step [0];
  assign \$abc$147390$lo0  = state[0];
  assign \$auto$alumacc.cc:485:replace_alu$16844.X [2] = \lamda_roots_unit.V [2];
  assign \$auto$alumacc.cc:485:replace_alu$16844.Y [1:0] = \lamda_roots_unit.V [1:0];
  assign \$auto$alumacc.cc:485:replace_alu$16964.X [2:1] = \input_syndromes_unit.cnt8 [2:1];
  assign \$auto$memory_libmap.cc:2027:emit_port$17324 [7:0] = { \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[0]  };
  assign \$auto$memory_libmap.cc:2027:emit_port$17334 [7:0] = { \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[0]  };
  assign \$auto$memory_libmap.cc:2027:emit_port$17337 [7:0] = \input_syndromes_unit.out_GF_ascending ;
  assign \$auto$memory_libmap.cc:2027:emit_port$17345 [7:0] = { \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[0]  };
  assign \$auto$memory_libmap.cc:2027:emit_port$17353 [7:0] = { \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[0]  };
  assign \$auto$memory_libmap.cc:2027:emit_port$17361 [7:0] = { \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[0]  };
  assign \$auto$memory_libmap.cc:2027:emit_port$17371 [7:0] = { \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[0]  };
  assign \$auto$memory_libmap.cc:2027:emit_port$17374 [7:0] = \power_rom_instant1.data_out ;
  assign \$auto$memory_libmap.cc:2027:emit_port$17375 [7:0] = \power_rom_instant2.data_out ;
  assign \$auto$memory_libmap.cc:2027:emit_port$17376 [7:0] = \power_rom_instant3.data_out ;
  assign \$auto$memory_libmap.cc:2027:emit_port$17377 [7:0] = \power_rom_instant4.data_out ;
  assign \$auto$memory_libmap.cc:2027:emit_port$17378 [7:0] = \rom_instant_1.data_out ;
  assign \$auto$memory_libmap.cc:2027:emit_port$17379 [7:0] = \rom_instant_2.data_out ;
  assign \$auto$memory_libmap.cc:2027:emit_port$17380 [7:0] = \rom_instant_3.data_out ;
  assign \$auto$memory_libmap.cc:2027:emit_port$17381 [7:0] = \rom_instant_4.data_out ;
  assign \$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17334 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17334[0]  };
  assign \$techmap17399\bram_input_syndromes_unit.mem_in_1.mem.0.0_input_syndromes_unit.mem_in_0.mem.0.0.PORT_A2_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17324 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17324[0]  };
  assign \$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17337 [8], \input_syndromes_unit.out_GF_ascending  };
  assign \$techmap17400\bram_input_syndromes_unit.rom_instant.mem.0.0_input_syndromes_unit.unit0.rom_instant.mem.0.0.PORT_A2_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17345 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17345[0]  };
  assign \$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17353 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17353[0]  };
  assign \$techmap17401\bram_input_syndromes_unit.unit1.rom_instant.mem.0.0_power_rom_instant1.mem.0.0.PORT_A2_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17374 [8], \power_rom_instant1.data_out  };
  assign \$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17375 [8], \power_rom_instant2.data_out  };
  assign \$techmap17402\bram_power_rom_instant2.mem.0.0_power_rom_instant3.mem.0.0.PORT_A2_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17376 [8], \power_rom_instant3.data_out  };
  assign \$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17377 [8], \power_rom_instant4.data_out  };
  assign \$techmap17403\bram_power_rom_instant4.mem.0.0_rom_instant_1.mem.0.0.PORT_A2_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17378 [8], \rom_instant_1.data_out  };
  assign \$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17379 [8], \rom_instant_2.data_out  };
  assign \$techmap17404\bram_rom_instant_2.mem.0.0_rom_instant_3.mem.0.0.PORT_A2_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17380 [8], \rom_instant_3.data_out  };
  assign \$techmap17405\rom_instant_4.mem.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17381 [8], \rom_instant_4.data_out  };
  assign \$techmap17405\rom_instant_4.mem.0.0.PORT_A2_RDATA [0] = \$techmap17405\rom_instant_4.mem.0.0.C1DATA ;
  assign \$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17371 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17371[0]  };
  assign \$techmap17406\bram_mem_out_2.mem.0.0_mem_out_1.mem.0.0.PORT_A2_RDATA [8:0] = { \$auto$memory_libmap.cc:2027:emit_port$17361 [8], \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[7] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[6] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[5] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[4] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[3] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[2] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[1] , \$abc$143838$auto$memory_libmap.cc:2027:emit_port$17361[0]  };
  assign \BM_lamda_unit.T[0]  = 8'hxx;
  assign \Omega_Phy_unit.clk  = \BM_lamda_unit.clk ;
  assign \error_correction_unit.Vx3 [0] = \error_correction_unit.V [0];
  assign \error_correction_unit.Vx6 [0] = 1'h0;
  assign \error_correction_unit.Vx7 [0] = \error_correction_unit.Vx6 [1];
  assign \error_correction_unit.Vx8 [0] = 1'h0;
  assign \error_correction_unit.Vx9 [0] = \error_correction_unit.Vx6 [1];
  assign \error_correction_unit.clk  = \BM_lamda_unit.clk ;
  assign initial_value = \error_correction_unit.initial_value ;
  assign \input_syndromes_unit.clk  = \BM_lamda_unit.clk ;
  assign \input_syndromes_unit.mem_in_0.clk  = \BM_lamda_unit.clk ;
  assign \input_syndromes_unit.mem_in_1.clk  = \BM_lamda_unit.clk ;
  assign \input_syndromes_unit.rom_instant.clk  = \BM_lamda_unit.clk ;
  assign \input_syndromes_unit.unit0.clk  = \BM_lamda_unit.clk ;
  assign \input_syndromes_unit.unit0.rom_instant.clk  = \BM_lamda_unit.clk ;
  assign \input_syndromes_unit.unit1.clk  = \BM_lamda_unit.clk ;
  assign \input_syndromes_unit.unit1.cnt203_0  = \input_syndromes_unit.unit0.cnt203_0 ;
  assign \input_syndromes_unit.unit1.cnt203_1  = \input_syndromes_unit.unit0.cnt203_1 ;
  assign \input_syndromes_unit.unit1.cnt203_2  = \input_syndromes_unit.unit0.cnt203_2 ;
  assign \input_syndromes_unit.unit1.cnt203_3  = \input_syndromes_unit.unit0.cnt203_3 ;
  assign \input_syndromes_unit.unit1.cnt203_4  = \input_syndromes_unit.unit0.cnt203_4 ;
  assign \input_syndromes_unit.unit1.cnt203_5  = \input_syndromes_unit.unit0.cnt203_5 ;
  assign \input_syndromes_unit.unit1.cnt203_6  = \input_syndromes_unit.unit0.cnt203_6 ;
  assign \input_syndromes_unit.unit1.cnt203_7  = \input_syndromes_unit.unit0.cnt203_7 ;
  assign \input_syndromes_unit.unit1.rom_instant.clk  = \BM_lamda_unit.clk ;
  assign \input_syndromes_unit.x15 [7:3] = \input_syndromes_unit.x1 [4:0];
  assign \input_syndromes_unit.x2 [5:0] = \input_syndromes_unit.x11 [7:2];
  assign \input_syndromes_unit.x3 [7:0] = { \input_syndromes_unit.x1 [6:0], \input_syndromes_unit.x15 [2] };
  assign \input_syndromes_unit.x5 [7:0] = { \input_syndromes_unit.x2 [6], \input_syndromes_unit.x11 [7:1] };
  assign \input_syndromes_unit.x6 [6:0] = \input_syndromes_unit.x13 [7:1];
  assign \input_syndromes_unit.x7 [7:0] = { \input_syndromes_unit.x1 [5:0], \input_syndromes_unit.x15 [2:1] };
  assign \input_syndromes_unit.x9 [7:1] = \input_syndromes_unit.x4 [6:0];
  assign \input_syndromes_unit.x_power_0 [1:0] = \input_syndromes_unit.W_Add [1:0];
  assign { \input_syndromes_unit.x_power_15 [7:5], \input_syndromes_unit.x_power_15 [3:0] } = { \input_syndromes_unit.x_power_1 [4:2], \input_syndromes_unit.x_power_1 [0], \input_syndromes_unit.x_power_1 [7:5] };
  assign { \input_syndromes_unit.x_power_2 [7:2], \input_syndromes_unit.x_power_2 [0] } = { \input_syndromes_unit.x_power_11 [1:0], \input_syndromes_unit.x_power_11 [7:4], \input_syndromes_unit.x_power_11 [2] };
  assign \input_syndromes_unit.x_power_3  = { \input_syndromes_unit.x_power_1 [6:2], \input_syndromes_unit.x_power_15 [4], \input_syndromes_unit.x_power_1 [0], \input_syndromes_unit.x_power_1 [7] };
  assign \input_syndromes_unit.x_power_5  = { \input_syndromes_unit.x_power_11 [0], \input_syndromes_unit.x_power_11 [7:1] };
  assign \input_syndromes_unit.x_power_6  = { \input_syndromes_unit.x_power_13 [0], \input_syndromes_unit.x_power_13 [7:1] };
  assign \input_syndromes_unit.x_power_7  = { \input_syndromes_unit.x_power_1 [5:2], \input_syndromes_unit.x_power_15 [4], \input_syndromes_unit.x_power_1 [0], \input_syndromes_unit.x_power_1 [7:6] };
  assign \input_syndromes_unit.x_power_9  = { \input_syndromes_unit.x_power_4 [6:0], \input_syndromes_unit.x_power_4 [7] };
  assign \lamda_roots_unit.L0 [7:1] = 7'h00;
  assign \lamda_roots_unit.Vx2 [0] = 1'h0;
  assign \lamda_roots_unit.Vx3 [0] = \lamda_roots_unit.Vx2 [1];
  assign \lamda_roots_unit.Vx6 [0] = 1'h0;
  assign { \lamda_roots_unit.X0 [7], \lamda_roots_unit.X0 [5:1] } = { 2'h0, \lamda_roots_unit.X0 [6], 1'h0, \lamda_roots_unit.X0 [6], 1'h0 };
  assign \lamda_roots_unit.clk  = \BM_lamda_unit.clk ;
  assign \mem_out_1.clk  = \BM_lamda_unit.clk ;
  assign \mem_out_2.clk  = \BM_lamda_unit.clk ;
  assign \out_stage_unit.clk  = \BM_lamda_unit.clk ;
  assign \power_rom_instant1.clk  = \BM_lamda_unit.clk ;
  assign \power_rom_instant2.clk  = \BM_lamda_unit.clk ;
  assign \power_rom_instant3.clk  = \BM_lamda_unit.clk ;
  assign \power_rom_instant4.clk  = \BM_lamda_unit.clk ;
  assign \rom_instant_1.clk  = \BM_lamda_unit.clk ;
  assign \rom_instant_2.clk  = \BM_lamda_unit.clk ;
  assign \rom_instant_3.clk  = \BM_lamda_unit.clk ;
  assign \rom_instant_4.clk  = \BM_lamda_unit.clk ;
  assign { state[5:3], state[1] } = { 2'h0, R_flag, S_flag };
  assign \transport_in2out_unit.WE  = \transport_in2out_unit.RE ;
  assign \transport_in2out_unit.clk  = \BM_lamda_unit.clk ;
endmodule
