

================================================================
== Vivado HLS Report for 'face_detect_sw'
================================================================
* Date:           Wed Jun 24 04:21:28 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        face
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |    ?|    ?|         ?|          -|          -|    12|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([76800 x i8]* %Data) nounwind, !map !55"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result_x) nounwind, !map !62"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result_y) nounwind, !map !68"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result_w) nounwind, !map !72"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %result_h) nounwind, !map !76"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %result_size) nounwind, !map !80"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @face_detect_sw_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%IMG1_data = alloca [76800 x i8], align 1" [face_detect_sw.cpp:78]   --->   Operation 31 'alloca' 'IMG1_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %result_size, i32 0) nounwind" [face_detect_sw.cpp:75]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.06ns)   --->   "br label %1" [face_detect_sw.cpp:92]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 8.19>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%factor_0 = phi float [ 0x3FF3333340000000, %0 ], [ %factor, %2 ]"   --->   Operation 34 'phi' 'factor_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [9/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 35 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [9/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 36 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.19>
ST_3 : Operation 37 [8/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 37 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [8/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 38 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.19>
ST_4 : Operation 39 [7/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 39 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [7/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 40 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.19>
ST_5 : Operation 41 [6/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 41 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [6/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 42 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.19>
ST_6 : Operation 43 [5/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 43 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [5/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 44 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.19>
ST_7 : Operation 45 [4/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 45 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [4/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 46 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.19>
ST_8 : Operation 47 [3/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 47 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [3/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 48 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.19>
ST_9 : Operation 49 [2/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 49 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [2/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 50 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.19>
ST_10 : Operation 51 [1/9] (8.19ns)   --->   "%x_assign_2 = fdiv float 3.200000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 51 'fdiv' 'x_assign_2' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/9] (8.19ns)   --->   "%x_assign_3 = fdiv float 2.400000e+02, %factor_0" [face_detect_sw.cpp:92]   --->   Operation 52 'fdiv' 'x_assign_3' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 53 [2/2] (3.34ns)   --->   "%tmp_7 = fcmp ogt float %x_assign_2, 2.500000e+01" [face_detect_sw.cpp:92]   --->   Operation 53 'fcmp' 'tmp_7' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 54 [2/2] (3.34ns)   --->   "%tmp_9 = fcmp ogt float %x_assign_3, 2.500000e+01" [face_detect_sw.cpp:92]   --->   Operation 54 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.28>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_18 = bitcast float %x_assign_2 to i32" [face_detect_sw.cpp:92]   --->   Operation 55 'bitcast' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_18, i32 23, i32 30)" [face_detect_sw.cpp:92]   --->   Operation 56 'partselect' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_V_6 = trunc i32 %p_Val2_18 to i23" [face_detect_sw.cpp:92]   --->   Operation 57 'trunc' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (1.22ns)   --->   "%icmp_ln92 = icmp ne i8 %tmp_V_5, -1" [face_detect_sw.cpp:92]   --->   Operation 58 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 59 [1/1] (1.51ns)   --->   "%icmp_ln92_1 = icmp eq i23 %tmp_V_6, 0" [face_detect_sw.cpp:92]   --->   Operation 59 'icmp' 'icmp_ln92_1' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%or_ln92 = or i1 %icmp_ln92_1, %icmp_ln92" [face_detect_sw.cpp:92]   --->   Operation 60 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 61 [1/2] (3.34ns)   --->   "%tmp_7 = fcmp ogt float %x_assign_2, 2.500000e+01" [face_detect_sw.cpp:92]   --->   Operation 61 'fcmp' 'tmp_7' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%and_ln92 = and i1 %or_ln92, %tmp_7" [face_detect_sw.cpp:92]   --->   Operation 62 'and' 'and_ln92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_23 = bitcast float %x_assign_3 to i32" [face_detect_sw.cpp:92]   --->   Operation 63 'bitcast' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_23, i32 23, i32 30)" [face_detect_sw.cpp:92]   --->   Operation 64 'partselect' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V_8 = trunc i32 %p_Val2_23 to i23" [face_detect_sw.cpp:92]   --->   Operation 65 'trunc' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.22ns)   --->   "%icmp_ln92_2 = icmp ne i8 %tmp_V_7, -1" [face_detect_sw.cpp:92]   --->   Operation 66 'icmp' 'icmp_ln92_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (1.51ns)   --->   "%icmp_ln92_3 = icmp eq i23 %tmp_V_8, 0" [face_detect_sw.cpp:92]   --->   Operation 67 'icmp' 'icmp_ln92_3' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%or_ln92_1 = or i1 %icmp_ln92_3, %icmp_ln92_2" [face_detect_sw.cpp:92]   --->   Operation 68 'or' 'or_ln92_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/2] (3.34ns)   --->   "%tmp_9 = fcmp ogt float %x_assign_3, 2.500000e+01" [face_detect_sw.cpp:92]   --->   Operation 69 'fcmp' 'tmp_9' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%and_ln92_1 = and i1 %or_ln92_1, %tmp_9" [face_detect_sw.cpp:92]   --->   Operation 70 'and' 'and_ln92_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_cond = and i1 %and_ln92, %and_ln92_1" [face_detect_sw.cpp:92]   --->   Operation 71 'and' 'or_cond' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %.critedge" [face_detect_sw.cpp:92]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [3/3] (8.28ns)   --->   "%value_assign = fmul float %factor_0, 2.400000e+01" [face_detect_sw.cpp:96]   --->   Operation 74 'fmul' 'value_assign' <Predicate = (or_cond)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_18, i32 31)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 75 'bitselect' 'p_Result_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_23, i32 31)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 76 'bitselect' 'p_Result_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [face_detect_sw.cpp:127]   --->   Operation 77 'ret' <Predicate = (!or_cond)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.28>
ST_13 : Operation 78 [2/3] (8.28ns)   --->   "%value_assign = fmul float %factor_0, 2.400000e+01" [face_detect_sw.cpp:96]   --->   Operation 78 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.28>
ST_14 : Operation 79 [1/3] (8.28ns)   --->   "%value_assign = fmul float %factor_0, 2.400000e+01" [face_detect_sw.cpp:96]   --->   Operation 79 'fmul' 'value_assign' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 80 [2/2] (2.78ns)   --->   "%tmp_i = fpext float %value_assign to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 80 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast float %value_assign to i32" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 81 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln57, i32 23, i32 30)" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 82 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i32 %bitcast_ln57 to i23" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 83 'trunc' 'trunc_ln57' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (1.22ns)   --->   "%icmp_ln57 = icmp ne i8 %tmp_s, -1" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 84 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (1.51ns)   --->   "%icmp_ln57_4 = icmp eq i23 %trunc_ln57, 0" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 85 'icmp' 'icmp_ln57_4' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [2/2] (3.34ns)   --->   "%tmp_1 = fcmp oge float %value_assign, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 86 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.34>
ST_16 : Operation 87 [1/2] (2.78ns)   --->   "%tmp_i = fpext float %value_assign to double" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 87 'fpext' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 88 [1/2] (3.34ns)   --->   "%tmp_1 = fcmp oge float %value_assign, 0.000000e+00" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 88 'fcmp' 'tmp_1' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.69>
ST_17 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%or_ln57 = or i1 %icmp_ln57_4, %icmp_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 89 'or' 'or_ln57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln57)   --->   "%and_ln57 = and i1 %or_ln57, %tmp_1" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 90 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 91 [1/1] (0.77ns) (out node of the LUT)   --->   "%select_ln57 = select i1 %and_ln57, double 5.000000e-01, double -5.000000e-01" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 91 'select' 'select_ln57' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 92 [5/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 92 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 93 [4/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 93 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 94 [3/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 94 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_6, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 95 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln682_2 = zext i25 %mantissa_V_2 to i79" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 96 'zext' 'zext_ln682_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_5 to i9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 97 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (1.39ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 98 'add' 'add_ln339' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 99 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (1.39ns)   --->   "%sub_ln1311_2 = sub i8 127, %tmp_V_5" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 100 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i8 %sub_ln1311_2 to i9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 101 'sext' 'sext_ln1311_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.59ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_5, i9 %add_ln339" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 102 'select' 'ush_2' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%sext_ln1311_6 = sext i9 %ush_2 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 103 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%sext_ln1311_9 = sext i9 %ush_2 to i25" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 104 'sext' 'sext_ln1311_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_6 to i79" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 105 'zext' 'zext_ln1287_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%r_V_5 = lshr i25 %mantissa_V_2, %sext_ln1311_9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 106 'lshr' 'r_V_5' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%r_V_6 = shl i79 %zext_ln682_2, %zext_ln1287_2" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 107 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_5, i32 24)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 108 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%zext_ln662_2 = zext i1 %tmp_18 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 109 'zext' 'zext_ln662_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_6, i32 24, i32 55)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 110 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (2.42ns) (out node of the LUT)   --->   "%p_Val2_30 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_11" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 111 'select' 'p_Val2_30' <Predicate = true> <Delay = 2.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 112 [1/1] (1.78ns)   --->   "%result_V_6 = sub i32 0, %p_Val2_30" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 112 'sub' 'result_V_6' <Predicate = (p_Result_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 113 [1/1] (0.63ns)   --->   "%p_Val2_31 = select i1 %p_Result_2, i32 %result_V_6, i32 %p_Val2_30" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 113 'select' 'p_Val2_31' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_8, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 114 'bitconcatenate' 'mantissa_V_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln682_3 = zext i25 %mantissa_V_3 to i79" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 115 'zext' 'zext_ln682_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_7 to i9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 116 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (1.39ns)   --->   "%add_ln339_1 = add i9 -127, %zext_ln339_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 117 'add' 'add_ln339_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 118 'bitselect' 'isNeg_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (1.39ns)   --->   "%sub_ln1311_3 = sub i8 127, %tmp_V_7" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 119 'sub' 'sub_ln1311_3' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1311_7 = sext i8 %sub_ln1311_3 to i9" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 120 'sext' 'sext_ln1311_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.59ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_7, i9 %add_ln339_1" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 121 'select' 'ush_3' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sext_ln1311_8 = sext i9 %ush_3 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 122 'sext' 'sext_ln1311_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%sext_ln1311_10 = sext i9 %ush_3 to i25" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 123 'sext' 'sext_ln1311_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln1287_3 = zext i32 %sext_ln1311_8 to i79" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 124 'zext' 'zext_ln1287_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%r_V_7 = lshr i25 %mantissa_V_3, %sext_ln1311_10" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 125 'lshr' 'r_V_7' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%r_V_8 = shl i79 %zext_ln682_3, %zext_ln1287_3" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 126 'shl' 'r_V_8' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_7, i32 24)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 127 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%zext_ln662_3 = zext i1 %tmp_21 to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 128 'zext' 'zext_ln662_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_32)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_8, i32 24, i32 55)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 129 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (2.42ns) (out node of the LUT)   --->   "%p_Val2_32 = select i1 %isNeg_3, i32 %zext_ln662_3, i32 %tmp_12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 130 'select' 'p_Val2_32' <Predicate = true> <Delay = 2.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 131 [1/1] (1.78ns)   --->   "%result_V_8 = sub i32 0, %p_Val2_32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 131 'sub' 'result_V_8' <Predicate = (p_Result_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.63ns)   --->   "%p_Val2_33 = select i1 %p_Result_3, i32 %result_V_8, i32 %p_Val2_32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->face_detect_sw.cpp:99]   --->   Operation 132 'select' 'p_Val2_33' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.91>
ST_20 : Operation 133 [2/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 133 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [2/2] (2.58ns)   --->   "call fastcc void @imageScaler([76800 x i8]* %Data, i32 %p_Val2_33, i32 %p_Val2_31, [76800 x i8]* %IMG1_data) nounwind" [face_detect_sw.cpp:104]   --->   Operation 134 'call' <Predicate = true> <Delay = 2.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.28>
ST_21 : Operation 135 [1/5] (6.91ns)   --->   "%x_assign = fadd double %tmp_i, %select_ln57" [face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 135 'dadd' 'x_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @imageScaler([76800 x i8]* %Data, i32 %p_Val2_33, i32 %p_Val2_31, [76800 x i8]* %IMG1_data) nounwind" [face_detect_sw.cpp:104]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 137 [3/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 0x3FF3333340000000" [face_detect_sw.cpp:124]   --->   Operation 137 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.28>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 138 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:476->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 139 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 140 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_V_4 = trunc i64 %p_Val2_s to i52" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 141 'trunc' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_4, i1 false)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 142 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%zext_ln682 = zext i54 %mantissa_V to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 143 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 144 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (1.42ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:502->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 145 'add' 'add_ln502' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 146 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (1.42ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 147 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 148 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.80ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 149 'select' 'ush' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i12 %ush to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 150 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_4 to i137" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 151 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_4 to i54" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 152 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 153 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%r_V_4 = shl i137 %zext_ln682, %zext_ln1287" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 154 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 155 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%zext_ln662 = zext i1 %tmp to i32" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 156 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_28)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %r_V_4, i32 53, i32 84)" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 157 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (2.93ns) (out node of the LUT)   --->   "%p_Val2_28 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_10" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 158 'select' 'p_Val2_28' <Predicate = true> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (1.78ns)   --->   "%result_V_4 = sub i32 0, %p_Val2_28" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 159 'sub' 'result_V_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.63ns)   --->   "%p_Val2_29 = select i1 %p_Result_s, i32 %result_V_4, i32 %p_Val2_28" [/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55->face_detect_sw.cpp:57->face_detect_sw.cpp:96]   --->   Operation 160 'select' 'p_Val2_29' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%result_size_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %result_size) nounwind" [face_detect_sw.cpp:113]   --->   Operation 161 'read' 'result_size_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [2/2] (0.00ns)   --->   "%call_ret1 = call fastcc i32 @processImage(float %factor_0, i32 %p_Val2_33, i32 %p_Val2_31, [100 x i32]* %result_x, [100 x i32]* %result_y, [100 x i32]* %result_w, [100 x i32]* %result_h, i32 %result_size_read, [76800 x i8]* %IMG1_data, i32 %p_Val2_29, i32 %p_Val2_29) nounwind" [face_detect_sw.cpp:113]   --->   Operation 162 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 163 [2/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 0x3FF3333340000000" [face_detect_sw.cpp:124]   --->   Operation 163 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.28>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind" [face_detect_sw.cpp:93]   --->   Operation 164 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/2] (0.00ns)   --->   "%call_ret1 = call fastcc i32 @processImage(float %factor_0, i32 %p_Val2_33, i32 %p_Val2_31, [100 x i32]* %result_x, [100 x i32]* %result_y, [100 x i32]* %result_w, [100 x i32]* %result_h, i32 %result_size_read, [76800 x i8]* %IMG1_data, i32 %p_Val2_29, i32 %p_Val2_29) nounwind" [face_detect_sw.cpp:113]   --->   Operation 165 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %result_size, i32 %call_ret1) nounwind" [face_detect_sw.cpp:113]   --->   Operation 166 'write' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/3] (8.28ns)   --->   "%factor = fmul float %factor_0, 0x3FF3333340000000" [face_detect_sw.cpp:124]   --->   Operation 167 'fmul' 'factor' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "br label %1" [face_detect_sw.cpp:125]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('factor') with incoming values : ('factor', face_detect_sw.cpp:124) [41]  (1.06 ns)

 <State 2>: 8.2ns
The critical path consists of the following:
	'phi' operation ('factor') with incoming values : ('factor', face_detect_sw.cpp:124) [41]  (0 ns)
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 3>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 4>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 5>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 6>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 7>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 8>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 9>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 10>: 8.2ns
The critical path consists of the following:
	'fdiv' operation ('x', face_detect_sw.cpp:92) [42]  (8.2 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', face_detect_sw.cpp:92) [49]  (3.35 ns)

 <State 12>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:96) [65]  (8.29 ns)

 <State 13>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:96) [65]  (8.29 ns)

 <State 14>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('value', face_detect_sw.cpp:96) [65]  (8.29 ns)

 <State 15>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [73]  (3.35 ns)

 <State 16>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [73]  (3.35 ns)

 <State 17>: 7.69ns
The critical path consists of the following:
	'or' operation ('or_ln57', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [72]  (0 ns)
	'and' operation ('and_ln57', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [74]  (0 ns)
	'select' operation ('select_ln57', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [75]  (0.775 ns)
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [76]  (6.92 ns)

 <State 18>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [76]  (6.92 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [76]  (6.92 ns)

 <State 20>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('x', face_detect_sw.cpp:57->face_detect_sw.cpp:96) [76]  (6.92 ns)

 <State 21>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('factor', face_detect_sw.cpp:124) [144]  (8.29 ns)

 <State 22>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('factor', face_detect_sw.cpp:124) [144]  (8.29 ns)

 <State 23>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('factor', face_detect_sw.cpp:124) [144]  (8.29 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
