
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.833543                       # Number of seconds simulated
sim_ticks                                4833542830000                       # Number of ticks simulated
final_tick                               4833542830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1456341                       # Simulator instruction rate (inst/s)
host_op_rate                                  1456341                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            43660963577                       # Simulator tick rate (ticks/s)
host_mem_usage                                 473584                       # Number of bytes of host memory used
host_seconds                                   110.71                       # Real time elapsed on the host
sim_insts                                   161226032                       # Number of instructions simulated
sim_ops                                     161226032                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       44923968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      155834880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       23116544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        8752576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       36601984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       11276736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst        3737088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        1595328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst        3640192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        3048832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst        2782272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        1788672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst        1472896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         496000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst        1726464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data        1102592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          301901056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     44923968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     23116544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     36601984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst      3737088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst      3640192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst      2782272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst      1472896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst      1726464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     118001408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31984576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34816960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          701937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         2434920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst          361196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          136759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          571906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          176199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           58392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           24927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst           56878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           47638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst           43473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           27948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst           23014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data            7750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst           26976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data           17228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4717204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        499759                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             544015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           9294211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          32240302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           4782526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1810799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           7572496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           2333017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            773157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            330054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            753111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data            630765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            575618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data            370054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            304724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data            102616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            357184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data            228113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62459580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      9294211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      4782526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      7572496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       773157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       753111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       575618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       304724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       357184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24413026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6617212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         585985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7203197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6617212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          9294211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         32240302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         586819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          4782526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1810799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          7572496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          2333017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           773157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           330054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           753111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data           630765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           575618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data           370054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           304724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data           102616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           357184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data           228113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69662777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4717204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     544015                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4717204                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   544015                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              299105536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2795520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34404800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               301901056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34816960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  43680                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6409                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        78086                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            342609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            255590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            247676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            210605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            226283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            261429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            273566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            260913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            373946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            323749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           343235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           355176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           276264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           325460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           263133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           333890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             39793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67058                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  4833542740000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4717204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               544015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4499781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   87867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   27271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   11412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     44                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1582395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.762810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.264340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.225109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       710125     44.88%     44.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       421446     26.63%     71.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       200541     12.67%     84.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74578      4.71%     88.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60643      3.83%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26245      1.66%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11374      0.72%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6598      0.42%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70845      4.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1582395                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     161.801620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6074.016012                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        28883    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28884                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.611515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.257149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.852430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         27914     96.64%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           108      0.37%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           116      0.40%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           220      0.76%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           135      0.47%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            60      0.21%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            43      0.15%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            49      0.17%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            32      0.11%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            18      0.06%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            18      0.06%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            22      0.08%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            23      0.08%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            19      0.07%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            18      0.06%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            14      0.05%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            12      0.04%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            12      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             7      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95            11      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            12      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            7      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28884                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  46729189748                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            134357764748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                23367620000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9998.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28748.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        61.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3281077                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  347624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.66                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     918711.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2539640696757                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    161402540000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    2132497525743                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4904618040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7058288160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2676130875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3851248500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16213626000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            20239822200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1547300880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1936185120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        315703368240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        315703368240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1094300367705                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1189575657090                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1940211846000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1856637030750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3375557257740                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3395001600060                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.361188                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.383982                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4772272                       # Transaction distribution
system.membus.trans_dist::ReadResp            4772259                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.membus.trans_dist::WriteReq              52870                       # Transaction distribution
system.membus.trans_dist::WriteResp             52870                       # Transaction distribution
system.membus.trans_dist::Writeback            499759                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           124646                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          76903                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          201549                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1265                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         1265                       # Transaction distribution
system.membus.trans_dist::ReadExReq            392170                       # Transaction distribution
system.membus.trans_dist::ReadExResp           392170                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port      1403875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total      1403875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        35878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port      5272014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total      5307892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port       722392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total       722392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave        15610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       514214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       529824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port      1143849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total      1143849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        20980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       658745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       679725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       116789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       116789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave         9950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       113331                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       123281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port       113760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total       113760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave         9754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port       156235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total       165989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port        86965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total        86965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave         9584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port       108703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total       118287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port        46028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total        46028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave         9556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port        60078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total        69634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port        53953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total        53953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave         9562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port        83535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total        93097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10864124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     44923968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     44923968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        76370                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port    174266944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total    174343314                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port     23116544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total     23116544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave        62440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port     11867200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total     11929640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     36601984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     36601984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        58100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port     18688768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total     18746868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port      3737088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total      3737088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        39112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      2329920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      2369032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port      3640192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total      3640192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave        38552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port      4169408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total      4207960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port      2782272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total      2782272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave        38315                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port      2372416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total      2410731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port      1472896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total      1472896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave        38224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port       592320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total       630544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port      1726464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total      1726464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave        38248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port      1593216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total      1631464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               337107377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           564399                       # Total snoops (count)
system.membus.snoop_fanout::samples           5903717                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                5903717    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total             5903717                       # Request fanout histogram
system.membus.reqLayer0.occupancy           113311992                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10258896430                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46155236                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         6576013746                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy        23262305427                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer4.occupancy         3383742249                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy         2448793338                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy         5350865499                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2851624323                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy          547507500                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy          548726379                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy         533162250                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy         715672611                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer12.occupancy         407771500                       # Layer occupancy (ticks)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy         529809626                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer14.occupancy         216317500                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy         333402582                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer16.occupancy         253533500                       # Layer occupancy (ticks)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy         402657744                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (%)
system.iocache.tags.replacements                44433                       # number of replacements
system.iocache.tags.tagsinuse                1.433774                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44433                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         4380478808000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     1.433774                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.089611                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.089611                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400185                       # Number of tag accesses
system.iocache.tags.data_accesses              400185                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          209                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              209                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide          209                       # number of demand (read+write) misses
system.iocache.demand_misses::total               209                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          209                       # number of overall misses
system.iocache.overall_misses::total              209                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     33785354                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     33785354                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     33785354                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     33785354                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     33785354                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     33785354                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          209                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            209                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44256                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          209                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             209                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          209                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            209                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 161652.411483                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 161652.411483                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 161652.411483                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 161652.411483                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 161652.411483                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 161652.411483                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           442                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.822222                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          209                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          209                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          209                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     22915854                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     22915854                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2736478982                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2736478982                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     22915854                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     22915854                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     22915854                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     22915854                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 109645.234450                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 109645.234450                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61832.948798                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61832.948798                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 109645.234450                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 109645.234450                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 109645.234450                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 109645.234450                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    12123462                       # DTB read hits
system.cpu0.dtb.read_misses                        43                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                    1040                       # DTB read accesses
system.cpu0.dtb.write_hits                    5216827                       # DTB write hits
system.cpu0.dtb.write_misses                        2                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                    508                       # DTB write accesses
system.cpu0.dtb.data_hits                    17340289                       # DTB hits
system.cpu0.dtb.data_misses                        45                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                    1548                       # DTB accesses
system.cpu0.itb.fetch_hits                    1876601                       # ITB hits
system.cpu0.itb.fetch_misses                       24                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                1876625                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       483305687                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   69961041                       # Number of instructions committed
system.cpu0.committedOps                     69961041                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             67628870                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                177240                       # Number of float alu accesses
system.cpu0.num_func_calls                    2270636                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      9132515                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    67628870                       # number of integer instructions
system.cpu0.num_fp_insts                       177240                       # number of float instructions
system.cpu0.num_int_register_reads           92513433                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          52342851                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               62939                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              64616                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     17361515                       # number of memory refs
system.cpu0.num_load_insts                   12132617                       # Number of load instructions
system.cpu0.num_store_insts                   5228898                       # Number of store instructions
system.cpu0.num_idle_cycles              282773854.565291                       # Number of idle cycles
system.cpu0.num_busy_cycles              200531832.434709                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.414917                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.585083                       # Percentage of idle cycles
system.cpu0.Branches                         11896820                       # Number of branches fetched
system.cpu0.op_class::No_OpClass              1372493      1.96%      1.96% # Class of executed instruction
system.cpu0.op_class::IntAlu                 50055520     71.55%     73.51% # Class of executed instruction
system.cpu0.op_class::IntMult                  140542      0.20%     73.71% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.71% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  54255      0.08%     73.79% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::FloatDiv                     82      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.79% # Class of executed instruction
system.cpu0.op_class::MemRead                12392046     17.71%     91.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                5250330      7.50%     99.01% # Class of executed instruction
system.cpu0.op_class::IprAccess                695818      0.99%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  69961086                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    8052                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    169518                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   53958     34.35%     34.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     14      0.01%     34.36% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4593      2.92%     37.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    783      0.50%     37.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  97752     62.22%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              157100                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    53857     47.95%     47.95% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      14      0.01%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4593      4.09%     52.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     783      0.70%     52.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   53078     47.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               112325                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4022398770000     83.23%     83.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               65630000      0.00%     83.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22            15207270000      0.31%     83.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             6047180000      0.13%     83.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           789337740000     16.33%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4833056590000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998128                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.542986                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.714990                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::wripir                 1259      0.77%      0.77% # number of callpals executed
system.cpu0.kern.callpal::wrmces                    1      0.00%      0.77% # number of callpals executed
system.cpu0.kern.callpal::wrfen                     1      0.00%      0.77% # number of callpals executed
system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.77% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 1812      1.10%      1.87% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      1.87% # number of callpals executed
system.cpu0.kern.callpal::wrent                     7      0.00%      1.88% # number of callpals executed
system.cpu0.kern.callpal::swpipl               146231     89.13%     91.01% # number of callpals executed
system.cpu0.kern.callpal::rdps                   9254      5.64%     96.65% # number of callpals executed
system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.65% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.00%     96.65% # number of callpals executed
system.cpu0.kern.callpal::whami                     2      0.00%     96.65% # number of callpals executed
system.cpu0.kern.callpal::rti                    5482      3.34%    100.00% # number of callpals executed
system.cpu0.kern.callpal::callsys                   4      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                164061                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             7205                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  6                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  6                      
system.cpu0.kern.mode_good::user                    6                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.000833                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.001664                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      4535155470000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           172780000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    1813                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7776                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7776                       # Transaction distribution
system.iobus.trans_dist::WriteReq               97126                       # Transaction distribution
system.iobus.trans_dist::WriteResp              97126                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        86794                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         6440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       120874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88930                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  209804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       347176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10252                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio        25740                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       389361                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3227001                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             86677000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               218000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              181000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15164000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             6123000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4473000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398834072                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            68004000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45126764                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           701424                       # number of replacements
system.cpu0.icache.tags.tagsinuse          500.712041                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           68791322                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           701424                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            98.073807                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     472646802500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   500.712041                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.977953                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.977953                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        140624110                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       140624110                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     69259148                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       69259148                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     69259148                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        69259148                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     69259148                       # number of overall hits
system.cpu0.icache.overall_hits::total       69259148                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       701938                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       701938                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       701938                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        701938                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       701938                       # number of overall misses
system.cpu0.icache.overall_misses::total       701938                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  67289727746                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  67289727746                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  67289727746                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  67289727746                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  67289727746                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  67289727746                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     69961086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     69961086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     69961086                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     69961086                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     69961086                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     69961086                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95862.779542                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95862.779542                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95862.779542                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95862.779542                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95862.779542                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95862.779542                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       701938                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       701938                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       701938                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       701938                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       701938                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       701938                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  49295086254                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  49295086254                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  49295086254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  49295086254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  49295086254                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  49295086254                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.010033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.010033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.010033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70227.122985                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70227.122985                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70227.122985                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70227.122985                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70227.122985                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70227.122985                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          2442703                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          992.138799                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14442390                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2442703                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.912463                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1107238750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   992.138799                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.968886                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.968886                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          862                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         37170499                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        37170499                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      9673674                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9673674                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      4826533                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4826533                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       156713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       156713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       148066                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       148066                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     14500207                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14500207                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     14500207                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14500207                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2282396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2282396                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       222771                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       222771                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        14337                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14337                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        13468                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        13468                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2505167                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2505167                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2505167                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2505167                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 206483556099                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 206483556099                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  19175130922                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19175130922                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   1141539743                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1141539743                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    795278663                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    795278663                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      1584000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1584000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 225658687021                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 225658687021                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 225658687021                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 225658687021                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11956070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11956070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5049304                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5049304                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       171050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       171050                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       161534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       161534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     17005374                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17005374                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     17005374                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17005374                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.190899                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.190899                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.044119                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044119                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.083818                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.083818                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.083376                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.083376                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.147316                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.147316                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.147316                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.147316                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 90467.892556                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90467.892556                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 86075.525638                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86075.525638                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 79621.939248                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 79621.939248                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59049.499777                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59049.499777                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 90077.303038                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90077.303038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 90077.303038                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90077.303038                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       288001                       # number of writebacks
system.cpu0.dcache.writebacks::total           288001                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2282396                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2282396                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       222771                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       222771                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        14337                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14337                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        13467                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        13467                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2505167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2505167                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2505167                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2505167                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 150476400901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 150476400901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  13569739078                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13569739078                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    787088257                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    787088257                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    451930337                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    451930337                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      1100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 164046139979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 164046139979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 164046139979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 164046139979                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1141591000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1141591000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   2771140000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   2771140000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3912731000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3912731000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.190899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.190899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.044119                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044119                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.083818                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.083818                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.083369                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.083369                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.147316                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.147316                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.147316                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.147316                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65929.138020                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65929.138020                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 60913.400209                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60913.400209                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 54899.090256                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54899.090256                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 33558.352788                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33558.352788                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 65483.115489                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65483.115489                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 65483.115489                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65483.115489                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     4455842                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                    2636965                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                     7092807                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                    1521856                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                1521856                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       483304351                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   21834207                       # Number of instructions committed
system.cpu1.committedOps                     21834207                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             21132050                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                258241                       # Number of float alu accesses
system.cpu1.num_func_calls                     767595                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      2047734                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    21132050                       # number of integer instructions
system.cpu1.num_fp_insts                       258241                       # number of float instructions
system.cpu1.num_int_register_reads           29509368                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          16099391                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads              125029                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes             128798                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      7124772                       # number of memory refs
system.cpu1.num_load_insts                    4471096                       # Number of load instructions
system.cpu1.num_store_insts                   2653676                       # Number of store instructions
system.cpu1.num_idle_cycles              420133691.999659                       # Number of idle cycles
system.cpu1.num_busy_cycles              63170659.000341                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.130706                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.869294                       # Percentage of idle cycles
system.cpu1.Branches                          3128246                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               108867      0.50%      0.50% # Class of executed instruction
system.cpu1.op_class::IntAlu                 13870141     63.52%     64.02% # Class of executed instruction
system.cpu1.op_class::IntMult                   59277      0.27%     64.29% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     64.29% # Class of executed instruction
system.cpu1.op_class::FloatAdd                  12028      0.06%     64.35% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      4      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.35% # Class of executed instruction
system.cpu1.op_class::MemRead                 4560676     20.89%     85.24% # Class of executed instruction
system.cpu1.op_class::MemWrite                2709182     12.41%     97.65% # Class of executed instruction
system.cpu1.op_class::IprAccess                514032      2.35%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  21834207                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    7955                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    120520                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   35867     33.51%     33.51% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4466      4.17%     37.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   1599      1.49%     39.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  65103     60.82%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              107035                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    35097     47.00%     47.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4466      5.98%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    1599      2.14%     55.13% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   33505     44.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                74667                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3975438130000     82.26%     82.26% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22            14082220000      0.29%     82.55% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30            11799550000      0.24%     82.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           831723330000     17.21%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4833043230000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.978532                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.514646                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.697594                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu1.kern.callpal::wripir                 1501      1.31%      1.31% # number of callpals executed
system.cpu1.kern.callpal::wrmces                    1      0.00%      1.31% # number of callpals executed
system.cpu1.kern.callpal::wrfen                     1      0.00%      1.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 3050      2.66%      3.98% # number of callpals executed
system.cpu1.kern.callpal::wrent                     7      0.01%      3.98% # number of callpals executed
system.cpu1.kern.callpal::swpipl                94148     82.25%     86.24% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8918      7.79%     94.03% # number of callpals executed
system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.03% # number of callpals executed
system.cpu1.kern.callpal::whami                     3      0.00%     94.03% # number of callpals executed
system.cpu1.kern.callpal::rti                    6828      5.97%    100.00% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                114460                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1854                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               7257                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               1522                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                 1522                      
system.cpu1.kern.mode_switch_good::kernel     0.820928                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.209729                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.334102                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      404045250000      8.55%      8.55% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      8.55% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        4320751460000     91.45%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    3051                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements           360703                       # number of replacements
system.cpu1.icache.tags.tagsinuse          443.329577                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15615674                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           360703                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            43.292332                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   443.329577                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.865878                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.865878                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44029610                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44029610                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     21473011                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21473011                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     21473011                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21473011                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     21473011                       # number of overall hits
system.cpu1.icache.overall_hits::total       21473011                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       361196                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       361196                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       361196                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        361196                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       361196                       # number of overall misses
system.cpu1.icache.overall_misses::total       361196                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  34767020249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  34767020249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst  34767020249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  34767020249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst  34767020249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  34767020249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     21834207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21834207                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     21834207                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21834207                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     21834207                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21834207                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.016543                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016543                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.016543                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016543                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.016543                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016543                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 96255.274834                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96255.274834                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 96255.274834                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96255.274834                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 96255.274834                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96255.274834                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       361196                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       361196                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       361196                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       361196                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       361196                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       361196                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  25495840751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  25495840751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  25495840751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  25495840751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  25495840751                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  25495840751                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.016543                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.016543                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.016543                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.016543                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.016543                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.016543                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70587.273256                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70587.273256                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70587.273256                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70587.273256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70587.273256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70587.273256                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           117939                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          659.678031                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5828648                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           117939                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            49.420870                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   659.678031                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.644217                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.644217                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          665                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.657227                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14476351                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14476351                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4250330                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4250330                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2470037                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2470037                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        41789                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        41789                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        31492                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        31492                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      6720367                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6720367                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      6720367                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6720367                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       162869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       162869                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       112462                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       112462                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        16068                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        16068                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        24715                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        24715                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       275331                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        275331                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       275331                       # number of overall misses
system.cpu1.dcache.overall_misses::total       275331                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  12819136679                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12819136679                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   9010393681                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9010393681                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   1094259692                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1094259692                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1491848287                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1491848287                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      9514999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      9514999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  21829530360                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21829530360                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  21829530360                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21829530360                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4413199                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4413199                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2582499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2582499                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        57857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        57857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        56207                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        56207                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      6995698                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6995698                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      6995698                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6995698                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.036905                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036905                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.043548                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043548                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.277719                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.277719                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.439714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.439714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.039357                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.039357                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.039357                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.039357                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 78708.266638                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78708.266638                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 80119.450846                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80119.450846                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 68101.798108                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 68101.798108                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60362.058952                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60362.058952                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 79284.680476                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79284.680476                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 79284.680476                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79284.680476                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        48666                       # number of writebacks
system.cpu1.dcache.writebacks::total            48666                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       162869                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162869                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       112462                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       112462                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        16068                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        16068                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        24712                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        24712                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       275331                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       275331                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       275331                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       275331                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   8845125321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8845125321                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   6210693319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6210693319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    724448308                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    724448308                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    911093713                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    911093713                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      6600001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      6600001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  15055818640                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15055818640                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  15055818640                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15055818640                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data      8832000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      8832000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data   1746110000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total   1746110000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   1754942000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   1754942000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.036905                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036905                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.043548                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.043548                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.277719                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.277719                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.439661                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.439661                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.039357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.039357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 54308.219004                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54308.219004                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 55224.816551                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55224.816551                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 45086.402041                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45086.402041                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 36868.473333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 36868.473333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 54682.613436                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54682.613436                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 54682.613436                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54682.613436                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     5055495                       # DTB read hits
system.cpu2.dtb.read_misses                      4559                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  428024                       # DTB read accesses
system.cpu2.dtb.write_hits                    3133935                       # DTB write hits
system.cpu2.dtb.write_misses                      500                       # DTB write misses
system.cpu2.dtb.write_acv                          62                       # DTB write access violations
system.cpu2.dtb.write_accesses                 147827                       # DTB write accesses
system.cpu2.dtb.data_hits                     8189430                       # DTB hits
system.cpu2.dtb.data_misses                      5059                       # DTB misses
system.cpu2.dtb.data_acv                           62                       # DTB access violations
system.cpu2.dtb.data_accesses                  575851                       # DTB accesses
system.cpu2.itb.fetch_hits                    3201114                       # ITB hits
system.cpu2.itb.fetch_misses                     2557                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                3203671                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       483304622                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   25939663                       # Number of instructions committed
system.cpu2.committedOps                     25939663                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             25091170                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                134929                       # Number of float alu accesses
system.cpu2.num_func_calls                     929460                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      2459466                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    25091170                       # number of integer instructions
system.cpu2.num_fp_insts                       134929                       # number of float instructions
system.cpu2.num_int_register_reads           34651302                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          19184102                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               68702                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes              69770                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      8218075                       # number of memory refs
system.cpu2.num_load_insts                    5071708                       # Number of load instructions
system.cpu2.num_store_insts                   3146367                       # Number of store instructions
system.cpu2.num_idle_cycles              407623508.711477                       # Number of idle cycles
system.cpu2.num_busy_cycles              75681113.288523                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.156591                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.843409                       # Percentage of idle cycles
system.cpu2.Branches                          3738366                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               164082      0.63%      0.63% # Class of executed instruction
system.cpu2.op_class::IntAlu                 16642859     64.15%     64.78% # Class of executed instruction
system.cpu2.op_class::IntMult                   55710      0.21%     64.99% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     64.99% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  14866      0.06%     65.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     65.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     65.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     65.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   1536      0.01%     65.06% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.06% # Class of executed instruction
system.cpu2.op_class::MemRead                 5231285     20.16%     85.22% # Class of executed instruction
system.cpu2.op_class::MemWrite                3152666     12.15%     97.37% # Class of executed instruction
system.cpu2.op_class::IprAccess                681780      2.63%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  25944784                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    8110                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    155995                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   44473     32.78%     32.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    104      0.08%     32.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   4458      3.29%     36.14% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    806      0.59%     36.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  85849     63.27%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              135690                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    43753     47.52%     47.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     104      0.11%     47.63% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    4458      4.84%     52.47% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     806      0.88%     53.35% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   42952     46.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                92073                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3976749070000     82.28%     82.28% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              533120000      0.01%     82.29% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22            14401310000      0.30%     82.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             5820950000      0.12%     82.71% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           835541490000     17.29%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        4833045940000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.983810                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.500320                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.678554                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         6      3.77%      3.77% # number of syscalls executed
system.cpu2.kern.syscall::3                        15      9.43%     13.21% # number of syscalls executed
system.cpu2.kern.syscall::4                         4      2.52%     15.72% # number of syscalls executed
system.cpu2.kern.syscall::6                        19     11.95%     27.67% # number of syscalls executed
system.cpu2.kern.syscall::12                        1      0.63%     28.30% # number of syscalls executed
system.cpu2.kern.syscall::17                        9      5.66%     33.96% # number of syscalls executed
system.cpu2.kern.syscall::19                        7      4.40%     38.36% # number of syscalls executed
system.cpu2.kern.syscall::20                        3      1.89%     40.25% # number of syscalls executed
system.cpu2.kern.syscall::23                        1      0.63%     40.88% # number of syscalls executed
system.cpu2.kern.syscall::24                        3      1.89%     42.77% # number of syscalls executed
system.cpu2.kern.syscall::33                        7      4.40%     47.17% # number of syscalls executed
system.cpu2.kern.syscall::45                       28     17.61%     64.78% # number of syscalls executed
system.cpu2.kern.syscall::47                        3      1.89%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::48                        3      1.89%     68.55% # number of syscalls executed
system.cpu2.kern.syscall::54                        6      3.77%     72.33% # number of syscalls executed
system.cpu2.kern.syscall::58                        1      0.63%     72.96% # number of syscalls executed
system.cpu2.kern.syscall::71                       22     13.84%     86.79% # number of syscalls executed
system.cpu2.kern.syscall::73                        3      1.89%     88.68% # number of syscalls executed
system.cpu2.kern.syscall::74                        6      3.77%     92.45% # number of syscalls executed
system.cpu2.kern.syscall::87                        1      0.63%     93.08% # number of syscalls executed
system.cpu2.kern.syscall::90                        1      0.63%     93.71% # number of syscalls executed
system.cpu2.kern.syscall::92                        5      3.14%     96.86% # number of syscalls executed
system.cpu2.kern.syscall::97                        1      0.63%     97.48% # number of syscalls executed
system.cpu2.kern.syscall::98                        1      0.63%     98.11% # number of syscalls executed
system.cpu2.kern.syscall::132                       1      0.63%     98.74% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.63%     99.37% # number of syscalls executed
system.cpu2.kern.syscall::147                       1      0.63%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   159                       # number of syscalls executed
system.cpu2.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::wripir                  832      0.58%      0.58% # number of callpals executed
system.cpu2.kern.callpal::wrmces                    1      0.00%      0.58% # number of callpals executed
system.cpu2.kern.callpal::wrfen                     1      0.00%      0.58% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 1925      1.35%      1.93% # number of callpals executed
system.cpu2.kern.callpal::tbi                      15      0.01%      1.94% # number of callpals executed
system.cpu2.kern.callpal::wrent                     7      0.00%      1.95% # number of callpals executed
system.cpu2.kern.callpal::swpipl               123568     86.44%     88.39% # number of callpals executed
system.cpu2.kern.callpal::rdps                   9465      6.62%     95.01% # number of callpals executed
system.cpu2.kern.callpal::wrkgp                     1      0.00%     95.01% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     95.01% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     6      0.00%     95.01% # number of callpals executed
system.cpu2.kern.callpal::whami                     3      0.00%     95.02% # number of callpals executed
system.cpu2.kern.callpal::rti                    6758      4.73%     99.74% # number of callpals executed
system.cpu2.kern.callpal::callsys                 248      0.17%     99.92% # number of callpals executed
system.cpu2.kern.callpal::imb                     117      0.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                142952                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7977                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                720                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                720                      
system.cpu2.kern.mode_good::user                  720                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.090259                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.165574                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      4704432340000     99.11%     99.11% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         42072650000      0.89%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    1926                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           571318                       # number of replacements
system.cpu2.icache.tags.tagsinuse          457.871369                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           25201826                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           571318                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            44.111731                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     4381437752500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   457.871369                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.894280                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.894280                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         52461511                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        52461511                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     25372841                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       25372841                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     25372841                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        25372841                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     25372841                       # number of overall hits
system.cpu2.icache.overall_hits::total       25372841                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       571943                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       571943                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       571943                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        571943                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       571943                       # number of overall misses
system.cpu2.icache.overall_misses::total       571943                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  54547004499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  54547004499                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  54547004499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  54547004499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  54547004499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  54547004499                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     25944784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     25944784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     25944784                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     25944784                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     25944784                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     25944784                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.022045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022045                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.022045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.022045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022045                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95371.399771                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95371.399771                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95371.399771                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95371.399771                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95371.399771                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95371.399771                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       571943                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       571943                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       571943                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       571943                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       571943                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       571943                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  39941955501                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  39941955501                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  39941955501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  39941955501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  39941955501                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  39941955501                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.022045                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.022045                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.022045                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.022045                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.022045                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.022045                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 69835.552670                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69835.552670                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 69835.552670                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69835.552670                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 69835.552670                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69835.552670                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           222178                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          867.255807                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7837329                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           222178                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            35.275000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     4409535292500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   867.255807                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.846929                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.846929                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          409                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.403320                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16691076                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16691076                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4769378                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4769378                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2930954                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2930954                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        73483                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        73483                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        66395                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        66395                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7700332                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7700332                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7700332                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7700332                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       205301                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       205301                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       112033                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       112033                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        17180                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        17180                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        20896                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        20896                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       317334                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        317334                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       317334                       # number of overall misses
system.cpu2.dcache.overall_misses::total       317334                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  17454139175                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17454139175                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   8444008656                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8444008656                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1265423995                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1265423995                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1264197497                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1264197497                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      1440000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1440000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  25898147831                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25898147831                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  25898147831                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25898147831                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4974679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4974679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3042987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3042987                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        90663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        90663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        87291                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        87291                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8017666                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8017666                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8017666                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8017666                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.041269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.041269                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.036817                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.036817                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.189493                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.189493                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.239383                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.239383                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.039579                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039579                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.039579                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039579                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 85017.312020                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 85017.312020                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 75370.726982                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75370.726982                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 73656.809953                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 73656.809953                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60499.497368                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60499.497368                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 81611.638939                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81611.638939                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 81611.638939                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81611.638939                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       115813                       # number of writebacks
system.cpu2.dcache.writebacks::total           115813                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       205301                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       205301                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       112033                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       112033                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        17180                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        17180                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        20896                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        20896                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       317334                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       317334                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       317334                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       317334                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  12307835825                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12307835825                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   5741525344                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5741525344                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    858918005                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    858918005                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    766574503                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    766574503                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      1000000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1000000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  18049361169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  18049361169                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  18049361169                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  18049361169                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data    338632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    338632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data   1847944000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1847944000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data   2186576000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   2186576000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.041269                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.041269                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.036817                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.036817                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.189493                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.189493                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.239383                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.239383                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.039579                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.039579                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.039579                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.039579                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 59950.199098                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 59950.199098                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 51248.519133                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51248.519133                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 49995.227299                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49995.227299                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 36685.226981                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 36685.226981                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 56878.119486                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 56878.119486                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 56878.119486                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 56878.119486                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     1917809                       # DTB read hits
system.cpu3.dtb.read_misses                      2053                       # DTB read misses
system.cpu3.dtb.read_acv                           72                       # DTB read access violations
system.cpu3.dtb.read_accesses                   13310                       # DTB read accesses
system.cpu3.dtb.write_hits                    1052819                       # DTB write hits
system.cpu3.dtb.write_misses                      208                       # DTB write misses
system.cpu3.dtb.write_acv                          47                       # DTB write access violations
system.cpu3.dtb.write_accesses                   6175                       # DTB write accesses
system.cpu3.dtb.data_hits                     2970628                       # DTB hits
system.cpu3.dtb.data_misses                      2261                       # DTB misses
system.cpu3.dtb.data_acv                          119                       # DTB access violations
system.cpu3.dtb.data_accesses                   19485                       # DTB accesses
system.cpu3.itb.fetch_hits                    1135027                       # ITB hits
system.cpu3.itb.fetch_misses                      795                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                1135822                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       483304344                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    8989915                       # Number of instructions committed
system.cpu3.committedOps                      8989915                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              8614171                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  9620                       # Number of float alu accesses
system.cpu3.num_func_calls                     355151                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       721769                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     8614171                       # number of integer instructions
system.cpu3.num_fp_insts                         9620                       # number of float instructions
system.cpu3.num_int_register_reads           11717963                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           6756757                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                4751                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               4846                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      2982744                       # number of memory refs
system.cpu3.num_load_insts                    1923699                       # Number of load instructions
system.cpu3.num_store_insts                   1059045                       # Number of store instructions
system.cpu3.num_idle_cycles              458323704.256203                       # Number of idle cycles
system.cpu3.num_busy_cycles              24980639.743797                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.051687                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.948313                       # Percentage of idle cycles
system.cpu3.Branches                          1252673                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                62379      0.69%      0.69% # Class of executed instruction
system.cpu3.op_class::IntAlu                  5493409     61.09%     61.78% # Class of executed instruction
system.cpu3.op_class::IntMult                   30264      0.34%     62.12% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.12% # Class of executed instruction
system.cpu3.op_class::FloatAdd                    671      0.01%     62.13% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::FloatDiv                     40      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     62.13% # Class of executed instruction
system.cpu3.op_class::MemRead                 1968107     21.89%     84.01% # Class of executed instruction
system.cpu3.op_class::MemWrite                1059392     11.78%     95.80% # Class of executed instruction
system.cpu3.op_class::IprAccess                378033      4.20%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   8992295                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    7022                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     88018                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   20022     26.59%     26.59% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   4451      5.91%     32.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    134      0.18%     32.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  50697     67.32%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               75304                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    19983     44.99%     44.99% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    4451     10.02%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     134      0.30%     55.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   19849     44.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                44417                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            4187619820000     86.65%     86.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22            13671880000      0.28%     86.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1211290000      0.03%     86.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           630540170000     13.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        4833043160000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.998052                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.391522                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.589836                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::2                         1      3.57%      3.57% # number of syscalls executed
system.cpu3.kern.syscall::6                         8     28.57%     32.14% # number of syscalls executed
system.cpu3.kern.syscall::41                        2      7.14%     39.29% # number of syscalls executed
system.cpu3.kern.syscall::45                        2      7.14%     46.43% # number of syscalls executed
system.cpu3.kern.syscall::48                        5     17.86%     64.29% # number of syscalls executed
system.cpu3.kern.syscall::54                        3     10.71%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        4     14.29%     89.29% # number of syscalls executed
system.cpu3.kern.syscall::90                        1      3.57%     92.86% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      3.57%     96.43% # number of syscalls executed
system.cpu3.kern.syscall::147                       1      3.57%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    28                       # number of syscalls executed
system.cpu3.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::wripir                   43      0.05%      0.05% # number of callpals executed
system.cpu3.kern.callpal::wrmces                    1      0.00%      0.06% # number of callpals executed
system.cpu3.kern.callpal::wrfen                     1      0.00%      0.06% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  447      0.56%      0.61% # number of callpals executed
system.cpu3.kern.callpal::tbi                      27      0.03%      0.65% # number of callpals executed
system.cpu3.kern.callpal::wrent                     7      0.01%      0.66% # number of callpals executed
system.cpu3.kern.callpal::swpipl                65686     81.85%     82.50% # number of callpals executed
system.cpu3.kern.callpal::rdps                   8925     11.12%     93.62% # number of callpals executed
system.cpu3.kern.callpal::wrkgp                     1      0.00%     93.62% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.00%     93.63% # number of callpals executed
system.cpu3.kern.callpal::whami                     3      0.00%     93.63% # number of callpals executed
system.cpu3.kern.callpal::rti                    5032      6.27%     99.90% # number of callpals executed
system.cpu3.kern.callpal::callsys                  68      0.08%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                      12      0.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 80256                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             5443                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                412                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                412                      
system.cpu3.kern.mode_good::user                  412                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.075694                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.140734                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      4746053990000     99.94%     99.94% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          2793390000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     448                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            57882                       # number of replacements
system.cpu3.icache.tags.tagsinuse          448.613870                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8760478                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            57882                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           151.350644                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     4519797558750                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   448.613870                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.876199                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.876199                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18042987                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18042987                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      8933898                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8933898                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      8933898                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8933898                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      8933898                       # number of overall hits
system.cpu3.icache.overall_hits::total        8933898                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        58397                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        58397                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        58397                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         58397                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        58397                       # number of overall misses
system.cpu3.icache.overall_misses::total        58397                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   5688168500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   5688168500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   5688168500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   5688168500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   5688168500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   5688168500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      8992295                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8992295                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      8992295                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8992295                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      8992295                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8992295                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006494                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006494                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006494                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006494                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006494                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006494                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 97405.149237                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 97405.149237                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 97405.149237                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 97405.149237                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 97405.149237                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 97405.149237                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        58397                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        58397                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        58397                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        58397                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        58397                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        58397                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   4165378500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   4165378500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   4165378500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   4165378500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   4165378500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   4165378500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.006494                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006494                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.006494                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006494                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.006494                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006494                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 71328.638457                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71328.638457                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 71328.638457                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71328.638457                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 71328.638457                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71328.638457                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            25391                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          779.990078                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2814344                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            25391                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           110.840219                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     4543396598750                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   779.990078                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.761709                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.761709                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          664                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          660                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5996188                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5996188                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1850516                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1850516                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1008761                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1008761                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        23858                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23858                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        17419                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17419                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2859277                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2859277                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2859277                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2859277                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        44914                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        44914                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        17046                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        17046                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         2215                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2215                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         4889                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         4889                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        61960                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         61960                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        61960                       # number of overall misses
system.cpu3.dcache.overall_misses::total        61960                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   3480994538                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3480994538                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   1245857922                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1245857922                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    158733225                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    158733225                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    254616704                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    254616704                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data     32107990                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     32107990                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   4726852460                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4726852460                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   4726852460                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4726852460                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1895430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1895430                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1025807                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1025807                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        26073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        26073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        22308                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        22308                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2921237                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2921237                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2921237                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2921237                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.023696                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.023696                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.016617                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016617                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.084954                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.084954                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.219159                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.219159                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.021210                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021210                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.021210                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021210                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 77503.552077                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 77503.552077                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 73087.992608                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73087.992608                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 71662.855530                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 71662.855530                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 52079.505829                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 52079.505829                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 76288.774371                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 76288.774371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 76288.774371                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 76288.774371                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11478                       # number of writebacks
system.cpu3.dcache.writebacks::total            11478                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        44914                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        44914                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        17046                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        17046                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         2215                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2215                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         4881                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4881                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        61960                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        61960                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        61960                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        61960                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   2397385462                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2397385462                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    788256078                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    788256078                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    106941775                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    106941775                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    132236296                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    132236296                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data     22230010                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     22230010                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   3185641540                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3185641540                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   3185641540                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3185641540                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data     14520000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     14520000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data   1109524000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total   1109524000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data   1124044000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total   1124044000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.023696                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023696                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.016617                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.016617                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.084954                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.084954                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.218800                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.218800                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.021210                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.021210                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.021210                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.021210                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 53377.242330                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 53377.242330                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 46242.876804                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 46242.876804                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 48280.711061                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48280.711061                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 27092.049990                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 27092.049990                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 51414.485797                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 51414.485797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 51414.485797                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 51414.485797                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                     2114474                       # DTB read hits
system.cpu4.dtb.read_misses                      3189                       # DTB read misses
system.cpu4.dtb.read_acv                           14                       # DTB read access violations
system.cpu4.dtb.read_accesses                  211522                       # DTB read accesses
system.cpu4.dtb.write_hits                    1158171                       # DTB write hits
system.cpu4.dtb.write_misses                      294                       # DTB write misses
system.cpu4.dtb.write_acv                          37                       # DTB write access violations
system.cpu4.dtb.write_accesses                  92185                       # DTB write accesses
system.cpu4.dtb.data_hits                     3272645                       # DTB hits
system.cpu4.dtb.data_misses                      3483                       # DTB misses
system.cpu4.dtb.data_acv                           51                       # DTB access violations
system.cpu4.dtb.data_accesses                  303707                       # DTB accesses
system.cpu4.itb.fetch_hits                    1964195                       # ITB hits
system.cpu4.itb.fetch_misses                     1343                       # ITB misses
system.cpu4.itb.fetch_acv                           1                       # ITB acv
system.cpu4.itb.fetch_accesses                1965538                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                       483304350                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    9828291                       # Number of instructions committed
system.cpu4.committedOps                      9828291                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              9424614                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 31618                       # Number of float alu accesses
system.cpu4.num_func_calls                     365049                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       827554                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     9424614                       # number of integer instructions
system.cpu4.num_fp_insts                        31618                       # number of float instructions
system.cpu4.num_int_register_reads           12895377                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           7342926                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               20202                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes              20005                       # number of times the floating registers were written
system.cpu4.num_mem_refs                      3285314                       # number of memory refs
system.cpu4.num_load_insts                    2121104                       # Number of load instructions
system.cpu4.num_store_insts                   1164210                       # Number of store instructions
system.cpu4.num_idle_cycles              455909592.162713                       # Number of idle cycles
system.cpu4.num_busy_cycles              27394757.837287                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.056682                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.943318                       # Percentage of idle cycles
system.cpu4.Branches                          1368876                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                81723      0.83%      0.83% # Class of executed instruction
system.cpu4.op_class::IntAlu                  5993041     60.96%     61.79% # Class of executed instruction
system.cpu4.op_class::IntMult                   31352      0.32%     62.11% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     62.11% # Class of executed instruction
system.cpu4.op_class::FloatAdd                   9200      0.09%     62.20% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     62.20% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     62.20% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     62.20% # Class of executed instruction
system.cpu4.op_class::FloatDiv                   1771      0.02%     62.22% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     62.22% # Class of executed instruction
system.cpu4.op_class::MemRead                 2165032     22.02%     84.24% # Class of executed instruction
system.cpu4.op_class::MemWrite                1164509     11.84%     96.08% # Class of executed instruction
system.cpu4.op_class::IprAccess                385197      3.92%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   9831825                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    6967                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     87905                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   19344     26.32%     26.32% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   4447      6.05%     32.37% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     90      0.12%     32.49% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  49616     67.51%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               73497                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    19333     44.84%     44.84% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    4447     10.31%     55.16% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      90      0.21%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   19243     44.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                43113                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            4192956990000     86.76%     86.76% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22            13624920000      0.28%     87.04% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30              884630000      0.02%     87.06% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31           625576680000     12.94%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        4833043220000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999431                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.387839                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.586595                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                        10      9.90%      9.90% # number of syscalls executed
system.cpu4.kern.syscall::6                        10      9.90%     19.80% # number of syscalls executed
system.cpu4.kern.syscall::15                        1      0.99%     20.79% # number of syscalls executed
system.cpu4.kern.syscall::17                        5      4.95%     25.74% # number of syscalls executed
system.cpu4.kern.syscall::20                        1      0.99%     26.73% # number of syscalls executed
system.cpu4.kern.syscall::23                        3      2.97%     29.70% # number of syscalls executed
system.cpu4.kern.syscall::24                        3      2.97%     32.67% # number of syscalls executed
system.cpu4.kern.syscall::33                        3      2.97%     35.64% # number of syscalls executed
system.cpu4.kern.syscall::45                       18     17.82%     53.47% # number of syscalls executed
system.cpu4.kern.syscall::47                        3      2.97%     56.44% # number of syscalls executed
system.cpu4.kern.syscall::59                        2      1.98%     58.42% # number of syscalls executed
system.cpu4.kern.syscall::71                       27     26.73%     85.15% # number of syscalls executed
system.cpu4.kern.syscall::74                        9      8.91%     94.06% # number of syscalls executed
system.cpu4.kern.syscall::92                        1      0.99%     95.05% # number of syscalls executed
system.cpu4.kern.syscall::97                        1      0.99%     96.04% # number of syscalls executed
system.cpu4.kern.syscall::98                        1      0.99%     97.03% # number of syscalls executed
system.cpu4.kern.syscall::132                       3      2.97%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                   101                       # number of syscalls executed
system.cpu4.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu4.kern.callpal::wripir                   23      0.03%      0.03% # number of callpals executed
system.cpu4.kern.callpal::wrmces                    1      0.00%      0.03% # number of callpals executed
system.cpu4.kern.callpal::wrfen                     1      0.00%      0.03% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  382      0.49%      0.52% # number of callpals executed
system.cpu4.kern.callpal::tbi                      13      0.02%      0.54% # number of callpals executed
system.cpu4.kern.callpal::wrent                     7      0.01%      0.55% # number of callpals executed
system.cpu4.kern.callpal::swpipl                63947     81.47%     82.02% # number of callpals executed
system.cpu4.kern.callpal::rdps                   8917     11.36%     93.38% # number of callpals executed
system.cpu4.kern.callpal::wrkgp                     1      0.00%     93.38% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     3      0.00%     93.38% # number of callpals executed
system.cpu4.kern.callpal::whami                     3      0.00%     93.39% # number of callpals executed
system.cpu4.kern.callpal::rti                    5012      6.39%     99.77% # number of callpals executed
system.cpu4.kern.callpal::callsys                 131      0.17%     99.94% # number of callpals executed
system.cpu4.kern.callpal::imb                      45      0.06%    100.00% # number of callpals executed
system.cpu4.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 78488                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             5395                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                491                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                491                      
system.cpu4.kern.mode_good::user                  491                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.091010                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.166837                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      4745201560000     99.44%     99.44% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         26808870000      0.56%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     383                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements            56325                       # number of replacements
system.cpu4.icache.tags.tagsinuse          386.920669                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            9672472                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            56325                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           171.726090                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     4550450978750                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   386.920669                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.755704                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.755704                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         19720532                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        19720532                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      9774943                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        9774943                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      9774943                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         9774943                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      9774943                       # number of overall hits
system.cpu4.icache.overall_hits::total        9774943                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        56882                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        56882                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        56882                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         56882                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        56882                       # number of overall misses
system.cpu4.icache.overall_misses::total        56882                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   5514888250                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   5514888250                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   5514888250                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   5514888250                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   5514888250                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   5514888250                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      9831825                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      9831825                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      9831825                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      9831825                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      9831825                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      9831825                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.005785                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.005785                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.005785                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.005785                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.005785                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.005785                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 96953.135438                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 96953.135438                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 96953.135438                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 96953.135438                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 96953.135438                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 96953.135438                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst        56882                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        56882                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst        56882                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        56882                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst        56882                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        56882                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   4043363750                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   4043363750                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   4043363750                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   4043363750                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   4043363750                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   4043363750                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.005785                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.005785                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.005785                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.005785                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.005785                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.005785                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 71083.361169                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 71083.361169                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 71083.361169                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 71083.361169                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 71083.361169                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 71083.361169                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            46679                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.607265                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3126432                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            46679                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            66.977270                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     4548648438750                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   462.607265                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.451765                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.451765                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          793                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          782                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.774414                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          6616523                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         6616523                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      2035841                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2035841                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1111846                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1111846                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        21291                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        21291                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        17990                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        17990                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      3147687                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         3147687                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      3147687                       # number of overall hits
system.cpu4.dcache.overall_hits::total        3147687                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        59002                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        59002                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        19610                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        19610                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         1708                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1708                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         3545                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         3545                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        78612                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         78612                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        78612                       # number of overall misses
system.cpu4.dcache.overall_misses::total        78612                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   4950109681                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4950109681                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   1584116412                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1584116412                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data    129784657                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total    129784657                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data    191818861                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    191818861                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data     10834000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     10834000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   6534226093                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6534226093                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   6534226093                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6534226093                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      2094843                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2094843                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1131456                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1131456                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data        22999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        22999                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        21535                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        21535                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      3226299                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      3226299                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      3226299                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      3226299                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.028165                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028165                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.017332                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017332                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.074264                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.074264                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.164616                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.164616                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.024366                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024366                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.024366                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.024366                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 83897.320108                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 83897.320108                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 80781.051096                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80781.051096                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 75986.333138                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 75986.333138                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 54109.692807                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 54109.692807                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 83119.957424                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 83119.957424                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 83119.957424                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 83119.957424                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        17509                       # number of writebacks
system.cpu4.dcache.writebacks::total            17509                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        59002                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        59002                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        19610                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        19610                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data         1708                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1708                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data         3543                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         3543                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        78612                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        78612                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        78612                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        78612                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   3462344319                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3462344319                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   1062222588                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1062222588                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data     88150343                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     88150343                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     94194139                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     94194139                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data      7600000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      7600000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   4524566907                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   4524566907                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   4524566907                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   4524566907                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::cpu4.data     11872000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total     11872000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::cpu4.data   1082180000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total   1082180000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::cpu4.data   1094052000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total   1094052000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.028165                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.028165                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.017332                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.017332                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.074264                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.074264                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.164523                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.164523                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.024366                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.024366                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.024366                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.024366                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 58681.812803                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 58681.812803                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 54167.393575                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 54167.393575                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 51610.271077                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51610.271077                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 26585.983347                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 26585.983347                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 57555.677339                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 57555.677339                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 57555.677339                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 57555.677339                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                     1938115                       # DTB read hits
system.cpu5.dtb.read_misses                      2033                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                  158200                       # DTB read accesses
system.cpu5.dtb.write_hits                    1043035                       # DTB write hits
system.cpu5.dtb.write_misses                      178                       # DTB write misses
system.cpu5.dtb.write_acv                          16                       # DTB write access violations
system.cpu5.dtb.write_accesses                  76625                       # DTB write accesses
system.cpu5.dtb.data_hits                     2981150                       # DTB hits
system.cpu5.dtb.data_misses                      2211                       # DTB misses
system.cpu5.dtb.data_acv                           16                       # DTB access violations
system.cpu5.dtb.data_accesses                  234825                       # DTB accesses
system.cpu5.itb.fetch_hits                    1738049                       # ITB hits
system.cpu5.itb.fetch_misses                     1245                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                1739294                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                       483304343                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    8981896                       # Number of instructions committed
system.cpu5.committedOps                      8981896                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              8606202                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 13158                       # Number of float alu accesses
system.cpu5.num_func_calls                     350137                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       726335                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     8606202                       # number of integer instructions
system.cpu5.num_fp_insts                        13158                       # number of float instructions
system.cpu5.num_int_register_reads           11745893                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           6749894                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                8020                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               7831                       # number of times the floating registers were written
system.cpu5.num_mem_refs                      2990272                       # number of memory refs
system.cpu5.num_load_insts                    1941924                       # Number of load instructions
system.cpu5.num_store_insts                   1048348                       # Number of store instructions
system.cpu5.num_idle_cycles              458474605.765089                       # Number of idle cycles
system.cpu5.num_busy_cycles              24829737.234911                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.051375                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.948625                       # Percentage of idle cycles
system.cpu5.Branches                          1247588                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                74185      0.83%      0.83% # Class of executed instruction
system.cpu5.op_class::IntAlu                  5486300     61.07%     61.89% # Class of executed instruction
system.cpu5.op_class::IntMult                   29650      0.33%     62.22% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.22% # Class of executed instruction
system.cpu5.op_class::FloatAdd                   2962      0.03%     62.26% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::FloatDiv                    560      0.01%     62.26% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.26% # Class of executed instruction
system.cpu5.op_class::MemRead                 1980080     22.04%     84.30% # Class of executed instruction
system.cpu5.op_class::MemWrite                1048767     11.67%     95.97% # Class of executed instruction
system.cpu5.op_class::IprAccess                361619      4.03%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   8984123                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    6999                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     84659                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   18576     25.83%     25.83% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   4443      6.18%     32.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     87      0.12%     32.12% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  48824     67.88%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               71930                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    18570     44.66%     44.66% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    4443     10.68%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      87      0.21%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   18483     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                41583                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            4191978370000     86.74%     86.74% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22            13584780000      0.28%     87.02% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30              864900000      0.02%     87.03% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31           626615100000     12.97%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        4833043150000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                 0.999677                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.378564                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.578104                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::2                         1      1.59%      1.59% # number of syscalls executed
system.cpu5.kern.syscall::3                         6      9.52%     11.11% # number of syscalls executed
system.cpu5.kern.syscall::4                         3      4.76%     15.87% # number of syscalls executed
system.cpu5.kern.syscall::6                         6      9.52%     25.40% # number of syscalls executed
system.cpu5.kern.syscall::17                        3      4.76%     30.16% # number of syscalls executed
system.cpu5.kern.syscall::19                        4      6.35%     36.51% # number of syscalls executed
system.cpu5.kern.syscall::20                        2      3.17%     39.68% # number of syscalls executed
system.cpu5.kern.syscall::24                        2      3.17%     42.86% # number of syscalls executed
system.cpu5.kern.syscall::33                        1      1.59%     44.44% # number of syscalls executed
system.cpu5.kern.syscall::45                       10     15.87%     60.32% # number of syscalls executed
system.cpu5.kern.syscall::47                        2      3.17%     63.49% # number of syscalls executed
system.cpu5.kern.syscall::48                        1      1.59%     65.08% # number of syscalls executed
system.cpu5.kern.syscall::54                        3      4.76%     69.84% # number of syscalls executed
system.cpu5.kern.syscall::58                        1      1.59%     71.43% # number of syscalls executed
system.cpu5.kern.syscall::71                        9     14.29%     85.71% # number of syscalls executed
system.cpu5.kern.syscall::73                        2      3.17%     88.89% # number of syscalls executed
system.cpu5.kern.syscall::74                        2      3.17%     92.06% # number of syscalls executed
system.cpu5.kern.syscall::87                        1      1.59%     93.65% # number of syscalls executed
system.cpu5.kern.syscall::90                        1      1.59%     95.24% # number of syscalls executed
system.cpu5.kern.syscall::92                        2      3.17%     98.41% # number of syscalls executed
system.cpu5.kern.syscall::144                       1      1.59%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    63                       # number of syscalls executed
system.cpu5.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu5.kern.callpal::wripir                    8      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::wrmces                    1      0.00%      0.01% # number of callpals executed
system.cpu5.kern.callpal::wrfen                     1      0.00%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  193      0.25%      0.27% # number of callpals executed
system.cpu5.kern.callpal::tbi                       4      0.01%      0.27% # number of callpals executed
system.cpu5.kern.callpal::wrent                     7      0.01%      0.28% # number of callpals executed
system.cpu5.kern.callpal::swpipl                62610     81.68%     81.96% # number of callpals executed
system.cpu5.kern.callpal::rdps                   8887     11.59%     93.55% # number of callpals executed
system.cpu5.kern.callpal::wrkgp                     1      0.00%     93.55% # number of callpals executed
system.cpu5.kern.callpal::wrusp                     1      0.00%     93.55% # number of callpals executed
system.cpu5.kern.callpal::rdusp                     1      0.00%     93.56% # number of callpals executed
system.cpu5.kern.callpal::whami                     3      0.00%     93.56% # number of callpals executed
system.cpu5.kern.callpal::rti                    4789      6.25%     99.81% # number of callpals executed
system.cpu5.kern.callpal::callsys                  89      0.12%     99.92% # number of callpals executed
system.cpu5.kern.callpal::imb                      58      0.08%    100.00% # number of callpals executed
system.cpu5.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 76655                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             4984                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                276                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                276                      
system.cpu5.kern.mode_good::user                  276                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.055377                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.104943                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      4794824510000     99.56%     99.56% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         21094610000      0.44%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     194                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements            42916                       # number of replacements
system.cpu5.icache.tags.tagsinuse          380.722941                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            8867896                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            42916                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           206.633796                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     4777241268750                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   380.722941                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.743599                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.743599                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         18011738                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        18011738                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      8940631                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8940631                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      8940631                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8940631                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      8940631                       # number of overall hits
system.cpu5.icache.overall_hits::total        8940631                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst        43492                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        43492                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst        43492                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         43492                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst        43492                       # number of overall misses
system.cpu5.icache.overall_misses::total        43492                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   4202307500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   4202307500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   4202307500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   4202307500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   4202307500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   4202307500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      8984123                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8984123                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      8984123                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8984123                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      8984123                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8984123                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.004841                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004841                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.004841                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004841                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.004841                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004841                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 96622.539777                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 96622.539777                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 96622.539777                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 96622.539777                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 96622.539777                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 96622.539777                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst        43492                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        43492                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst        43492                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        43492                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst        43492                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        43492                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   3067329500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   3067329500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   3067329500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   3067329500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   3067329500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   3067329500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.004841                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.004841                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.004841                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.004841                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.004841                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.004841                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 70526.292192                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 70526.292192                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 70526.292192                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 70526.292192                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 70526.292192                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 70526.292192                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            26751                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          446.679926                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2895787                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            26751                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           108.249673                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     4775896616250                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   446.679926                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.436211                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.436211                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          827                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          6009931                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         6009931                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      1872608                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1872608                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      1005960                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1005960                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        19669                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19669                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        15007                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15007                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      2878568                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2878568                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      2878568                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2878568                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        46305                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        46305                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        12924                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        12924                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         1264                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1264                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         3617                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         3617                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        59229                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         59229                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        59229                       # number of overall misses
system.cpu5.dcache.overall_misses::total        59229                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   3679144009                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   3679144009                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    975201038                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    975201038                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     93758898                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     93758898                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data    186386681                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    186386681                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data     19942000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     19942000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   4654345047                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4654345047                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   4654345047                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4654345047                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1918913                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1918913                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      1018884                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1018884                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        20933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        18624                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18624                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      2937797                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2937797                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      2937797                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2937797                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.024131                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.024131                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.012684                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.012684                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.060383                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.060383                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.194212                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.194212                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.020161                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.020161                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.020161                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020161                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 79454.573135                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 79454.573135                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 75456.595327                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 75456.595327                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 74176.343354                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 74176.343354                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 51530.738457                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 51530.738457                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 78582.198703                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 78582.198703                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 78582.198703                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 78582.198703                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9121                       # number of writebacks
system.cpu5.dcache.writebacks::total             9121                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        46305                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        46305                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        12924                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        12924                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data         1264                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         1264                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data         3611                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         3611                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        59229                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        59229                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        59229                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        59229                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   2557679991                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2557679991                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data    615951962                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    615951962                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data     63067102                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     63067102                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     88149319                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     88149319                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data     13980000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     13980000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   3173631953                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3173631953                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   3173631953                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3173631953                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::cpu5.data      9908000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      9908000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::cpu5.data   1061788000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total   1061788000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::cpu5.data   1071696000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total   1071696000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.024131                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.024131                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.012684                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.012684                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.060383                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.060383                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.193890                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.193890                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.020161                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.020161                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.020161                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.020161                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 55235.503531                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 55235.503531                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 47659.545187                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 47659.545187                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 49894.859177                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49894.859177                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 24411.331764                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 24411.331764                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 53582.399720                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 53582.399720                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 53582.399720                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 53582.399720                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                     1681329                       # DTB read hits
system.cpu6.dtb.read_misses                       324                       # DTB read misses
system.cpu6.dtb.read_acv                           12                       # DTB read access violations
system.cpu6.dtb.read_accesses                    1846                       # DTB read accesses
system.cpu6.dtb.write_hits                     879475                       # DTB write hits
system.cpu6.dtb.write_misses                       39                       # DTB write misses
system.cpu6.dtb.write_acv                           9                       # DTB write access violations
system.cpu6.dtb.write_accesses                    906                       # DTB write accesses
system.cpu6.dtb.data_hits                     2560804                       # DTB hits
system.cpu6.dtb.data_misses                       363                       # DTB misses
system.cpu6.dtb.data_acv                           21                       # DTB access violations
system.cpu6.dtb.data_accesses                    2752                       # DTB accesses
system.cpu6.itb.fetch_hits                     970570                       # ITB hits
system.cpu6.itb.fetch_misses                      125                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                 970695                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                       483304349                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    7696068                       # Number of instructions committed
system.cpu6.committedOps                      7696068                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              7367567                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                  1983                       # Number of float alu accesses
system.cpu6.num_func_calls                     316642                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       580050                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     7367567                       # number of integer instructions
system.cpu6.num_fp_insts                         1983                       # number of float instructions
system.cpu6.num_int_register_reads           10034144                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           5839604                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                1003                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               1011                       # number of times the floating registers were written
system.cpu6.num_mem_refs                      2566649                       # number of memory refs
system.cpu6.num_load_insts                    1682345                       # Number of load instructions
system.cpu6.num_store_insts                    884304                       # Number of store instructions
system.cpu6.num_idle_cycles              462240008.123887                       # Number of idle cycles
system.cpu6.num_busy_cycles              21064340.876113                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.043584                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.956416                       # Percentage of idle cycles
system.cpu6.Branches                          1060806                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                44593      0.58%      0.58% # Class of executed instruction
system.cpu6.op_class::IntAlu                  4694553     61.00%     61.58% # Class of executed instruction
system.cpu6.op_class::IntMult                   28278      0.37%     61.94% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::FloatAdd                     93      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      7      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     61.94% # Class of executed instruction
system.cpu6.op_class::MemRead                 1715198     22.29%     84.23% # Class of executed instruction
system.cpu6.op_class::MemWrite                 884330     11.49%     95.72% # Class of executed instruction
system.cpu6.op_class::IprAccess                329400      4.28%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   7696452                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    7056                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     80191                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                   17989     25.45%     25.45% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   4438      6.28%     31.73% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     89      0.13%     31.85% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  48174     68.15%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               70690                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                    17989     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    4438     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      89      0.22%     55.71% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                   17902     44.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                40418                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            4189768090000     86.69%     86.69% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22            13513070000      0.28%     86.97% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30              881490000      0.02%     86.99% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31           628880560000     13.01%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        4833043210000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.371611                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.571764                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu6.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     3                       # number of syscalls executed
system.cpu6.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::wrmces                    1      0.00%      0.00% # number of callpals executed
system.cpu6.kern.callpal::wrfen                     1      0.00%      0.01% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   84      0.11%      0.12% # number of callpals executed
system.cpu6.kern.callpal::tbi                       4      0.01%      0.12% # number of callpals executed
system.cpu6.kern.callpal::wrent                     7      0.01%      0.13% # number of callpals executed
system.cpu6.kern.callpal::swpipl                61570     81.93%     82.06% # number of callpals executed
system.cpu6.kern.callpal::rdps                   8877     11.81%     93.87% # number of callpals executed
system.cpu6.kern.callpal::wrkgp                     1      0.00%     93.87% # number of callpals executed
system.cpu6.kern.callpal::whami                     3      0.00%     93.87% # number of callpals executed
system.cpu6.kern.callpal::rti                    4593      6.11%     99.99% # number of callpals executed
system.cpu6.kern.callpal::callsys                   9      0.01%    100.00% # number of callpals executed
system.cpu6.kern.callpal::imb                       1      0.00%    100.00% # number of callpals executed
system.cpu6.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 75154                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             4679                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 67                      
system.cpu6.kern.mode_good::user                   67                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.014319                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.028234                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      4817773440000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user           425570000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      85                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements            22497                       # number of replacements
system.cpu6.icache.tags.tagsinuse          379.913453                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            7322283                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            22497                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           325.478197                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   379.913453                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.742018                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.742018                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         15415918                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        15415918                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      7673438                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        7673438                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      7673438                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         7673438                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      7673438                       # number of overall hits
system.cpu6.icache.overall_hits::total        7673438                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        23014                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        23014                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        23014                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         23014                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        23014                       # number of overall misses
system.cpu6.icache.overall_misses::total        23014                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   2255689500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   2255689500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   2255689500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   2255689500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   2255689500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   2255689500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      7696452                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      7696452                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      7696452                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      7696452                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      7696452                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      7696452                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.002990                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.002990                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.002990                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.002990                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.002990                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.002990                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 98013.795950                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 98013.795950                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 98013.795950                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 98013.795950                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 98013.795950                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 98013.795950                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst        23014                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        23014                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst        23014                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        23014                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst        23014                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        23014                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   1653563500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   1653563500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   1653563500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   1653563500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   1653563500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   1653563500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.002990                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.002990                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.002990                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.002990                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.002990                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.002990                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 71850.330234                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 71850.330234                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 71850.330234                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 71850.330234                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 71850.330234                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 71850.330234                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements             6482                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          447.623334                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            2195523                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             6482                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           338.710737                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   447.623334                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.437132                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.437132                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          869                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          5146144                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         5146144                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1628656                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1628656                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       851628                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        851628                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data        20359                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        20359                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data        12153                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        12153                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      2480284                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2480284                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      2480284                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2480284                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        31950                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        31950                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         6706                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6706                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          999                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          999                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         3511                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         3511                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        38656                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         38656                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        38656                       # number of overall misses
system.cpu6.dcache.overall_misses::total        38656                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   2253114409                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2253114409                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    395388425                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    395388425                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     68812091                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     68812091                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data    185886659                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    185886659                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data     12871998                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     12871998                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   2648502834                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2648502834                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   2648502834                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2648502834                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1660606                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1660606                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       858334                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       858334                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data        21358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data        15664                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        15664                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      2518940                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2518940                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      2518940                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2518940                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.019240                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019240                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.007813                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.007813                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.046774                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.046774                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.224145                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.224145                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.015346                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.015346                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.015346                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.015346                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 70520.012801                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 70520.012801                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 58960.397405                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 58960.397405                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 68880.971972                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 68880.971972                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 52944.078325                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 52944.078325                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 68514.663545                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 68514.663545                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 68514.663545                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 68514.663545                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1505                       # number of writebacks
system.cpu6.dcache.writebacks::total             1505                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        31950                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        31950                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         6706                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         6706                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          999                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          999                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         3509                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         3509                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        38656                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        38656                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        38656                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        38656                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   1508387591                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1508387591                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    187421575                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    187421575                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data     44795909                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     44795909                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     87329341                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     87329341                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data      9000002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      9000002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   1695809166                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1695809166                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   1695809166                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1695809166                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::cpu6.data      9902000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      9902000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::cpu6.data   1050044000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total   1050044000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::cpu6.data   1059946000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total   1059946000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.019240                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.019240                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.007813                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.007813                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.046774                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.046774                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.224017                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.224017                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.015346                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.015346                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.015346                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.015346                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 47210.879218                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 47210.879218                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 27948.341038                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 27948.341038                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 44840.749750                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44840.749750                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 24887.244514                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 24887.244514                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 43869.235462                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 43869.235462                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 43869.235462                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 43869.235462                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                     1730474                       # DTB read hits
system.cpu7.dtb.read_misses                       371                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                   34037                       # DTB read accesses
system.cpu7.dtb.write_hits                     956231                       # DTB write hits
system.cpu7.dtb.write_misses                      106                       # DTB write misses
system.cpu7.dtb.write_acv                           5                       # DTB write access violations
system.cpu7.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu7.dtb.data_hits                     2686705                       # DTB hits
system.cpu7.dtb.data_misses                       477                       # DTB misses
system.cpu7.dtb.data_acv                            5                       # DTB access violations
system.cpu7.dtb.data_accesses                   49552                       # DTB accesses
system.cpu7.itb.fetch_hits                    1112934                       # ITB hits
system.cpu7.itb.fetch_misses                      152                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                1113086                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                       483354283                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    7994951                       # Number of instructions committed
system.cpu7.committedOps                      7994951                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              7658594                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                  5304                       # Number of float alu accesses
system.cpu7.num_func_calls                     323172                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       597433                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     7658594                       # number of integer instructions
system.cpu7.num_fp_insts                         5304                       # number of float instructions
system.cpu7.num_int_register_reads           10481839                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           6032959                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                3217                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               3208                       # number of times the floating registers were written
system.cpu7.num_mem_refs                      2692557                       # number of memory refs
system.cpu7.num_load_insts                    1731447                       # Number of load instructions
system.cpu7.num_store_insts                    961110                       # Number of store instructions
system.cpu7.num_idle_cycles              461330046.349905                       # Number of idle cycles
system.cpu7.num_busy_cycles              22024236.650095                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.045565                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.954435                       # Percentage of idle cycles
system.cpu7.Branches                          1082225                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                51161      0.64%      0.64% # Class of executed instruction
system.cpu7.op_class::IntAlu                  4852986     60.70%     61.34% # Class of executed instruction
system.cpu7.op_class::IntMult                   28911      0.36%     61.70% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     61.70% # Class of executed instruction
system.cpu7.op_class::FloatAdd                   1240      0.02%     61.71% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     61.71% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     61.71% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     61.71% # Class of executed instruction
system.cpu7.op_class::FloatDiv                    231      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     61.72% # Class of executed instruction
system.cpu7.op_class::MemRead                 1765838     22.09%     83.80% # Class of executed instruction
system.cpu7.op_class::MemWrite                 961292     12.02%     95.83% # Class of executed instruction
system.cpu7.op_class::IprAccess                333774      4.17%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   7995433                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    7059                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     81051                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   18284     25.60%     25.60% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   4435      6.21%     31.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    168      0.24%     32.04% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  48539     67.96%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               71426                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    18282     44.42%     44.42% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    4435     10.77%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     168      0.41%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   18276     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                41161                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            4185761870000     86.60%     86.60% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22            13495140000      0.28%     86.88% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30             1026660000      0.02%     86.90% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31           633245060000     13.10%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        4833528730000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                 0.999891                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.376522                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.576275                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu7.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu7.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu7.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu7.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu7.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu7.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                    12                       # number of syscalls executed
system.cpu7.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
system.cpu7.kern.callpal::wripir                    7      0.01%      0.01% # number of callpals executed
system.cpu7.kern.callpal::wrmces                    1      0.00%      0.01% # number of callpals executed
system.cpu7.kern.callpal::wrfen                     1      0.00%      0.01% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   79      0.10%      0.12% # number of callpals executed
system.cpu7.kern.callpal::wrent                     7      0.01%      0.13% # number of callpals executed
system.cpu7.kern.callpal::swpipl                62282     82.07%     82.19% # number of callpals executed
system.cpu7.kern.callpal::rdps                   8871     11.69%     93.88% # number of callpals executed
system.cpu7.kern.callpal::wrkgp                     1      0.00%     93.88% # number of callpals executed
system.cpu7.kern.callpal::wrusp                     1      0.00%     93.88% # number of callpals executed
system.cpu7.kern.callpal::whami                     3      0.00%     93.89% # number of callpals executed
system.cpu7.kern.callpal::rti                    4621      6.09%     99.98% # number of callpals executed
system.cpu7.kern.callpal::callsys                  15      0.02%    100.00% # number of callpals executed
system.cpu7.kern.callpal::imb                       2      0.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 75893                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             4701                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                102                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                101                      
system.cpu7.kern.mode_good::user                  102                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.021485                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.042265                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      4829292080000     99.91%     99.91% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user          4236610000      0.09%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      80                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements            26455                       # number of replacements
system.cpu7.icache.tags.tagsinuse          384.866059                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            7755256                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            26455                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           293.148970                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     4822436838750                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   384.866059                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.751692                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.751692                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         16017845                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        16017845                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      7968457                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        7968457                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      7968457                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         7968457                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      7968457                       # number of overall hits
system.cpu7.icache.overall_hits::total        7968457                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        26977                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        26977                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        26977                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         26977                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        26977                       # number of overall misses
system.cpu7.icache.overall_misses::total        26977                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst   2673354500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   2673354500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst   2673354500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   2673354500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst   2673354500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   2673354500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      7995434                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      7995434                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      7995434                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      7995434                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      7995434                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      7995434                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.003374                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003374                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.003374                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003374                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.003374                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003374                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 99097.546058                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 99097.546058                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 99097.546058                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 99097.546058                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 99097.546058                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 99097.546058                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst        26977                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        26977                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst        26977                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        26977                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst        26977                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        26977                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst   1950581500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1950581500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst   1950581500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1950581500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst   1950581500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1950581500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.003374                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.003374                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.003374                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.003374                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.003374                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.003374                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 72305.352708                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 72305.352708                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 72305.352708                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 72305.352708                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 72305.352708                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 72305.352708                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            16045                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          542.056410                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            2617019                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            16045                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           163.104955                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     4823622898750                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   542.056410                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.529352                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.529352                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          856                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          5406434                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         5406434                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      1680991                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1680991                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       921679                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        921679                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        15890                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        15890                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data        12897                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        12897                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      2602670                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2602670                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      2602670                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2602670                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        32788                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        32788                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        13264                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        13264                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         1361                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1361                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         3550                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         3550                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        46052                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         46052                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        46052                       # number of overall misses
system.cpu7.dcache.overall_misses::total        46052                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   2446407695                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2446407695                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   1017319786                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   1017319786                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     90585485                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     90585485                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data    196918779                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    196918779                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data      3898999                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      3898999                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   3463727481                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3463727481                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   3463727481                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3463727481                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1713779                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1713779                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       934943                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       934943                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data        17251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        16447                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16447                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      2648722                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2648722                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      2648722                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2648722                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.019132                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.019132                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.014187                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.014187                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.078894                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.078894                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.215845                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.215845                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.017386                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.017386                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.017386                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017386                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 74612.897859                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 74612.897859                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 76697.812575                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 76697.812575                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 66558.034533                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 66558.034533                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 55470.078592                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 55470.078592                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 75213.399657                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 75213.399657                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 75213.399657                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 75213.399657                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         7666                       # number of writebacks
system.cpu7.dcache.writebacks::total             7666                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        32788                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        32788                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        13264                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        13264                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data         1361                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         1361                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data         3549                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         3549                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        46052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        46052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        46052                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        46052                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   1678569305                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1678569305                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data    649753214                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    649753214                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data     59603515                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     59603515                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     96047221                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     96047221                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data      2700001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      2700001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   2328322519                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2328322519                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   2328322519                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   2328322519                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::cpu7.data     10120000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total     10120000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::cpu7.data   1041704000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total   1041704000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::cpu7.data   1051824000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total   1051824000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.019132                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.019132                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.014187                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.014187                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.078894                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.078894                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.215784                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.215784                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.017386                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.017386                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.017386                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.017386                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 51194.623185                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 51194.623185                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 48986.219391                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 48986.219391                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 43793.912564                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43793.912564                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 27063.178642                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 27063.178642                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 50558.553787                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 50558.553787                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 50558.553787                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 50558.553787                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.128139                       # Number of seconds simulated
sim_ticks                                1128138630000                       # Number of ticks simulated
final_tick                               5961681460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3292138                       # Simulator instruction rate (inst/s)
host_op_rate                                  3292138                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            13146861638                       # Simulator tick rate (ticks/s)
host_mem_usage                                 477680                       # Number of bytes of host memory used
host_seconds                                    85.81                       # Real time elapsed on the host
sim_insts                                   282499909                       # Number of instructions simulated
sim_ops                                     282499909                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst       15007808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        4144832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         926528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         808640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst       18111168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        5531136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst       16274560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4489088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst       18485504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        6773824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst       20975168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        6533888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         503552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          67136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst       11549312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data        3245376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          133427520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     15007808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       926528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst     18111168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst     16274560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst     18485504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst     20975168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       503552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst     11549312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     101833600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17872960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18720832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst          234497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           64763                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           14477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           12635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          282987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           86424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          254290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           70142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst          288836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data          105841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst          327737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data          102092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            7868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data            1049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst          180458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data           50709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2084805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        279265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             292513                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          13303159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           3674045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            821289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            716791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          16054027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           4902887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          14426028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           3979199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          16385844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6004425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          18592722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5791742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst            446356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data             59510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          10237494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           2876753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             118272273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     13303159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       821289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     16054027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     14426028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     16385844                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     18592722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst       446356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     10237494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90266920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15842876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         751567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16594443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15842876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         13303159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          3674045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         751567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           821289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           716791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         16054027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          4902887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         14426028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          3979199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         16385844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6004425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         18592722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5791742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst           446356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data            59510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         10237494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          2876753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            134866716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2084805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     292513                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2084805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   292513                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              128086016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5341504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18004672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               133427520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18720832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  83461                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11206                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       161916                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            160914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            218680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             52825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             97335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            450402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             62784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           125214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            94756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           121786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           104768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            69038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             26210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11534                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1128138630000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2084805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               292513                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1862112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  121854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1073154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.131724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.439674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   126.341418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       575108     53.59%     53.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       343826     32.04%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        97121      9.05%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32211      3.00%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11411      1.06%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4076      0.38%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2316      0.22%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1573      0.15%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5512      0.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1073154                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.665565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.547093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9118     59.07%     59.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4519     29.28%     88.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1245      8.07%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          429      2.78%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          111      0.72%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           11      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15435                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.226304                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.024486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.220013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         15065     97.60%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            97      0.63%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            32      0.21%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            77      0.50%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            44      0.29%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            18      0.12%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            13      0.08%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            17      0.11%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            18      0.12%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.03%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.04%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             8      0.05%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             7      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             5      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             6      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15435                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  26732043251                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             64257243251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                10006720000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13357.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32107.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       113.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    118.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1060892                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  148620                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     474542.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    52.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   143947782272                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     37670880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    946515915228                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8531633880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11544301440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4655157375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6298974000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            23356866000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            28707026400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2438287920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2868054480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        389387609520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        389387609520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1655105096925                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1772878119300                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2125158387000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2021848718250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4208633038620                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4233532803390                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.948090                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           710.124730                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             2696650                       # Transaction distribution
system.membus.trans_dist::ReadResp            2696649                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.membus.trans_dist::WriteReq              36105                       # Transaction distribution
system.membus.trans_dist::WriteResp             36105                       # Transaction distribution
system.membus.trans_dist::Writeback            279265                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           366032                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         177170                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          543202                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          239                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          239                       # Transaction distribution
system.membus.trans_dist::ReadExReq            204861                       # Transaction distribution
system.membus.trans_dist::ReadExResp           204861                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port       468994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total       468994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        22320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       381007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       403327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        28955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        28955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave         2380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        47873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        50253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port       565974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total       565974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave        11404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       467019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       478423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port       508580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total       508580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave        10278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       422179                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       432457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port       577672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total       577672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave        12078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port       565828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total       577906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port       655474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total       655474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave        13880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port       589340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total       603220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port        15736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total        15736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave         2366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port        16046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total        18412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port       360916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total       360916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave         7538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port       294295                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total       301833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6074661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port     15007808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total     15007808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave        43314                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      6424704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      6468018                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       926528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       926528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         9520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      1269248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      1278768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port     18111168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total     18111168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave        42973                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      8711488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      8754461                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port     16274560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total     16274560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave        40880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      7187392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      7228272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port     18485504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total     18485504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave        48312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port     11051392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total     11099704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port     20975168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total     20975168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave        55520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port      9851520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total      9907040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port       503552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total       503552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave         9464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port        71488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total        80952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port     11549312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total     11549312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave        30131                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port      4899648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total      4929779                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               152428466                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          1193214                       # Total snoops (count)
system.membus.snoop_fanout::samples           3732450                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                3732450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total             3732450                       # Request fanout histogram
system.membus.reqLayer0.occupancy            77260966                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6076065235                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13549746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2199177998                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1723959242                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy          136140750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          196716353                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         2652773997                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2125002358                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer8.occupancy         2383788496                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer9.occupancy         1941404481                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy        2708092748                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer11.occupancy        2541490582                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer12.occupancy        3073363749                       # Layer occupancy (ticks)
system.membus.respLayer12.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer13.occupancy        2705921326                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer14.occupancy          74189750                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy          74821709                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer16.occupancy        1691360499                       # Layer occupancy (ticks)
system.membus.respLayer16.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer17.occupancy        1381624239                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (%)
system.iocache.tags.replacements                13281                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13281                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119529                       # Number of tag accesses
system.iocache.tags.data_accesses              119529                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           33                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               33                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           33                       # number of demand (read+write) misses
system.iocache.demand_misses::total                33                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           33                       # number of overall misses
system.iocache.overall_misses::total               33                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4268982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4268982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4268982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4268982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4268982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4268982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           33                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             33                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           33                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              33                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           33                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             33                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129363.090909                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129363.090909                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129363.090909                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129363.090909                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129363.090909                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129363.090909                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           33                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           33                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           33                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2552982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2552982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    817135598                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    817135598                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2552982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2552982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2552982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2552982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77363.090909                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77363.090909                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61679.921347                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61679.921347                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77363.090909                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77363.090909                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77363.090909                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77363.090909                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     3810980                       # DTB read hits
system.cpu0.dtb.read_misses                      1045                       # DTB read misses
system.cpu0.dtb.read_acv                           24                       # DTB read access violations
system.cpu0.dtb.read_accesses                  473789                       # DTB read accesses
system.cpu0.dtb.write_hits                    1881183                       # DTB write hits
system.cpu0.dtb.write_misses                      406                       # DTB write misses
system.cpu0.dtb.write_acv                          18                       # DTB write access violations
system.cpu0.dtb.write_accesses                 109611                       # DTB write accesses
system.cpu0.dtb.data_hits                     5692163                       # DTB hits
system.cpu0.dtb.data_misses                      1451                       # DTB misses
system.cpu0.dtb.data_acv                           42                       # DTB access violations
system.cpu0.dtb.data_accesses                  583400                       # DTB accesses
system.cpu0.itb.fetch_hits                    3091060                       # ITB hits
system.cpu0.itb.fetch_misses                      263                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                3091323                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       112793218                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   17705097                       # Number of instructions committed
system.cpu0.committedOps                     17705097                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             16697491                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               1200572                       # Number of float alu accesses
system.cpu0.num_func_calls                     672346                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1687435                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    16697491                       # number of integer instructions
system.cpu0.num_fp_insts                      1200572                       # number of float instructions
system.cpu0.num_int_register_reads           24574039                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          12443402                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             1290961                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             996378                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      5729313                       # number of memory refs
system.cpu0.num_load_insts                    3831826                       # Number of load instructions
system.cpu0.num_store_insts                   1897487                       # Number of store instructions
system.cpu0.num_idle_cycles              62254689.621798                       # Number of idle cycles
system.cpu0.num_busy_cycles              50538528.378202                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.448064                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.551936                       # Percentage of idle cycles
system.cpu0.Branches                          2573397                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                82020      0.46%      0.46% # Class of executed instruction
system.cpu0.op_class::IntAlu                 10877677     61.43%     61.90% # Class of executed instruction
system.cpu0.op_class::IntMult                   39301      0.22%     62.12% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.12% # Class of executed instruction
system.cpu0.op_class::FloatAdd                 388335      2.19%     64.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                  24492      0.14%     64.45% # Class of executed instruction
system.cpu0.op_class::FloatCvt                   4919      0.03%     64.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                110914      0.63%     65.10% # Class of executed instruction
system.cpu0.op_class::FloatDiv                  21372      0.12%     65.22% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.22% # Class of executed instruction
system.cpu0.op_class::MemRead                 3924292     22.16%     87.39% # Class of executed instruction
system.cpu0.op_class::MemWrite                1905521     10.76%     98.15% # Class of executed instruction
system.cpu0.op_class::IprAccess                327747      1.85%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  17706590                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    2493                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     65854                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   19012     36.06%     36.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.02%     36.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1162      2.20%     38.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1690      3.21%     41.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  30850     58.51%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               52724                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    19012     48.50%     48.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.03%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1162      2.96%     51.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1690      4.31%     55.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   17329     44.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                39203                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            780399810000     69.19%     69.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               46910000      0.00%     69.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             3862050000      0.34%     69.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30            12299390000      1.09%     70.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           331324020000     29.37%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1127932180000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.561718                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.743551                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2     25.00%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::6                         2     25.00%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::48                        2     25.00%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::59                        2     25.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     8                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 1728      2.82%      2.82% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 3769      6.15%      8.98% # number of callpals executed
system.cpu0.kern.callpal::tbi                      10      0.02%      8.99% # number of callpals executed
system.cpu0.kern.callpal::swpipl                43637     71.25%     80.24% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2328      3.80%     84.05% # number of callpals executed
system.cpu0.kern.callpal::rti                    6232     10.18%     94.22% # number of callpals executed
system.cpu0.kern.callpal::callsys                3249      5.31%     99.53% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.00%     99.53% # number of callpals executed
system.cpu0.kern.callpal::rdunique                288      0.47%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 61243                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            10001                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               3447                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               3447                      
system.cpu0.kern.mode_good::user                 3447                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.344666                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.512641                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      1351029650000     95.75%     95.75% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         59900450000      4.25%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    3769                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 5050                       # Transaction distribution
system.iobus.trans_dist::ReadResp                5050                       # Transaction distribution
system.iobus.trans_dist::WriteReq               49353                       # Transaction distribution
system.iobus.trans_dist::WriteResp              49353                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        68224                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        13052                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        82244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  108806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       272896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         6526                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       280114                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1128250                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             68196000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             8241000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119314326                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            46139000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13315254                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements           234497                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17671566                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           234497                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.359454                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         35647677                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        35647677                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst     17472093                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       17472093                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     17472093                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        17472093                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     17472093                       # number of overall hits
system.cpu0.icache.overall_hits::total       17472093                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       234497                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       234497                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       234497                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        234497                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       234497                       # number of overall misses
system.cpu0.icache.overall_misses::total       234497                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  22748748998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  22748748998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  22748748998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  22748748998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  22748748998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  22748748998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     17706590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17706590                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     17706590                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17706590                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     17706590                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17706590                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.013243                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013243                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.013243                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013243                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.013243                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013243                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 97010.831687                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97010.831687                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 97010.831687                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97010.831687                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 97010.831687                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97010.831687                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       234497                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       234497                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       234497                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       234497                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       234497                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       234497                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  16686107002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  16686107002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  16686107002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  16686107002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  16686107002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  16686107002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.013243                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013243                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.013243                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013243                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.013243                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013243                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 71157.016943                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71157.016943                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 71157.016943                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71157.016943                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 71157.016943                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71157.016943                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            75470                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          928.280585                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5380107                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            75470                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.288022                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   928.280585                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.906524                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.906524                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          788                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.790039                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11595897                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11595897                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      3636281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3636281                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      1758183                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1758183                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        36169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        36169                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        25360                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        25360                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      5394464                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5394464                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      5394464                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5394464                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       134989                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       134989                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        75062                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        75062                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        18483                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        18483                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        25770                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        25770                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       210051                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        210051                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       210051                       # number of overall misses
system.cpu0.dcache.overall_misses::total       210051                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   9997203661                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9997203661                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4873458317                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4873458317                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   1162097749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1162097749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   1565449515                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1565449515                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      2594000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2594000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  14870661978                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14870661978                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  14870661978                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14870661978                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      3771270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3771270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      1833245                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1833245                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        54652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        54652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        51130                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        51130                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      5604515                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5604515                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      5604515                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5604515                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.035794                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035794                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.040945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.040945                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.338194                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.338194                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.504009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.504009                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.037479                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037479                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.037479                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037479                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 74059.394921                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74059.394921                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64925.772255                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64925.772255                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 62873.870530                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 62873.870530                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60746.973807                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60746.973807                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 70795.482897                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70795.482897                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 70795.482897                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70795.482897                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        35623                       # number of writebacks
system.cpu0.dcache.writebacks::total            35623                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       134989                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       134989                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        75062                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        75062                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        18483                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        18483                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        25749                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        25749                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       210051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       210051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       210051                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       210051                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6795058339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6795058339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   2915595683                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2915595683                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    753568251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    753568251                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    961590485                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    961590485                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      1780000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1780000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   9710654022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9710654022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   9710654022                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9710654022                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1063422000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1063422000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data   1393034000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   1393034000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   2456456000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   2456456000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.035794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.035794                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040945                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040945                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.338194                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.338194                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.503599                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.503599                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.037479                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037479                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.037479                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037479                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 50337.867078                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50337.867078                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 38842.499307                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38842.499307                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 40770.884110                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40770.884110                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 37344.770088                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 37344.770088                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 46229.982347                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46229.982347                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 46229.982347                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46229.982347                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      538157                       # DTB read hits
system.cpu1.dtb.read_misses                       371                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                   34037                       # DTB read accesses
system.cpu1.dtb.write_hits                     325992                       # DTB write hits
system.cpu1.dtb.write_misses                      106                       # DTB write misses
system.cpu1.dtb.write_acv                           5                       # DTB write access violations
system.cpu1.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu1.dtb.data_hits                      864149                       # DTB hits
system.cpu1.dtb.data_misses                       477                       # DTB misses
system.cpu1.dtb.data_acv                            5                       # DTB access violations
system.cpu1.dtb.data_accesses                   49552                       # DTB accesses
system.cpu1.itb.fetch_hits                     406618                       # ITB hits
system.cpu1.itb.fetch_misses                      152                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 406770                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       112863795                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    2601875                       # Number of instructions committed
system.cpu1.committedOps                      2601875                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              2502668                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  3752                       # Number of float alu accesses
system.cpu1.num_func_calls                      93649                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       218333                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     2502668                       # number of integer instructions
system.cpu1.num_fp_insts                         3752                       # number of float instructions
system.cpu1.num_int_register_reads            3490272                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           1934634                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                2433                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               2420                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       866464                       # number of memory refs
system.cpu1.num_load_insts                     539006                       # Number of load instructions
system.cpu1.num_store_insts                    327458                       # Number of store instructions
system.cpu1.num_idle_cycles              105612050.260113                       # Number of idle cycles
system.cpu1.num_busy_cycles              7251744.739887                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.064252                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.935748                       # Percentage of idle cycles
system.cpu1.Branches                           356038                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                21324      0.82%      0.82% # Class of executed instruction
system.cpu1.op_class::IntAlu                  1601706     61.55%     62.37% # Class of executed instruction
system.cpu1.op_class::IntMult                    9155      0.35%     62.72% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.72% # Class of executed instruction
system.cpu1.op_class::FloatAdd                   1176      0.05%     62.76% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.76% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.76% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.76% # Class of executed instruction
system.cpu1.op_class::FloatDiv                    227      0.01%     62.77% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.77% # Class of executed instruction
system.cpu1.op_class::MemRead                  549069     21.10%     83.87% # Class of executed instruction
system.cpu1.op_class::MemWrite                 327533     12.59%     96.46% # Class of executed instruction
system.cpu1.op_class::IprAccess                 92167      3.54%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   2602357                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1167                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     21681                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    4944     26.55%     26.55% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1155      6.20%     32.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     28      0.15%     32.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  12496     67.10%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               18623                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     4942     44.77%     44.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1155     10.46%     55.23% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      28      0.25%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    4914     44.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                11039                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1089971090000     96.58%     96.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             3552240000      0.31%     96.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              273940000      0.02%     96.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            34827230000      3.09%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1128624500000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999595                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.393246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.592762                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu1.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu1.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu1.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    12                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    7      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   55      0.28%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpipl                16158     81.34%     81.66% # number of callpals executed
system.cpu1.kern.callpal::rdps                   2344     11.80%     93.46% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.01%     93.46% # number of callpals executed
system.cpu1.kern.callpal::rti                    1282      6.45%     99.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                  15      0.08%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 19864                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              167                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                101                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1169                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                102                      
system.cpu1.kern.mode_good::user                  101                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.610778                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.000855                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.141962                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       10875430000      0.88%      0.88% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user          4233980000      0.34%      1.22% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        1221761570000     98.78%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      55                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements            14451                       # number of replacements
system.cpu1.icache.tags.tagsinuse          490.874907                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8251785                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14451                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           571.018269                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     5948337928750                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   490.874907                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.958740                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.958740                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          306                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          109                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5219194                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5219194                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2587880                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2587880                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2587880                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2587880                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2587880                       # number of overall hits
system.cpu1.icache.overall_hits::total        2587880                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        14478                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        14478                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        14478                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         14478                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        14478                       # number of overall misses
system.cpu1.icache.overall_misses::total        14478                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1426364750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1426364750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1426364750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1426364750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1426364750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1426364750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2602358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2602358                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2602358                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2602358                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2602358                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2602358                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.005563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005563                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.005563                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005563                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.005563                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005563                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 98519.460561                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 98519.460561                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 98519.460561                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 98519.460561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 98519.460561                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 98519.460561                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        14478                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14478                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        14478                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14478                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        14478                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14478                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1047198250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1047198250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1047198250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1047198250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1047198250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1047198250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.005563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.005563                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005563                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.005563                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005563                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 72330.311507                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72330.311507                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 72330.311507                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72330.311507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 72330.311507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72330.311507                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            12617                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          651.762589                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1703369                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            12617                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           135.005865                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     5949589068750                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   651.762589                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.636487                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.636487                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          767                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1747345                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1747345                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       520655                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         520655                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       309949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        309949                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         4839                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4839                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3705                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3705                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       830604                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          830604                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       830604                       # number of overall hits
system.cpu1.dcache.overall_hits::total         830604                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        12933                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12933                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         9905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         9905                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          208                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         1293                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1293                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        22838                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22838                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        22838                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22838                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1021221558                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1021221558                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    800512168                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    800512168                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     16865750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     16865750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     69600878                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     69600878                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       586999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       586999                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   1821733726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1821733726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   1821733726                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1821733726                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       533588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       533588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       319854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       319854                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         5047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         5047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         4998                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4998                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       853442                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       853442                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       853442                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       853442                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.024238                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024238                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.030967                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.030967                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.041213                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.041213                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.258703                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258703                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026760                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026760                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026760                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026760                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 78962.464857                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78962.464857                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 80818.997274                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80818.997274                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 81085.336538                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 81085.336538                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 53828.985305                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 53828.985305                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 79767.655924                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79767.655924                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 79767.655924                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79767.655924                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7197                       # number of writebacks
system.cpu1.dcache.writebacks::total             7197                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        12933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        12933                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         9905                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         9905                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          208                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          208                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         1293                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1293                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        22838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        22838                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        22838                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        22838                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    706503442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    706503442                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    540809832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    540809832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     11715250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     11715250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     29509122                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     29509122                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       400001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       400001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1247313274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1247313274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1247313274                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1247313274                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    265274000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    265274000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    265274000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    265274000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.024238                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024238                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.030967                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030967                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.041213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.041213                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.258703                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.258703                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.026760                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026760                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.026760                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026760                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 54627.962731                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54627.962731                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 54599.680162                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54599.680162                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 56323.317308                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56323.317308                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 22822.213457                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 22822.213457                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 54615.696383                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54615.696383                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 54615.696383                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54615.696383                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     4118630                       # DTB read hits
system.cpu2.dtb.read_misses                       894                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  432856                       # DTB read accesses
system.cpu2.dtb.write_hits                    2176595                       # DTB write hits
system.cpu2.dtb.write_misses                      756                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                 117123                       # DTB write accesses
system.cpu2.dtb.data_hits                     6295225                       # DTB hits
system.cpu2.dtb.data_misses                      1650                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                  549979                       # DTB accesses
system.cpu2.itb.fetch_hits                    3060573                       # ITB hits
system.cpu2.itb.fetch_misses                      297                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                3060870                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       112792685                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   19233545                       # Number of instructions committed
system.cpu2.committedOps                     19233545                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             18230774                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               1153483                       # Number of float alu accesses
system.cpu2.num_func_calls                     653403                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1956954                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    18230774                       # number of integer instructions
system.cpu2.num_fp_insts                      1153483                       # number of float instructions
system.cpu2.num_int_register_reads           26800826                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          13441836                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             1205392                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             927132                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      6337979                       # number of memory refs
system.cpu2.num_load_insts                    4142265                       # Number of load instructions
system.cpu2.num_store_insts                   2195714                       # Number of store instructions
system.cpu2.num_idle_cycles              57357875.112298                       # Number of idle cycles
system.cpu2.num_busy_cycles              55434809.887702                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.491475                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.508525                       # Percentage of idle cycles
system.cpu2.Branches                          2841566                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               108949      0.57%      0.57% # Class of executed instruction
system.cpu2.op_class::IntAlu                 11797479     61.33%     61.90% # Class of executed instruction
system.cpu2.op_class::IntMult                   43850      0.23%     62.13% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     62.13% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 348878      1.81%     63.94% # Class of executed instruction
system.cpu2.op_class::FloatCmp                  25528      0.13%     64.07% # Class of executed instruction
system.cpu2.op_class::FloatCvt                   6216      0.03%     64.11% # Class of executed instruction
system.cpu2.op_class::FloatMult                 97243      0.51%     64.61% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  22064      0.11%     64.73% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     64.73% # Class of executed instruction
system.cpu2.op_class::MemRead                 4236036     22.02%     86.75% # Class of executed instruction
system.cpu2.op_class::MemWrite                2202595     11.45%     98.20% # Class of executed instruction
system.cpu2.op_class::IprAccess                346356      1.80%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  19235195                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2644                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     68193                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   20036     37.56%     37.56% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.03%     37.59% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1171      2.19%     39.79% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2069      3.88%     43.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  30055     56.34%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               53349                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    20035     48.53%     48.53% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.04%     48.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1171      2.84%     51.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2069      5.01%     56.42% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   17991     43.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                41284                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            752935480000     66.75%     66.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               96870000      0.01%     66.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             3991720000      0.35%     67.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30            14950630000      1.33%     68.44% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           355952150000     31.56%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1127926850000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999950                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.598603                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.773848                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      2.27%      2.27% # number of syscalls executed
system.cpu2.kern.syscall::4                         8     18.18%     20.45% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      9.09%     29.55% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.27%     31.82% # number of syscalls executed
system.cpu2.kern.syscall::71                       20     45.45%     77.27% # number of syscalls executed
system.cpu2.kern.syscall::74                        7     15.91%     93.18% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.27%     95.45% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.27%     97.73% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.27%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    44                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 2031      3.22%      3.22% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 4370      6.94%     10.16% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.01%     10.17% # number of callpals executed
system.cpu2.kern.callpal::swpipl                43076     68.37%     78.54% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2460      3.90%     82.44% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     82.44% # number of callpals executed
system.cpu2.kern.callpal::rti                    7034     11.16%     93.61% # number of callpals executed
system.cpu2.kern.callpal::callsys                3609      5.73%     99.33% # number of callpals executed
system.cpu2.kern.callpal::rdunique                418      0.66%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 63007                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11404                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               3876                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               3876                      
system.cpu2.kern.mode_good::user                 3876                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.339881                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.507330                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      1117296970000     95.09%     95.09% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         57675170000      4.91%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    4370                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements           282987                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           17359547                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           282987                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            61.343973                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         38753377                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        38753377                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     18952208                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18952208                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     18952208                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18952208                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     18952208                       # number of overall hits
system.cpu2.icache.overall_hits::total       18952208                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       282987                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       282987                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       282987                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        282987                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       282987                       # number of overall misses
system.cpu2.icache.overall_misses::total       282987                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst  27335184997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  27335184997                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst  27335184997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  27335184997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst  27335184997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  27335184997                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     19235195                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     19235195                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     19235195                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     19235195                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     19235195                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     19235195                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.014712                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.014712                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.014712                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.014712                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.014712                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.014712                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 96595.196942                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 96595.196942                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 96595.196942                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 96595.196942                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 96595.196942                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 96595.196942                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       282987                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       282987                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       282987                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       282987                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       282987                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       282987                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst  20031517003                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  20031517003                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst  20031517003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  20031517003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst  20031517003                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  20031517003                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.014712                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.014712                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.014712                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.014712                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.014712                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.014712                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70785.997247                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70785.997247                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70785.997247                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70785.997247                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70785.997247                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70785.997247                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            94300                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          930.437299                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4056700                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            94300                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            43.019088                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   930.437299                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.908630                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.908630                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          787                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          786                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.768555                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         12866330                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        12866330                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3925733                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3925733                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2027540                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2027540                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        36945                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        36945                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        26792                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        26792                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5953273                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5953273                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5953273                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5953273                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       156942                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156942                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        99354                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        99354                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        21577                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        21577                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        28599                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        28599                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       256296                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        256296                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       256296                       # number of overall misses
system.cpu2.dcache.overall_misses::total       256296                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  11744643897                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  11744643897                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   6921309281                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6921309281                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1365090250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1365090250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1744369930                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1744369930                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      2924000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2924000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  18665953178                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18665953178                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  18665953178                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18665953178                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4082675                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4082675                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2126894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2126894                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        58522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        58522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        55391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        55391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6209569                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6209569                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6209569                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6209569                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.038441                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038441                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.046713                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.046713                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.368699                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.368699                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.516311                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.516311                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.041274                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.041274                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.041274                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.041274                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 74834.294816                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74834.294816                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 69663.116543                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69663.116543                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 63265.989248                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 63265.989248                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60994.088255                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60994.088255                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 72829.670295                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72829.670295                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 72829.670295                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72829.670295                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        49693                       # number of writebacks
system.cpu2.dcache.writebacks::total            49693                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       156942                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       156942                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        99354                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        99354                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        21577                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        21577                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        28576                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        28576                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       256296                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       256296                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       256296                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       256296                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   8017872103                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8017872103                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   4415649719                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4415649719                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    886603750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    886603750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   1082961070                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1082961070                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      2000000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2000000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  12433521822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  12433521822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  12433521822                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  12433521822                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     27780000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     27780000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data   1200582000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1200582000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data   1228362000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   1228362000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.038441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038441                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.046713                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046713                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.368699                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.368699                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.515896                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.515896                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.041274                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041274                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.041274                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041274                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 51088.122383                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 51088.122383                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 44443.602865                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44443.602865                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 41090.223386                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41090.223386                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 37897.573838                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37897.573838                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 48512.352210                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 48512.352210                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 48512.352210                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 48512.352210                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     3879460                       # DTB read hits
system.cpu3.dtb.read_misses                       599                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                  411832                       # DTB read accesses
system.cpu3.dtb.write_hits                    2017243                       # DTB write hits
system.cpu3.dtb.write_misses                      564                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                 101770                       # DTB write accesses
system.cpu3.dtb.data_hits                     5896703                       # DTB hits
system.cpu3.dtb.data_misses                      1163                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                  513602                       # DTB accesses
system.cpu3.itb.fetch_hits                    2900989                       # ITB hits
system.cpu3.itb.fetch_misses                       78                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                2901067                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       112792963                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   18071696                       # Number of instructions committed
system.cpu3.committedOps                     18071696                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             17114951                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               1146219                       # Number of float alu accesses
system.cpu3.num_func_calls                     617893                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1804479                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    17114951                       # number of integer instructions
system.cpu3.num_fp_insts                      1146219                       # number of float instructions
system.cpu3.num_int_register_reads           25274690                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          12650012                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             1198305                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes             926236                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      5938686                       # number of memory refs
system.cpu3.num_load_insts                    3902580                       # Number of load instructions
system.cpu3.num_store_insts                   2036106                       # Number of store instructions
system.cpu3.num_idle_cycles              60910801.268047                       # Number of idle cycles
system.cpu3.num_busy_cycles              51882161.731953                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.459977                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.540023                       # Percentage of idle cycles
system.cpu3.Branches                          2641805                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                90977      0.50%      0.50% # Class of executed instruction
system.cpu3.op_class::IntAlu                 11085020     61.34%     61.84% # Class of executed instruction
system.cpu3.op_class::IntMult                   41699      0.23%     62.07% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.07% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 349940      1.94%     64.01% # Class of executed instruction
system.cpu3.op_class::FloatCmp                  25446      0.14%     64.15% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   6018      0.03%     64.18% # Class of executed instruction
system.cpu3.op_class::FloatMult                 95548      0.53%     64.71% # Class of executed instruction
system.cpu3.op_class::FloatDiv                  21989      0.12%     64.83% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.83% # Class of executed instruction
system.cpu3.op_class::MemRead                 3984629     22.05%     86.88% # Class of executed instruction
system.cpu3.op_class::MemWrite                2042095     11.30%     98.18% # Class of executed instruction
system.cpu3.op_class::IprAccess                329498      1.82%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  18072859                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    2682                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     64538                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   19207     37.78%     37.78% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1169      2.30%     40.08% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   2137      4.20%     44.29% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  28320     55.71%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               50833                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    19207     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1169      2.95%     51.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    2137      5.39%     56.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   17102     43.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                39615                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            766156060000     67.93%     67.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             3969060000      0.35%     68.28% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30            15405170000      1.37%     69.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           342399340000     30.36%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1127929630000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.603884                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.779317                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1817      3.03%      3.03% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 4398      7.33%     10.36% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.01%     10.37% # number of callpals executed
system.cpu3.kern.callpal::swpipl                40607     67.67%     78.04% # number of callpals executed
system.cpu3.kern.callpal::rdps                   2380      3.97%     82.00% # number of callpals executed
system.cpu3.kern.callpal::rti                    6938     11.56%     93.56% # number of callpals executed
system.cpu3.kern.callpal::callsys                3543      5.90%     99.47% # number of callpals executed
system.cpu3.kern.callpal::rdunique                319      0.53%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 60009                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            11336                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               3728                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               3728                      
system.cpu3.kern.mode_good::user                 3728                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.328864                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.494955                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      1118554570000     95.40%     95.40% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         53877900000      4.60%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    4398                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements           254289                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.978124                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15815654                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           254289                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            62.195588                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.978124                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999957                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         36400008                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        36400008                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     17818569                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17818569                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     17818569                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17818569                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     17818569                       # number of overall hits
system.cpu3.icache.overall_hits::total       17818569                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       254290                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       254290                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       254290                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        254290                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       254290                       # number of overall misses
system.cpu3.icache.overall_misses::total       254290                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst  24583178496                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  24583178496                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst  24583178496                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  24583178496                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst  24583178496                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  24583178496                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     18072859                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     18072859                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     18072859                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     18072859                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     18072859                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     18072859                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.014070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014070                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.014070                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014070                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.014070                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014070                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 96673.791718                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 96673.791718                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 96673.791718                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 96673.791718                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 96673.791718                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 96673.791718                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       254290                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       254290                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       254290                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       254290                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       254290                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       254290                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  18018725504                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  18018725504                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  18018725504                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  18018725504                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  18018725504                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  18018725504                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.014070                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.014070                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.014070                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.014070                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.014070                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.014070                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70858.962224                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70858.962224                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70858.962224                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70858.962224                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70858.962224                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70858.962224                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            76986                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          928.994577                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3953412                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            76986                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            51.352350                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   928.994577                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.907221                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.907221                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          781                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          780                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.762695                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12050733                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12050733                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      3700812                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3700812                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      1883087                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1883087                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        33088                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        33088                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        23030                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        23030                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      5583899                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5583899                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      5583899                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5583899                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       147078                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147078                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        89215                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        89215                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        20995                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        20995                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        28036                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        28036                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       236293                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        236293                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       236293                       # number of overall misses
system.cpu3.dcache.overall_misses::total       236293                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  10725796145                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10725796145                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   5944212084                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   5944212084                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   1321298250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1321298250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   1711822002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1711822002                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data      1936000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1936000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  16670008229                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16670008229                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  16670008229                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16670008229                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3847890                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3847890                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      1972302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1972302                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        54083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        54083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        51066                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        51066                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      5820192                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5820192                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      5820192                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5820192                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.038223                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038223                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.045234                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.045234                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.388200                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.388200                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.549015                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.549015                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.040599                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040599                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.040599                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040599                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 72925.904248                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 72925.904248                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 66627.944673                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66627.944673                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 62933.948559                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 62933.948559                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 61057.996933                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 61057.996933                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 70548.040903                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70548.040903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 70548.040903                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70548.040903                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        42162                       # number of writebacks
system.cpu3.dcache.writebacks::total            42162                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       147078                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       147078                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        89215                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89215                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        20995                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        20995                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        28017                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        28017                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       236293                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       236293                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       236293                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       236293                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   7276568855                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7276568855                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3676234916                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3676234916                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    856641750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    856641750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   1063176998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   1063176998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data      1320000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1320000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  10952803771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10952803771                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  10952803771                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10952803771                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data   1127719000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total   1127719000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data   1128919000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total   1128919000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.038223                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.038223                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.045234                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.045234                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.388200                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.388200                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.548643                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.548643                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.040599                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.040599                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.040599                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.040599                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 49474.216776                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 49474.216776                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 41206.466581                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 41206.466581                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 40802.179090                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40802.179090                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 37947.567477                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 37947.567477                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 46352.637492                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46352.637492                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 46352.637492                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46352.637492                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                     4766015                       # DTB read hits
system.cpu4.dtb.read_misses                       900                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                  553606                       # DTB read accesses
system.cpu4.dtb.write_hits                    2387674                       # DTB write hits
system.cpu4.dtb.write_misses                      747                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                 136545                       # DTB write accesses
system.cpu4.dtb.data_hits                     7153689                       # DTB hits
system.cpu4.dtb.data_misses                      1647                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                  690151                       # DTB accesses
system.cpu4.itb.fetch_hits                    3711985                       # ITB hits
system.cpu4.itb.fetch_misses                       81                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                3712066                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                       112792956                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   21928285                       # Number of instructions committed
system.cpu4.committedOps                     21928285                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             20719645                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses               1484829                       # Number of float alu accesses
system.cpu4.num_func_calls                     740322                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      2257088                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    20719645                       # number of integer instructions
system.cpu4.num_fp_insts                      1484829                       # number of float instructions
system.cpu4.num_int_register_reads           30637672                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          15268273                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads             1579042                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes            1212752                       # number of times the floating registers were written
system.cpu4.num_mem_refs                      7203230                       # number of memory refs
system.cpu4.num_load_insts                    4793341                       # Number of load instructions
system.cpu4.num_store_insts                   2409889                       # Number of store instructions
system.cpu4.num_idle_cycles              49831593.299488                       # Number of idle cycles
system.cpu4.num_busy_cycles              62961362.700512                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.558203                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.441797                       # Percentage of idle cycles
system.cpu4.Branches                          3258349                       # Number of branches fetched
system.cpu4.op_class::No_OpClass               106772      0.49%      0.49% # Class of executed instruction
system.cpu4.op_class::IntAlu                 13411549     61.16%     61.64% # Class of executed instruction
system.cpu4.op_class::IntMult                   48613      0.22%     61.86% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     61.86% # Class of executed instruction
system.cpu4.op_class::FloatAdd                 465561      2.12%     63.99% # Class of executed instruction
system.cpu4.op_class::FloatCmp                  32633      0.15%     64.14% # Class of executed instruction
system.cpu4.op_class::FloatCvt                   8060      0.04%     64.17% # Class of executed instruction
system.cpu4.op_class::FloatMult                131845      0.60%     64.77% # Class of executed instruction
system.cpu4.op_class::FloatDiv                  27804      0.13%     64.90% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.90% # Class of executed instruction
system.cpu4.op_class::MemRead                 4892297     22.31%     87.21% # Class of executed instruction
system.cpu4.op_class::MemWrite                2418281     11.03%     98.24% # Class of executed instruction
system.cpu4.op_class::IprAccess                386517      1.76%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  21929932                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    2718                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     75503                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                   22356     37.99%     37.99% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   1169      1.99%     39.97% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                   2362      4.01%     43.99% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  32966     56.01%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               58853                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                    22356     48.70%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    1169      2.55%     51.25% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                    2362      5.15%     56.39% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                   20019     43.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                45906                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            696496700000     61.75%     61.75% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22             3922700000      0.35%     62.10% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30            17176060000      1.52%     63.62% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31           410334100000     36.38%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        1127929560000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.607262                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.780011                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     1                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                 2524      3.59%      3.59% # number of callpals executed
system.cpu4.kern.callpal::swpctx                 5143      7.32%     10.91% # number of callpals executed
system.cpu4.kern.callpal::tbi                       7      0.01%     10.92% # number of callpals executed
system.cpu4.kern.callpal::swpipl                47224     67.21%     78.14% # number of callpals executed
system.cpu4.kern.callpal::rdps                   2333      3.32%     81.46% # number of callpals executed
system.cpu4.kern.callpal::rti                    8114     11.55%     93.00% # number of callpals executed
system.cpu4.kern.callpal::callsys                4504      6.41%     99.42% # number of callpals executed
system.cpu4.kern.callpal::rdunique                411      0.58%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 70260                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel            13257                       # number of protection mode switches
system.cpu4.kern.mode_switch::user               4686                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel               4686                      
system.cpu4.kern.mode_good::user                 4686                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.353474                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.522321                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      1077146230000     93.72%     93.72% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         72171400000      6.28%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                    5143                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements           288835                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.954792                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           20156353                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           288835                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            69.785009                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.954792                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999912                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999912                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         44148700                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        44148700                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     21641096                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       21641096                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     21641096                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        21641096                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     21641096                       # number of overall hits
system.cpu4.icache.overall_hits::total       21641096                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       288836                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       288836                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       288836                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        288836                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       288836                       # number of overall misses
system.cpu4.icache.overall_misses::total       288836                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst  27991180748                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total  27991180748                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst  27991180748                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total  27991180748                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst  27991180748                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total  27991180748                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     21929932                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     21929932                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     21929932                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     21929932                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     21929932                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     21929932                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.013171                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.013171                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.013171                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.013171                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.013171                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.013171                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 96910.290781                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 96910.290781                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 96910.290781                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 96910.290781                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 96910.290781                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 96910.290781                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       288836                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       288836                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       288836                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       288836                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       288836                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       288836                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst  20518811252                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total  20518811252                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst  20518811252                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total  20518811252                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst  20518811252                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total  20518811252                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.013171                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.013171                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.013171                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.013171                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.013171                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.013171                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 71039.660056                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 71039.660056                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 71039.660056                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 71039.660056                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 71039.660056                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 71039.660056                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           119432                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          907.053969                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5182596                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           119432                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            43.393697                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   907.053969                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.885795                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.885795                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          722                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          714                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         14637368                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        14637368                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      4529935                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        4529935                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      2222536                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       2222536                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        40774                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        40774                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data        28476                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        28476                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      6752471                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         6752471                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      6752471                       # number of overall hits
system.cpu4.dcache.overall_hits::total        6752471                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       196353                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       196353                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       109930                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       109930                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        25379                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        25379                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        33907                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        33907                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       306283                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        306283                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       306283                       # number of overall misses
system.cpu4.dcache.overall_misses::total       306283                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  14705882063                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  14705882063                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   7537843802                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   7537843802                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   1592336998                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   1592336998                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   2071654719                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   2071654719                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data      2914000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      2914000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  22243725865                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  22243725865                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  22243725865                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  22243725865                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      4726288                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      4726288                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      2332466                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      2332466                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data        66153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        66153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        62383                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        62383                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      7058754                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      7058754                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      7058754                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      7058754                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.041545                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.041545                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.047130                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.047130                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.383641                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.383641                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.543529                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.543529                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.043391                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.043391                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.043391                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.043391                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 74895.122881                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 74895.122881                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 68569.487874                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 68569.487874                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 62742.306553                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 62742.306553                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 61098.142537                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 61098.142537                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 72624.748566                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 72624.748566                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 72624.748566                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 72624.748566                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        66838                       # number of writebacks
system.cpu4.dcache.writebacks::total            66838                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       196353                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       196353                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data       109930                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       109930                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data        25379                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        25379                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        33882                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        33882                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       306283                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       306283                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       306283                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       306283                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data  10046992937                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  10046992937                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   4738664198                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   4738664198                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   1031250002                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   1031250002                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   1291197281                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1291197281                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data      1990000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      1990000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data  14785657135                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  14785657135                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data  14785657135                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  14785657135                       # number of overall MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::cpu4.data   1329070000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total   1329070000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::cpu4.data   1329070000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total   1329070000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.041545                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.041545                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.047130                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.047130                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.383641                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.383641                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.543129                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.543129                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.043391                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.043391                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.043391                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.043391                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 51168.013410                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 51168.013410                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 43106.196652                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 43106.196652                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 40633.988810                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40633.988810                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 38108.650050                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 38108.650050                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 48274.494944                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 48274.494944                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 48274.494944                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 48274.494944                       # average overall mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                     5676387                       # DTB read hits
system.cpu5.dtb.read_misses                      1417                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                  731904                       # DTB read accesses
system.cpu5.dtb.write_hits                    2807576                       # DTB write hits
system.cpu5.dtb.write_misses                     1142                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                 175475                       # DTB write accesses
system.cpu5.dtb.data_hits                     8483963                       # DTB hits
system.cpu5.dtb.data_misses                      2559                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                  907379                       # DTB accesses
system.cpu5.itb.fetch_hits                    4688265                       # ITB hits
system.cpu5.itb.fetch_misses                       63                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                4688328                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                       112792963                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   26011574                       # Number of instructions committed
system.cpu5.committedOps                     26011574                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             24509741                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses               1896837                       # Number of float alu accesses
system.cpu5.num_func_calls                     867782                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      2680869                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    24509741                       # number of integer instructions
system.cpu5.num_fp_insts                      1896837                       # number of float instructions
system.cpu5.num_int_register_reads           36394393                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          18017948                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads             2036214                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes            1564173                       # number of times the floating registers were written
system.cpu5.num_mem_refs                      8542666                       # number of memory refs
system.cpu5.num_load_insts                    5708903                       # Number of load instructions
system.cpu5.num_store_insts                   2833763                       # Number of store instructions
system.cpu5.num_idle_cycles              38468432.532337                       # Number of idle cycles
system.cpu5.num_busy_cycles              74324530.467663                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.658947                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.341053                       # Percentage of idle cycles
system.cpu5.Branches                          3852487                       # Number of branches fetched
system.cpu5.op_class::No_OpClass               126906      0.49%      0.49% # Class of executed instruction
system.cpu5.op_class::IntAlu                 15839874     60.89%     61.38% # Class of executed instruction
system.cpu5.op_class::IntMult                   56273      0.22%     61.59% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     61.59% # Class of executed instruction
system.cpu5.op_class::FloatAdd                 607484      2.34%     63.93% # Class of executed instruction
system.cpu5.op_class::FloatCmp                  41385      0.16%     64.09% # Class of executed instruction
system.cpu5.op_class::FloatCvt                   9540      0.04%     64.12% # Class of executed instruction
system.cpu5.op_class::FloatMult                171320      0.66%     64.78% # Class of executed instruction
system.cpu5.op_class::FloatDiv                  35588      0.14%     64.92% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.92% # Class of executed instruction
system.cpu5.op_class::MemRead                 5826480     22.40%     87.32% # Class of executed instruction
system.cpu5.op_class::MemWrite                2844307     10.93%     98.25% # Class of executed instruction
system.cpu5.op_class::IprAccess                454976      1.75%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  26014133                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                    2795                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     87971                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                   26012     38.34%     38.34% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   1164      1.72%     40.06% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                   2684      3.96%     44.01% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                  37983     55.99%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               67843                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                    26012     48.87%     48.87% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    1164      2.19%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                    2684      5.04%     56.10% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                   23370     43.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                53230                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            626938800000     55.58%     55.58% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22             3930150000      0.35%     55.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30            19487740000      1.73%     57.66% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31           477572940000     42.34%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        1127929630000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.615275                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.784606                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     2                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                 3103      3.81%      3.81% # number of callpals executed
system.cpu5.kern.callpal::swpctx                 6035      7.40%     11.21% # number of callpals executed
system.cpu5.kern.callpal::tbi                       4      0.00%     11.22% # number of callpals executed
system.cpu5.kern.callpal::swpipl                54541     66.91%     78.13% # number of callpals executed
system.cpu5.kern.callpal::rdps                   2318      2.84%     80.97% # number of callpals executed
system.cpu5.kern.callpal::rti                    9465     11.61%     92.58% # number of callpals executed
system.cpu5.kern.callpal::callsys                5538      6.79%     99.38% # number of callpals executed
system.cpu5.kern.callpal::rdunique                508      0.62%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 81512                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel            15500                       # number of protection mode switches
system.cpu5.kern.mode_switch::user               5772                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel               5772                      
system.cpu5.kern.mode_good::user                 5772                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.372387                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.542685                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      1011617180000     91.49%     91.49% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         94155990000      8.51%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                    6035                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements           327737                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           23131665                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           327737                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            70.579962                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         52356003                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        52356003                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst     25686396                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       25686396                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     25686396                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        25686396                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     25686396                       # number of overall hits
system.cpu5.icache.overall_hits::total       25686396                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       327737                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       327737                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       327737                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        327737                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       327737                       # number of overall misses
system.cpu5.icache.overall_misses::total       327737                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst  31761474749                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total  31761474749                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst  31761474749                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total  31761474749                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst  31761474749                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total  31761474749                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     26014133                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     26014133                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     26014133                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     26014133                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     26014133                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     26014133                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.012598                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.012598                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.012598                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.012598                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.012598                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.012598                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 96911.470932                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 96911.470932                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 96911.470932                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 96911.470932                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 96911.470932                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 96911.470932                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       327737                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       327737                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       327737                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       327737                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       327737                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       327737                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst  23265781251                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total  23265781251                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst  23265781251                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total  23265781251                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst  23265781251                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total  23265781251                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.012598                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.012598                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.012598                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.012598                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.012598                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.012598                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 70989.181115                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 70989.181115                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 70989.181115                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 70989.181115                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 70989.181115                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 70989.181115                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           114716                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          941.250804                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6359165                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           114716                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            55.433985                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   941.250804                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.919190                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.919190                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          768                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          765                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         17324923                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        17324923                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      5418757                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        5418757                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      2619606                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       2619606                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        49155                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        49155                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        34458                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        34458                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      8038363                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         8038363                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      8038363                       # number of overall hits
system.cpu5.dcache.overall_hits::total        8038363                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       209806                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       209806                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       122102                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       122102                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data        29768                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        29768                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data        39909                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        39909                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       331908                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        331908                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       331908                       # number of overall misses
system.cpu5.dcache.overall_misses::total       331908                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data  15779398074                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  15779398074                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   7985532016                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   7985532016                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data   1874188246                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   1874188246                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data   2437971990                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   2437971990                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data      3120000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      3120000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data  23764930090                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  23764930090                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data  23764930090                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  23764930090                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      5628563                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      5628563                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      2741708                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2741708                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        78923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        78923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        74367                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        74367                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      8370271                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      8370271                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      8370271                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      8370271                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.037275                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.037275                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.044535                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.044535                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.377178                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.377178                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.536649                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.536649                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.039653                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.039653                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.039653                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.039653                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 75209.470053                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 75209.470053                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 65400.501351                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 65400.501351                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 62959.830892                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 62959.830892                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 61088.275577                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 61088.275577                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 71600.955958                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 71600.955958                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 71600.955958                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 71600.955958                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        51839                       # number of writebacks
system.cpu5.dcache.writebacks::total            51839                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       209806                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       209806                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data       122102                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       122102                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data        29768                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        29768                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data        39881                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        39881                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       331908                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       331908                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       331908                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       331908                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data  10785033926                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  10785033926                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   4887764984                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   4887764984                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data   1214887754                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   1214887754                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data   1517704010                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   1517704010                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data      2130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      2130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data  15672798910                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15672798910                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data  15672798910                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15672798910                       # number of overall MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::cpu5.data   1527143000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total   1527143000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::cpu5.data   1527143000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total   1527143000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.037275                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.037275                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.044535                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.044535                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.377178                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.377178                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.536273                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.536273                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.039653                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.039653                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.039653                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.039653                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 51404.792647                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 51404.792647                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 40030.179555                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 40030.179555                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 40811.870263                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40811.870263                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 38055.816304                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 38055.816304                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 47220.310779                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 47220.310779                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 47220.310779                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 47220.310779                       # average overall mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                      428696                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                     226367                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                      655063                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                     243447                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                 243447                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                       112792956                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    2009715                       # Number of instructions committed
system.cpu6.committedOps                      2009715                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              1929705                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                   134                       # Number of float alu accesses
system.cpu6.num_func_calls                      80752                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       155283                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     1929705                       # number of integer instructions
system.cpu6.num_fp_insts                          134                       # number of float instructions
system.cpu6.num_int_register_reads            2665117                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           1530437                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  66                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                 68                       # number of times the floating registers were written
system.cpu6.num_mem_refs                       656262                       # number of memory refs
system.cpu6.num_load_insts                     428706                       # Number of load instructions
system.cpu6.num_store_insts                    227556                       # Number of store instructions
system.cpu6.num_idle_cycles              107310609.543050                       # Number of idle cycles
system.cpu6.num_busy_cycles              5482346.456950                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.048605                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.951395                       # Percentage of idle cycles
system.cpu6.Branches                           275520                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                11335      0.56%      0.56% # Class of executed instruction
system.cpu6.op_class::IntAlu                  1244017     61.90%     62.46% # Class of executed instruction
system.cpu6.op_class::IntMult                    7805      0.39%     62.85% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      4      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     62.85% # Class of executed instruction
system.cpu6.op_class::MemRead                  436381     21.71%     84.57% # Class of executed instruction
system.cpu6.op_class::MemWrite                 227558     11.32%     95.89% # Class of executed instruction
system.cpu6.op_class::IprAccess                 82615      4.11%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   2009715                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    1183                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     20326                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    4683     26.04%     26.04% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   1155      6.42%     32.46% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     28      0.16%     32.61% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                  12121     67.39%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total               17987                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     4683     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    1155     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      28      0.27%     55.76% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    4655     44.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                10521                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            1090515540000     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22             3536490000      0.31%     97.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30              286560000      0.03%     97.02% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31            33590970000      2.98%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        1127929560000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.384044                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.584922                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpctx                    2      0.01%      0.01% # number of callpals executed
system.cpu6.kern.callpal::swpipl                15621     81.60%     81.61% # number of callpals executed
system.cpu6.kern.callpal::rdps                   2337     12.21%     93.82% # number of callpals executed
system.cpu6.kern.callpal::rti                    1183      6.18%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                 19143                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel             1185                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements             7868                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            1046900                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             7868                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           133.057956                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          509                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.994141                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          4027298                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         4027298                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      2001847                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        2001847                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      2001847                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         2001847                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      2001847                       # number of overall hits
system.cpu6.icache.overall_hits::total        2001847                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         7868                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         7868                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         7868                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          7868                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         7868                       # number of overall misses
system.cpu6.icache.overall_misses::total         7868                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst    788143750                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    788143750                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst    788143750                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    788143750                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst    788143750                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    788143750                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      2009715                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      2009715                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      2009715                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      2009715                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      2009715                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      2009715                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.003915                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.003915                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.003915                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.003915                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.003915                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.003915                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 100170.786731                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 100170.786731                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 100170.786731                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 100170.786731                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 100170.786731                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 100170.786731                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         7868                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         7868                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         7868                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         7868                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         7868                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         7868                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst    580436250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    580436250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst    580436250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    580436250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst    580436250                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    580436250                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.003915                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.003915                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.003915                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.003915                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.003915                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.003915                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 73771.765379                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 73771.765379                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 73771.765379                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 73771.765379                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 73771.765379                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 73771.765379                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements              971                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          827.108787                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs              65761                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              971                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            67.725026                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   827.108787                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.807723                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.807723                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          814                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          1315013                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         1315013                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       418217                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         418217                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       218370                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        218370                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         3667                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         3667                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         2430                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         2430                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data       636587                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          636587                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       636587                       # number of overall hits
system.cpu6.dcache.overall_hits::total         636587                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         6732                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         6732                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         3079                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3079                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data           90                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           90                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         1283                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         1283                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         9811                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9811                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         9811                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9811                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    460613212                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    460613212                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    170961154                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    170961154                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data      5863499                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      5863499                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     68487844                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     68487844                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       710000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       710000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    631574366                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    631574366                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    631574366                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    631574366                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data       424949                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       424949                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       221449                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       221449                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         3757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         3757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         3713                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         3713                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       646398                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       646398                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       646398                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       646398                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.015842                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015842                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.013904                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.013904                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.023955                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.023955                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.345543                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.345543                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.015178                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.015178                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.015178                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.015178                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 68421.451575                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 68421.451575                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 55524.895745                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 55524.895745                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 65149.988889                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 65149.988889                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 53381.016368                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 53381.016368                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 64374.107227                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 64374.107227                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 64374.107227                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 64374.107227                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           68                       # number of writebacks
system.cpu6.dcache.writebacks::total               68                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         6732                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         6732                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         3079                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         3079                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data           90                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data         1282                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         1282                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         9811                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         9811                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         9811                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         9811                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    307509788                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    307509788                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     74951846                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     74951846                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      3852501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      3852501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     27953156                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     27953156                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       490000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       490000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    382461634                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    382461634                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    382461634                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    382461634                       # number of overall MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::cpu6.data    260926000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total    260926000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::cpu6.data    260926000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total    260926000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.015842                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.015842                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.013904                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.013904                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.023955                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.023955                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.345273                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.345273                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.015178                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.015178                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.015178                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.015178                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 45678.815805                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 45678.815805                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 24342.918480                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 24342.918480                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 42805.566667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42805.566667                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 21804.333853                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 21804.333853                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 38982.940985                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 38982.940985                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 38982.940985                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 38982.940985                       # average overall mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                     2946333                       # DTB read hits
system.cpu7.dtb.read_misses                       640                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                  465019                       # DTB read accesses
system.cpu7.dtb.write_hits                    1481780                       # DTB write hits
system.cpu7.dtb.write_misses                      395                       # DTB write misses
system.cpu7.dtb.write_acv                          19                       # DTB write access violations
system.cpu7.dtb.write_accesses                 168349                       # DTB write accesses
system.cpu7.dtb.data_hits                     4428113                       # DTB hits
system.cpu7.dtb.data_misses                      1035                       # DTB misses
system.cpu7.dtb.data_acv                           19                       # DTB access violations
system.cpu7.dtb.data_accesses                  633368                       # DTB accesses
system.cpu7.itb.fetch_hits                    2871465                       # ITB hits
system.cpu7.itb.fetch_misses                      323                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                2871788                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                       112743022                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   13712090                       # Number of instructions committed
system.cpu7.committedOps                     13712090                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             13001682                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                812727                       # Number of float alu accesses
system.cpu7.num_func_calls                     456235                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      1380240                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    13001682                       # number of integer instructions
system.cpu7.num_fp_insts                       812727                       # number of float instructions
system.cpu7.num_int_register_reads           19084877                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           9679135                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads              857385                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes             663239                       # number of times the floating registers were written
system.cpu7.num_mem_refs                      4456116                       # number of memory refs
system.cpu7.num_load_insts                    2961726                       # Number of load instructions
system.cpu7.num_store_insts                   1494390                       # Number of store instructions
system.cpu7.num_idle_cycles              73683221.502248                       # Number of idle cycles
system.cpu7.num_busy_cycles              39059800.497752                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.346450                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.653550                       # Percentage of idle cycles
system.cpu7.Branches                          2001156                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                75452      0.55%      0.55% # Class of executed instruction
system.cpu7.op_class::IntAlu                  8476738     61.81%     62.36% # Class of executed instruction
system.cpu7.op_class::IntMult                   30952      0.23%     62.59% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     62.59% # Class of executed instruction
system.cpu7.op_class::FloatAdd                 252845      1.84%     64.43% # Class of executed instruction
system.cpu7.op_class::FloatCmp                  15751      0.11%     64.55% # Class of executed instruction
system.cpu7.op_class::FloatCvt                   3501      0.03%     64.57% # Class of executed instruction
system.cpu7.op_class::FloatMult                 74094      0.54%     65.12% # Class of executed instruction
system.cpu7.op_class::FloatDiv                  13603      0.10%     65.21% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.21% # Class of executed instruction
system.cpu7.op_class::MemRead                 3019952     22.02%     87.24% # Class of executed instruction
system.cpu7.op_class::MemWrite                1498810     10.93%     98.17% # Class of executed instruction
system.cpu7.op_class::IprAccess                251446      1.83%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  13713144                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    2149                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     51032                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                   14736     36.32%     36.32% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   1163      2.87%     39.19% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                   1434      3.53%     42.72% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  23241     57.28%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               40574                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                    14736     48.04%     48.04% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    1163      3.79%     51.83% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                    1434      4.67%     56.50% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                   13344     43.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                30677                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            874387210000     77.55%     77.55% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22             3862590000      0.34%     77.90% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30            10260090000      0.91%     78.81% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31           238934150000     21.19%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        1127444040000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.574158                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.756075                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::2                         2      6.06%      6.06% # number of syscalls executed
system.cpu7.kern.syscall::3                         2      6.06%     12.12% # number of syscalls executed
system.cpu7.kern.syscall::4                        25     75.76%     87.88% # number of syscalls executed
system.cpu7.kern.syscall::19                        2      6.06%     93.94% # number of syscalls executed
system.cpu7.kern.syscall::73                        2      6.06%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                    33                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                 1194      2.54%      2.54% # number of callpals executed
system.cpu7.kern.callpal::swpctx                 2810      5.97%      8.50% # number of callpals executed
system.cpu7.kern.callpal::tbi                       6      0.01%      8.52% # number of callpals executed
system.cpu7.kern.callpal::swpipl                33140     70.39%     78.90% # number of callpals executed
system.cpu7.kern.callpal::rdps                   2355      5.00%     83.91% # number of callpals executed
system.cpu7.kern.callpal::rdusp                     2      0.00%     83.91% # number of callpals executed
system.cpu7.kern.callpal::rti                    4862     10.33%     94.24% # number of callpals executed
system.cpu7.kern.callpal::callsys                2254      4.79%     99.02% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.00%     99.03% # number of callpals executed
system.cpu7.kern.callpal::rdunique                459      0.97%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 47083                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             7673                       # number of protection mode switches
system.cpu7.kern.mode_switch::user               2357                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel               2358                      
system.cpu7.kern.mode_good::user                 2357                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.307311                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.470090                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      1050492900000     94.61%     94.61% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         59893600000      5.39%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                    2810                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements           180458                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           13690511                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           180458                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            75.865359                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         27606744                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        27606744                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     13532685                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13532685                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     13532685                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13532685                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     13532685                       # number of overall hits
system.cpu7.icache.overall_hits::total       13532685                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       180458                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       180458                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       180458                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        180458                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       180458                       # number of overall misses
system.cpu7.icache.overall_misses::total       180458                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst  17429304499                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total  17429304499                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst  17429304499                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total  17429304499                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst  17429304499                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total  17429304499                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst     13713143                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13713143                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     13713143                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13713143                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     13713143                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13713143                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.013159                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.013159                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.013159                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.013159                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.013159                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.013159                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 96583.717535                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 96583.717535                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 96583.717535                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 96583.717535                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 96583.717535                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 96583.717535                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       180458                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       180458                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       180458                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       180458                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       180458                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       180458                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst  12781055501                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total  12781055501                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst  12781055501                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total  12781055501                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst  12781055501                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total  12781055501                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.013159                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.013159                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.013159                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.013159                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.013159                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.013159                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 70825.651958                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 70825.651958                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 70825.651958                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 70825.651958                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 70825.651958                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 70825.651958                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            57245                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          949.078862                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            4284760                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            57245                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            74.849507                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   949.078862                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.926835                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.926835                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          663                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.647461                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          9035314                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         9035314                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      2817822                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2817822                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      1386946                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1386946                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        24148                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        24148                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data        17340                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17340                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      4204768                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4204768                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      4204768                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4204768                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       105131                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       105131                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        62246                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        62246                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data        13985                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        13985                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        18743                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        18743                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       167377                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        167377                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       167377                       # number of overall misses
system.cpu7.dcache.overall_misses::total       167377                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   7707655700                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   7707655700                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   4209851134                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   4209851134                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data    889925748                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total    889925748                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data   1140223657                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   1140223657                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data      1874000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      1874000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data  11917506834                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  11917506834                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data  11917506834                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  11917506834                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      2922953                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2922953                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      1449192                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1449192                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data        38133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        38133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        36083                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        36083                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      4372145                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4372145                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      4372145                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4372145                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.035967                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.035967                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.042952                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.042952                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.366743                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.366743                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.519441                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.519441                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.038283                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.038283                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.038283                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.038283                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 73314.775851                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 73314.775851                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 67632.476529                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 67632.476529                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 63634.304469                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 63634.304469                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 60834.639972                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 60834.639972                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 71201.579871                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 71201.579871                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 71201.579871                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 71201.579871                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        25848                       # number of writebacks
system.cpu7.dcache.writebacks::total            25848                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       105131                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       105131                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        62246                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        62246                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data        13985                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        13985                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data        18729                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        18729                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       167377                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       167377                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       167377                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       167377                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   5241270300                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5241270300                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   2615899866                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   2615899866                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data    578975252                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    578975252                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data    703081343                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    703081343                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data      1280000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      1280000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   7857170166                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   7857170166                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   7857170166                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   7857170166                       # number of overall MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::cpu7.data    829212000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total    829212000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::cpu7.data    829212000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total    829212000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.035967                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.035967                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.042952                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.042952                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.366743                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.366743                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.519053                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.519053                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.038283                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.038283                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.038283                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.038283                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 49854.660376                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 49854.660376                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 42025.188221                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 42025.188221                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 41399.731999                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41399.731999                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 37539.716109                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 37539.716109                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 46942.950142                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 46942.950142                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 46942.950142                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 46942.950142                       # average overall mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103407                       # Number of seconds simulated
sim_ticks                                103407100000                       # Number of ticks simulated
final_tick                               6065088560000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               71641450                       # Simulator instruction rate (inst/s)
host_op_rate                                 71641209                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            25674494152                       # Simulator tick rate (ticks/s)
host_mem_usage                                 478704                       # Number of bytes of host memory used
host_seconds                                     4.03                       # Real time elapsed on the host
sim_insts                                   288541416                       # Number of instructions simulated
sim_ops                                     288541416                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         127296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data           8192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         337408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         296064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2189248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1301312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         504256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         350976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         385472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data         752512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         100480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data          22912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         133760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          41344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst          34752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6592576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       127296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       337408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2189248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       504256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       385472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       100480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       133760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3812672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1687680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2424960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            5272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            4626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           34207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           20333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            7879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            5484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst            6023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           11758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            1570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data             358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            2090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data             646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst             543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              103009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           1231018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             79221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3262909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           2863092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          21171157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          12584358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           4876416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           3394119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           3727713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           7277179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            971693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data            221571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           1293528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data            399818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            336070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data             63748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63753611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1231018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3262909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     21171157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      4876416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      3727713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       971693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      1293528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       336070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36870505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16320736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        7129878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23450614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16320736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1231018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            79221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        7129878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3262909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          2863092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         21171157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         12584358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          4876416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          3394119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          3727713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          7277179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           971693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data           221571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          1293528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data           399818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           336070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data            63748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             87204225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      103009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37890                       # Number of write requests accepted
system.mem_ctrls.readBursts                    103009                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6520704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   71872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2416192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6592576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2424960                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   133                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2825                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2439                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  103407100000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                103009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   99125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     18                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.278718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.581859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.827334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25662     50.90%     50.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14201     28.17%     79.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4725      9.37%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1888      3.75%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1437      2.85%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          504      1.00%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          357      0.71%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          222      0.44%     97.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1417      2.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50413                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.909497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.168879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1279     71.45%     71.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          335     18.72%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           99      5.53%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           34      1.90%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           17      0.95%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           10      0.56%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.22%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      0.22%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.17%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.091061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.732177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     11.586218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1541     86.09%     86.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            33      1.84%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            25      1.40%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            52      2.91%     92.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            33      1.84%     94.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            17      0.95%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            14      0.78%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            15      0.84%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             9      0.50%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             7      0.39%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.17%     97.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             7      0.39%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.17%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             6      0.34%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.06%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.17%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.17%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.17%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             5      0.28%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             8      0.45%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1790                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1316975749                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3227338249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  509430000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12925.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31675.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        63.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     63.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.46                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    60705                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28522                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     733909.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    42090024750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3453060000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     57866025250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8695338120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             11761734600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4744480125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6417613125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            23697164400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            29161462200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2557182960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2993915520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        396141794880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        396141794880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1685068989165                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1807019501355                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2160919782750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2053945649250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4281824732400                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4307441670930                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.979446                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           710.203120                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               96115                       # Transaction distribution
system.membus.trans_dist::ReadResp              96115                       # Transaction distribution
system.membus.trans_dist::WriteReq               2895                       # Transaction distribution
system.membus.trans_dist::WriteResp              2895                       # Transaction distribution
system.membus.trans_dist::Writeback             26370                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3992                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2233                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            6225                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           20                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           20                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21292                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21292                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         3978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total         3978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        11744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         2910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        14654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        10544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        10544                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port        13499                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total        13731                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        68414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        68414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        59261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        60575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        15758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        15758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        17982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        18326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port        12046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total        12046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave          242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port        31727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total        31969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port         3140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total         3140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave          236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port         2311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total         2547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port         4180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total         4180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port         3481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total         3727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port         1086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total         1086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave          228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total         1341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 289084                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       127296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       127296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         6810                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        13056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total        19866                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       337408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       337408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          921                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       495168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total       496089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2189248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2189248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         2532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      2090816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      2093348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       504256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       504256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         1260                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       555648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       556908                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port       385472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total       385472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave          968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port      1209088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total      1210056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port       100480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total       100480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave          944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port        34368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total        35312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port       133760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total       133760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave          984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port        61376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total        62360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port        34752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total        34752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave          912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total         8976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9032867                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            13420                       # Total snoops (count)
system.membus.snoop_fanout::samples            157150                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                 157150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total              157150                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10189998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           460319453                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11776498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18750750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           19395975                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy           49359250                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           50018017                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          320169000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          226660341                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer8.occupancy           73910500                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy           72477842                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer10.occupancy          56434250                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer11.occupancy         115779277                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer12.occupancy          14733750                       # Layer occupancy (ticks)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy          11173001                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer14.occupancy          19622250                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy          16742448                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer16.occupancy           5112000                       # Layer occupancy (ticks)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy           5316039                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (%)
system.iocache.tags.replacements                11548                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11548                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103932                       # Number of tag accesses
system.iocache.tags.data_accesses              103932                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3638983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3638983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3638983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3638983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3638983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3638983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129963.678571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129963.678571                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129963.678571                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129963.678571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129963.678571                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129963.678571                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2182983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2182983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    713161062                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    713161062                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2182983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2182983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2182983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2182983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77963.678571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77963.678571                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61906.342187                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61906.342187                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77963.678571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77963.678571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77963.678571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77963.678571                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      174923                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                      83606                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                      258529                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                      50006                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                  50006                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        10351563                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     899931                       # Number of instructions committed
system.cpu0.committedOps                       899931                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               865721                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                      88746                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        65250                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      865721                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads            1093837                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            679533                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       258663                       # number of memory refs
system.cpu0.num_load_insts                     174943                       # Number of load instructions
system.cpu0.num_store_insts                     83720                       # Number of store instructions
system.cpu0.num_idle_cycles              7869638.349196                       # Number of idle cycles
system.cpu0.num_busy_cycles              2481924.650804                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.239763                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.760237                       # Percentage of idle cycles
system.cpu0.Branches                           165441                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 5469      0.61%      0.61% # Class of executed instruction
system.cpu0.op_class::IntAlu                   603241     67.03%     67.64% # Class of executed instruction
system.cpu0.op_class::IntMult                     928      0.10%     67.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.74% # Class of executed instruction
system.cpu0.op_class::MemRead                  186828     20.76%     88.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                  83933      9.33%     97.83% # Class of executed instruction
system.cpu0.op_class::IprAccess                 19532      2.17%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    899931                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     248                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4802                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1770     38.44%     38.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.22%     38.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    106      2.30%     40.96% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      8      0.17%     41.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2710     58.86%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4604                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1770     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.27%     48.69% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     106      2.90%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       8      0.22%     51.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1762     48.19%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3656                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             83124700000     80.30%     80.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               46150000      0.04%     80.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              326220000      0.32%     80.66% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               79570000      0.08%     80.74% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            19938990000     19.26%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        103515630000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.650185                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.794092                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 4356     93.12%     93.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                    198      4.23%     97.35% # number of callpals executed
system.cpu0.kern.callpal::rti                     124      2.65%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4678                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              124                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4426                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4426                       # Transaction distribution
system.iobus.trans_dist::WriteReq               14415                       # Transaction distribution
system.iobus.trans_dist::WriteResp              14415                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        11428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        14586                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5714                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        15331                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   752835                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2211000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             7226000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              663000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103751543                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            11691000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11578502                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             1989                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             375485                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1989                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           188.780794                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1801851                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1801851                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       897942                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         897942                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       897942                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          897942                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       897942                       # number of overall hits
system.cpu0.icache.overall_hits::total         897942                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1989                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1989                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1989                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1989                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1989                       # number of overall misses
system.cpu0.icache.overall_misses::total         1989                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    201767750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    201767750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    201767750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    201767750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    201767750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    201767750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       899931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       899931                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       899931                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       899931                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       899931                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       899931                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002210                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002210                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002210                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002210                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002210                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002210                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 101441.804927                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101441.804927                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 101441.804927                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101441.804927                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 101441.804927                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101441.804927                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         1989                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1989                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         1989                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1989                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         1989                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1989                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    148993250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    148993250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    148993250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    148993250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    148993250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    148993250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002210                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002210                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002210                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002210                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002210                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002210                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 74908.622423                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74908.622423                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 74908.622423                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74908.622423                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 74908.622423                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74908.622423                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements              148                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          782.236950                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              15370                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              148                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           103.851351                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   782.236950                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.763903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.763903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          772                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          756                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           506135                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          506135                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       167240                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         167240                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        78905                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         78905                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         2719                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2719                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1864                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1864                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       246145                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          246145                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       246145                       # number of overall hits
system.cpu0.dcache.overall_hits::total         246145                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          589                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          589                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          173                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          349                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          349                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1409                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1409                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1409                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1409                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     39703500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     39703500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     46791071                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     46791071                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     11208500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11208500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     20463904                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20463904                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       360000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       360000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     86494571                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     86494571                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     86494571                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     86494571                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       167829                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       167829                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        79725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        79725                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2213                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2213                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       247554                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       247554                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       247554                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       247554                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.003510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003510                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.010285                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.010285                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.059820                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.059820                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.157704                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.157704                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.005692                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005692                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.005692                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005692                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 67408.319185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67408.319185                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 57062.281707                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57062.281707                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 64789.017341                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 64789.017341                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 58635.828080                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 58635.828080                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 61387.204400                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61387.204400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 61387.204400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61387.204400                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           76                       # number of writebacks
system.cpu0.dcache.writebacks::total               76                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          589                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          820                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          820                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          173                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          173                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          349                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          349                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1409                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1409                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1409                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1409                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     26319500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     26319500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     20990929                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     20990929                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      7362500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7362500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     11841096                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11841096                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       250000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       250000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     47310429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     47310429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     47310429                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     47310429                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    928841000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    928841000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    363982000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    363982000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1292823000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1292823000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.010285                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.010285                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.059820                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.059820                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.157704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.157704                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.005692                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005692                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.005692                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005692                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 44685.059423                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44685.059423                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 25598.693902                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25598.693902                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 42557.803468                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42557.803468                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 33928.641834                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33928.641834                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 33577.309439                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33577.309439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 33577.309439                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33577.309439                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                      195352                       # DTB read hits
system.cpu1.dtb.read_misses                       108                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                  132777                       # DTB read accesses
system.cpu1.dtb.write_hits                     130961                       # DTB write hits
system.cpu1.dtb.write_misses                       18                       # DTB write misses
system.cpu1.dtb.write_acv                           9                       # DTB write access violations
system.cpu1.dtb.write_accesses                  86253                       # DTB write accesses
system.cpu1.dtb.data_hits                      326313                       # DTB hits
system.cpu1.dtb.data_misses                       126                       # DTB misses
system.cpu1.dtb.data_acv                            9                       # DTB access violations
system.cpu1.dtb.data_accesses                  219030                       # DTB accesses
system.cpu1.itb.fetch_hits                     572251                       # ITB hits
system.cpu1.itb.fetch_misses                      144                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                 572395                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        10280722                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     837633                       # Number of instructions committed
system.cpu1.committedOps                       837633                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               811211                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   407                       # Number of float alu accesses
system.cpu1.num_func_calls                      26717                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        81355                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      811211                       # number of integer instructions
system.cpu1.num_fp_insts                          407                       # number of float instructions
system.cpu1.num_int_register_reads            1112510                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            588399                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 281                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                102                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       326721                       # number of memory refs
system.cpu1.num_load_insts                     195579                       # Number of load instructions
system.cpu1.num_store_insts                    131142                       # Number of store instructions
system.cpu1.num_idle_cycles              7875637.912662                       # Number of idle cycles
system.cpu1.num_busy_cycles              2405084.087338                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.233941                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.766059                       # Percentage of idle cycles
system.cpu1.Branches                           116461                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                13380      1.60%      1.60% # Class of executed instruction
system.cpu1.op_class::IntAlu                   482547     57.60%     59.20% # Class of executed instruction
system.cpu1.op_class::IntMult                     771      0.09%     59.29% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     30      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     59.29% # Class of executed instruction
system.cpu1.op_class::MemRead                  197471     23.57%     82.86% # Class of executed instruction
system.cpu1.op_class::MemWrite                 131423     15.69%     98.55% # Class of executed instruction
system.cpu1.op_class::IprAccess                 12146      1.45%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    837768                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      92                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2666                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     661     30.99%     30.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    106      4.97%     35.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      8      0.38%     36.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1358     63.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2133                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      661     46.29%     46.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     106      7.42%     53.71% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       8      0.56%     54.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     653     45.73%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1428                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             98367060000     95.67%     95.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              336000000      0.33%     96.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               79790000      0.08%     96.07% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             4037820000      3.93%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        102820670000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.480854                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.669480                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::4                         1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   13      0.57%      0.62% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.09%      0.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1870     82.27%     82.97% # number of callpals executed
system.cpu1.kern.callpal::rdps                    212      9.33%     92.30% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.04%     92.34% # number of callpals executed
system.cpu1.kern.callpal::rti                     149      6.56%     98.90% # number of callpals executed
system.cpu1.kern.callpal::callsys                  25      1.10%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2273                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               70                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 52                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 93                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 53                      
system.cpu1.kern.mode_good::user                   52                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.757143                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.010753                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.493023                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        5526520000     26.30%     26.30% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         15489940000     73.70%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      13                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             5271                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999903                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             861442                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5271                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           163.430469                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.999903                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1680806                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1680806                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       832495                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         832495                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       832495                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          832495                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       832495                       # number of overall hits
system.cpu1.icache.overall_hits::total         832495                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         5272                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5272                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         5272                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5272                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         5272                       # number of overall misses
system.cpu1.icache.overall_misses::total         5272                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    505515250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    505515250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    505515250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    505515250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    505515250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    505515250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       837767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       837767                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       837767                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       837767                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       837767                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       837767                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006293                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006293                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006293                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006293                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006293                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006293                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 95886.807663                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 95886.807663                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 95886.807663                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 95886.807663                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 95886.807663                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 95886.807663                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         5272                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5272                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         5272                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5272                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         5272                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5272                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    369924750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    369924750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    369924750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    369924750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    369924750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    369924750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006293                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006293                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006293                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006293                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006293                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006293                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 70167.820561                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70167.820561                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 70167.820561                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70167.820561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 70167.820561                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70167.820561                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements             5060                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          922.611555                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             422364                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5060                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            83.471146                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   922.611555                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.900988                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900988                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          795                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           657926                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          657926                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       191351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         191351                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       127458                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        127458                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          956                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          956                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          968                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          968                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       318809                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          318809                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       318809                       # number of overall hits
system.cpu1.dcache.overall_hits::total         318809                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3036                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3036                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2310                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2310                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          128                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5346                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5346                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5346                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5346                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    278369948                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    278369948                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    212609126                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    212609126                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     10794000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10794000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      5996943                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5996943                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       216000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       216000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    490979074                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    490979074                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    490979074                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    490979074                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       194387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       194387                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       129768                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       129768                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         1084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       324155                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       324155                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       324155                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       324155                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015618                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015618                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.017801                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.017801                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.118081                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.118081                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.100372                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.100372                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.016492                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016492                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.016492                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016492                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 91689.706192                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91689.706192                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 92038.582684                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92038.582684                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 84328.125000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 84328.125000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 55527.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 55527.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 91840.455294                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91840.455294                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 91840.455294                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91840.455294                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3111                       # number of writebacks
system.cpu1.dcache.writebacks::total             3111                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         3036                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3036                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2310                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2310                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         5346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5346                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         5346                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5346                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    199283052                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    199283052                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    154973874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    154973874                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      7505000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7505000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      3068057                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3068057                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    354256926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    354256926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    354256926                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    354256926                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     26276000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     26276000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     26276000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     26276000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.017801                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017801                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.118081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118081                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.100372                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.100372                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.016492                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016492                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016492                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016492                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65640.003953                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65640.003953                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 67088.257143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67088.257143                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 58632.812500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58632.812500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 28407.935185                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 28407.935185                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 66265.792368                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66265.792368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 66265.792368                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66265.792368                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      435125                       # DTB read hits
system.cpu2.dtb.read_misses                       788                       # DTB read misses
system.cpu2.dtb.read_acv                           12                       # DTB read access violations
system.cpu2.dtb.read_accesses                  126283                       # DTB read accesses
system.cpu2.dtb.write_hits                     268830                       # DTB write hits
system.cpu2.dtb.write_misses                      190                       # DTB write misses
system.cpu2.dtb.write_acv                          16                       # DTB write access violations
system.cpu2.dtb.write_accesses                  67986                       # DTB write accesses
system.cpu2.dtb.data_hits                      703955                       # DTB hits
system.cpu2.dtb.data_misses                       978                       # DTB misses
system.cpu2.dtb.data_acv                           28                       # DTB access violations
system.cpu2.dtb.data_accesses                  194269                       # DTB accesses
system.cpu2.itb.fetch_hits                     827164                       # ITB hits
system.cpu2.itb.fetch_misses                      531                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                 827695                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        10351561                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    2267038                       # Number of instructions committed
system.cpu2.committedOps                      2267038                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              2048244                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                223071                       # Number of float alu accesses
system.cpu2.num_func_calls                      69834                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       246728                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     2048244                       # number of integer instructions
system.cpu2.num_fp_insts                       223071                       # number of float instructions
system.cpu2.num_int_register_reads            3057803                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           1449884                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              275600                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             183130                       # number of times the floating registers were written
system.cpu2.num_mem_refs                       707480                       # number of memory refs
system.cpu2.num_load_insts                     437726                       # Number of load instructions
system.cpu2.num_store_insts                    269754                       # Number of store instructions
system.cpu2.num_idle_cycles              3895470.267807                       # Number of idle cycles
system.cpu2.num_busy_cycles              6456090.732193                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.623683                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.376317                       # Percentage of idle cycles
system.cpu2.Branches                           338674                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                52017      2.29%      2.29% # Class of executed instruction
system.cpu2.op_class::IntAlu                  1314252     57.95%     60.24% # Class of executed instruction
system.cpu2.op_class::IntMult                    5430      0.24%     60.48% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.48% # Class of executed instruction
system.cpu2.op_class::FloatAdd                  76936      3.39%     63.87% # Class of executed instruction
system.cpu2.op_class::FloatCmp                   5969      0.26%     64.13% # Class of executed instruction
system.cpu2.op_class::FloatCvt                   9129      0.40%     64.54% # Class of executed instruction
system.cpu2.op_class::FloatMult                 40975      1.81%     66.34% # Class of executed instruction
system.cpu2.op_class::FloatDiv                   2291      0.10%     66.44% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.44% # Class of executed instruction
system.cpu2.op_class::MemRead                  448599     19.78%     86.22% # Class of executed instruction
system.cpu2.op_class::MemWrite                 270479     11.93%     98.15% # Class of executed instruction
system.cpu2.op_class::IprAccess                 41967      1.85%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   2268044                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     109                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      8328                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2154     37.55%     37.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     17      0.30%     37.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    106      1.85%     39.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     20      0.35%     40.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3439     59.95%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                5736                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2153     48.60%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      17      0.38%     48.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     106      2.39%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      20      0.45%     51.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2134     48.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4430                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             85044110000     82.16%     82.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               90980000      0.09%     82.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              359790000      0.35%     82.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              147380000      0.14%     82.73% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            17873350000     17.27%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        103515610000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999536                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.620529                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.772315                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      1.52%      1.52% # number of syscalls executed
system.cpu2.kern.syscall::2                         1      1.52%      3.03% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.52%      4.55% # number of syscalls executed
system.cpu2.kern.syscall::4                        33     50.00%     54.55% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      1.52%     56.06% # number of syscalls executed
system.cpu2.kern.syscall::17                        5      7.58%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.52%     65.15% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      1.52%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.52%     68.18% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      1.52%     69.70% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     12.12%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      3.03%     84.85% # number of syscalls executed
system.cpu2.kern.syscall::74                        7     10.61%     95.45% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.52%     96.97% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.52%     98.48% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.52%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    66                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   72      1.08%      1.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  173      2.60%      3.69% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.09%      3.78% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5149     77.45%     81.23% # number of callpals executed
system.cpu2.kern.callpal::rdps                    302      4.54%     85.77% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.02%     85.79% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.02%     85.80% # number of callpals executed
system.cpu2.kern.callpal::rti                     444      6.68%     92.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                 163      2.45%     94.93% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.03%     94.96% # number of callpals executed
system.cpu2.kern.callpal::rdunique                334      5.02%     99.98% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.02%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  6648                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              617                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                320                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                320                      
system.cpu2.kern.mode_good::user                  320                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.518639                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.683031                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      106885740000     84.64%     84.64% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         19390510000     15.36%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     173                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            34207                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3941988                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34207                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           115.239220                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4570295                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4570295                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2233837                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2233837                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2233837                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2233837                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2233837                       # number of overall hits
system.cpu2.icache.overall_hits::total        2233837                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        34207                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34207                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        34207                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34207                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        34207                       # number of overall misses
system.cpu2.icache.overall_misses::total        34207                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3275190000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3275190000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3275190000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3275190000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3275190000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3275190000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2268044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2268044                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2268044                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2268044                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2268044                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2268044                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015082                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015082                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015082                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015082                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015082                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015082                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95746.192300                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95746.192300                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95746.192300                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95746.192300                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95746.192300                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95746.192300                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        34207                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34207                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        34207                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34207                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        34207                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34207                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2397133000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2397133000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2397133000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2397133000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2397133000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2397133000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.015082                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.015082                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.015082                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.015082                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.015082                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.015082                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70077.264887                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70077.264887                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70077.264887                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70077.264887                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70077.264887                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70077.264887                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            20901                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          953.350130                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2757275                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            20901                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           131.920721                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   953.350130                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.931006                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.931006                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          974                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          909                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1434686                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1434686                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       417595                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         417595                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       251588                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        251588                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         5153                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5153                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         5067                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         5067                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       669183                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          669183                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       669183                       # number of overall hits
system.cpu2.dcache.overall_hits::total         669183                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        13077                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13077                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        11196                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        11196                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          929                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          929                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          759                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          759                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        24273                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         24273                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        24273                       # number of overall misses
system.cpu2.dcache.overall_misses::total        24273                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1227055978                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1227055978                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   1010378452                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1010378452                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     71287000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     71287000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     46286911                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     46286911                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2237434430                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2237434430                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2237434430                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2237434430                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       430672                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       430672                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       262784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       262784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         6082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         5826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       693456                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       693456                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       693456                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       693456                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.030364                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030364                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.042605                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.042605                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.152746                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.152746                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.130278                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.130278                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.035003                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035003                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.035003                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035003                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 93833.140476                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93833.140476                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 90244.591997                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 90244.591997                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 76735.199139                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 76735.199139                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60984.072464                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60984.072464                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 92177.910847                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92177.910847                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 92177.910847                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92177.910847                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12336                       # number of writebacks
system.cpu2.dcache.writebacks::total            12336                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        13077                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        13077                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        11196                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        11196                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          929                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          929                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          759                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          759                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        24273                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        24273                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        24273                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        24273                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    889146022                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    889146022                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    734183548                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    734183548                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     49014000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     49014000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     28615089                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     28615089                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1623329570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1623329570                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1623329570                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1623329570                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     27410000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     27410000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     90079000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     90079000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    117489000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    117489000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.030364                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030364                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.042605                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.042605                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.152746                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.152746                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.130278                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.130278                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.035003                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035003                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.035003                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035003                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 67993.119370                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 67993.119370                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 65575.522329                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65575.522329                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 52759.956943                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52759.956943                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 37701.039526                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 37701.039526                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 66877.994891                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 66877.994891                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 66877.994891                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 66877.994891                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      144513                       # DTB read hits
system.cpu3.dtb.read_misses                       395                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                   30269                       # DTB read accesses
system.cpu3.dtb.write_hits                      89173                       # DTB write hits
system.cpu3.dtb.write_misses                       46                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                  21341                       # DTB write accesses
system.cpu3.dtb.data_hits                      233686                       # DTB hits
system.cpu3.dtb.data_misses                       441                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                   51610                       # DTB accesses
system.cpu3.itb.fetch_hits                     275861                       # ITB hits
system.cpu3.itb.fetch_misses                      158                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                 276019                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        10351560                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     774490                       # Number of instructions committed
system.cpu3.committedOps                       774490                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               708345                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 88431                       # Number of float alu accesses
system.cpu3.num_func_calls                      20314                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        74888                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      708345                       # number of integer instructions
system.cpu3.num_fp_insts                        88431                       # number of float instructions
system.cpu3.num_int_register_reads            1074969                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            510310                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               96034                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes              66982                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       235713                       # number of memory refs
system.cpu3.num_load_insts                     145925                       # Number of load instructions
system.cpu3.num_store_insts                     89788                       # Number of store instructions
system.cpu3.num_idle_cycles              8195134.239780                       # Number of idle cycles
system.cpu3.num_busy_cycles              2156425.760220                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.208319                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.791681                       # Percentage of idle cycles
system.cpu3.Branches                           104215                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                11246      1.45%      1.45% # Class of executed instruction
system.cpu3.op_class::IntAlu                   462408     59.67%     61.12% # Class of executed instruction
system.cpu3.op_class::IntMult                    1588      0.20%     61.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     61.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                  21003      2.71%     64.04% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.04% # Class of executed instruction
system.cpu3.op_class::FloatCvt                    742      0.10%     64.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                 17600      2.27%     66.40% # Class of executed instruction
system.cpu3.op_class::FloatDiv                    230      0.03%     66.43% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     66.43% # Class of executed instruction
system.cpu3.op_class::MemRead                  149310     19.27%     85.70% # Class of executed instruction
system.cpu3.op_class::MemWrite                  89943     11.61%     97.31% # Class of executed instruction
system.cpu3.op_class::IprAccess                 20882      2.69%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    774952                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     110                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      3924                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     910     32.82%     32.82% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    106      3.82%     36.64% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     28      1.01%     37.65% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1729     62.35%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2773                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      910     47.13%     47.13% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     106      5.49%     52.62% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      28      1.45%     54.07% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     887     45.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1931                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             94218720000     91.02%     91.02% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              335890000      0.32%     91.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              243770000      0.24%     91.58% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             8717220000      8.42%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        103515600000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.513013                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.696358                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         2     40.00%     40.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     20.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     5                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   21      0.66%      0.66% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  135      4.26%      4.92% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.16%      5.08% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2325     73.34%     78.42% # number of callpals executed
system.cpu3.kern.callpal::rdps                    216      6.81%     85.24% # number of callpals executed
system.cpu3.kern.callpal::rti                     314      9.91%     95.14% # number of callpals executed
system.cpu3.kern.callpal::callsys                 120      3.79%     98.93% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.06%     98.99% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 32      1.01%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  3170                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              449                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                192                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                192                      
system.cpu3.kern.mode_good::user                  192                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.427617                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.599064                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      123009430000     95.47%     95.47% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user          5837230000      4.53%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     135                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             7879                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2781395                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             7879                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           353.013707                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1557783                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1557783                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       767073                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         767073                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       767073                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          767073                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       767073                       # number of overall hits
system.cpu3.icache.overall_hits::total         767073                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         7879                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7879                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         7879                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7879                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         7879                       # number of overall misses
system.cpu3.icache.overall_misses::total         7879                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    768057500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    768057500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    768057500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    768057500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    768057500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    768057500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       774952                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       774952                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       774952                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       774952                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       774952                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       774952                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.010167                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010167                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.010167                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010167                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.010167                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010167                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 97481.596649                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 97481.596649                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 97481.596649                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 97481.596649                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 97481.596649                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 97481.596649                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         7879                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         7879                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         7879                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         7879                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         7879                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         7879                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    563750500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    563750500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    563750500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    563750500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    563750500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    563750500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.010167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010167                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.010167                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010167                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.010167                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010167                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 71551.021703                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71551.021703                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 71551.021703                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71551.021703                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 71551.021703                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71551.021703                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             5423                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          826.796750                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1879917                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5423                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           346.656279                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   826.796750                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.807419                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.807419                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          877                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          863                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.856445                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           477120                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          477120                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       138407                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         138407                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        84472                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         84472                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1555                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1555                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1398                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1398                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       222879                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          222879                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       222879                       # number of overall hits
system.cpu3.dcache.overall_hits::total         222879                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         5200                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5200                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2933                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2933                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          352                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          352                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          437                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          437                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         8133                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8133                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         8133                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8133                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    454687224                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    454687224                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    238733961                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    238733961                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     23851748                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     23851748                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     26014909                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     26014909                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       360000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       360000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    693421185                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    693421185                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    693421185                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    693421185                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       143607                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       143607                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        87405                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87405                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       231012                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       231012                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       231012                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       231012                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.036210                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036210                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.033556                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.033556                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.184583                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.184583                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.238147                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.238147                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.035206                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.035206                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.035206                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035206                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 87439.850769                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87439.850769                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 81395.827139                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81395.827139                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 67760.647727                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 67760.647727                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 59530.684211                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 59530.684211                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 85260.197344                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85260.197344                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 85260.197344                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85260.197344                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3198                       # number of writebacks
system.cpu3.dcache.writebacks::total             3198                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         5200                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5200                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2933                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2933                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          352                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          352                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          437                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          437                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         8133                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8133                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         8133                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8133                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    323640776                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    323640776                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    165631039                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    165631039                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     15811252                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15811252                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     15514091                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     15514091                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       250000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       250000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    489271815                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    489271815                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    489271815                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    489271815                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     36664000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     36664000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     37264000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     37264000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.036210                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.036210                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.033556                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033556                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.184583                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.184583                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.238147                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.238147                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.035206                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035206                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.035206                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035206                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 62238.610769                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 62238.610769                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 56471.544153                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 56471.544153                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 44918.329545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44918.329545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 35501.352403                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 35501.352403                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 60158.836223                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 60158.836223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 60158.836223                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 60158.836223                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                      121171                       # DTB read hits
system.cpu4.dtb.read_misses                       371                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                   34037                       # DTB read accesses
system.cpu4.dtb.write_hits                     109306                       # DTB write hits
system.cpu4.dtb.write_misses                      106                       # DTB write misses
system.cpu4.dtb.write_acv                           5                       # DTB write access violations
system.cpu4.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu4.dtb.data_hits                      230477                       # DTB hits
system.cpu4.dtb.data_misses                       477                       # DTB misses
system.cpu4.dtb.data_acv                            5                       # DTB access violations
system.cpu4.dtb.data_accesses                   49552                       # DTB accesses
system.cpu4.itb.fetch_hits                     184819                       # ITB hits
system.cpu4.itb.fetch_misses                      152                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                 184971                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                        10411550                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                     627586                       # Number of instructions committed
system.cpu4.committedOps                       627586                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses               603327                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                  3618                       # Number of float alu accesses
system.cpu4.num_func_calls                      15799                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts        59758                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                      603327                       # number of integer instructions
system.cpu4.num_fp_insts                         3618                       # number of float instructions
system.cpu4.num_int_register_reads             857418                       # number of times the integer registers were read
system.cpu4.num_int_register_writes            428685                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                2367                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               2352                       # number of times the floating registers were written
system.cpu4.num_mem_refs                       231707                       # number of memory refs
system.cpu4.num_load_insts                     122010                       # Number of load instructions
system.cpu4.num_store_insts                    109697                       # Number of store instructions
system.cpu4.num_idle_cycles              8524173.826185                       # Number of idle cycles
system.cpu4.num_busy_cycles              1887376.173815                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.181277                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.818723                       # Percentage of idle cycles
system.cpu4.Branches                            81968                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                10792      1.72%      1.72% # Class of executed instruction
system.cpu4.op_class::IntAlu                   363246     57.84%     59.55% # Class of executed instruction
system.cpu4.op_class::IntMult                    1179      0.19%     59.74% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     59.74% # Class of executed instruction
system.cpu4.op_class::FloatAdd                   1172      0.19%     59.93% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     59.93% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     59.93% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     59.93% # Class of executed instruction
system.cpu4.op_class::FloatDiv                    227      0.04%     59.96% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     59.96% # Class of executed instruction
system.cpu4.op_class::MemRead                  124965     19.90%     79.86% # Class of executed instruction
system.cpu4.op_class::MemWrite                 109769     17.48%     97.34% # Class of executed instruction
system.cpu4.op_class::IprAccess                 16718      2.66%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                    628068                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      98                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      3096                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     680     31.35%     31.35% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    106      4.89%     36.24% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      8      0.37%     36.61% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   1375     63.39%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                2169                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      678     46.37%     46.37% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     106      7.25%     53.63% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       8      0.55%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     670     45.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 1462                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             99842110000     95.91%     95.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22              336460000      0.32%     96.23% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               76170000      0.07%     96.30% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             3847290000      3.70%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        104102030000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.997059                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.487273                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.674043                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    12                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    7      0.30%      0.30% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   53      2.26%      2.56% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.04%      2.60% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 1842     78.45%     81.05% # number of callpals executed
system.cpu4.kern.callpal::rdps                    213      9.07%     90.12% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.04%     90.16% # number of callpals executed
system.cpu4.kern.callpal::rti                     213      9.07%     99.23% # number of callpals executed
system.cpu4.kern.callpal::callsys                  15      0.64%     99.87% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.13%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  2348                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              265                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                102                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                101                      
system.cpu4.kern.mode_good::user                  102                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.381132                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.553134                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      139512010000     97.05%     97.05% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user          4234700000      2.95%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements             6021                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.991179                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            2045632                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             6021                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           339.749543                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.991179                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999983                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          138                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          1262161                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         1262161                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst       622046                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         622046                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst       622046                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          622046                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst       622046                       # number of overall hits
system.cpu4.icache.overall_hits::total         622046                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         6023                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         6023                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         6023                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          6023                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         6023                       # number of overall misses
system.cpu4.icache.overall_misses::total         6023                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst    581063250                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    581063250                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst    581063250                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    581063250                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst    581063250                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    581063250                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst       628069                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       628069                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst       628069                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       628069                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst       628069                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       628069                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.009590                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.009590                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.009590                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.009590                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.009590                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.009590                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 96474.057779                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 96474.057779                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 96474.057779                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 96474.057779                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 96474.057779                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 96474.057779                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         6023                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         6023                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         6023                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         6023                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         6023                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         6023                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst    424623750                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    424623750                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst    424623750                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    424623750                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst    424623750                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    424623750                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.009590                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.009590                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.009590                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.009590                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.009590                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.009590                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 70500.373568                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 70500.373568                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 70500.373568                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 70500.373568                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 70500.373568                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 70500.373568                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            11509                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          722.013131                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2007648                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            11509                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           174.441567                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   722.013131                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.705091                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.705091                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          858                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           474120                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          474120                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       114422                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         114422                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       100729                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        100729                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         1546                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1546                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         1525                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1525                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data       215151                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          215151                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       215151                       # number of overall hits
system.cpu4.dcache.overall_hits::total         215151                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         5547                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         5547                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         6859                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         6859                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          124                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          124                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          127                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          127                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        12406                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12406                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        12406                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12406                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    520147956                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    520147956                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    645503374                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    645503374                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     11231999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     11231999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data      7157948                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      7157948                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       288000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       288000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   1165651330                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1165651330                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   1165651330                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1165651330                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       119969                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       119969                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       107588                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       107588                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         1670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       227557                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       227557                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       227557                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       227557                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.046237                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.046237                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.063752                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.063752                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.074251                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.074251                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.076877                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.076877                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.054518                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.054518                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.054518                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.054518                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 93771.039481                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 93771.039481                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 94110.420469                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 94110.420469                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 90580.637097                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 90580.637097                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 56361.795276                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 56361.795276                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 93958.675641                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 93958.675641                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 93958.675641                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 93958.675641                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         7134                       # number of writebacks
system.cpu4.dcache.writebacks::total             7134                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         5547                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5547                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         6859                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         6859                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          124                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          127                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          127                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        12406                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        12406                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        12406                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        12406                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    374551044                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    374551044                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    479611626                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    479611626                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      8015001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      8015001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data      3891052                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      3891052                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    854162670                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    854162670                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    854162670                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    854162670                       # number of overall MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::cpu4.data     27150000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     27150000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::cpu4.data     27150000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     27150000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.046237                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.046237                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.063752                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.063752                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.074251                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.074251                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.076877                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.076877                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.054518                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.054518                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.054518                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.054518                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 67523.173607                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 67523.173607                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 69924.424260                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69924.424260                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 64637.104839                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64637.104839                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 30638.204724                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 30638.204724                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 68850.771401                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 68850.771401                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 68850.771401                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 68850.771401                       # average overall mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                       43879                       # DTB read hits
system.cpu5.dtb.read_misses                        13                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                     579                       # DTB read accesses
system.cpu5.dtb.write_hits                      23815                       # DTB write hits
system.cpu5.dtb.write_misses                        3                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                    405                       # DTB write accesses
system.cpu5.dtb.data_hits                       67694                       # DTB hits
system.cpu5.dtb.data_misses                        16                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                     984                       # DTB accesses
system.cpu5.itb.fetch_hits                      28085                       # ITB hits
system.cpu5.itb.fetch_misses                        6                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                  28091                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                        10351561                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     201442                       # Number of instructions committed
system.cpu5.committedOps                       201442                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               193106                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  1168                       # Number of float alu accesses
system.cpu5.num_func_calls                       8196                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        15493                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      193106                       # number of integer instructions
system.cpu5.num_fp_insts                         1168                       # number of float instructions
system.cpu5.num_int_register_reads             266102                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            151502                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                 584                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                594                       # number of times the floating registers were written
system.cpu5.num_mem_refs                        67910                       # number of memory refs
system.cpu5.num_load_insts                      43947                       # Number of load instructions
system.cpu5.num_store_insts                     23963                       # Number of store instructions
system.cpu5.num_idle_cycles              9787188.647986                       # Number of idle cycles
system.cpu5.num_busy_cycles              564372.352014                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.054521                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.945479                       # Percentage of idle cycles
system.cpu5.Branches                            27567                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                 1281      0.64%      0.64% # Class of executed instruction
system.cpu5.op_class::IntAlu                   121957     60.54%     61.17% # Class of executed instruction
system.cpu5.op_class::IntMult                     733      0.36%     61.54% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     61.54% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     33      0.02%     61.55% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     61.55% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      9      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      3      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     61.56% # Class of executed instruction
system.cpu5.op_class::MemRead                   44952     22.31%     83.87% # Class of executed instruction
system.cpu5.op_class::MemWrite                  23971     11.90%     95.77% # Class of executed instruction
system.cpu5.op_class::IprAccess                  8519      4.23%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    201458                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     115                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      2029                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     482     27.26%     27.26% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    106      6.00%     33.26% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     11      0.62%     33.88% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   1169     66.12%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                1768                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      482     45.05%     45.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     106      9.91%     54.95% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      11      1.03%     55.98% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     471     44.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 1070                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             99290150000     95.92%     95.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              325360000      0.31%     96.23% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30              103610000      0.10%     96.33% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             3796490000      3.67%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        103515610000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.402908                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.605204                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     2                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.05%      0.05% # number of callpals executed
system.cpu5.kern.callpal::swpctx                    9      0.48%      0.53% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 1524     80.63%     81.16% # number of callpals executed
system.cpu5.kern.callpal::rdps                    215     11.38%     92.54% # number of callpals executed
system.cpu5.kern.callpal::rti                     127      6.72%     99.26% # number of callpals executed
system.cpu5.kern.callpal::callsys                  10      0.53%     99.79% # number of callpals executed
system.cpu5.kern.callpal::rdunique                  4      0.21%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  1890                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              136                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 10                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 10                      
system.cpu5.kern.mode_good::user                   10                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.073529                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.136986                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      110669900000     99.90%     99.90% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           109550000      0.10%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       9                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements             1570                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            1247785                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1570                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           794.767516                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           404486                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          404486                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       199888                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         199888                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       199888                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          199888                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       199888                       # number of overall hits
system.cpu5.icache.overall_hits::total         199888                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         1570                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1570                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         1570                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1570                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         1570                       # number of overall misses
system.cpu5.icache.overall_misses::total         1570                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst    152843750                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    152843750                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst    152843750                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    152843750                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst    152843750                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    152843750                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst       201458                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       201458                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       201458                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       201458                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       201458                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       201458                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.007793                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.007793                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.007793                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.007793                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.007793                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.007793                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 97352.707006                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 97352.707006                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 97352.707006                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 97352.707006                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 97352.707006                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 97352.707006                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         1570                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1570                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         1570                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1570                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         1570                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1570                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst    112176250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    112176250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst    112176250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    112176250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst    112176250                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    112176250                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.007793                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.007793                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.007793                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.007793                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.007793                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.007793                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 71449.840764                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 71449.840764                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 71449.840764                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 71449.840764                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 71449.840764                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 71449.840764                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements              398                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          709.864517                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             431872                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              398                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          1085.105528                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   709.864517                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.693227                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.693227                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          654                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          625                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.638672                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           136415                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          136415                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        42500                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          42500                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data        22800                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         22800                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data          438                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data          342                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data        65300                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           65300                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        65300                       # number of overall hits
system.cpu5.dcache.overall_hits::total          65300                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          904                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          904                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data          394                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          394                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           92                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           92                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          169                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         1298                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1298                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         1298                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1298                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     67672718                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     67672718                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     27025098                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     27025098                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      6028249                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      6028249                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data      9797936                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      9797936                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       144000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       144000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     94697816                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     94697816                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     94697816                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     94697816                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        43404                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        43404                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        23194                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        23194                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data          511                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          511                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        66598                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        66598                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        66598                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        66598                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.020828                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.020828                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.016987                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016987                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.173585                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.173585                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.330724                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.330724                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.019490                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019490                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.019490                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019490                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 74859.201327                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 74859.201327                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 68591.619289                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 68591.619289                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 65524.445652                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 65524.445652                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 57975.952663                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 57975.952663                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 72956.714946                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 72956.714946                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 72956.714946                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 72956.714946                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          179                       # number of writebacks
system.cpu5.dcache.writebacks::total              179                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data          904                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          904                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data          394                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          394                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data           92                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          169                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         1298                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1298                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         1298                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1298                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data     46197282                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     46197282                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     16338902                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     16338902                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      3968751                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      3968751                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data      5435064                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      5435064                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     62536184                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     62536184                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     62536184                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     62536184                       # number of overall MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::cpu5.data     26364000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     26364000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::cpu5.data     26364000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     26364000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.020828                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.020828                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.016987                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016987                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.173585                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.173585                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.330724                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.330724                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.019490                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.019490                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.019490                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.019490                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 51103.188053                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 51103.188053                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 41469.294416                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 41469.294416                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 43138.597826                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43138.597826                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 32160.142012                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 32160.142012                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 48178.878274                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 48178.878274                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 48178.878274                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 48178.878274                       # average overall mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                       54658                       # DTB read hits
system.cpu6.dtb.read_misses                        17                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                    3596                       # DTB read accesses
system.cpu6.dtb.write_hits                      29804                       # DTB write hits
system.cpu6.dtb.write_misses                        3                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                   2642                       # DTB write accesses
system.cpu6.dtb.data_hits                       84462                       # DTB hits
system.cpu6.dtb.data_misses                        20                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                    6238                       # DTB accesses
system.cpu6.itb.fetch_hits                      52997                       # ITB hits
system.cpu6.itb.fetch_misses                        6                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                  53003                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                        10351561                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                     262279                       # Number of instructions committed
system.cpu6.committedOps                       262279                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses               248463                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 10354                       # Number of float alu accesses
system.cpu6.num_func_calls                       9584                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts        22025                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                      248463                       # number of integer instructions
system.cpu6.num_fp_insts                        10354                       # number of float instructions
system.cpu6.num_int_register_reads             354623                       # number of times the integer registers were read
system.cpu6.num_int_register_writes            190828                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               10256                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               7398                       # number of times the floating registers were written
system.cpu6.num_mem_refs                        84751                       # number of memory refs
system.cpu6.num_load_insts                      54770                       # Number of load instructions
system.cpu6.num_store_insts                     29981                       # Number of store instructions
system.cpu6.num_idle_cycles              9622726.500920                       # Number of idle cycles
system.cpu6.num_busy_cycles              728834.499080                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.070408                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.929592                       # Percentage of idle cycles
system.cpu6.Branches                            36068                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                 2119      0.81%      0.81% # Class of executed instruction
system.cpu6.op_class::IntAlu                   160353     61.13%     61.94% # Class of executed instruction
system.cpu6.op_class::IntMult                     871      0.33%     62.27% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     62.27% # Class of executed instruction
system.cpu6.op_class::FloatAdd                   2223      0.85%     63.12% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     63.12% # Class of executed instruction
system.cpu6.op_class::FloatCvt                     91      0.03%     63.16% # Class of executed instruction
system.cpu6.op_class::FloatMult                  1600      0.61%     63.77% # Class of executed instruction
system.cpu6.op_class::FloatDiv                     29      0.01%     63.78% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     63.78% # Class of executed instruction
system.cpu6.op_class::MemRead                   55911     21.32%     85.09% # Class of executed instruction
system.cpu6.op_class::MemWrite                  29995     11.44%     96.53% # Class of executed instruction
system.cpu6.op_class::IprAccess                  9107      3.47%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                    262299                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     117                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      2134                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     517     27.98%     27.98% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    106      5.74%     33.71% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     14      0.76%     34.47% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   1211     65.53%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                1848                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      517     45.35%     45.35% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     106      9.30%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      14      1.23%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     503     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 1140                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             98726960000     95.37%     95.37% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              325770000      0.31%     95.69% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30              124230000      0.12%     95.81% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             4338650000      4.19%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        103515610000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.415359                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.616883                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     2                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    3      0.15%      0.15% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   17      0.86%      1.01% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 1587     79.83%     80.84% # number of callpals executed
system.cpu6.kern.callpal::rdps                    215     10.81%     91.65% # number of callpals executed
system.cpu6.kern.callpal::rti                     141      7.09%     98.74% # number of callpals executed
system.cpu6.kern.callpal::callsys                  21      1.06%     99.80% # number of callpals executed
system.cpu6.kern.callpal::rdunique                  4      0.20%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  1988                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              158                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 21                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 21                      
system.cpu6.kern.mode_good::user                   21                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.132911                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.234637                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      1213410940000     99.94%     99.94% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user           697720000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      17                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements             2087                       # number of replacements
system.cpu6.icache.tags.tagsinuse          510.028282                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             783979                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             2087                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           375.648778                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     6030319392500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   510.028282                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.996149                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.996149                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           526688                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          526688                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       260209                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         260209                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       260209                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          260209                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       260209                       # number of overall hits
system.cpu6.icache.overall_hits::total         260209                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         2090                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         2090                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         2090                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          2090                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         2090                       # number of overall misses
system.cpu6.icache.overall_misses::total         2090                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst    204332250                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    204332250                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst    204332250                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    204332250                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst    204332250                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    204332250                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst       262299                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       262299                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       262299                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       262299                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       262299                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       262299                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.007968                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.007968                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.007968                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.007968                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.007968                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.007968                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 97766.626794                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 97766.626794                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 97766.626794                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 97766.626794                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 97766.626794                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 97766.626794                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         2090                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         2090                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         2090                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         2090                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         2090                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         2090                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst    150536750                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    150536750                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst    150536750                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    150536750                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst    150536750                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    150536750                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.007968                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.007968                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.007968                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.007968                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.007968                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 72027.153110                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 72027.153110                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 72027.153110                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 72027.153110                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 72027.153110                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 72027.153110                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements              748                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          830.241217                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             417303                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              748                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           557.891711                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   830.241217                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.810782                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.810782                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          820                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          818                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           170637                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          170637                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        52755                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          52755                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data        28550                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         28550                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data          500                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data          388                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          388                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data        81305                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           81305                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data        81305                       # number of overall hits
system.cpu6.dcache.overall_hits::total          81305                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         1377                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1377                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data          556                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          556                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          121                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          121                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          209                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          209                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         1933                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1933                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         1933                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1933                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    104508459                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    104508459                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data     37921307                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     37921307                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data      7907749                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      7907749                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     12322933                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     12322933                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        82000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        82000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    142429766                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    142429766                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    142429766                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    142429766                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data        54132                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        54132                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data        29106                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        29106                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data          621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data          597                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          597                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data        83238                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        83238                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data        83238                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        83238                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.025438                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.025438                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.019103                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.019103                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.194847                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.194847                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.350084                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.350084                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.023223                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.023223                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.023223                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.023223                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 75895.758170                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 75895.758170                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 68203.789568                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 68203.789568                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 65353.297521                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 65353.297521                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 58961.401914                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 58961.401914                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 73683.272633                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 73683.272633                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 73683.272633                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 73683.272633                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          313                       # number of writebacks
system.cpu6.dcache.writebacks::total              313                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         1377                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1377                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data          556                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          121                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data          209                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          209                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         1933                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1933                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         1933                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1933                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data     71585541                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     71585541                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     22987693                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     22987693                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      5181251                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      5181251                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data      7029067                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      7029067                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data        60000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        60000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data     94573234                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     94573234                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data     94573234                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     94573234                       # number of overall MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::cpu6.data     27260000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     27260000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::cpu6.data     27260000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     27260000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.025438                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.025438                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.019103                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.019103                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.194847                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.194847                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.350084                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.350084                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.023223                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.023223                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.023223                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.023223                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 51986.594771                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 51986.594771                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 41344.771583                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 41344.771583                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 42820.256198                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42820.256198                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 33631.899522                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 33631.899522                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 48925.625453                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 48925.625453                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 48925.625453                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 48925.625453                       # average overall mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                       37661                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                      20160                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                       57821                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                      23195                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                  23195                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                        10351561                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                     171108                       # Number of instructions committed
system.cpu7.committedOps                       171108                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses               163746                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                       7062                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts        12651                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                      163746                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads             223396                       # number of times the integer registers were read
system.cpu7.num_int_register_writes            129571                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                        57935                       # number of memory refs
system.cpu7.num_load_insts                      37661                       # Number of load instructions
system.cpu7.num_store_insts                     20274                       # Number of store instructions
system.cpu7.num_idle_cycles              9881709.078809                       # Number of idle cycles
system.cpu7.num_busy_cycles              469851.921191                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.045389                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.954611                       # Percentage of idle cycles
system.cpu7.Branches                            23258                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  968      0.57%      0.57% # Class of executed instruction
system.cpu7.op_class::IntAlu                   102894     60.13%     60.70% # Class of executed instruction
system.cpu7.op_class::IntMult                     632      0.37%     61.07% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     61.07% # Class of executed instruction
system.cpu7.op_class::MemRead                   38463     22.48%     83.55% # Class of executed instruction
system.cpu7.op_class::MemWrite                  20285     11.86%     95.40% # Class of executed instruction
system.cpu7.op_class::IprAccess                  7866      4.60%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                    171108                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     113                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      1923                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     447     26.14%     26.14% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    106      6.20%     32.34% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     16      0.94%     33.27% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   1141     66.73%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                1710                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      447     44.00%     44.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     106     10.43%     54.43% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      16      1.57%     56.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     447     44.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 1016                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            100001590000     96.61%     96.61% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              323100000      0.31%     96.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               95610000      0.09%     97.01% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             3095310000      2.99%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        103515610000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.391762                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.594152                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                 1482     81.92%     81.92% # number of callpals executed
system.cpu7.kern.callpal::rdps                    213     11.77%     93.70% # number of callpals executed
system.cpu7.kern.callpal::rti                     114      6.30%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  1809                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              114                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements              543                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              40865                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              543                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            75.257827                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           342759                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          342759                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst       170565                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         170565                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst       170565                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          170565                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst       170565                       # number of overall hits
system.cpu7.icache.overall_hits::total         170565                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst          543                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst          543                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           543                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst          543                       # number of overall misses
system.cpu7.icache.overall_misses::total          543                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     53711000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     53711000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     53711000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     53711000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     53711000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     53711000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst       171108                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       171108                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst       171108                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       171108                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst       171108                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       171108                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.003173                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003173                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.003173                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003173                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.003173                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003173                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 98915.285451                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 98915.285451                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 98915.285451                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 98915.285451                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 98915.285451                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 98915.285451                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst          543                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          543                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst          543                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          543                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst          543                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          543                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     39246000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     39246000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     39246000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     39246000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     39246000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     39246000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.003173                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.003173                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.003173                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.003173                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 72276.243094                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 72276.243094                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 72276.243094                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 72276.243094                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 72276.243094                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 72276.243094                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements               99                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          587.000711                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               1694                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               99                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            17.111111                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   587.000711                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.573243                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.573243                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          596                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          583                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.582031                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           115927                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          115927                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data        36839                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          36839                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data        19448                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         19448                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data          355                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          355                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          283                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          283                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data        56287                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           56287                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        56287                       # number of overall hits
system.cpu7.dcache.overall_hits::total          56287                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          438                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          438                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data          216                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          216                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data           29                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data           95                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           95                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          654                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           654                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          654                       # number of overall misses
system.cpu7.dcache.overall_misses::total          654                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     29751748                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     29751748                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     14091351                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     14091351                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data      1889000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      1889000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data      5359940                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      5359940                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     43843099                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     43843099                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     43843099                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     43843099                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data        37277                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        37277                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data        19664                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        19664                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data          384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          378                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        56941                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        56941                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        56941                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        56941                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.011750                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.011750                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.010985                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.010985                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.075521                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.075521                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.251323                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.251323                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.011486                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011486                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.011486                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011486                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 67926.365297                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 67926.365297                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 65237.736111                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 65237.736111                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 65137.931034                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 65137.931034                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 56420.421053                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 56420.421053                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 67038.377676                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 67038.377676                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 67038.377676                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 67038.377676                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu7.dcache.writebacks::total               23                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data          438                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          216                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          216                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data           29                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data           95                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           95                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data          654                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          654                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data          654                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          654                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data     19801252                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     19801252                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data      7454649                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      7454649                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data      1235000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      1235000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      2621060                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      2621060                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     27255901                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     27255901                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     27255901                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     27255901                       # number of overall MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::cpu7.data     25080000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total     25080000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::cpu7.data     25080000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total     25080000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.011750                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011750                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.010985                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.010985                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.075521                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.075521                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.251323                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.251323                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.011486                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.011486                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.011486                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.011486                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 45208.337900                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 45208.337900                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 34512.263889                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 34512.263889                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 42586.206897                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42586.206897                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 27590.105263                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 27590.105263                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 41675.689602                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 41675.689602                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 41675.689602                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 41675.689602                       # average overall mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.202734                       # Number of seconds simulated
sim_ticks                                202734350000                       # Number of ticks simulated
final_tick                               6267822910000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               30862540                       # Simulator instruction rate (inst/s)
host_op_rate                                 30862496                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            20473444617                       # Simulator tick rate (ticks/s)
host_mem_usage                                 478704                       # Number of bytes of host memory used
host_seconds                                     9.90                       # Real time elapsed on the host
sim_insts                                   305609547                       # Number of instructions simulated
sim_ops                                     305609547                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         503168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         123840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         149312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          23680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        1747776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        1266560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         792128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         501824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst        1119040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        1337600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         187200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         180352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         687552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         170816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst         311104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data         104320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9206400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       503168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       149312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      1747776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       792128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst      1119040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       187200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       687552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst       311104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5497280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2094528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2799040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            7862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           27309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           19790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst           12377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            7841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst           17485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           20900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            2925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            2818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst           10743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data            2669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst            4861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data            1630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              143850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         32727                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           2481908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data            610849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            736491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            116803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           8621016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           6247387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           3907221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           2475279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           5519736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6597797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            923376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data            889598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           3391394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data            842561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           1534540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data            514565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45411150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      2481908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       736491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      8621016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      3907221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      5519736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       923376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      3391394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      1534540                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27115681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        10331392                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        3475050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13806442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        10331392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          2481908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data           610849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        3475681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           736491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           116803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          8621016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          6247387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          3907221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          2475279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          5519736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6597797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           923376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data           889598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          3391394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data           842561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          1534540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data           514565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             59217592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      143850                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    143850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                9051584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  154816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2775872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9206400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2799040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2419                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   362                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         5102                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1836                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  202734350000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                143850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        69859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.309266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.296077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   191.070411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35335     50.58%     50.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20990     30.05%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6228      8.92%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2590      3.71%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1888      2.70%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          603      0.86%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          345      0.49%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          257      0.37%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1623      2.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        69859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.902081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.705571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2046     96.78%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           56      2.65%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      0.47%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2114                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.517029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.390780                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.320879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1874     88.65%     88.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            28      1.32%     89.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            21      0.99%     90.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            58      2.74%     93.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            33      1.56%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             9      0.43%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            15      0.71%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            15      0.71%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            10      0.47%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.24%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.14%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             8      0.38%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             6      0.28%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             3      0.14%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             5      0.24%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.14%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.09%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.14%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             4      0.19%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.14%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             5      0.24%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2114                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1838270250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4490101500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  707155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12997.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31747.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        44.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    83255                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31692                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1080759.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    62.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   106336705000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      6769880000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     89631615000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              8918932680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             12066274080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4866481125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              6583780500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            24160578000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            29801249400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2687716080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3144439440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        409383680160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        409383680160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1731144631365                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1858562246970                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2242145579250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2130375741000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4423307598660                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4449917411550                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           705.716793                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           709.962257                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              150857                       # Transaction distribution
system.membus.trans_dist::ReadResp             150856                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.membus.trans_dist::WriteReq               4179                       # Transaction distribution
system.membus.trans_dist::WriteResp              4179                       # Transaction distribution
system.membus.trans_dist::Writeback             32727                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8267                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4320                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           12587                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           38                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           38                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23889                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23889                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        15724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        15724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        13534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        11663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total        25197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port         4666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total         4666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         3049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total         3505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        54618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        54618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port        58453                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total        59845                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        24754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        24754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port        27250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total        27940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port        34971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total        34971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave          634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port        62659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total        63293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port         5850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total         5850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave          470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port         8184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total         8654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port        21486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total        21486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave          554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port        12271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total        12825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port         9722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total         9722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave          504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port         8762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total         9266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 404362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       503168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       503168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         8664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       179200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total       187864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       149312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       149312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         1824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port        32384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total        34208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      1747776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      1747776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         3371                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      2003264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      2006635                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       792128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       792128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         2528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       766592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total       769120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port      1119040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total      1119040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave         2529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port      2177984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total      2180513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port       187200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total       187200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave         1764                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port       258432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total       260196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port       687552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total       687552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave         2093                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port       234176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total       236269                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port       311104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total       311104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave         2016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port       151488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total       153504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12030229                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            33481                       # Total snoops (count)
system.membus.snoop_fanout::samples            226172                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                 226172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total              226172                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13301994                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           576136167                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11266995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           73805250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           65466531                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy           21895750                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy           15411750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy          255534250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          230434334                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer8.occupancy          115974000                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer9.occupancy          117307500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer10.occupancy         163800000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer11.occupancy         241778553                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer12.occupancy          27442000                       # Layer occupancy (ticks)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy          32760637                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer14.occupancy         100672750                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy          60911301                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer16.occupancy          45595250                       # Layer occupancy (ticks)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy          44440421                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3647734                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3647734                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3647734                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3647734                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3647734                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3647734                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 130276.214286                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 130276.214286                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 130276.214286                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 130276.214286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 130276.214286                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 130276.214286                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2190234                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2190234                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    683332629                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    683332629                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2190234                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2190234                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2190234                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2190234                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 78222.642857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 78222.642857                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 62076.001908                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 62076.001908                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 78222.642857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 78222.642857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 78222.642857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 78222.642857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      487427                       # DTB read hits
system.cpu0.dtb.read_misses                        26                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                  203611                       # DTB read accesses
system.cpu0.dtb.write_hits                     232930                       # DTB write hits
system.cpu0.dtb.write_misses                        6                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                  93915                       # DTB write accesses
system.cpu0.dtb.data_hits                      720357                       # DTB hits
system.cpu0.dtb.data_misses                        32                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                  297526                       # DTB accesses
system.cpu0.itb.fetch_hits                    1107561                       # ITB hits
system.cpu0.itb.fetch_misses                        9                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                1107570                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        20312655                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    2437333                       # Number of instructions committed
system.cpu0.committedOps                      2437333                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              2189658                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                480990                       # Number of float alu accesses
system.cpu0.num_func_calls                     116998                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       216719                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     2189658                       # number of integer instructions
system.cpu0.num_fp_insts                       480990                       # number of float instructions
system.cpu0.num_int_register_reads            3404892                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           1499556                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              478427                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes             385636                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       721046                       # number of memory refs
system.cpu0.num_load_insts                     487718                       # Number of load instructions
system.cpu0.num_store_insts                    233328                       # Number of store instructions
system.cpu0.num_idle_cycles              13717080.158364                       # Number of idle cycles
system.cpu0.num_busy_cycles              6595574.841636                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.324703                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.675297                       # Percentage of idle cycles
system.cpu0.Branches                           353005                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                10995      0.45%      0.45% # Class of executed instruction
system.cpu0.op_class::IntAlu                  1459737     59.89%     60.34% # Class of executed instruction
system.cpu0.op_class::IntMult                    2652      0.11%     60.45% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.45% # Class of executed instruction
system.cpu0.op_class::FloatAdd                  99294      4.07%     64.52% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     64.52% # Class of executed instruction
system.cpu0.op_class::FloatCvt                    600      0.02%     64.55% # Class of executed instruction
system.cpu0.op_class::FloatMult                 92080      3.78%     68.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    941      0.04%     68.36% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.36% # Class of executed instruction
system.cpu0.op_class::MemRead                  503902     20.67%     89.04% # Class of executed instruction
system.cpu0.op_class::MemWrite                 233789      9.59%     98.63% # Class of executed instruction
system.cpu0.op_class::IprAccess                 33375      1.37%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   2437365                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     370                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      7909                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2589     35.35%     35.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.14%     35.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    208      2.84%     38.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     31      0.42%     38.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4485     61.25%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                7323                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2589     47.98%     47.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.19%     48.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     208      3.85%     52.02% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      31      0.57%     52.59% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2558     47.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5396                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            171858280000     84.61%     84.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               46440000      0.02%     84.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              654160000      0.32%     84.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              247000000      0.12%     85.07% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            30320670000     14.93%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        203126550000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.570346                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.736856                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   12      0.16%      0.16% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   47      0.62%      0.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6744     88.52%     89.29% # number of callpals executed
system.cpu0.kern.callpal::rdps                    404      5.30%     94.59% # number of callpals executed
system.cpu0.kern.callpal::rti                     330      4.33%     98.92% # number of callpals executed
system.cpu0.kern.callpal::callsys                  80      1.05%     99.97% # number of callpals executed
system.cpu0.kern.callpal::rdunique                  2      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7619                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              377                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                110                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                110                      
system.cpu0.kern.mode_good::user                  110                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.291777                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.451745                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      256828740000     90.64%     90.64% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         26515630000      9.36%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      47                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4966                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4966                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15187                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15187                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4420                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        12942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        18234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   40306                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        17680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         6471                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        24789                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   729525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4394000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             8190000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              624000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99141858                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            14055000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11066005                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             7862                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2153472                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7862                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           273.908929                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4882592                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4882592                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2429503                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429503                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2429503                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429503                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2429503                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429503                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         7862                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7862                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         7862                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7862                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         7862                       # number of overall misses
system.cpu0.icache.overall_misses::total         7862                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    769411250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    769411250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    769411250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    769411250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    769411250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    769411250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2437365                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2437365                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2437365                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2437365                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2437365                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2437365                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.003226                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003226                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.003226                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003226                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.003226                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003226                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 97864.570084                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 97864.570084                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 97864.570084                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 97864.570084                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 97864.570084                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 97864.570084                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         7862                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         7862                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         7862                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         7862                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         7862                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         7862                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    565346750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    565346750                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    565346750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    565346750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    565346750                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    565346750                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.003226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003226                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.003226                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003226                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.003226                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003226                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 71908.770033                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71908.770033                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 71908.770033                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71908.770033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 71908.770033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71908.770033                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements             3035                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          853.750585                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             900018                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3035                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           296.546293                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   853.750585                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.833741                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.833741                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          840                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1433357                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1433357                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       473565                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         473565                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       225627                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        225627                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         4149                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4149                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2924                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2924                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       699192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          699192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       699192                       # number of overall hits
system.cpu0.dcache.overall_hits::total         699192                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         4820                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         4820                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1750                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1750                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          386                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          386                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          689                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          689                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         6570                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6570                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         6570                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6570                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    358474000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    358474000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    105631725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    105631725                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     24550000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24550000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     40688806                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     40688806                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       442000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       442000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    464105725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    464105725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    464105725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    464105725                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       478385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       478385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       227377                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       227377                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         4535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         3613                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3613                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       705762                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       705762                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       705762                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       705762                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.010076                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010076                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.007696                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007696                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.085116                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.085116                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.190700                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.190700                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.009309                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009309                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.009309                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009309                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 74372.199170                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74372.199170                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 60360.985714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60360.985714                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 63601.036269                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 63601.036269                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 59054.870827                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 59054.870827                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 70640.140791                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70640.140791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 70640.140791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70640.140791                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          865                       # number of writebacks
system.cpu0.dcache.writebacks::total              865                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         4820                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4820                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         1750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1750                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          386                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          386                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          689                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          689                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         6570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6570                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         6570                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6570                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    244003000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    244003000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     54987275                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     54987275                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     15975000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     15975000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     23540194                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23540194                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       310000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       310000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    298990275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    298990275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    298990275                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    298990275                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1049844000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1049844000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    440454000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    440454000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1490298000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1490298000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.010076                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010076                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.007696                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007696                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.085116                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.085116                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.190700                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.190700                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.009309                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.009309                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.009309                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.009309                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 50623.029046                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50623.029046                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 31421.300000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31421.300000                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 41386.010363                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41386.010363                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 34165.738752                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34165.738752                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 45508.413242                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45508.413242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 45508.413242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45508.413242                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       81558                       # DTB read hits
system.cpu1.dtb.read_misses                        13                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                     319                       # DTB read accesses
system.cpu1.dtb.write_hits                      44095                       # DTB write hits
system.cpu1.dtb.write_misses                        5                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                    147                       # DTB write accesses
system.cpu1.dtb.data_hits                      125653                       # DTB hits
system.cpu1.dtb.data_misses                        18                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                     466                       # DTB accesses
system.cpu1.itb.fetch_hits                      48960                       # ITB hits
system.cpu1.itb.fetch_misses                       10                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  48970                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        20312620                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     373825                       # Number of instructions committed
system.cpu1.committedOps                       373825                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               358265                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  1190                       # Number of float alu accesses
system.cpu1.num_func_calls                      15284                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        28737                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      358265                       # number of integer instructions
system.cpu1.num_fp_insts                         1190                       # number of float instructions
system.cpu1.num_int_register_reads             492958                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            281697                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                 611                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                622                       # number of times the floating registers were written
system.cpu1.num_mem_refs                       126045                       # number of memory refs
system.cpu1.num_load_insts                      81666                       # Number of load instructions
system.cpu1.num_store_insts                     44379                       # Number of store instructions
system.cpu1.num_idle_cycles              19273814.544248                       # Number of idle cycles
system.cpu1.num_busy_cycles              1038805.455752                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.051141                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.948859                       # Percentage of idle cycles
system.cpu1.Branches                            51380                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 2313      0.62%      0.62% # Class of executed instruction
system.cpu1.op_class::IntAlu                   226083     60.48%     61.09% # Class of executed instruction
system.cpu1.op_class::IntMult                    1359      0.36%     61.46% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.46% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     69      0.02%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     21      0.01%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      4      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.48% # Class of executed instruction
system.cpu1.op_class::MemRead                   83383     22.30%     83.79% # Class of executed instruction
system.cpu1.op_class::MemWrite                  44393     11.87%     95.66% # Class of executed instruction
system.cpu1.op_class::IprAccess                 16218      4.34%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    373843                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     223                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      3879                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     923     27.28%     27.28% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    208      6.15%     33.42% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     16      0.47%     33.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2237     66.11%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3384                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      923     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     208     10.13%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      16      0.78%     55.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     907     44.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2054                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            195227820000     96.11%     96.11% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              640800000      0.32%     96.43% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              142700000      0.07%     96.50% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             7114880000      3.50%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        203126200000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.405454                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.606974                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   17      0.47%      0.58% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2912     80.29%     80.87% # number of callpals executed
system.cpu1.kern.callpal::rdps                    420     11.58%     92.45% # number of callpals executed
system.cpu1.kern.callpal::rti                     248      6.84%     99.28% # number of callpals executed
system.cpu1.kern.callpal::callsys                  24      0.66%     99.94% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  2      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3627                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 24                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                233                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 32                      
system.cpu1.kern.mode_good::user                   24                      
system.cpu1.kern.mode_good::idle                    8                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.034335                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.221453                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1341790000      0.54%      0.54% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            60850000      0.02%      0.57% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        245836430000     99.43%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      17                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             2333                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             327631                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2333                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           140.433348                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           750019                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          750019                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       371510                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         371510                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       371510                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          371510                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       371510                       # number of overall hits
system.cpu1.icache.overall_hits::total         371510                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2333                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2333                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2333                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2333                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2333                       # number of overall misses
system.cpu1.icache.overall_misses::total         2333                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    227664750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    227664750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    227664750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    227664750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    227664750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    227664750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       373843                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       373843                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       373843                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       373843                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       373843                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       373843                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006241                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006241                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006241                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006241                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006241                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006241                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 97584.547793                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97584.547793                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 97584.547793                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97584.547793                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 97584.547793                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97584.547793                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2333                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2333                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2333                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2333                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2333                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2333                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    167495250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    167495250                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    167495250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    167495250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    167495250                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    167495250                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006241                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006241                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006241                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006241                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006241                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006241                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 71793.934848                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71793.934848                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 71793.934848                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71793.934848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 71793.934848                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71793.934848                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements              401                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          802.385433                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              23345                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              401                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.216958                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   802.385433                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.783580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.783580                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          794                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           252626                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          252626                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        79498                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          79498                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        42456                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         42456                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          777                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          777                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       121954                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          121954                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       121954                       # number of overall hits
system.cpu1.dcache.overall_hits::total         121954                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         1262                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1262                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          560                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          560                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          116                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          116                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          243                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1822                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1822                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1822                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1822                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     91618112                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     91618112                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     35253485                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     35253485                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      7424250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7424250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     13912903                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13912903                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       360000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       360000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    126871597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    126871597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    126871597                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    126871597                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        80760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        80760                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        43016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        43016                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          873                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          873                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       123776                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       123776                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       123776                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       123776                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015627                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015627                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.013018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013018                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.129899                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.129899                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.278351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.278351                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.014720                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014720                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.014720                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014720                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 72597.553090                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72597.553090                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 62952.651786                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62952.651786                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 64002.155172                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64002.155172                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 57254.744856                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 57254.744856                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 69633.148738                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69633.148738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 69633.148738                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69633.148738                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          136                       # number of writebacks
system.cpu1.dcache.writebacks::total              136                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1262                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          560                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          560                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          243                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          243                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1822                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1822                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1822                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1822                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     60827888                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     60827888                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     19715515                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     19715515                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      4843750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4843750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      7636097                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7636097                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       250000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       250000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     80543403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     80543403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     80543403                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     80543403                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     51766000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     51766000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     51766000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     51766000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015627                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015627                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.013018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.129899                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.129899                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.278351                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.278351                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014720                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014720                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014720                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014720                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 48199.594295                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48199.594295                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35206.276786                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35206.276786                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 41756.465517                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41756.465517                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 31424.267490                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 31424.267490                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 44206.038968                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44206.038968                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 44206.038968                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44206.038968                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      837134                       # DTB read hits
system.cpu2.dtb.read_misses                       370                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                  575815                       # DTB read accesses
system.cpu2.dtb.write_hits                     476781                       # DTB write hits
system.cpu2.dtb.write_misses                      146                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 282448                       # DTB write accesses
system.cpu2.dtb.data_hits                     1313915                       # DTB hits
system.cpu2.dtb.data_misses                       516                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                  858263                       # DTB accesses
system.cpu2.itb.fetch_hits                    2868726                       # ITB hits
system.cpu2.itb.fetch_misses                      309                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                2869035                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        20312538                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    4108343                       # Number of instructions committed
system.cpu2.committedOps                      4108343                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              3630631                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                686372                       # Number of float alu accesses
system.cpu2.num_func_calls                     146990                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       351318                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     3630631                       # number of integer instructions
system.cpu2.num_fp_insts                       686372                       # number of float instructions
system.cpu2.num_int_register_reads            5675316                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           2467330                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads              665373                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes             542191                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      1316137                       # number of memory refs
system.cpu2.num_load_insts                     838507                       # Number of load instructions
system.cpu2.num_store_insts                    477630                       # Number of store instructions
system.cpu2.num_idle_cycles              8998205.500034                       # Number of idle cycles
system.cpu2.num_busy_cycles              11314332.499966                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.557012                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.442988                       # Percentage of idle cycles
system.cpu2.Branches                           516511                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               172610      4.20%      4.20% # Class of executed instruction
system.cpu2.op_class::IntAlu                  2231631     54.31%     58.51% # Class of executed instruction
system.cpu2.op_class::IntMult                   53112      1.29%     59.81% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.81% # Class of executed instruction
system.cpu2.op_class::FloatAdd                 147103      3.58%     63.39% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      1      0.00%     63.39% # Class of executed instruction
system.cpu2.op_class::FloatCvt                  17331      0.42%     63.81% # Class of executed instruction
system.cpu2.op_class::FloatMult                105088      2.56%     66.37% # Class of executed instruction
system.cpu2.op_class::FloatDiv                  18223      0.44%     66.81% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     1      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.81% # Class of executed instruction
system.cpu2.op_class::MemRead                  846853     20.61%     87.42% # Class of executed instruction
system.cpu2.op_class::MemWrite                 478334     11.64%     99.06% # Class of executed instruction
system.cpu2.op_class::IprAccess                 38579      0.94%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   4108866                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     166                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      8107                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2082     32.94%     32.94% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     16      0.25%     33.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    208      3.29%     36.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     34      0.54%     37.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   3980     62.97%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                6320                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2081     47.40%     47.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      16      0.36%     47.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     208      4.74%     52.51% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      34      0.77%     53.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2051     46.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4390                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            183156020000     90.17%     90.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               84360000      0.04%     90.21% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              673350000      0.33%     90.54% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              249820000      0.12%     90.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            18961830000      9.34%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        203125380000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999520                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.515327                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.694620                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      2.86%      2.86% # number of syscalls executed
system.cpu2.kern.syscall::2                         1      2.86%      5.71% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      2.86%      8.57% # number of syscalls executed
system.cpu2.kern.syscall::4                         7     20.00%     28.57% # number of syscalls executed
system.cpu2.kern.syscall::17                        5     14.29%     42.86% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      2.86%     45.71% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.86%     48.57% # number of syscalls executed
system.cpu2.kern.syscall::71                        8     22.86%     71.43% # number of syscalls executed
system.cpu2.kern.syscall::74                        7     20.00%     91.43% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.86%     94.29% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.86%     97.14% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.86%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    35                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   76      1.08%      1.08% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  126      1.80%      2.88% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.03%      2.91% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 5559     79.21%     82.12% # number of callpals executed
system.cpu2.kern.callpal::rdps                    490      6.98%     89.10% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     89.11% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     89.13% # number of callpals executed
system.cpu2.kern.callpal::rti                     504      7.18%     96.31% # number of callpals executed
system.cpu2.kern.callpal::callsys                 169      2.41%     98.72% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.01%     98.73% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 88      1.25%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  7018                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              629                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                332                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                332                      
system.cpu2.kern.mode_good::user                  332                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.527822                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.690947                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      129316070000     63.78%     63.78% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         73421860000     36.22%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     126                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            27309                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4087180                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            27309                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           149.664213                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          8245041                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         8245041                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      4081557                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4081557                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      4081557                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4081557                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      4081557                       # number of overall hits
system.cpu2.icache.overall_hits::total        4081557                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        27309                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27309                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        27309                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27309                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        27309                       # number of overall misses
system.cpu2.icache.overall_misses::total        27309                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   2611151250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2611151250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   2611151250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2611151250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   2611151250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2611151250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      4108866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4108866                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      4108866                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4108866                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      4108866                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4108866                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.006646                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006646                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.006646                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006646                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.006646                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006646                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95615.044491                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95615.044491                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95615.044491                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95615.044491                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95615.044491                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95615.044491                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        27309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        27309                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        27309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        27309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        27309                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        27309                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1912023750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1912023750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1912023750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1912023750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1912023750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1912023750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006646                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006646                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006646                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006646                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006646                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006646                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 70014.418324                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70014.418324                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 70014.418324                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70014.418324                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 70014.418324                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70014.418324                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            21116                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          955.909176                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1297808                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            21116                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            61.460883                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   955.909176                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.933505                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.933505                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          677                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.661133                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2653219                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2653219                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       818822                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         818822                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       461251                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        461251                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         3940                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3940                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         3861                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3861                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      1280073                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1280073                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      1280073                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1280073                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        14466                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14466                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        10553                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        10553                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          759                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          759                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          742                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          742                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        25019                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         25019                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        25019                       # number of overall misses
system.cpu2.dcache.overall_misses::total        25019                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1309479718                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1309479718                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    946991758                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    946991758                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     57993000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     57993000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     44403858                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     44403858                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       432000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       432000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2256471476                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2256471476                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2256471476                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2256471476                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       833288                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       833288                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       471804                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       471804                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         4699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         4603                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4603                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1305092                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1305092                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1305092                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1305092                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.017360                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017360                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.022367                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.022367                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.161524                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.161524                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.161199                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.161199                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.019170                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019170                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.019170                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019170                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 90521.202682                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 90521.202682                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 89736.734388                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 89736.734388                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 76407.114625                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 76407.114625                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 59843.474394                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 59843.474394                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 90190.314401                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 90190.314401                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 90190.314401                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 90190.314401                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11511                       # number of writebacks
system.cpu2.dcache.writebacks::total            11511                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        14466                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        14466                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        10553                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        10553                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          759                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          759                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          742                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          742                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        25019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        25019                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        25019                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        25019                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    942344282                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    942344282                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    689442242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    689442242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     39750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     39750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     26666142                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     26666142                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       300000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       300000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1631786524                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1631786524                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1631786524                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1631786524                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     24040000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     24040000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    107549000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    107549000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    131589000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    131589000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.017360                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017360                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.022367                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022367                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.161524                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.161524                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.161199                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.161199                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.019170                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019170                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.019170                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019170                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 65142.007604                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65142.007604                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 65331.397896                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65331.397896                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 52371.541502                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52371.541502                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 35938.196765                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 35938.196765                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 65221.892322                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 65221.892322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 65221.892322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65221.892322                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                      532670                       # DTB read hits
system.cpu3.dtb.read_misses                       405                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                  352421                       # DTB read accesses
system.cpu3.dtb.write_hits                     275047                       # DTB write hits
system.cpu3.dtb.write_misses                       45                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 164860                       # DTB write accesses
system.cpu3.dtb.data_hits                      807717                       # DTB hits
system.cpu3.dtb.data_misses                       450                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                  517281                       # DTB accesses
system.cpu3.itb.fetch_hits                    1944847                       # ITB hits
system.cpu3.itb.fetch_misses                      172                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                1945019                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        20312538                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    2735961                       # Number of instructions committed
system.cpu3.committedOps                      2735961                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              2356920                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                836297                       # Number of float alu accesses
system.cpu3.num_func_calls                      33966                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       296788                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     2356920                       # number of integer instructions
system.cpu3.num_fp_insts                       836297                       # number of float instructions
system.cpu3.num_int_register_reads            4110810                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           1440520                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads              828329                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes             668619                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       810231                       # number of memory refs
system.cpu3.num_load_insts                     534291                       # Number of load instructions
system.cpu3.num_store_insts                    275940                       # Number of store instructions
system.cpu3.num_idle_cycles              12994811.635268                       # Number of idle cycles
system.cpu3.num_busy_cycles              7317726.364732                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.360257                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.639743                       # Percentage of idle cycles
system.cpu3.Branches                           344412                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                20112      0.73%      0.73% # Class of executed instruction
system.cpu3.op_class::IntAlu                  1528708     55.87%     56.60% # Class of executed instruction
system.cpu3.op_class::IntMult                    3420      0.12%     56.72% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     56.72% # Class of executed instruction
system.cpu3.op_class::FloatAdd                 172900      6.32%     63.04% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.04% # Class of executed instruction
system.cpu3.op_class::FloatCvt                   2466      0.09%     63.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                157440      5.75%     68.89% # Class of executed instruction
system.cpu3.op_class::FloatDiv                   3110      0.11%     69.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.00% # Class of executed instruction
system.cpu3.op_class::MemRead                  539749     19.72%     88.73% # Class of executed instruction
system.cpu3.op_class::MemWrite                 276160     10.09%     98.82% # Class of executed instruction
system.cpu3.op_class::IprAccess                 32367      1.18%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   2736432                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     185                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      6497                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1612     32.51%     32.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    208      4.20%     36.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     47      0.95%     37.66% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3091     62.34%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4958                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1612     46.89%     46.89% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     208      6.05%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      47      1.37%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1571     45.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3438                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            187503790000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              662050000      0.33%     92.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              368230000      0.18%     92.82% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            14591310000      7.18%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        203125380000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.508250                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.693425                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   56      1.00%      1.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  176      3.14%      4.14% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.07%      4.22% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4186     74.76%     78.98% # number of callpals executed
system.cpu3.kern.callpal::rdps                    430      7.68%     86.66% # number of callpals executed
system.cpu3.kern.callpal::rti                     517      9.23%     95.89% # number of callpals executed
system.cpu3.kern.callpal::callsys                 203      3.63%     99.52% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.02%     99.54% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 26      0.46%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  5599                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              694                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                321                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                321                      
system.cpu3.kern.mode_good::user                  321                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.462536                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.632512                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      154619920000     76.30%     76.30% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         48034250000     23.70%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     176                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements            12377                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2543451                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12377                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           205.498182                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5485241                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5485241                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2724055                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2724055                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2724055                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2724055                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2724055                       # number of overall hits
system.cpu3.icache.overall_hits::total        2724055                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        12377                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12377                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        12377                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12377                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        12377                       # number of overall misses
system.cpu3.icache.overall_misses::total        12377                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1195135000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1195135000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1195135000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1195135000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1195135000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1195135000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2736432                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2736432                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2736432                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2736432                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2736432                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2736432                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.004523                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004523                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.004523                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004523                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.004523                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004523                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 96560.959845                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 96560.959845                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 96560.959845                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 96560.959845                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 96560.959845                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 96560.959845                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        12377                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12377                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        12377                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12377                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        12377                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12377                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    876346000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    876346000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    876346000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    876346000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    876346000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    876346000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.004523                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004523                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.004523                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004523                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.004523                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004523                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 70804.395249                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 70804.395249                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 70804.395249                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 70804.395249                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 70804.395249                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 70804.395249                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements             9011                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          908.675367                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             936623                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             9011                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           103.942182                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   908.675367                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.887378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.887378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          844                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1630084                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1630084                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       521799                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         521799                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       268105                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        268105                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         2300                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2300                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         2101                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2101                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       789904                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          789904                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       789904                       # number of overall hits
system.cpu3.dcache.overall_hits::total         789904                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         9167                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9167                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4085                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4085                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          600                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          600                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          725                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          725                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        13252                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13252                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        13252                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13252                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    770389700                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    770389700                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    324965177                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    324965177                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     41720749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     41720749                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     43431874                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     43431874                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       514000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       514000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   1095354877                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1095354877                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   1095354877                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1095354877                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       530966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       530966                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       272190                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       272190                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2826                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2826                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       803156                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       803156                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       803156                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       803156                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.017265                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017265                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.015008                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.015008                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.206897                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.206897                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.256546                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.256546                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.016500                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016500                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.016500                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016500                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 84039.456747                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84039.456747                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 79550.838923                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79550.838923                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 69534.581667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 69534.581667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 59906.033103                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 59906.033103                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 82655.816254                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82655.816254                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 82655.816254                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82655.816254                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4137                       # number of writebacks
system.cpu3.dcache.writebacks::total             4137                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         9167                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9167                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         4085                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         4085                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          600                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          600                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          725                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          725                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        13252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        13252                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        13252                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        13252                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    542872300                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    542872300                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    221926823                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    221926823                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     27886251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     27886251                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     26259126                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     26259126                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       360000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       360000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    764799123                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    764799123                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    764799123                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    764799123                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1200000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     73207000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     73207000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     74407000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     74407000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.017265                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017265                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.015008                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.015008                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.206897                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.206897                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.256546                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.256546                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.016500                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016500                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.016500                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016500                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 59220.279263                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 59220.279263                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 54327.251652                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 54327.251652                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 46477.085000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46477.085000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 36219.484138                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 36219.484138                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 57711.977286                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57711.977286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 57711.977286                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57711.977286                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                      747756                       # DTB read hits
system.cpu4.dtb.read_misses                       519                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                  530914                       # DTB read accesses
system.cpu4.dtb.write_hits                     442939                       # DTB write hits
system.cpu4.dtb.write_misses                      129                       # DTB write misses
system.cpu4.dtb.write_acv                          14                       # DTB write access violations
system.cpu4.dtb.write_accesses                 265686                       # DTB write accesses
system.cpu4.dtb.data_hits                     1190695                       # DTB hits
system.cpu4.dtb.data_misses                       648                       # DTB misses
system.cpu4.dtb.data_acv                           14                       # DTB access violations
system.cpu4.dtb.data_accesses                  796600                       # DTB accesses
system.cpu4.itb.fetch_hits                    2649317                       # ITB hits
system.cpu4.itb.fetch_misses                      313                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                2649630                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                        20273435                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    3653150                       # Number of instructions committed
system.cpu4.committedOps                      3653150                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              3218471                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                924738                       # Number of float alu accesses
system.cpu4.num_func_calls                      52980                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       371070                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     3218471                       # number of integer instructions
system.cpu4.num_fp_insts                       924738                       # number of float instructions
system.cpu4.num_int_register_reads            5416656                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           2015834                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads              917849                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes             740262                       # number of times the floating registers were written
system.cpu4.num_mem_refs                      1193242                       # number of memory refs
system.cpu4.num_load_insts                     749361                       # Number of load instructions
system.cpu4.num_store_insts                    443881                       # Number of store instructions
system.cpu4.num_idle_cycles              10217307.249950                       # Number of idle cycles
system.cpu4.num_busy_cycles              10056127.750050                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.496025                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.503975                       # Percentage of idle cycles
system.cpu4.Branches                           442952                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                32186      0.88%      0.88% # Class of executed instruction
system.cpu4.op_class::IntAlu                  2008750     54.98%     55.86% # Class of executed instruction
system.cpu4.op_class::IntMult                    3446      0.09%     55.95% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     55.95% # Class of executed instruction
system.cpu4.op_class::FloatAdd                 191280      5.24%     61.19% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     61.19% # Class of executed instruction
system.cpu4.op_class::FloatCvt                   1482      0.04%     61.23% # Class of executed instruction
system.cpu4.op_class::FloatMult                175456      4.80%     66.03% # Class of executed instruction
system.cpu4.op_class::FloatDiv                   2715      0.07%     66.10% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     66.10% # Class of executed instruction
system.cpu4.op_class::MemRead                  756307     20.70%     86.80% # Class of executed instruction
system.cpu4.op_class::MemWrite                 444451     12.16%     98.97% # Class of executed instruction
system.cpu4.op_class::IprAccess                 37739      1.03%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   3653812                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     140                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      7391                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    1873     33.92%     33.92% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    208      3.77%     37.69% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     40      0.72%     38.41% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   3401     61.59%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                5522                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     1871     47.28%     47.28% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     208      5.26%     52.54% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      40      1.01%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    1838     46.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 3957                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            186670680000     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22              674450000      0.33%     92.41% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30              312650000      0.15%     92.56% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31            15076570000      7.44%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        202734350000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.998932                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.540429                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.716588                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         2     11.11%     11.11% # number of syscalls executed
system.cpu4.kern.syscall::2                         1      5.56%     16.67% # number of syscalls executed
system.cpu4.kern.syscall::3                         2     11.11%     27.78% # number of syscalls executed
system.cpu4.kern.syscall::4                         1      5.56%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      5.56%     38.89% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      5.56%     44.44% # number of syscalls executed
system.cpu4.kern.syscall::19                        1      5.56%     50.00% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      5.56%     55.56% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     16.67%     72.22% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     22.22%     94.44% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      5.56%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    18                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   68      1.10%      1.10% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  161      2.61%      3.71% # number of callpals executed
system.cpu4.kern.callpal::tbi                       2      0.03%      3.75% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 4702     76.23%     79.98% # number of callpals executed
system.cpu4.kern.callpal::rdps                    421      6.83%     86.80% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.02%     86.82% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.02%     86.84% # number of callpals executed
system.cpu4.kern.callpal::rti                     572      9.27%     96.11% # number of callpals executed
system.cpu4.kern.callpal::callsys                 230      3.73%     99.84% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.03%     99.87% # number of callpals executed
system.cpu4.kern.callpal::rdunique                  8      0.13%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  6168                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              733                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                403                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                403                      
system.cpu4.kern.mode_good::user                  403                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.549795                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.709507                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      134717160000     66.45%     66.45% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user         68017190000     33.55%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     161                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements            17485                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.982887                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            3654649                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            17485                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           209.016242                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.982887                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999967                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999967                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          308                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          7325110                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         7325110                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      3636326                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        3636326                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      3636326                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         3636326                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      3636326                       # number of overall hits
system.cpu4.icache.overall_hits::total        3636326                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        17486                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        17486                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        17486                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         17486                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        17486                       # number of overall misses
system.cpu4.icache.overall_misses::total        17486                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   1676618000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   1676618000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   1676618000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   1676618000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   1676618000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   1676618000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      3653812                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      3653812                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      3653812                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      3653812                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      3653812                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      3653812                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.004786                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004786                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.004786                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004786                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.004786                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004786                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 95883.449617                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 95883.449617                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 95883.449617                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 95883.449617                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 95883.449617                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 95883.449617                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst        17486                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        17486                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst        17486                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        17486                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst        17486                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        17486                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   1225500000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1225500000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   1225500000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1225500000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   1225500000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1225500000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.004786                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.004786                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.004786                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.004786                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.004786                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 70084.639140                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 70084.639140                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 70084.639140                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 70084.639140                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 70084.639140                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 70084.639140                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            22460                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          879.692680                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1165524                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            22460                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            51.893321                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   879.692680                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.859075                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.859075                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          847                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          2409041                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         2409041                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       729577                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         729577                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       427854                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        427854                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         3205                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         3205                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3058                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3058                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      1157431                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1157431                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      1157431                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1157431                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        15344                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        15344                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        11146                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        11146                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          716                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          716                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          784                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          784                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        26490                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         26490                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        26490                       # number of overall misses
system.cpu4.dcache.overall_misses::total        26490                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   1357468444                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1357468444                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    996489984                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    996489984                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     52706250                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     52706250                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     47336875                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     47336875                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       206000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       206000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   2353958428                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2353958428                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   2353958428                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2353958428                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       744921                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       744921                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       439000                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       439000                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         3921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         3921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         3842                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         3842                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1183921                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1183921                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1183921                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1183921                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.020598                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.020598                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.025390                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.025390                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.182606                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.182606                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.204060                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.204060                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.022375                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.022375                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.022375                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.022375                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 88469.007039                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 88469.007039                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 89403.371972                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 89403.371972                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 73612.081006                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 73612.081006                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 60378.667092                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 60378.667092                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 88862.152812                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 88862.152812                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 88862.152812                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 88862.152812                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        13131                       # number of writebacks
system.cpu4.dcache.writebacks::total            13131                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        15344                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        15344                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        11146                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        11146                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          716                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          716                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          784                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          784                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        26490                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        26490                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        26490                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        26490                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    967460556                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    967460556                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    724440016                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    724440016                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data     35868750                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     35868750                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     28792125                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     28792125                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       140000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       140000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   1691900572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1691900572                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   1691900572                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1691900572                       # number of overall MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::cpu4.data     70310000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     70310000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::cpu4.data     70310000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     70310000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.020598                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.020598                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.025390                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.025390                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.182606                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.182606                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.204060                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.204060                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.022375                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.022375                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.022375                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.022375                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 63051.391814                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 63051.391814                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 64995.515521                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64995.515521                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 50096.019553                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50096.019553                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 36724.649235                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 36724.649235                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 63869.406267                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 63869.406267                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 63869.406267                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 63869.406267                       # average overall mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                       93229                       # DTB read hits
system.cpu5.dtb.read_misses                       324                       # DTB read misses
system.cpu5.dtb.read_acv                           12                       # DTB read access violations
system.cpu5.dtb.read_accesses                    1832                       # DTB read accesses
system.cpu5.dtb.write_hits                      55450                       # DTB write hits
system.cpu5.dtb.write_misses                       38                       # DTB write misses
system.cpu5.dtb.write_acv                           9                       # DTB write access violations
system.cpu5.dtb.write_accesses                    878                       # DTB write accesses
system.cpu5.dtb.data_hits                      148679                       # DTB hits
system.cpu5.dtb.data_misses                       362                       # DTB misses
system.cpu5.dtb.data_acv                           21                       # DTB access violations
system.cpu5.dtb.data_accesses                    2710                       # DTB accesses
system.cpu5.itb.fetch_hits                      67128                       # ITB hits
system.cpu5.itb.fetch_misses                      125                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                  67253                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                        20312538                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     454020                       # Number of instructions committed
system.cpu5.committedOps                       454020                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               434847                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                   249                       # Number of float alu accesses
system.cpu5.num_func_calls                      15700                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        39652                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      434847                       # number of integer instructions
system.cpu5.num_fp_insts                          249                       # number of float instructions
system.cpu5.num_int_register_reads             585089                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            336213                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                 120                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                121                       # number of times the floating registers were written
system.cpu5.num_mem_refs                       149992                       # number of memory refs
system.cpu5.num_load_insts                      94106                       # Number of load instructions
system.cpu5.num_store_insts                     55886                       # Number of store instructions
system.cpu5.num_idle_cycles              19043745.990165                       # Number of idle cycles
system.cpu5.num_busy_cycles              1268792.009835                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.062463                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.937537                       # Percentage of idle cycles
system.cpu5.Branches                            62910                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                 4785      1.05%      1.05% # Class of executed instruction
system.cpu5.op_class::IntAlu                   274323     60.37%     61.42% # Class of executed instruction
system.cpu5.op_class::IntMult                    1432      0.32%     61.74% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     61.74% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     42      0.01%     61.75% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      3      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     61.75% # Class of executed instruction
system.cpu5.op_class::MemRead                   96636     21.27%     83.01% # Class of executed instruction
system.cpu5.op_class::MemWrite                  55910     12.30%     95.32% # Class of executed instruction
system.cpu5.op_class::IprAccess                 21272      4.68%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    454403                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     216                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      4446                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     966     28.03%     28.03% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    208      6.04%     34.07% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     10      0.29%     34.36% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   2262     65.64%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                3446                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      966     45.14%     45.14% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     208      9.72%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      10      0.47%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     956     44.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 2140                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            195877690000     96.43%     96.43% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              640010000      0.32%     96.75% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30              102800000      0.05%     96.80% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             6504880000      3.20%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        203125380000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.422635                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.621010                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::swpctx                   57      1.53%      1.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       4      0.11%      1.64% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 2943     79.11%     80.75% # number of callpals executed
system.cpu5.kern.callpal::rdps                    421     11.32%     92.07% # number of callpals executed
system.cpu5.kern.callpal::rti                     285      7.66%     99.73% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      0.24%     99.97% # number of callpals executed
system.cpu5.kern.callpal::imb                       1      0.03%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  3720                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              342                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.195906                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.327628                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       52508010000     99.20%     99.20% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           422330000      0.80%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements             2925                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            1645396                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2925                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           562.528547                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           911731                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          911731                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       451478                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         451478                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       451478                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          451478                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       451478                       # number of overall hits
system.cpu5.icache.overall_hits::total         451478                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         2925                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         2925                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         2925                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          2925                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         2925                       # number of overall misses
system.cpu5.icache.overall_misses::total         2925                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst    286507000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    286507000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst    286507000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    286507000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst    286507000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    286507000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst       454403                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       454403                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       454403                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       454403                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       454403                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       454403                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.006437                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.006437                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.006437                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.006437                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.006437                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.006437                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 97951.111111                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 97951.111111                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 97951.111111                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 97951.111111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 97951.111111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 97951.111111                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         2925                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         2925                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         2925                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         2925                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         2925                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         2925                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst    209891000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    209891000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst    209891000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    209891000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst    209891000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    209891000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.006437                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.006437                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.006437                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.006437                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.006437                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 71757.606838                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 71757.606838                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 71757.606838                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 71757.606838                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 71757.606838                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 71757.606838                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements             2610                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          865.739648                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1447571                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2610                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           554.624904                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   865.739648                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.845449                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.845449                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          850                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           301576                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          301576                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        90385                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          90385                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data        52722                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         52722                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         1130                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1130                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         1029                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1029                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data       143107                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          143107                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       143107                       # number of overall hits
system.cpu5.dcache.overall_hits::total         143107                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         2182                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2182                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         1407                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1407                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           69                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          158                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          158                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         3589                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3589                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         3589                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3589                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    198447719                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    198447719                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    117829024                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    117829024                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      5644000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      5644000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data      8541894                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      8541894                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       288000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       288000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    316276743                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    316276743                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    316276743                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    316276743                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        92567                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        92567                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        54129                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        54129                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         1199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         1187                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1187                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       146696                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       146696                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       146696                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       146696                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.023572                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.023572                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.025993                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.025993                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.057548                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.057548                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.133109                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.133109                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.024466                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024466                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.024466                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.024466                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 90947.625573                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 90947.625573                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 83744.864250                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 83744.864250                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 81797.101449                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 81797.101449                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 54062.620253                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 54062.620253                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 88123.918362                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 88123.918362                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 88123.918362                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 88123.918362                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1220                       # number of writebacks
system.cpu5.dcache.writebacks::total             1220                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         2182                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         2182                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         1407                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         1407                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data           69                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          157                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         3589                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3589                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         3589                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3589                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    142510281                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    142510281                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     81334976                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     81334976                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      3945000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      3945000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data      4026106                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      4026106                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    223845257                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    223845257                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    223845257                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    223845257                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::cpu5.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::cpu5.data     50506000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     50506000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::cpu5.data     51106000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     51106000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.023572                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.023572                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.025993                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.025993                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.057548                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.057548                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.132266                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.132266                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.024466                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.024466                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.024466                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.024466                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 65311.769478                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 65311.769478                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 57807.374556                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 57807.374556                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 57173.913043                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57173.913043                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 25643.987261                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 25643.987261                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 62369.812483                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 62369.812483                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 62369.812483                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 62369.812483                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                      369256                       # DTB read hits
system.cpu6.dtb.read_misses                       100                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                  208836                       # DTB read accesses
system.cpu6.dtb.write_hits                     170732                       # DTB write hits
system.cpu6.dtb.write_misses                       19                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                  98610                       # DTB write accesses
system.cpu6.dtb.data_hits                      539988                       # DTB hits
system.cpu6.dtb.data_misses                       119                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                  307446                       # DTB accesses
system.cpu6.itb.fetch_hits                    1203947                       # ITB hits
system.cpu6.itb.fetch_misses                       61                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                1204008                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                        20312538                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    1852877                       # Number of instructions committed
system.cpu6.committedOps                      1852877                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              1657510                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                398523                       # Number of float alu accesses
system.cpu6.num_func_calls                      31298                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       204776                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     1657510                       # number of integer instructions
system.cpu6.num_fp_insts                       398523                       # number of float instructions
system.cpu6.num_int_register_reads            2729975                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           1113236                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads              395883                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes             318893                       # number of times the floating registers were written
system.cpu6.num_mem_refs                       541220                       # number of memory refs
system.cpu6.num_load_insts                     370033                       # Number of load instructions
system.cpu6.num_store_insts                    171187                       # Number of store instructions
system.cpu6.num_idle_cycles              15369215.271740                       # Number of idle cycles
system.cpu6.num_busy_cycles              4943322.728260                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.243363                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.756637                       # Percentage of idle cycles
system.cpu6.Branches                           249574                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                13529      0.73%      0.73% # Class of executed instruction
system.cpu6.op_class::IntAlu                  1107521     59.77%     60.50% # Class of executed instruction
system.cpu6.op_class::IntMult                    3001      0.16%     60.66% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     60.66% # Class of executed instruction
system.cpu6.op_class::FloatAdd                  82206      4.44%     65.10% # Class of executed instruction
system.cpu6.op_class::FloatCmp                    125      0.01%     65.10% # Class of executed instruction
system.cpu6.op_class::FloatCvt                    711      0.04%     65.14% # Class of executed instruction
system.cpu6.op_class::FloatMult                 75696      4.09%     69.23% # Class of executed instruction
system.cpu6.op_class::FloatDiv                    946      0.05%     69.28% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     69.28% # Class of executed instruction
system.cpu6.op_class::MemRead                  373783     20.17%     89.45% # Class of executed instruction
system.cpu6.op_class::MemWrite                 171248      9.24%     98.69% # Class of executed instruction
system.cpu6.op_class::IprAccess                 24230      1.31%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   1852996                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     203                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      5690                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    1459     31.93%     31.93% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    208      4.55%     36.48% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     34      0.74%     37.22% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   2869     62.78%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                4570                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     1459     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     208      6.65%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      34      1.09%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    1425     45.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 3126                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            189868970000     93.47%     93.47% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              654180000      0.32%     93.80% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30              271480000      0.13%     93.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31            12330750000      6.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        203125380000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.496689                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.684026                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::4                        22     91.67%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::73                        2      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    24                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                   17      0.32%      0.32% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   59      1.12%      1.44% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 3973     75.42%     76.86% # number of callpals executed
system.cpu6.kern.callpal::rdps                    430      8.16%     85.02% # number of callpals executed
system.cpu6.kern.callpal::rti                     355      6.74%     91.76% # number of callpals executed
system.cpu6.kern.callpal::callsys                 108      2.05%     93.81% # number of callpals executed
system.cpu6.kern.callpal::rdunique                326      6.19%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  5268                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              414                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                145                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                145                      
system.cpu6.kern.mode_good::user                  145                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.350242                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.518784                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      181066920000     86.05%     86.05% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user         29345610000     13.95%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      59                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements            10743                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            2544764                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            10743                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           236.876478                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          3716735                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         3716735                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      1842253                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1842253                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      1842253                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1842253                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      1842253                       # number of overall hits
system.cpu6.icache.overall_hits::total        1842253                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst        10743                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        10743                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst        10743                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         10743                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst        10743                       # number of overall misses
system.cpu6.icache.overall_misses::total        10743                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   1039831750                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   1039831750                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   1039831750                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   1039831750                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   1039831750                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   1039831750                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      1852996                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1852996                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      1852996                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1852996                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      1852996                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1852996                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.005798                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.005798                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.005798                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.005798                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.005798                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.005798                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 96791.561947                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 96791.561947                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 96791.561947                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 96791.561947                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 96791.561947                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 96791.561947                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst        10743                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        10743                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst        10743                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        10743                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst        10743                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        10743                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst    762019250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    762019250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst    762019250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    762019250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst    762019250                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    762019250                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.005798                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.005798                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.005798                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.005798                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.005798                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.005798                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 70931.699711                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 70931.699711                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 70931.699711                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 70931.699711                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 70931.699711                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 70931.699711                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements             3315                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          829.917987                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             773481                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             3315                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           233.327602                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   829.917987                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.810467                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.810467                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          856                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          852                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          1087277                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         1087277                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       362458                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         362458                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       167041                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        167041                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         1669                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1669                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         1327                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1327                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data       529499                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          529499                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       529499                       # number of overall hits
system.cpu6.dcache.overall_hits::total         529499                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         5359                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5359                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         1554                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1554                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          443                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          443                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          604                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          604                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         6913                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          6913                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         6913                       # number of overall misses
system.cpu6.dcache.overall_misses::total         6913                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    420412455                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    420412455                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    103164970                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    103164970                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     29226000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     29226000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     36152877                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     36152877                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       216999                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       216999                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    523577425                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    523577425                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    523577425                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    523577425                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data       367817                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       367817                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       168595                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       168595                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         2112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         1931                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1931                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       536412                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       536412                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       536412                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       536412                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.014570                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.014570                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.009217                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.009217                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.209754                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.209754                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.312791                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.312791                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.012887                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012887                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.012887                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012887                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 78449.795671                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 78449.795671                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 66386.724582                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 66386.724582                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 65972.911964                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 65972.911964                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 59855.756623                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 59855.756623                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 75738.091277                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 75738.091277                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 75738.091277                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 75738.091277                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          990                       # number of writebacks
system.cpu6.dcache.writebacks::total              990                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         5359                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5359                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         1554                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         1554                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          443                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          443                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data          603                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          603                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         6913                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         6913                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         6913                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         6913                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    291599545                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    291599545                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     61711030                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     61711030                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data     19235000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     19235000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     21626123                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     21626123                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       140001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       140001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    353310575                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    353310575                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    353310575                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    353310575                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::cpu6.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::cpu6.data     59456000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     59456000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::cpu6.data     60056000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     60056000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.014570                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.014570                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.009217                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.009217                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.209754                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.209754                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.312273                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.312273                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.012887                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.012887                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.012887                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.012887                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 54413.051875                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 54413.051875                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 39711.087516                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 39711.087516                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 43419.864560                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43419.864560                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 35864.217247                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 35864.217247                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 51108.140460                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 51108.140460                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 51108.140460                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 51108.140460                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                      296792                       # DTB read hits
system.cpu7.dtb.read_misses                        28                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                  188582                       # DTB read accesses
system.cpu7.dtb.write_hits                     145841                       # DTB write hits
system.cpu7.dtb.write_misses                        6                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                  87109                       # DTB write accesses
system.cpu7.dtb.data_hits                      442633                       # DTB hits
system.cpu7.dtb.data_misses                        34                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                  275691                       # DTB accesses
system.cpu7.itb.fetch_hits                    1002995                       # ITB hits
system.cpu7.itb.fetch_misses                        9                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                1003004                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                        20312538                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    1452622                       # Number of instructions committed
system.cpu7.committedOps                      1452622                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              1251475                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                446395                       # Number of float alu accesses
system.cpu7.num_func_calls                      20518                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       140475                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     1251475                       # number of integer instructions
system.cpu7.num_fp_insts                       446395                       # number of float instructions
system.cpu7.num_int_register_reads            2188378                       # number of times the integer registers were read
system.cpu7.num_int_register_writes            780764                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads              443695                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes             357724                       # number of times the floating registers were written
system.cpu7.num_mem_refs                       443337                       # number of memory refs
system.cpu7.num_load_insts                     297085                       # Number of load instructions
system.cpu7.num_store_insts                    146252                       # Number of store instructions
system.cpu7.num_idle_cycles              16432004.412215                       # Number of idle cycles
system.cpu7.num_busy_cycles              3880533.587785                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.191041                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.808959                       # Percentage of idle cycles
system.cpu7.Branches                           170251                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                 6554      0.45%      0.45% # Class of executed instruction
system.cpu7.op_class::IntAlu                   800068     55.08%     55.53% # Class of executed instruction
system.cpu7.op_class::IntMult                    1996      0.14%     55.66% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     55.66% # Class of executed instruction
system.cpu7.op_class::FloatAdd                  92094      6.34%     62.00% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     62.00% # Class of executed instruction
system.cpu7.op_class::FloatCvt                    600      0.04%     62.05% # Class of executed instruction
system.cpu7.op_class::FloatMult                 85248      5.87%     67.91% # Class of executed instruction
system.cpu7.op_class::FloatDiv                    957      0.07%     67.98% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.98% # Class of executed instruction
system.cpu7.op_class::MemRead                  299467     20.62%     88.60% # Class of executed instruction
system.cpu7.op_class::MemWrite                 146298     10.07%     98.67% # Class of executed instruction
system.cpu7.op_class::IprAccess                 19374      1.33%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   1452656                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     209                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      4433                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    1103     28.87%     28.87% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    208      5.45%     34.32% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     41      1.07%     35.39% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   2468     64.61%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                3820                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     1103     45.39%     45.39% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     208      8.56%     53.95% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      41      1.69%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    1078     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 2430                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            192709340000     94.87%     94.87% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              647230000      0.32%     95.19% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30              278430000      0.14%     95.33% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31             9490380000      4.67%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        203125380000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.436791                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.636126                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   11      0.27%      0.27% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   51      1.23%      1.49% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 3254     78.43%     79.92% # number of callpals executed
system.cpu7.kern.callpal::rdps                    422     10.17%     90.09% # number of callpals executed
system.cpu7.kern.callpal::rti                     325      7.83%     97.93% # number of callpals executed
system.cpu7.kern.callpal::callsys                  84      2.02%     99.95% # number of callpals executed
system.cpu7.kern.callpal::rdunique                  2      0.05%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  4149                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              376                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                110                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                110                      
system.cpu7.kern.mode_good::user                  110                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.292553                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.452675                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      261034270000     91.38%     91.38% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user         24615820000      8.62%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      51                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements             4861                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1305296                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             4861                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           268.524172                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          2910173                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         2910173                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      1447795                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1447795                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      1447795                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1447795                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      1447795                       # number of overall hits
system.cpu7.icache.overall_hits::total        1447795                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         4861                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         4861                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         4861                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          4861                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         4861                       # number of overall misses
system.cpu7.icache.overall_misses::total         4861                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst    472708250                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    472708250                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst    472708250                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    472708250                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst    472708250                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    472708250                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      1452656                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1452656                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      1452656                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1452656                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      1452656                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1452656                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.003346                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003346                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.003346                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003346                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.003346                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003346                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 97245.062744                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 97245.062744                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 97245.062744                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 97245.062744                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 97245.062744                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 97245.062744                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         4861                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         4861                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         4861                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         4861                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         4861                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         4861                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst    346858750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    346858750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst    346858750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    346858750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst    346858750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    346858750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.003346                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.003346                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.003346                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.003346                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.003346                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.003346                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 71355.430981                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 71355.430981                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 71355.430981                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 71355.430981                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 71355.430981                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 71355.430981                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements             2127                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          775.423385                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             252264                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             2127                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           118.600846                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   775.423385                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.757249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.757249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          879                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          869                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.858398                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           890076                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          890076                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       291764                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         291764                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       143344                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        143344                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data          987                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          987                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          801                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          801                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data       435108                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          435108                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       435108                       # number of overall hits
system.cpu7.dcache.overall_hits::total         435108                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         4039                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         4039                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1101                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1101                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          267                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          267                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          415                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          415                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         5140                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          5140                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         5140                       # number of overall misses
system.cpu7.dcache.overall_misses::total         5140                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    305199746                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    305199746                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     70330798                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     70330798                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     17707000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     17707000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     24414877                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     24414877                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data       288000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       288000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    375530544                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    375530544                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    375530544                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    375530544                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data       295803                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       295803                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       144445                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       144445                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         1254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         1216                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1216                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       440248                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       440248                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       440248                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       440248                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.013654                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.013654                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.007622                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.007622                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.212919                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.212919                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.341283                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.341283                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.011675                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011675                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.011675                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011675                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 75563.195345                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 75563.195345                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 63879.017257                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 63879.017257                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 66318.352060                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 66318.352060                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 58831.028916                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 58831.028916                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 73060.417121                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 73060.417121                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 73060.417121                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 73060.417121                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          737                       # number of writebacks
system.cpu7.dcache.writebacks::total              737                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         4039                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4039                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         1101                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         1101                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          267                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          267                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data          415                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          415                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         5140                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5140                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         5140                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5140                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data    209276254                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    209276254                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     40338202                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     40338202                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data     11685000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     11685000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     14026123                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     14026123                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       200000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    249614456                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    249614456                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    249614456                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    249614456                       # number of overall MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::cpu7.data     55460000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total     55460000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::cpu7.data     55460000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total     55460000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.013654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.013654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.007622                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.007622                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.212919                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.212919                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.341283                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.341283                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.011675                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.011675                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.011675                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.011675                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 51813.878188                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 51813.878188                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 36637.785649                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 36637.785649                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 43764.044944                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43764.044944                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 33797.886747                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 33797.886747                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 48563.123735                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 48563.123735                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 48563.123735                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 48563.123735                       # average overall mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.288456                       # Number of seconds simulated
sim_ticks                                288455520000                       # Number of ticks simulated
final_tick                               6556278430000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                9848558                       # Simulator instruction rate (inst/s)
host_op_rate                                  9848554                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7713762139                       # Simulator tick rate (ticks/s)
host_mem_usage                                 478704                       # Number of bytes of host memory used
host_seconds                                    37.40                       # Real time elapsed on the host
sim_insts                                   368285771                       # Number of instructions simulated
sim_ops                                     368285771                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         563520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        4659200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         419200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data        4083008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst        2458304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        5556224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         555712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        4141376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst        1042432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        5085056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         549376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        4103424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         422272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data        4240384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst         383808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data        4057600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42321024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       563520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       419200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst      2458304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       555712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst      1042432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       549376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       422272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst       383808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6394624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23444160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24144576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            8805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           72800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            6550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           63797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst           38411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           86816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            8683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           64709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst           16288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           79454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            8584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           64116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            6598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           66256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst            5997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data           63400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              661266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        366315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             377259                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           1953577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          16152230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1453257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          14154723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           8522298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          19261978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1926508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          14357070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           3613840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          17628562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1904543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          14225500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           1463907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          14700305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           1330562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          14066640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             146715944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1953577                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1453257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      8522298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1926508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      3613840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1904543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      1463907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      1330562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22168492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        81274784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2428159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83702943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        81274784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1953577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         16152230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2428603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1453257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         14154723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          8522298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         19261978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1926508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         14357070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          3613840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         17628562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1904543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         14225500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          1463907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         14700305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          1330562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         14066640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            230418887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      661266                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     377259                       # Number of write requests accepted
system.mem_ctrls.readBursts                    661266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   377259                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               41964160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  356864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24124096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42321024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24144576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5576                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   310                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         5386                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             48055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            49114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24395                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  288455520000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                661266                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               377259                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  532158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   96211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       697140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     94.798382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.753587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.583535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       570100     81.78%     81.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        95022     13.63%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12844      1.84%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6260      0.90%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4298      0.62%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1885      0.27%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1277      0.18%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1044      0.15%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4410      0.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       697140                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.277250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.608971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          19908     94.97%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          735      3.51%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          167      0.80%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           54      0.26%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           24      0.11%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           12      0.06%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           11      0.05%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           10      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            4      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.01%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            5      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20963                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.981157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.814335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.809418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         19819     94.54%     94.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           943      4.50%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            27      0.13%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            47      0.22%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            26      0.12%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            17      0.08%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            14      0.07%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            11      0.05%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.02%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.03%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             8      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             6      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             7      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20963                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  14670559243                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             26964746743                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3278450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22374.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41124.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       145.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    146.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   203990                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131497                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     277755.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    32.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    84477371502                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      9631960000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    194340328498                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             11413097640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             14842487520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6227384625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8098579500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            26513237400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32562909600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3881947680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            4392772560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        428223793920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        428223793920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1848946459545                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1982105861850                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2311880292750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2195073799500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4637086213560                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4665300204450                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           707.274846                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           711.578205                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              360519                       # Transaction distribution
system.membus.trans_dist::ReadResp             360518                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.membus.trans_dist::WriteReq               4507                       # Transaction distribution
system.membus.trans_dist::WriteResp              4507                       # Transaction distribution
system.membus.trans_dist::Writeback            366315                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8312                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5791                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           14103                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.membus.trans_dist::ReadExReq            333391                       # Transaction distribution
system.membus.trans_dist::ReadExResp           333391                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port        17610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total        17610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave        11174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port       200523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total       211697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port        13100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total        13100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port       175212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total       175902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port        76822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total        76822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave         1748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port       239608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total       241356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port        17366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total        17366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave          690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port       176169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total       176859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port        32576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total        32576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave          704                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port       216828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total       217532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port        17168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total        17168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave          702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port       175315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total       176017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port        13196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total        13196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave          664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port       181159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total       181823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port        11994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total        11994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave          664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port       172359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total       173023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1775960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port       563520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total       563520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave         8310                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port      7630080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total      7638390                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port       419200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total       419200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port      6757888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total      6760648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port      2458304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total      2458304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave         4191                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port      9265664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total      9269855                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port       555712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total       555712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave         2644                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port      6845568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total      6848212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port      1042432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total      1042432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave         2809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port      8415936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total      8418745                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port       549376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total       549376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave         2692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port      6782336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total      6785028                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port       422272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total       422272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave         2656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port      6981696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total      6984352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port       383808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total       383808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave         2656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port      6691264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total      6693920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66494318                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            37417                       # Total snoops (count)
system.membus.snoop_fanout::samples           1081328                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                1081328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total             1081328                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13026998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4099653746                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11212992                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           82772000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          746176900                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy           61537499                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          646474285                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer6.occupancy          359520500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          869309277                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer8.occupancy           81512250                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy          643366758                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer10.occupancy         152686249                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer11.occupancy         789899873                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             0.3                       # Layer utilization (%)
system.membus.respLayer12.occupancy          80571499                       # Layer occupancy (ticks)
system.membus.respLayer12.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer13.occupancy         640866067                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer14.occupancy          61984250                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy         667120337                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer16.occupancy          56330500                       # Layer occupancy (ticks)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy         629637195                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.2                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3722982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3722982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3722982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3722982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3722982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3722982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 128378.689655                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 128378.689655                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 128378.689655                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 128378.689655                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 128378.689655                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 128378.689655                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2214982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2214982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    674332640                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    674332640                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2214982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2214982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2214982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2214982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76378.689655                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76378.689655                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61616.652047                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61616.652047                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76378.689655                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 76378.689655                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76378.689655                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 76378.689655                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                     1356992                       # DTB read hits
system.cpu0.dtb.read_misses                      5125                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                 1054161                       # DTB read accesses
system.cpu0.dtb.write_hits                     487773                       # DTB write hits
system.cpu0.dtb.write_misses                    49996                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                 302602                       # DTB write accesses
system.cpu0.dtb.data_hits                     1844765                       # DTB hits
system.cpu0.dtb.data_misses                     55121                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                 1356763                       # DTB accesses
system.cpu0.itb.fetch_hits                    6743675                       # ITB hits
system.cpu0.itb.fetch_misses                       14                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                6743689                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                        28808199                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    8173635                       # Number of instructions committed
system.cpu0.committedOps                      8173635                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              4871712                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               3180554                       # Number of float alu accesses
system.cpu0.num_func_calls                     108605                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       365990                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     4871712                       # number of integer instructions
system.cpu0.num_fp_insts                      3180554                       # number of float instructions
system.cpu0.num_int_register_reads            9534908                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           3888192                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             5408341                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            3146974                       # number of times the floating registers were written
system.cpu0.num_mem_refs                      1905496                       # number of memory refs
system.cpu0.num_load_insts                    1367292                       # Number of load instructions
system.cpu0.num_store_insts                    538204                       # Number of store instructions
system.cpu0.num_idle_cycles              7728728.353309                       # Number of idle cycles
system.cpu0.num_busy_cycles              21079470.646691                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.731718                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.268282                       # Percentage of idle cycles
system.cpu0.Branches                           495934                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               140785      1.71%      1.71% # Class of executed instruction
system.cpu0.op_class::IntAlu                  2458426     29.88%     31.59% # Class of executed instruction
system.cpu0.op_class::IntMult                    3404      0.04%     31.63% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     31.63% # Class of executed instruction
system.cpu0.op_class::FloatAdd                1605947     19.52%     51.14% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     51.14% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      5      0.00%     51.14% # Class of executed instruction
system.cpu0.op_class::FloatMult               1507532     18.32%     69.46% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.46% # Class of executed instruction
system.cpu0.op_class::MemRead                 1383121     16.81%     86.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                 539034      6.55%     92.82% # Class of executed instruction
system.cpu0.op_class::IprAccess                590502      7.18%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   8228756                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     255                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     64408                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2730     31.91%     31.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     10      0.12%     32.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    295      3.45%     35.47% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     21      0.25%     35.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5500     64.28%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8556                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2730     47.34%     47.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      10      0.17%     47.51% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     295      5.12%     52.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      21      0.36%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2711     47.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5767                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            255047680000     88.53%     88.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               46820000      0.02%     88.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              968820000      0.34%     88.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              184860000      0.06%     88.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            31833810000     11.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        288081990000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.492909                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.674030                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   53      0.59%      0.59% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   22      0.25%      0.84% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.02%      0.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7793     87.10%     87.96% # number of callpals executed
system.cpu0.kern.callpal::rdps                    576      6.44%     94.40% # number of callpals executed
system.cpu0.kern.callpal::rti                     437      4.88%     99.28% # number of callpals executed
system.cpu0.kern.callpal::callsys                  35      0.39%     99.68% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 29      0.32%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  8947                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              459                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                297                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                297                      
system.cpu0.kern.mode_good::user                  297                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.647059                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.785714                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      115125670000     41.15%     41.15% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        164658080000     58.85%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      22                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 4040                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4040                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15451                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15451                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           80                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        10348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        17036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   38982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        22816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         5174                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          490                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        28718                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   729366                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5674000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               70000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6551000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              706000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98570614                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            12529000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11002008                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements             8805                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6240004                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8805                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           708.688700                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16466317                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16466317                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      8219951                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8219951                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      8219951                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8219951                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      8219951                       # number of overall hits
system.cpu0.icache.overall_hits::total        8219951                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         8805                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8805                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         8805                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8805                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         8805                       # number of overall misses
system.cpu0.icache.overall_misses::total         8805                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    871467000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    871467000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    871467000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    871467000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    871467000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    871467000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      8228756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8228756                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      8228756                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8228756                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      8228756                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8228756                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001070                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001070                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001070                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001070                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001070                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 98974.105622                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 98974.105622                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 98974.105622                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 98974.105622                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 98974.105622                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 98974.105622                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         8805                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8805                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         8805                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8805                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         8805                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8805                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    642351000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    642351000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    642351000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    642351000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    642351000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    642351000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001070                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001070                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001070                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001070                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001070                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001070                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 72952.981261                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72952.981261                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 72952.981261                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72952.981261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 72952.981261                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72952.981261                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            73781                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          929.098180                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1906375                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            73781                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.838292                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   929.098180                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.907322                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.907322                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          866                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          862                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3765770                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3765770                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      1316671                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1316671                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       439639                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        439639                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         4627                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4627                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         3411                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3411                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      1756310                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756310                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      1756310                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756310                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        36193                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36193                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        41932                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        41932                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          859                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          859                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1002                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1002                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        78125                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         78125                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        78125                       # number of overall misses
system.cpu0.dcache.overall_misses::total        78125                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   3809745978                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3809745978                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   4511273570                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4511273570                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     62642500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62642500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     60423852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     60423852                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       576000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       576000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   8321019548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8321019548                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   8321019548                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8321019548                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1352864                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1352864                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       481571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       481571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         5486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         4413                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4413                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1834435                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1834435                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1834435                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1834435                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.026753                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026753                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.087073                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.087073                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.156580                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156580                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.227056                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.227056                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.042588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.042588                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042588                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 105261.956124                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105261.956124                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 107585.461461                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 107585.461461                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 72924.912689                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72924.912689                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 60303.245509                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 60303.245509                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 106509.050214                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106509.050214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 106509.050214                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106509.050214                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        46420                       # number of writebacks
system.cpu0.dcache.writebacks::total            46420                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        36193                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        36193                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        41932                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        41932                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          859                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          859                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1001                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1001                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        78125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        78125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        78125                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        78125                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   2840317022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2840317022                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   3378639430                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3378639430                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     42709500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     42709500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     36955148                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     36955148                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   6218956452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6218956452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   6218956452                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6218956452                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    839740000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    839740000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    390418000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    390418000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1230158000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1230158000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.026753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.026753                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.087073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.087073                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.156580                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.156580                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.226830                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.226830                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.042588                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042588                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.042588                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042588                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 78476.971293                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78476.971293                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 80574.249499                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80574.249499                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 49720.023283                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49720.023283                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 36918.229770                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 36918.229770                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 79602.642586                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79602.642586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 79602.642586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79602.642586                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                     1207708                       # DTB read hits
system.cpu1.dtb.read_misses                      5124                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                 1062624                       # DTB read accesses
system.cpu1.dtb.write_hits                     417145                       # DTB write hits
system.cpu1.dtb.write_misses                    49870                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                 304773                       # DTB write accesses
system.cpu1.dtb.data_hits                     1624853                       # DTB hits
system.cpu1.dtb.data_misses                     54994                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                 1367397                       # DTB accesses
system.cpu1.itb.fetch_hits                    6754159                       # ITB hits
system.cpu1.itb.fetch_misses                       12                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                6754171                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                        28808482                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    7412249                       # Number of instructions committed
system.cpu1.committedOps                      7412249                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              4140059                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses               3181513                       # Number of float alu accesses
system.cpu1.num_func_calls                      26957                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       309987                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     4140059                       # number of integer instructions
system.cpu1.num_fp_insts                      3181513                       # number of float instructions
system.cpu1.num_int_register_reads            8628732                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           3318227                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads             5408842                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            3147473                       # number of times the floating registers were written
system.cpu1.num_mem_refs                      1685527                       # number of memory refs
system.cpu1.num_load_insts                    1218059                       # Number of load instructions
system.cpu1.num_store_insts                    467468                       # Number of store instructions
system.cpu1.num_idle_cycles              9922597.611381                       # Number of idle cycles
system.cpu1.num_busy_cycles              18885884.388619                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.655567                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.344433                       # Percentage of idle cycles
system.cpu1.Branches                           349261                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               136418      1.83%      1.83% # Class of executed instruction
system.cpu1.op_class::IntAlu                  1948597     26.10%     27.92% # Class of executed instruction
system.cpu1.op_class::IntMult                    2605      0.03%     27.96% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     27.96% # Class of executed instruction
system.cpu1.op_class::FloatAdd                1605988     21.51%     49.46% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.46% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      5      0.00%     49.46% # Class of executed instruction
system.cpu1.op_class::FloatMult               1507542     20.19%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.65% # Class of executed instruction
system.cpu1.op_class::MemRead                 1221580     16.36%     86.01% # Class of executed instruction
system.cpu1.op_class::MemWrite                 467614      6.26%     92.27% # Class of executed instruction
system.cpu1.op_class::IprAccess                576894      7.73%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   7467243                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     132                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     61165                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1526     28.16%     28.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    295      5.44%     33.60% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     28      0.52%     34.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3570     65.88%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5419                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1526     45.59%     45.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     295      8.81%     54.41% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      28      0.84%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1498     44.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3347                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            274156610000     95.17%     95.17% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              972100000      0.34%     95.50% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              238640000      0.08%     95.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            12717470000      4.41%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        288084820000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.419608                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.617642                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   22      0.38%      0.38% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   36      0.62%      0.99% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.03%      1.03% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 4651     79.69%     80.72% # number of callpals executed
system.cpu1.kern.callpal::rdps                    590     10.11%     90.83% # number of callpals executed
system.cpu1.kern.callpal::rti                     445      7.63%     98.46% # number of callpals executed
system.cpu1.kern.callpal::callsys                  45      0.77%     99.23% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 45      0.77%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5836                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              332                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                301                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                149                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                318                      
system.cpu1.kern.mode_good::user                  301                      
system.cpu1.kern.mode_good::idle                   17                      
system.cpu1.kern.mode_switch_good::kernel     0.957831                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.114094                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.813299                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       18955170000      6.78%      6.78% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        164932750000     58.97%     65.75% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         95802480000     34.25%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      36                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements             6550                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4854162                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6550                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           741.093435                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14941036                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14941036                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      7460693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7460693                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      7460693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7460693                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      7460693                       # number of overall hits
system.cpu1.icache.overall_hits::total        7460693                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         6550                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6550                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         6550                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6550                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         6550                       # number of overall misses
system.cpu1.icache.overall_misses::total         6550                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    652537499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    652537499                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    652537499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    652537499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    652537499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    652537499                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      7467243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7467243                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      7467243                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7467243                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      7467243                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7467243                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000877                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000877                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000877                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000877                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000877                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000877                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 99624.045649                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 99624.045649                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 99624.045649                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 99624.045649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 99624.045649                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 99624.045649                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         6550                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6550                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         6550                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6550                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         6550                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6550                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    483381501                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    483381501                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    483381501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    483381501                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    483381501                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    483381501                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000877                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000877                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000877                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000877                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000877                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000877                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 73798.702443                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73798.702443                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 73798.702443                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73798.702443                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 73798.702443                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73798.702443                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            64795                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          955.869098                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1500989                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            64795                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.165198                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   955.869098                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.933466                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933466                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          899                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          895                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.877930                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3327231                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3327231                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      1182314                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1182314                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       375125                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        375125                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data         1590                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1590                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         1455                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1455                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      1557439                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1557439                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      1557439                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1557439                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        28426                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        28426                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        39520                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        39520                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          605                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          605                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          682                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          682                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        67946                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67946                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        67946                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67946                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2963556681                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2963556681                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4321916926                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4321916926                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     40947750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40947750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     41171928                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     41171928                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       802000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       802000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   7285473607                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7285473607                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   7285473607                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7285473607                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1210740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1210740                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       414645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       414645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data         2195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2195                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data         2137                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2137                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1625385                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1625385                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1625385                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1625385                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.023478                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023478                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.095310                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.095310                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.275626                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.275626                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.319139                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.319139                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.041803                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.041803                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.041803                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.041803                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 104255.142510                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104255.142510                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 109360.246103                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109360.246103                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 67682.231405                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 67682.231405                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 60369.395894                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 60369.395894                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 107224.466591                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107224.466591                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 107224.466591                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107224.466591                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        41796                       # number of writebacks
system.cpu1.dcache.writebacks::total            41796                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        28426                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        28426                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        39520                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39520                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          605                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          605                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          681                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          681                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        67946                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        67946                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        67946                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        67946                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2204020319                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2204020319                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3258401074                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3258401074                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     27279250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     27279250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     25645072                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     25645072                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       560000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       560000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   5462421393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5462421393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5462421393                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5462421393                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     76964000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     76964000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     76964000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     76964000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.023478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.095310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.095310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.275626                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.275626                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.318671                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.318671                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.041803                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.041803                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.041803                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.041803                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 77535.366179                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77535.366179                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 82449.419889                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82449.419889                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 45089.669421                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45089.669421                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 37657.961821                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 37657.961821                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 80393.568319                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80393.568319                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 80393.568319                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80393.568319                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                     1531438                       # DTB read hits
system.cpu2.dtb.read_misses                      5526                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                 1092578                       # DTB read accesses
system.cpu2.dtb.write_hits                     656390                       # DTB write hits
system.cpu2.dtb.write_misses                    49964                       # DTB write misses
system.cpu2.dtb.write_acv                           7                       # DTB write access violations
system.cpu2.dtb.write_accesses                 325764                       # DTB write accesses
system.cpu2.dtb.data_hits                     2187828                       # DTB hits
system.cpu2.dtb.data_misses                     55490                       # DTB misses
system.cpu2.dtb.data_acv                            7                       # DTB access violations
system.cpu2.dtb.data_accesses                 1418342                       # DTB accesses
system.cpu2.itb.fetch_hits                    7037864                       # ITB hits
system.cpu2.itb.fetch_misses                      363                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                7038227                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                        28808570                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    9211726                       # Number of instructions committed
system.cpu2.committedOps                      9211726                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              5880813                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses               3184727                       # Number of float alu accesses
system.cpu2.num_func_calls                      77047                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       529611                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     5880813                       # number of integer instructions
system.cpu2.num_fp_insts                      3184727                       # number of float instructions
system.cpu2.num_int_register_reads           11054578                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           4583953                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads             5410874                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes            3149027                       # number of times the floating registers were written
system.cpu2.num_mem_refs                      2250323                       # number of memory refs
system.cpu2.num_load_insts                    1543240                       # Number of load instructions
system.cpu2.num_store_insts                    707083                       # Number of store instructions
system.cpu2.num_idle_cycles              4721250.309168                       # Number of idle cycles
system.cpu2.num_busy_cycles              24087319.690832                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.836116                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.163884                       # Percentage of idle cycles
system.cpu2.Branches                           634844                       # Number of branches fetched
system.cpu2.op_class::No_OpClass               161745      1.75%      1.75% # Class of executed instruction
system.cpu2.op_class::IntAlu                  3113542     33.60%     35.34% # Class of executed instruction
system.cpu2.op_class::IntMult                    6760      0.07%     35.42% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     35.42% # Class of executed instruction
system.cpu2.op_class::FloatAdd                1606703     17.34%     52.75% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     75      0.00%     52.75% # Class of executed instruction
system.cpu2.op_class::FloatCvt                    207      0.00%     52.76% # Class of executed instruction
system.cpu2.op_class::FloatMult               1507532     16.27%     69.02% # Class of executed instruction
system.cpu2.op_class::FloatDiv                     47      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     69.02% # Class of executed instruction
system.cpu2.op_class::MemRead                 1557715     16.81%     85.83% # Class of executed instruction
system.cpu2.op_class::MemWrite                 707855      7.64%     93.47% # Class of executed instruction
system.cpu2.op_class::IprAccess                605042      6.53%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   9267223                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     120                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     67249                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3540     35.32%     35.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     22      0.22%     35.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    295      2.94%     38.48% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     24      0.24%     38.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   6142     61.28%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               10023                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3539     47.84%     47.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      22      0.30%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     295      3.99%     52.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      24      0.32%     52.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3517     47.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 7397                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            255871170000     88.82%     88.82% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              106550000      0.04%     88.85% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              999860000      0.35%     89.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              190600000      0.07%     89.27% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            30917520000     10.73%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        288085700000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999718                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.572615                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.738003                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      1.47%      1.47% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      1.47%      2.94% # number of syscalls executed
system.cpu2.kern.syscall::4                        31     45.59%     48.53% # number of syscalls executed
system.cpu2.kern.syscall::17                        6      8.82%     57.35% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      1.47%     58.82% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.47%     60.29% # number of syscalls executed
system.cpu2.kern.syscall::71                       12     17.65%     77.94% # number of syscalls executed
system.cpu2.kern.syscall::73                        4      5.88%     83.82% # number of syscalls executed
system.cpu2.kern.syscall::74                        8     11.76%     95.59% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.47%     97.06% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.47%     98.53% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.47%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    68                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   72      0.65%      0.65% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  110      1.00%      1.65% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.03%      1.67% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9044     81.85%     83.52% # number of callpals executed
system.cpu2.kern.callpal::rdps                    680      6.15%     89.67% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.01%     89.68% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     89.69% # number of callpals executed
system.cpu2.kern.callpal::rti                     640      5.79%     95.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                 119      1.08%     96.56% # number of callpals executed
system.cpu2.kern.callpal::rdunique                379      3.43%     99.99% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 11050                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              750                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                482                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                482                      
system.cpu2.kern.mode_good::user                  482                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.642667                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.782468                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      117360650000     40.70%     40.70% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        171008100000     59.30%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     110                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements            38411                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9223963                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            38411                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           240.138580                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18572857                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18572857                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      9228812                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9228812                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      9228812                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9228812                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      9228812                       # number of overall hits
system.cpu2.icache.overall_hits::total        9228812                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        38411                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        38411                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        38411                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         38411                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        38411                       # number of overall misses
system.cpu2.icache.overall_misses::total        38411                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3669323500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3669323500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3669323500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3669323500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3669323500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3669323500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      9267223                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9267223                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      9267223                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9267223                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      9267223                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9267223                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.004145                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004145                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.004145                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004145                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.004145                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004145                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 95527.934706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 95527.934706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 95527.934706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 95527.934706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 95527.934706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 95527.934706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        38411                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        38411                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        38411                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        38411                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        38411                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        38411                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2684784500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2684784500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2684784500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2684784500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2684784500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2684784500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.004145                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004145                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.004145                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004145                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.004145                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004145                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 69896.240660                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 69896.240660                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 69896.240660                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 69896.240660                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 69896.240660                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 69896.240660                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            87371                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          968.422714                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2098376                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            87371                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.016848                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   968.422714                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.945725                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.945725                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          718                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          714                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4478018                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4478018                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1490257                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1490257                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       594875                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        594875                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         7083                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7083                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         7169                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7169                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2085132                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2085132                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2085132                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2085132                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        38833                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        38833                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        52704                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        52704                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1355                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1355                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         1014                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1014                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        91537                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         91537                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        91537                       # number of overall misses
system.cpu2.dcache.overall_misses::total        91537                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   4047152716                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4047152716                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   5541151902                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   5541151902                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    105297750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    105297750                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     61662909                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     61662909                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       576000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       576000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   9588304618                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   9588304618                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   9588304618                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   9588304618                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1529090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1529090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       647579                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       647579                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         8438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2176669                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2176669                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2176669                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2176669                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.025396                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025396                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.081386                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.081386                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.160583                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.160583                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.123915                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.123915                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.042054                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.042054                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.042054                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.042054                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 104219.419463                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104219.419463                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 105137.217327                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 105137.217327                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 77710.516605                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 77710.516605                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 60811.547337                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 60811.547337                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 104747.857347                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104747.857347                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 104747.857347                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104747.857347                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        57960                       # number of writebacks
system.cpu2.dcache.writebacks::total            57960                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        38833                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38833                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        52704                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        52704                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1355                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1355                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         1014                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1014                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        91537                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        91537                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        91537                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        91537                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   3009579284                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3009579284                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   4156925098                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4156925098                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     72662250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     72662250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     38552091                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     38552091                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   7166504382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7166504382                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   7166504382                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7166504382                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data     29860000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     29860000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    134699000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    134699000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    164559000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    164559000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.025396                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.025396                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.081386                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081386                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.160583                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.160583                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.123915                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.123915                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.042054                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.042054                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.042054                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.042054                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 77500.560966                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 77500.560966                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 78873.047549                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78873.047549                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 53625.276753                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53625.276753                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 38019.813609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 38019.813609                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 78290.793690                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 78290.793690                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 78290.793690                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 78290.793690                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                     1199777                       # DTB read hits
system.cpu3.dtb.read_misses                      5407                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                 1034910                       # DTB read accesses
system.cpu3.dtb.write_hits                     416425                       # DTB write hits
system.cpu3.dtb.write_misses                    49780                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                 294858                       # DTB write accesses
system.cpu3.dtb.data_hits                     1616202                       # DTB hits
system.cpu3.dtb.data_misses                     55187                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                 1329768                       # DTB accesses
system.cpu3.itb.fetch_hits                    6660520                       # ITB hits
system.cpu3.itb.fetch_misses                      138                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                6660658                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                        28808840                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    7413866                       # Number of instructions committed
system.cpu3.committedOps                      7413866                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              4138556                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses               3181236                       # Number of float alu accesses
system.cpu3.num_func_calls                      28682                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       314902                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     4138556                       # number of integer instructions
system.cpu3.num_fp_insts                      3181236                       # number of float instructions
system.cpu3.num_int_register_reads            8613743                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           3311846                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads             5408164                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes            3147111                       # number of times the floating registers were written
system.cpu3.num_mem_refs                      1677750                       # number of memory refs
system.cpu3.num_load_insts                    1210929                       # Number of load instructions
system.cpu3.num_store_insts                    466821                       # Number of store instructions
system.cpu3.num_idle_cycles              9918254.859704                       # Number of idle cycles
system.cpu3.num_busy_cycles              18890585.140296                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.655722                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.344278                       # Percentage of idle cycles
system.cpu3.Branches                           356430                       # Number of branches fetched
system.cpu3.op_class::No_OpClass               138332      1.85%      1.85% # Class of executed instruction
system.cpu3.op_class::IntAlu                  1951680     26.13%     27.98% # Class of executed instruction
system.cpu3.op_class::IntMult                    2670      0.04%     28.02% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     28.02% # Class of executed instruction
system.cpu3.op_class::FloatAdd                1605768     21.50%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      5      0.00%     49.52% # Class of executed instruction
system.cpu3.op_class::FloatMult               1507341     20.18%     69.70% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.70% # Class of executed instruction
system.cpu3.op_class::MemRead                 1215341     16.27%     85.97% # Class of executed instruction
system.cpu3.op_class::MemWrite                 466922      6.25%     92.22% # Class of executed instruction
system.cpu3.op_class::IprAccess                581012      7.78%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   7469074                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     129                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     61643                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1591     28.74%     28.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    295      5.33%     34.07% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     28      0.51%     34.57% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3622     65.43%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                5536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1591     45.67%     45.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     295      8.47%     54.13% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      28      0.80%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1570     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 3484                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            274017620000     95.12%     95.12% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              975020000      0.34%     95.45% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              234030000      0.08%     95.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            12861730000      4.46%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        288088400000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.433462                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.629335                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    5      0.08%      0.08% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   93      1.56%      1.64% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.12%      1.76% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 4719     78.99%     80.75% # number of callpals executed
system.cpu3.kern.callpal::rdps                    594      9.94%     90.69% # number of callpals executed
system.cpu3.kern.callpal::rti                     494      8.27%     98.96% # number of callpals executed
system.cpu3.kern.callpal::callsys                  40      0.67%     99.63% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.03%     99.67% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 20      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  5974                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              587                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                355                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                355                      
system.cpu3.kern.mode_good::user                  355                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.604770                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.753715                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      126318880000     43.80%     43.80% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        162097730000     56.20%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      93                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements             8683                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            7519852                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8683                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           866.043073                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         14946831                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        14946831                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      7460391                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7460391                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      7460391                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7460391                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      7460391                       # number of overall hits
system.cpu3.icache.overall_hits::total        7460391                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         8683                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         8683                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         8683                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          8683                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         8683                       # number of overall misses
system.cpu3.icache.overall_misses::total         8683                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    856621250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    856621250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    856621250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    856621250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    856621250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    856621250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      7469074                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7469074                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      7469074                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7469074                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      7469074                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7469074                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.001163                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001163                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.001163                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001163                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.001163                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001163                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 98654.986756                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 98654.986756                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 98654.986756                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 98654.986756                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 98654.986756                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 98654.986756                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         8683                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8683                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         8683                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8683                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         8683                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8683                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    632039750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    632039750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    632039750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    632039750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    632039750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    632039750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.001163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.001163                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001163                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.001163                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001163                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 72790.481400                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72790.481400                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 72790.481400                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72790.481400                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 72790.481400                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72790.481400                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            64688                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          970.136107                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1603429                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            64688                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.787117                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   970.136107                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.947399                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.947399                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          874                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          870                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          3310805                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         3310805                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1175255                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1175255                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       373851                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        373851                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data         1931                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1931                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         1871                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1871                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      1549106                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1549106                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      1549106                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1549106                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        27712                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        27712                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        39843                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        39843                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          608                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          608                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          599                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          599                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        67555                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67555                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        67555                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67555                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   2933628207                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2933628207                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   4339963614                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4339963614                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     44948998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44948998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     36128939                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     36128939                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       720000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       720000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   7273591821                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7273591821                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   7273591821                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7273591821                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1202967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1202967                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       413694                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       413694                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         2539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         2470                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2470                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1616661                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1616661                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1616661                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1616661                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.023036                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.023036                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.096310                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.096310                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.239464                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.239464                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.242510                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.242510                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.041787                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.041787                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.041787                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.041787                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 105861.294999                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105861.294999                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 108926.627362                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108926.627362                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 73929.273026                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 73929.273026                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 60315.424040                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 60315.424040                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 107669.185419                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107669.185419                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 107669.185419                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 107669.185419                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        42253                       # number of writebacks
system.cpu3.dcache.writebacks::total            42253                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        27712                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        27712                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        39843                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        39843                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          608                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          608                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          599                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          599                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        67555                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        67555                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        67555                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        67555                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   2186431793                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2186431793                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   3270094386                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3270094386                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     30845002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     30845002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     22512061                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22512061                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       500000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       500000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   5456526179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5456526179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   5456526179                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5456526179                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     74864000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     74864000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     75464000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     75464000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.023036                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023036                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.096310                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.096310                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.239464                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.239464                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.242510                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.242510                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.041787                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.041787                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.041787                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.041787                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 78898.375902                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78898.375902                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 82074.502071                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82074.502071                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 50731.911184                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50731.911184                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 37582.739566                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 37582.739566                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 80771.610969                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80771.610969                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 80771.610969                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80771.610969                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                     1413810                       # DTB read hits
system.cpu4.dtb.read_misses                      5540                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                 1198662                       # DTB read accesses
system.cpu4.dtb.write_hits                     597954                       # DTB write hits
system.cpu4.dtb.write_misses                    49674                       # DTB write misses
system.cpu4.dtb.write_acv                          14                       # DTB write access violations
system.cpu4.dtb.write_accesses                 390384                       # DTB write accesses
system.cpu4.dtb.data_hits                     2011764                       # DTB hits
system.cpu4.dtb.data_misses                     55214                       # DTB misses
system.cpu4.dtb.data_acv                           14                       # DTB access violations
system.cpu4.dtb.data_accesses                 1589046                       # DTB accesses
system.cpu4.itb.fetch_hits                    7335826                       # ITB hits
system.cpu4.itb.fetch_misses                      309                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                7336135                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                        28845552                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    8387788                       # Number of instructions committed
system.cpu4.committedOps                      8387788                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              5082636                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses               3185045                       # Number of float alu accesses
system.cpu4.num_func_calls                      52681                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       411512                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     5082636                       # number of integer instructions
system.cpu4.num_fp_insts                      3185045                       # number of float instructions
system.cpu4.num_int_register_reads            9946900                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           3966933                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads             5411137                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes            3149637                       # number of times the floating registers were written
system.cpu4.num_mem_refs                      2073362                       # number of memory refs
system.cpu4.num_load_insts                    1425081                       # Number of load instructions
system.cpu4.num_store_insts                    648281                       # Number of store instructions
system.cpu4.num_idle_cycles              6996272.499976                       # Number of idle cycles
system.cpu4.num_busy_cycles              21849279.500024                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.757457                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.242543                       # Percentage of idle cycles
system.cpu4.Branches                           483490                       # Number of branches fetched
system.cpu4.op_class::No_OpClass               156415      1.85%      1.85% # Class of executed instruction
system.cpu4.op_class::IntAlu                  2501825     29.63%     31.48% # Class of executed instruction
system.cpu4.op_class::IntMult                    3233      0.04%     31.52% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     31.52% # Class of executed instruction
system.cpu4.op_class::FloatAdd                1607131     19.04%     50.56% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     50.56% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      5      0.00%     50.56% # Class of executed instruction
system.cpu4.op_class::FloatMult               1507504     17.86%     68.41% # Class of executed instruction
system.cpu4.op_class::FloatDiv                    227      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu4.op_class::MemRead                 1431906     16.96%     85.38% # Class of executed instruction
system.cpu4.op_class::MemWrite                 648773      7.68%     93.06% # Class of executed instruction
system.cpu4.op_class::IprAccess                585997      6.94%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   8443016                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      93                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     62678                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    1963     31.08%     31.08% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    295      4.67%     35.76% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     24      0.38%     36.14% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   4033     63.86%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                6315                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     1961     46.44%     46.44% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     295      6.99%     53.42% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      24      0.57%     53.99% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    1943     46.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 4223                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            273213100000     94.72%     94.72% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22             1001310000      0.35%     95.06% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30              193030000      0.07%     95.13% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31            14048110000      4.87%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        288455550000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.998981                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.481775                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.668725                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      5.88%      5.88% # number of syscalls executed
system.cpu4.kern.syscall::2                         1      5.88%     11.76% # number of syscalls executed
system.cpu4.kern.syscall::3                         2     11.76%     23.53% # number of syscalls executed
system.cpu4.kern.syscall::4                         1      5.88%     29.41% # number of syscalls executed
system.cpu4.kern.syscall::6                         1      5.88%     35.29% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      5.88%     41.18% # number of syscalls executed
system.cpu4.kern.syscall::19                        1      5.88%     47.06% # number of syscalls executed
system.cpu4.kern.syscall::33                        1      5.88%     52.94% # number of syscalls executed
system.cpu4.kern.syscall::45                        3     17.65%     70.59% # number of syscalls executed
system.cpu4.kern.syscall::71                        4     23.53%     94.12% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      5.88%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    17                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   32      0.47%      0.47% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   96      1.41%      1.88% # number of callpals executed
system.cpu4.kern.callpal::tbi                       5      0.07%      1.95% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 5434     79.65%     81.60% # number of callpals executed
system.cpu4.kern.callpal::rdps                    592      8.68%     90.28% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.01%     90.30% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.01%     90.31% # number of callpals executed
system.cpu4.kern.callpal::rti                     562      8.24%     98.55% # number of callpals executed
system.cpu4.kern.callpal::callsys                  72      1.06%     99.60% # number of callpals executed
system.cpu4.kern.callpal::imb                       3      0.04%     99.65% # number of callpals executed
system.cpu4.kern.callpal::rdunique                 24      0.35%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                  6822                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              658                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                442                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                442                      
system.cpu4.kern.mode_good::user                  442                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.671733                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.803636                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      107378690000     37.23%     37.23% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        181076860000     62.77%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      96                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements            16285                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.991992                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            8425033                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            16285                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           517.349278                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   511.991992                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.999984                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          286                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         16902320                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        16902320                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      8426728                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        8426728                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      8426728                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         8426728                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      8426728                       # number of overall hits
system.cpu4.icache.overall_hits::total        8426728                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst        16288                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        16288                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst        16288                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         16288                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst        16288                       # number of overall misses
system.cpu4.icache.overall_misses::total        16288                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   1579090249                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   1579090249                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   1579090249                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   1579090249                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   1579090249                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   1579090249                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      8443016                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      8443016                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      8443016                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      8443016                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      8443016                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      8443016                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.001929                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.001929                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.001929                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.001929                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.001929                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.001929                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 96948.075209                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 96948.075209                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 96948.075209                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 96948.075209                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 96948.075209                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 96948.075209                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst        16288                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        16288                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst        16288                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        16288                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst        16288                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        16288                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   1158182751                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   1158182751                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   1158182751                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   1158182751                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   1158182751                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   1158182751                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.001929                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.001929                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.001929                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.001929                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.001929                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.001929                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 71106.504850                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 71106.504850                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 71106.504850                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 71106.504850                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 71106.504850                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 71106.504850                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            80506                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          980.754675                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            1927195                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            80506                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            23.938526                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   980.754675                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.957768                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.957768                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          779                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          4117533                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         4117533                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1380762                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1380762                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data       545060                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        545060                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data         3281                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         3281                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3315                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3315                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      1925822                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1925822                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      1925822                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1925822                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data        34714                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        34714                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        48589                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        48589                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          784                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          784                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          691                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          691                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        83303                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         83303                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        83303                       # number of overall misses
system.cpu4.dcache.overall_misses::total        83303                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   3610056188                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3610056188                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   5165950261                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   5165950261                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     60044499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     60044499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data     41909926                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total     41909926                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       576999                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       576999                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   8776006449                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   8776006449                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   8776006449                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   8776006449                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1415476                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1415476                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data       593649                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       593649                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data         4065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         4065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data         4006                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         4006                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      2009125                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2009125                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      2009125                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2009125                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.024525                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.024525                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.081848                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.081848                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.192866                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.192866                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.172491                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.172491                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.041462                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.041462                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.041462                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.041462                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 103994.244051                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 103994.244051                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 106319.336908                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 106319.336908                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 76587.371173                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 76587.371173                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 60651.123010                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 60651.123010                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 105350.424943                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 105350.424943                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 105350.424943                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 105350.424943                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        52045                       # number of writebacks
system.cpu4.dcache.writebacks::total            52045                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        34714                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        34714                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        48589                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        48589                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          784                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          784                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          691                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          691                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data        83303                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        83303                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data        83303                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        83303                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   2682254812                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2682254812                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   3884141739                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   3884141739                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data     41248501                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     41248501                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data     26082074                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total     26082074                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       390001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       390001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   6566396551                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   6566396551                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   6566396551                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   6566396551                       # number of overall MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::cpu4.data     77914000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total     77914000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::cpu4.data     77914000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     77914000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.024525                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.024525                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.081848                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.081848                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.192866                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.192866                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.172491                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.172491                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.041462                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.041462                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.041462                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.041462                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 77267.235467                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 77267.235467                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 79938.705036                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 79938.705036                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 52612.883929                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52612.883929                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 37745.403763                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 37745.403763                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 78825.451076                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 78825.451076                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 78825.451076                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 78825.451076                       # average overall mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                     1207242                       # DTB read hits
system.cpu5.dtb.read_misses                      5424                       # DTB read misses
system.cpu5.dtb.read_acv                           12                       # DTB read access violations
system.cpu5.dtb.read_accesses                 1041282                       # DTB read accesses
system.cpu5.dtb.write_hits                     419347                       # DTB write hits
system.cpu5.dtb.write_misses                    49871                       # DTB write misses
system.cpu5.dtb.write_acv                           9                       # DTB write access violations
system.cpu5.dtb.write_accesses                 297042                       # DTB write accesses
system.cpu5.dtb.data_hits                     1626589                       # DTB hits
system.cpu5.dtb.data_misses                     55295                       # DTB misses
system.cpu5.dtb.data_acv                           21                       # DTB access violations
system.cpu5.dtb.data_accesses                 1338324                       # DTB accesses
system.cpu5.itb.fetch_hits                    6685396                       # ITB hits
system.cpu5.itb.fetch_misses                      146                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                6685542                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                        28808571                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    7441968                       # Number of instructions committed
system.cpu5.committedOps                      7441968                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              4165739                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses               3182108                       # Number of float alu accesses
system.cpu5.num_func_calls                      28714                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       317633                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     4165739                       # number of integer instructions
system.cpu5.num_fp_insts                      3182108                       # number of float instructions
system.cpu5.num_int_register_reads            8650372                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           3332963                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads             5409051                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes            3147732                       # number of times the floating registers were written
system.cpu5.num_mem_refs                      1688361                       # number of memory refs
system.cpu5.num_load_insts                    1218488                       # Number of load instructions
system.cpu5.num_store_insts                    469873                       # Number of store instructions
system.cpu5.num_idle_cycles              9842842.934808                       # Number of idle cycles
system.cpu5.num_busy_cycles              18965728.065192                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.658336                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.341664                       # Percentage of idle cycles
system.cpu5.Branches                           359290                       # Number of branches fetched
system.cpu5.op_class::No_OpClass               138616      1.85%      1.85% # Class of executed instruction
system.cpu5.op_class::IntAlu                  1966953     26.24%     28.08% # Class of executed instruction
system.cpu5.op_class::IntMult                    2692      0.04%     28.12% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     28.12% # Class of executed instruction
system.cpu5.op_class::FloatAdd                1606005     21.42%     49.54% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     49.54% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      5      0.00%     49.54% # Class of executed instruction
system.cpu5.op_class::FloatMult               1507513     20.11%     69.65% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      3      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     69.65% # Class of executed instruction
system.cpu5.op_class::MemRead                 1222931     16.31%     85.96% # Class of executed instruction
system.cpu5.op_class::MemWrite                 469990      6.27%     92.23% # Class of executed instruction
system.cpu5.op_class::IprAccess                582576      7.77%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   7497284                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     132                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     61842                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    1637     29.22%     29.22% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    295      5.27%     34.49% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     32      0.57%     35.06% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   3638     64.94%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                5602                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     1637     45.80%     45.80% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     295      8.25%     54.06% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      32      0.90%     54.95% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    1610     45.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 3574                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            273522830000     94.94%     94.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22              987570000      0.34%     95.29% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30              276010000      0.10%     95.38% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31            13299300000      4.62%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        288085710000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.442551                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.637986                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1     20.00%     20.00% # number of syscalls executed
system.cpu5.kern.syscall::6                         1     20.00%     40.00% # number of syscalls executed
system.cpu5.kern.syscall::17                        1     20.00%     60.00% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     20.00%     80.00% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     20.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     5                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    7      0.12%      0.12% # number of callpals executed
system.cpu5.kern.callpal::swpctx                  104      1.72%      1.83% # number of callpals executed
system.cpu5.kern.callpal::tbi                       7      0.12%      1.95% # number of callpals executed
system.cpu5.kern.callpal::swpipl                 4773     78.85%     80.80% # number of callpals executed
system.cpu5.kern.callpal::rdps                    595      9.83%     90.63% # number of callpals executed
system.cpu5.kern.callpal::rti                     502      8.29%     98.93% # number of callpals executed
system.cpu5.kern.callpal::callsys                  43      0.71%     99.64% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.03%     99.67% # number of callpals executed
system.cpu5.kern.callpal::rdunique                 20      0.33%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  6053                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              606                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                357                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                357                      
system.cpu5.kern.mode_good::user                  357                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.589109                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.741433                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      261132420000     61.61%     61.61% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        162729830000     38.39%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                     104                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements             8584                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            5114984                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             8584                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           595.874185                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         15003152                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        15003152                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      7488700                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        7488700                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      7488700                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         7488700                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      7488700                       # number of overall hits
system.cpu5.icache.overall_hits::total        7488700                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         8584                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         8584                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         8584                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          8584                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         8584                       # number of overall misses
system.cpu5.icache.overall_misses::total         8584                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst    846673499                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    846673499                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst    846673499                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    846673499                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst    846673499                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    846673499                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      7497284                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      7497284                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      7497284                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      7497284                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      7497284                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      7497284                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.001145                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001145                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.001145                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001145                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.001145                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001145                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 98633.911813                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 98633.911813                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 98633.911813                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 98633.911813                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 98633.911813                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 98633.911813                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         8584                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         8584                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         8584                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         8584                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         8584                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         8584                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst    624834501                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    624834501                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst    624834501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    624834501                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst    624834501                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    624834501                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.001145                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.001145                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.001145                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.001145                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.001145                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.001145                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 72790.598905                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 72790.598905                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 72790.598905                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 72790.598905                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 72790.598905                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 72790.598905                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            64538                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          967.689196                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            1270386                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            64538                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            19.684310                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   967.689196                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.945009                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.945009                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          801                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          3331467                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         3331467                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      1182767                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1182767                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data       376812                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        376812                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data         2006                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         2006                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         1871                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1871                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      1559579                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1559579                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      1559579                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1559579                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        27687                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        27687                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        39771                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        39771                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          588                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          588                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          666                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          666                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        67458                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         67458                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        67458                       # number of overall misses
system.cpu5.dcache.overall_misses::total        67458                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   2926712208                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2926712208                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   4335014188                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   4335014188                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data     39769750                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     39769750                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data     40282921                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total     40282921                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       494000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       494000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   7261726396                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   7261726396                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   7261726396                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   7261726396                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1210454                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1210454                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data       416583                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       416583                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         2594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         2594                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data         2537                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         2537                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1627037                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1627037                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1627037                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1627037                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.022873                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022873                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.095470                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.095470                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.226677                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.226677                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.262515                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.262515                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.041461                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.041461                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.041461                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.041461                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 105707.090259                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 105707.090259                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 108999.376128                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 108999.376128                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 67635.629252                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 67635.629252                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 60484.866366                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 60484.866366                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 107648.112841                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 107648.112841                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 107648.112841                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 107648.112841                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        41858                       # number of writebacks
system.cpu5.dcache.writebacks::total            41858                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data        27687                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        27687                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        39771                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        39771                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          588                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          588                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          664                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          664                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data        67458                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        67458                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data        67458                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        67458                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   2185050792                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2185050792                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   3265272812                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   3265272812                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data     26487250                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     26487250                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data     24971079                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total     24971079                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       340000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       340000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   5450323604                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5450323604                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   5450323604                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5450323604                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::cpu5.data       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::cpu5.data     75892000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total     75892000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::cpu5.data     76492000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total     76492000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.022873                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.022873                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.095470                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.095470                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.226677                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.226677                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.261726                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.261726                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.041461                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.041461                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.041461                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.041461                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 78919.738216                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 78919.738216                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 82101.853411                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 82101.853411                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 45046.343537                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45046.343537                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 37607.046687                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 37607.046687                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 80795.807821                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 80795.807821                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 80795.807821                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 80795.807821                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                     1201200                       # DTB read hits
system.cpu6.dtb.read_misses                      5094                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                 1062263                       # DTB read accesses
system.cpu6.dtb.write_hits                     417866                       # DTB write hits
system.cpu6.dtb.write_misses                    49720                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                 306570                       # DTB write accesses
system.cpu6.dtb.data_hits                     1619066                       # DTB hits
system.cpu6.dtb.data_misses                     54814                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                 1368833                       # DTB accesses
system.cpu6.itb.fetch_hits                    6739211                       # ITB hits
system.cpu6.itb.fetch_misses                       14                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                6739225                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                        28808567                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    7368613                       # Number of instructions committed
system.cpu6.committedOps                      7368613                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              4097606                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses               3181472                       # Number of float alu accesses
system.cpu6.num_func_calls                      25593                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       304743                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     4097606                       # number of integer instructions
system.cpu6.num_fp_insts                      3181472                       # number of float instructions
system.cpu6.num_int_register_reads            8562098                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           3280930                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads             5408769                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes            3147430                       # number of times the floating registers were written
system.cpu6.num_mem_refs                      1679526                       # number of memory refs
system.cpu6.num_load_insts                    1211500                       # Number of load instructions
system.cpu6.num_store_insts                    468026                       # Number of store instructions
system.cpu6.num_idle_cycles              10000733.613267                       # Number of idle cycles
system.cpu6.num_busy_cycles              18807833.386733                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.652856                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.347144                       # Percentage of idle cycles
system.cpu6.Branches                           342130                       # Number of branches fetched
system.cpu6.op_class::No_OpClass               136065      1.83%      1.83% # Class of executed instruction
system.cpu6.op_class::IntAlu                  1913602     25.78%     27.61% # Class of executed instruction
system.cpu6.op_class::IntMult                    2493      0.03%     27.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     27.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                1605964     21.63%     49.28% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     49.28% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      5      0.00%     49.28% # Class of executed instruction
system.cpu6.op_class::FloatMult               1507523     20.31%     69.59% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     69.59% # Class of executed instruction
system.cpu6.op_class::MemRead                 1214893     16.37%     85.95% # Class of executed instruction
system.cpu6.op_class::MemWrite                 468135      6.31%     92.26% # Class of executed instruction
system.cpu6.op_class::IprAccess                574747      7.74%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   7423427                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     129                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     60883                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    1506     28.20%     28.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    295      5.52%     33.73% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     29      0.54%     34.27% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   3510     65.73%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                5340                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     1506     45.47%     45.47% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     295      8.91%     54.38% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      29      0.88%     55.25% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    1482     44.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 3312                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            274224700000     95.19%     95.19% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22              978000000      0.34%     95.53% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30              238990000      0.08%     95.61% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31            12643980000      4.39%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        288085670000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.422222                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.620225                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    9      0.16%      0.16% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   36      0.63%      0.79% # number of callpals executed
system.cpu6.kern.callpal::tbi                       2      0.03%      0.82% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 4576     79.83%     80.65% # number of callpals executed
system.cpu6.kern.callpal::rdps                    590     10.29%     90.95% # number of callpals executed
system.cpu6.kern.callpal::rti                     441      7.69%     98.64% # number of callpals executed
system.cpu6.kern.callpal::callsys                  40      0.70%     99.34% # number of callpals executed
system.cpu6.kern.callpal::rdunique                 38      0.66%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  5732                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              477                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                300                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                300                      
system.cpu6.kern.mode_good::user                  300                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.628931                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.772201                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      101602180000     38.13%     38.13% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        164870040000     61.87%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      36                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements             6598                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            4814926                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             6598                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           729.755380                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         14853452                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        14853452                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      7416829                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        7416829                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      7416829                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         7416829                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      7416829                       # number of overall hits
system.cpu6.icache.overall_hits::total        7416829                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         6598                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         6598                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         6598                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          6598                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         6598                       # number of overall misses
system.cpu6.icache.overall_misses::total         6598                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst    653148250                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    653148250                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst    653148250                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    653148250                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst    653148250                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    653148250                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      7423427                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      7423427                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      7423427                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      7423427                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      7423427                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      7423427                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000889                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000889                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000889                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000889                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000889                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000889                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 98991.853592                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 98991.853592                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 98991.853592                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 98991.853592                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 98991.853592                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 98991.853592                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         6598                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         6598                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         6598                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         6598                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         6598                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         6598                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst    482724750                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    482724750                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst    482724750                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    482724750                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst    482724750                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    482724750                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000889                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000889                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000889                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000889                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000889                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000889                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 73162.284025                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 73162.284025                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 73162.284025                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 73162.284025                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 73162.284025                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 73162.284025                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            67412                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          949.807566                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1729431                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            67412                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            25.654646                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     6345520980000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   949.807566                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.927546                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.927546                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          884                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          880                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          3317781                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         3317781                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      1174405                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1174405                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data       375020                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        375020                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         1566                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1566                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         1442                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1442                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      1549425                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1549425                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      1549425                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1549425                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data        29862                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        29862                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data        40400                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        40400                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          573                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          573                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          638                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          638                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        70262                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         70262                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        70262                       # number of overall misses
system.cpu6.dcache.overall_misses::total        70262                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   3137987198                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3137987198                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   4393801720                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   4393801720                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     39227498                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     39227498                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data     38474921                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     38474921                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data       576000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       576000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   7531788918                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   7531788918                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   7531788918                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   7531788918                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1204267                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1204267                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data       415420                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       415420                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         2139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         2080                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         2080                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1619687                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1619687                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1619687                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1619687                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.024797                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.024797                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.097251                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.097251                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.267882                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.267882                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.306731                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.306731                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.043380                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.043380                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.043380                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.043380                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 105082.954859                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 105082.954859                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 108757.468317                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 108757.468317                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 68459.856894                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 68459.856894                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 60305.518809                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 60305.518809                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 107195.766104                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 107195.766104                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 107195.766104                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 107195.766104                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        42833                       # number of writebacks
system.cpu6.dcache.writebacks::total            42833                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data        29862                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        29862                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        40400                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        40400                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          573                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          573                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data          636                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          636                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        70262                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        70262                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        70262                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        70262                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   2338623802                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2338623802                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   3307720280                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   3307720280                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data     26140502                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     26140502                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data     23814079                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total     23814079                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   5646344082                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   5646344082                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   5646344082                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   5646344082                       # number of overall MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::cpu6.data     73344000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total     73344000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::cpu6.data     73344000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     73344000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.024797                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.024797                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.097251                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.097251                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.267882                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.267882                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.305769                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.305769                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.043380                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.043380                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.043380                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.043380                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 78314.372848                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 78314.372848                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 81874.264356                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 81874.264356                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 45620.422339                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45620.422339                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 37443.520440                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 37443.520440                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 80361.277533                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 80361.277533                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 80361.277533                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 80361.277533                       # average overall mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                     1175732                       # DTB read hits
system.cpu7.dtb.read_misses                      5085                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                 1039268                       # DTB read accesses
system.cpu7.dtb.write_hits                     398694                       # DTB write hits
system.cpu7.dtb.write_misses                    49709                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                 296024                       # DTB write accesses
system.cpu7.dtb.data_hits                     1574426                       # DTB hits
system.cpu7.dtb.data_misses                     54794                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                 1335292                       # DTB accesses
system.cpu7.itb.fetch_hits                    6658359                       # ITB hits
system.cpu7.itb.fetch_misses                       14                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                6658373                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                        28808564                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    7266379                       # Number of instructions committed
system.cpu7.committedOps                      7266379                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              3996742                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses               3181336                       # Number of float alu accesses
system.cpu7.num_func_calls                      24907                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       297709                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     3996742                       # number of integer instructions
system.cpu7.num_fp_insts                      3181336                       # number of float instructions
system.cpu7.num_int_register_reads            8423463                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           3206499                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads             5408697                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes            3147359                       # number of times the floating registers were written
system.cpu7.num_mem_refs                      1634840                       # number of memory refs
system.cpu7.num_load_insts                    1186000                       # Number of load instructions
system.cpu7.num_store_insts                    448840                       # Number of store instructions
system.cpu7.num_idle_cycles              10332779.099404                       # Number of idle cycles
system.cpu7.num_busy_cycles              18475784.900596                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.641330                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.358670                       # Percentage of idle cycles
system.cpu7.Branches                           334209                       # Number of branches fetched
system.cpu7.op_class::No_OpClass               134941      1.84%      1.84% # Class of executed instruction
system.cpu7.op_class::IntAlu                  1857618     25.37%     27.22% # Class of executed instruction
system.cpu7.op_class::IntMult                    2461      0.03%     27.25% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     27.25% # Class of executed instruction
system.cpu7.op_class::FloatAdd                1605959     21.94%     49.19% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     49.19% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      5      0.00%     49.19% # Class of executed instruction
system.cpu7.op_class::FloatMult               1507522     20.59%     69.78% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     69.78% # Class of executed instruction
system.cpu7.op_class::MemRead                 1189346     16.25%     86.02% # Class of executed instruction
system.cpu7.op_class::MemWrite                 448950      6.13%     92.15% # Class of executed instruction
system.cpu7.op_class::IprAccess                574371      7.85%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   7321173                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     134                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     60846                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    1506     28.17%     28.17% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    295      5.52%     33.69% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     36      0.67%     34.36% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   3509     65.64%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                5346                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     1506     45.24%     45.24% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     295      8.86%     54.10% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      36      1.08%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    1492     44.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 3329                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            274683540000     95.35%     95.35% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22              977200000      0.34%     95.69% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30              241100000      0.08%     95.77% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31            12183800000      4.23%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        288085640000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.425192                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.622709                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     1                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   11      0.19%      0.19% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   35      0.61%      0.80% # number of callpals executed
system.cpu7.kern.callpal::tbi                       2      0.03%      0.84% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 4598     80.43%     81.27% # number of callpals executed
system.cpu7.kern.callpal::rdps                    591     10.34%     91.60% # number of callpals executed
system.cpu7.kern.callpal::rti                     427      7.47%     99.07% # number of callpals executed
system.cpu7.kern.callpal::callsys                  33      0.58%     99.65% # number of callpals executed
system.cpu7.kern.callpal::rdunique                 20      0.35%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  5717                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              462                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                280                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                280                      
system.cpu7.kern.mode_good::user                  280                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.606061                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.754717                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      117456410000     41.98%     41.98% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        162316490000     58.02%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      35                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements             5997                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            4837744                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             5997                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           806.694014                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         14648343                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        14648343                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      7315176                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        7315176                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      7315176                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         7315176                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      7315176                       # number of overall hits
system.cpu7.icache.overall_hits::total        7315176                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         5997                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         5997                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         5997                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          5997                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         5997                       # number of overall misses
system.cpu7.icache.overall_misses::total         5997                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst    596191500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    596191500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst    596191500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    596191500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst    596191500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    596191500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      7321173                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      7321173                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      7321173                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      7321173                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      7321173                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      7321173                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000819                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000819                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000819                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000819                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000819                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000819                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 99414.957479                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 99414.957479                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 99414.957479                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 99414.957479                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 99414.957479                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 99414.957479                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         5997                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         5997                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         5997                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         5997                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         5997                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         5997                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst    441084500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    441084500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst    441084500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    441084500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst    441084500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    441084500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000819                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000819                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000819                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000819                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 73550.858763                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 73550.858763                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 73550.858763                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 73550.858763                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 73550.858763                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 73550.858763                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            63336                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          931.413881                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            1643322                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            63336                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            25.946097                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   931.413881                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.909584                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.909584                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          867                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          858                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.846680                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          3224516                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         3224516                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      1151711                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1151711                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       357454                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        357454                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data         1440                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1440                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         1384                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1384                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      1509165                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1509165                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      1509165                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1509165                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        27198                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        27198                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        38944                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        38944                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          566                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          566                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          572                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          572                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        66142                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         66142                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        66142                       # number of overall misses
system.cpu7.dcache.overall_misses::total        66142                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   2896272482                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2896272482                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   4249840287                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   4249840287                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data     40770500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     40770500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data     34543926                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total     34543926                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data       504000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       504000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   7146112769                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   7146112769                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   7146112769                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   7146112769                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1178909                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1178909                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       396398                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       396398                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         2006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data         1956                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1956                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1575307                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1575307                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1575307                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1575307                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.023070                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.023070                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.098245                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.098245                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.282154                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.282154                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.292434                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.292434                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.041987                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.041987                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.041987                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.041987                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 106488.435988                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 106488.435988                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 109126.958890                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 109126.958890                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 72032.685512                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 72032.685512                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 60391.479021                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 60391.479021                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 108041.981933                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 108041.981933                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 108041.981933                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 108041.981933                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        41151                       # number of writebacks
system.cpu7.dcache.writebacks::total            41151                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data        27198                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        27198                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        38944                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        38944                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          566                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          566                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data          572                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          572                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data        66142                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        66142                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data        66142                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        66142                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   2167375518                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2167375518                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   3200283713                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   3200283713                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data     27687500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     27687500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data     21303074                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total     21303074                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data       350000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       350000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   5367659231                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5367659231                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   5367659231                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5367659231                       # number of overall MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::cpu7.data     73153000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total     73153000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::cpu7.data     73153000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total     73153000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.023070                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.023070                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.098245                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.098245                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.282154                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.282154                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.292434                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.292434                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.041987                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.041987                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.041987                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.041987                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 79688.782925                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 79688.782925                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 82176.553847                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 82176.553847                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 48917.844523                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48917.844523                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 37243.136364                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 37243.136364                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 81153.567038                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 81153.567038                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 81153.567038                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 81153.567038                       # average overall mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023217                       # Number of seconds simulated
sim_ticks                                 23216830000                       # Number of ticks simulated
final_tick                               6579495260000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              466913979                       # Simulator instruction rate (inst/s)
host_op_rate                                466906387                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            29346856091                       # Simulator tick rate (ticks/s)
host_mem_usage                                 478704                       # Number of bytes of host memory used
host_seconds                                     0.79                       # Real time elapsed on the host
sim_insts                                   369372528                       # Number of instructions simulated
sim_ops                                     369372528                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          13376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data           2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         200064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data         265792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         104256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         137472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         357120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         747904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1854592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        13376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       200064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       104256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       357120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        695552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       721600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          721600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data              32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst            3126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data            4153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst            1629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data            2148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            5580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           11686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11275                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11275                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            576134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data             88212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            286689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             82699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            132318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data             35836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            341821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data             96482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           8617197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          11448247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           4490536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5921222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          15381945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          32213872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            132318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data             35836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79881362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       576134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       286689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       132318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       341821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      8617197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      4490536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     15381945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       132318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29958956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        31080901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             31080901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        31080901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           576134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data            88212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           286689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            82699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           132318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data            35836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           341821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data            96482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          8617197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         11448247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          4490536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5921222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         15381945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         32213872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           132318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data            35836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            110962263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       28978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11275                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11275                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1842944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  721024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1854592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               721600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          345                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              728                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23216830000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28978                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11275                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   28310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.124105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.301918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.196790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8315     56.14%     56.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3498     23.62%     79.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1207      8.15%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          542      3.66%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          491      3.32%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          153      1.03%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          140      0.95%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          147      0.99%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          317      2.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14810                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.640254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.568497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.298206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              8      1.27%      1.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           324     51.35%     52.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           106     16.80%     69.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            70     11.09%     80.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      6.66%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      4.12%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      2.06%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           14      2.22%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.95%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.95%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.79%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.48%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.32%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.16%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           631                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.854200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.845484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.541289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47      7.45%      7.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.63%      8.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              574     90.97%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           631                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    369682999                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               909607999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  143980000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12838.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31588.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        79.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     31.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8074                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     576772.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     5139385000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       775320000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     17304445000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0             11463719400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             14903829360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              6255005625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              8132049750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            26622281400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            32678474400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3919188240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            4428535680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        429740319840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        429740319840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1858063134735                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1991501744130                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2317814367750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2200762956000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4653878016990                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4682147909160                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           707.331062                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           711.627731                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               21133                       # Transaction distribution
system.membus.trans_dist::ReadResp              21133                       # Transaction distribution
system.membus.trans_dist::WriteReq                210                       # Transaction distribution
system.membus.trans_dist::WriteResp               210                       # Transaction distribution
system.membus.trans_dist::Writeback             11275                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              376                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            257                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             633                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9529                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9529                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port          418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache.mem_side::total          418                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::total          460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::total          208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::total          310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.bridge.slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          165                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::total          215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::total          248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.bridge.slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::total          380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port         6252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::total         6252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port        12061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::total        12113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port         3258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::total         3258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.bridge.slave           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port         5606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::total         5660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port        11161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::total        11161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.bridge.slave           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port        31194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::total        31258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.bridge.slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::total          191                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        13376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::total        13376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::total         2888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::total         6656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::total         2888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::total         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.bridge.slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port          896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::total         1096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.bridge.slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::total         3080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port       200064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::total       200064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port       456256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::total       456464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port       104256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::total       104256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.bridge.slave          216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port       200000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::total       200216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port       357120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::total       357120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.bridge.slave          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port      1214272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::total      1214528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::total         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.bridge.slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::total         1160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2577872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1983                       # Total snoops (count)
system.membus.snoop_fanout::samples             42581                       # Request fanout histogram
system.membus.snoop_fanout::mean                   16                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                  42581    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              16                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total               42581                       # Request fanout histogram
system.membus.reqLayer0.occupancy              420000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           132786994                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1962500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1264119                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy             973000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy            1478470                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             450000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy             899466                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer8.occupancy            1164250                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy            2197478                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy          29255500                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer11.occupancy          44829705                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer12.occupancy          15300500                       # Layer occupancy (ticks)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer13.occupancy          22138449                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer14.occupancy          52273250                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.2                       # Layer utilization (%)
system.membus.respLayer15.occupancy         112716948                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer16.occupancy            452250                       # Layer occupancy (ticks)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer17.occupancy            645720                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                       11352                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                       6170                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                       17522                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                       5587                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                   5587                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         2343749                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                      49759                       # Number of instructions committed
system.cpu0.committedOps                        49759                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                47692                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                       2272                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts         3536                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                       47692                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads              64687                       # number of times the integer registers were read
system.cpu0.num_int_register_writes             37462                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                        17547                       # number of memory refs
system.cpu0.num_load_insts                      11352                       # Number of load instructions
system.cpu0.num_store_insts                      6195                       # Number of store instructions
system.cpu0.num_idle_cycles              2204342.511521                       # Number of idle cycles
system.cpu0.num_busy_cycles              139406.488479                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.059480                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.940520                       # Percentage of idle cycles
system.cpu0.Branches                             6777                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                  224      0.45%      0.45% # Class of executed instruction
system.cpu0.op_class::IntAlu                    29484     59.25%     59.70% # Class of executed instruction
system.cpu0.op_class::IntMult                     188      0.38%     60.08% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.08% # Class of executed instruction
system.cpu0.op_class::MemRead                   11675     23.46%     83.54% # Class of executed instruction
system.cpu0.op_class::MemWrite                   6243     12.55%     96.09% # Class of executed instruction
system.cpu0.op_class::IprAccess                  1945      3.91%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                     49759                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       478                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                      97     22.56%     22.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     24      5.58%     28.14% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.23%     28.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    308     71.63%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 430                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                       97     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      24     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.46%     55.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                      96     44.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  218                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             22329150000     95.27%     95.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               74140000      0.32%     95.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                9900000      0.04%     95.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1024300000      4.37%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         23437490000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.311688                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.506977                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  380     83.89%     83.89% # number of callpals executed
system.cpu0.kern.callpal::rdps                     48     10.60%     94.48% # number of callpals executed
system.cpu0.kern.callpal::rti                      25      5.52%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   453                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               25                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                 210                       # Transaction distribution
system.iobus.trans_dist::WriteResp                210                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          420                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          420                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     420                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1680                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               420000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              210000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu0.icache.tags.replacements              209                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3096338                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              721                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4294.504854                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            99727                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           99727                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        49550                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          49550                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        49550                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           49550                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        49550                       # number of overall hits
system.cpu0.icache.overall_hits::total          49550                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          209                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          209                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          209                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           209                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          209                       # number of overall misses
system.cpu0.icache.overall_misses::total          209                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     19969500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     19969500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     19969500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     19969500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     19969500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     19969500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        49759                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        49759                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        49759                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        49759                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        49759                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        49759                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004200                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004200                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004200                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004200                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004200                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004200                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 95547.846890                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 95547.846890                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 95547.846890                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 95547.846890                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 95547.846890                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 95547.846890                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          209                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          209                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          209                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     14503500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14503500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     14503500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14503500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     14503500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14503500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.004200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.004200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69394.736842                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69394.736842                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69394.736842                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69394.736842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69394.736842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69394.736842                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements               40                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          863.303679                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             205606                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              869                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           236.600690                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   863.303679                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.843070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.843070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          829                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          815                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.809570                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            35091                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           35091                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        11096                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          11096                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         5884                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          5884                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          157                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          115                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          115                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        16980                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           16980                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        16980                       # number of overall hits
system.cpu0.dcache.overall_hits::total          16980                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data           94                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           94                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data          194                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           194                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data          194                       # number of overall misses
system.cpu0.dcache.overall_misses::total          194                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      6539747                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      6539747                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data      5624658                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5624658                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       390750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       390750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2217964                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2217964                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     12164405                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     12164405                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     12164405                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     12164405                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        11190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        11190                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         5984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         5984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          156                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        17174                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        17174                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        17174                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        17174                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.008400                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008400                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.016711                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.016711                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.030864                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.030864                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.262821                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.262821                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.011296                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011296                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.011296                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011296                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 69571.776596                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69571.776596                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 56246.580000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56246.580000                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        78150                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        78150                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 54096.682927                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 54096.682927                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 62703.118557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62703.118557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 62703.118557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62703.118557                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu0.dcache.writebacks::total               10                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data           94                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           41                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           41                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          194                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          194                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      4327253                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      4327253                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      2377342                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2377342                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       276250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       276250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       920036                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       920036                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data      6704595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total      6704595                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data      6704595                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total      6704595                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data      5782000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      5782000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data      5782000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      5782000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.008400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008400                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.016711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.016711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.030864                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.030864                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.262821                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.262821                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.011296                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011296                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.011296                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.011296                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 46034.606383                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46034.606383                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 23773.420000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23773.420000                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        55250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 22439.902439                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22439.902439                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 34559.768041                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34559.768041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 34559.768041                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34559.768041                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                        8521                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                       4523                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                       13044                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                       5155                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                   5155                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         2343753                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                      38516                       # Number of instructions committed
system.cpu1.committedOps                        38516                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                36849                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                       1600                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts         2898                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                       36849                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads              50061                       # number of times the integer registers were read
system.cpu1.num_int_register_writes             29129                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        13069                       # number of memory refs
system.cpu1.num_load_insts                       8521                       # Number of load instructions
system.cpu1.num_store_insts                      4548                       # Number of store instructions
system.cpu1.num_idle_cycles              2237091.620858                       # Number of idle cycles
system.cpu1.num_busy_cycles              106661.379142                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.045509                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.954491                       # Percentage of idle cycles
system.cpu1.Branches                             5307                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  224      0.58%      0.58% # Class of executed instruction
system.cpu1.op_class::IntAlu                    23151     60.11%     60.69% # Class of executed instruction
system.cpu1.op_class::IntMult                     140      0.36%     61.05% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     61.05% # Class of executed instruction
system.cpu1.op_class::MemRead                    8700     22.59%     83.64% # Class of executed instruction
system.cpu1.op_class::MemWrite                   4548     11.81%     95.45% # Class of executed instruction
system.cpu1.op_class::IprAccess                  1753      4.55%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                     38516                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       430                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      97     25.39%     25.39% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     24      6.28%     31.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.26%     31.94% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    260     68.06%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 382                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       97     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      24     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.46%     55.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      96     44.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  218                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             22659120000     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               73230000      0.31%     96.99% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                9880000      0.04%     97.03% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              695300000      2.97%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         23437530000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.369231                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.570681                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  332     81.98%     81.98% # number of callpals executed
system.cpu1.kern.callpal::rdps                     48     11.85%     93.83% # number of callpals executed
system.cpu1.kern.callpal::rti                      25      6.17%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   405                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 25                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.icache.tags.replacements              104                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2853307                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              616                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4631.991883                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            77136                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           77136                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        38412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          38412                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        38412                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           38412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        38412                       # number of overall hits
system.cpu1.icache.overall_hits::total          38412                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          104                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          104                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           104                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          104                       # number of overall misses
system.cpu1.icache.overall_misses::total          104                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     10385000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10385000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     10385000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10385000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     10385000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10385000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        38516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        38516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        38516                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        38516                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        38516                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        38516                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002700                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002700                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002700                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002700                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002700                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002700                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 99855.769231                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 99855.769231                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 99855.769231                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 99855.769231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 99855.769231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 99855.769231                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          104                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          104                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          104                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          104                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          104                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          104                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      7675000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7675000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      7675000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7675000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      7675000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7675000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002700                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002700                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002700                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002700                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002700                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002700                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 73798.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73798.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 73798.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73798.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 73798.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73798.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements               27                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          895.985417                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             226682                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              882                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           257.009070                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   895.985417                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.874986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.874986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          855                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          837                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.834961                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            26175                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           26175                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         8296                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8296                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         4366                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4366                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           92                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data           67                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        12662                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           12662                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        12662                       # number of overall hits
system.cpu1.dcache.overall_hits::total          12662                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          127                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          127                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           34                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          161                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           161                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          161                       # number of overall misses
system.cpu1.dcache.overall_misses::total          161                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      8399999                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      8399999                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2470981                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2470981                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       463500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       463500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       963990                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       963990                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       360000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       360000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     10870980                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     10870980                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     10870980                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     10870980                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         8423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8423                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         4400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         4400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           90                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        12823                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        12823                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        12823                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        12823                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.007727                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.007727                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.061224                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.255556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.255556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.012556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012556                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.012556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012556                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 66141.724409                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66141.724409                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 72675.911765                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72675.911765                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        77250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        77250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 41912.608696                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 41912.608696                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 67521.614907                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67521.614907                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 67521.614907                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67521.614907                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           12                       # number of writebacks
system.cpu1.dcache.writebacks::total               12                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          127                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          127                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           34                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           22                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          161                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5516001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5516001                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1465019                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1465019                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       322500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       322500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       480010                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       480010                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       250000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       250000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      6981020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      6981020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      6981020                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      6981020                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      5734000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      5734000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      5734000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      5734000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015078                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.015078                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.007727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.007727                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.061224                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.244444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.244444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012556                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012556                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012556                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012556                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 43433.078740                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43433.078740                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 43088.794118                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43088.794118                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        53750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 21818.636364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21818.636364                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 43360.372671                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43360.372671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 43360.372671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43360.372671                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                        7630                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                       4173                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                       11803                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                       5119                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                   5119                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         2343748                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                      33738                       # Number of instructions committed
system.cpu2.committedOps                        33738                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                32141                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                       1444                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts         2381                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                       32141                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads              43317                       # number of times the integer registers were read
system.cpu2.num_int_register_writes             25362                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                        11828                       # number of memory refs
system.cpu2.num_load_insts                       7630                       # Number of load instructions
system.cpu2.num_store_insts                      4198                       # Number of store instructions
system.cpu2.num_idle_cycles              2250098.343930                       # Number of idle cycles
system.cpu2.num_busy_cycles              93649.656070                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.039957                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.960043                       # Percentage of idle cycles
system.cpu2.Branches                             4576                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  218      0.65%      0.65% # Class of executed instruction
system.cpu2.op_class::IntAlu                    19658     58.27%     58.91% # Class of executed instruction
system.cpu2.op_class::IntMult                     120      0.36%     59.27% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.27% # Class of executed instruction
system.cpu2.op_class::MemRead                    7807     23.14%     82.41% # Class of executed instruction
system.cpu2.op_class::MemWrite                   4198     12.44%     94.85% # Class of executed instruction
system.cpu2.op_class::IprAccess                  1737      5.15%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                     33738                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       426                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                      97     25.66%     25.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     24      6.35%     32.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.26%     32.28% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    256     67.72%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 378                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                       97     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      24     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.46%     55.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                      96     44.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  218                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             22663520000     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               73170000      0.31%     97.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                9860000      0.04%     97.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              690930000      2.95%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         23437480000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.576720                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                  328     81.80%     81.80% # number of callpals executed
system.cpu2.kern.callpal::rdps                     48     11.97%     93.77% # number of callpals executed
system.cpu2.kern.callpal::rti                      25      6.23%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   401                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               25                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.icache.tags.replacements               48                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              88441                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              560                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           157.930357                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            67524                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           67524                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        33690                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          33690                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        33690                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           33690                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        33690                       # number of overall hits
system.cpu2.icache.overall_hits::total          33690                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           48                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           48                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           48                       # number of overall misses
system.cpu2.icache.overall_misses::total           48                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4804000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4804000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4804000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4804000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4804000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4804000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        33738                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        33738                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        33738                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        33738                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        33738                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        33738                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.001423                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001423                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.001423                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001423                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.001423                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001423                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 100083.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 100083.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 100083.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 100083.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 100083.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 100083.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           48                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           48                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           48                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3561000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3561000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3561000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3561000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3561000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3561000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.001423                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001423                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.001423                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001423                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.001423                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001423                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 74187.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74187.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 74187.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74187.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 74187.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74187.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements                2                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          623.955157                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              28424                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              616                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            46.142857                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   623.955157                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.609331                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.609331                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          614                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          610                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.599609                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            23623                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           23623                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         7459                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           7459                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         4026                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          4026                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data           90                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data           66                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data        11485                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           11485                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        11485                       # number of overall hits
system.cpu2.dcache.overall_hits::total          11485                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           73                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           24                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            8                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           21                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data           97                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            97                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data           97                       # number of overall misses
system.cpu2.dcache.overall_misses::total           97                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      4874742                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      4874742                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1677232                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1677232                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       587500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       587500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1043992                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1043992                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       144000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       144000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      6551974                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6551974                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      6551974                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6551974                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         7532                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         7532                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         4050                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         4050                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        11582                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        11582                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        11582                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        11582                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.009692                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009692                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.005926                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005926                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.081633                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.081633                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.241379                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.241379                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.008375                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008375                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.008375                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008375                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 66777.287671                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 66777.287671                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 69884.666667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 69884.666667                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 73437.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 73437.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 49713.904762                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 49713.904762                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 67546.123711                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67546.123711                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 67546.123711                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67546.123711                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           73                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           24                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           20                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           97                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           97                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           97                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           97                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      3171258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3171258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       926768                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       926768                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       387500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       387500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       560008                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       560008                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      4098026                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      4098026                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      4098026                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      4098026                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data      5686000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      5686000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data      5686000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      5686000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009692                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009692                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.005926                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005926                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.081633                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.081633                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.229885                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.229885                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.008375                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008375                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.008375                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.008375                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 43441.890411                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43441.890411                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 38615.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 38615.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 48437.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48437.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 28000.400000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 28000.400000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 42247.690722                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 42247.690722                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 42247.690722                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 42247.690722                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                        9386                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                       4831                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                       14217                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                       5173                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                   5173                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         2350054                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                      43094                       # Number of instructions committed
system.cpu3.committedOps                        43094                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                41135                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                       1774                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts         3305                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                       41135                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads              56074                       # number of times the integer registers were read
system.cpu3.num_int_register_writes             32628                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                        14242                       # number of memory refs
system.cpu3.num_load_insts                       9386                       # Number of load instructions
system.cpu3.num_store_insts                      4856                       # Number of store instructions
system.cpu3.num_idle_cycles              2230867.117734                       # Number of idle cycles
system.cpu3.num_busy_cycles              119186.882266                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.050717                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.949283                       # Percentage of idle cycles
system.cpu3.Branches                             5934                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  323      0.75%      0.75% # Class of executed instruction
system.cpu3.op_class::IntAlu                    26294     61.02%     61.76% # Class of executed instruction
system.cpu3.op_class::IntMult                     150      0.35%     62.11% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     62.11% # Class of executed instruction
system.cpu3.op_class::MemRead                    9710     22.53%     84.65% # Class of executed instruction
system.cpu3.op_class::MemWrite                   4856     11.27%     95.91% # Class of executed instruction
system.cpu3.op_class::IprAccess                  1761      4.09%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                     43094                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       432                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      97     25.26%     25.26% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     24      6.25%     31.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.26%     31.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    262     68.23%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 384                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       97     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      24     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.46%     55.96% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      96     44.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  218                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             22653330000     96.39%     96.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               73080000      0.31%     96.71% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                9880000      0.04%     96.75% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              764250000      3.25%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         23500540000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.366412                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.567708                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpipl                  334     82.06%     82.06% # number of callpals executed
system.cpu3.kern.callpal::rdps                     48     11.79%     93.86% # number of callpals executed
system.cpu3.kern.callpal::rti                      25      6.14%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   407                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               25                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.icache.tags.replacements              124                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             326126                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              636                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           512.776730                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            86312                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           86312                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        42970                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          42970                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        42970                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           42970                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        42970                       # number of overall hits
system.cpu3.icache.overall_hits::total          42970                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst          124                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          124                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst          124                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst          124                       # number of overall misses
system.cpu3.icache.overall_misses::total          124                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     12386250                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     12386250                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     12386250                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     12386250                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     12386250                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     12386250                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        43094                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        43094                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        43094                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        43094                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        43094                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        43094                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002877                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002877                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002877                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002877                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002877                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002877                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 99889.112903                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 99889.112903                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 99889.112903                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 99889.112903                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 99889.112903                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 99889.112903                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          124                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          124                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          124                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          124                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          124                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          124                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      9134750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9134750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      9134750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9134750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      9134750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9134750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.002877                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002877                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.002877                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002877                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.002877                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002877                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 73667.338710                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73667.338710                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 73667.338710                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73667.338710                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 73667.338710                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73667.338710                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements               37                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          862.455074                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              38630                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              912                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            42.357456                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   862.455074                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.842241                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.842241                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          875                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          843                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.854492                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            28612                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           28612                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         9059                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           9059                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         4664                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          4664                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          109                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data           94                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data        13723                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           13723                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        13723                       # number of overall hits
system.cpu3.dcache.overall_hits::total          13723                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          212                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           31                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data           14                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          243                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           243                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          243                       # number of overall misses
system.cpu3.dcache.overall_misses::total          243                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     14102250                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     14102250                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2304235                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2304235                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       372000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       372000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data       804993                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       804993                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     16406485                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     16406485                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     16406485                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     16406485                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         9271                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         9271                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         4695                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         4695                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        13966                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        13966                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        13966                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        13966                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022867                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022867                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.006603                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006603                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.052174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.052174                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.129630                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.129630                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.017399                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.017399                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.017399                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.017399                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 66520.047170                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66520.047170                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 74330.161290                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 74330.161290                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        62000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        62000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 57499.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 57499.500000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 67516.399177                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67516.399177                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 67516.399177                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67516.399177                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu3.dcache.writebacks::total               10                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          212                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          212                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           31                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data           14                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data          243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data          243                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      9333750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      9333750                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      1403765                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1403765                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       240000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       420007                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       420007                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     10737515                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     10737515                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     10737515                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     10737515                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data      5638000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5638000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data      5638000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      5638000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.022867                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.022867                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.006603                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006603                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.052174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.052174                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.129630                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.129630                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.017399                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017399                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.017399                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017399                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 44027.122642                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 44027.122642                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 45282.741935                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 45282.741935                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data        40000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 30000.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 30000.500000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 44187.304527                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 44187.304527                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 44187.304527                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 44187.304527                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                       45802                       # DTB read hits
system.cpu4.dtb.read_misses                        85                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                   11014                       # DTB read accesses
system.cpu4.dtb.write_hits                      35649                       # DTB write hits
system.cpu4.dtb.write_misses                       14                       # DTB write misses
system.cpu4.dtb.write_acv                           7                       # DTB write access violations
system.cpu4.dtb.write_accesses                   6645                       # DTB write accesses
system.cpu4.dtb.data_hits                       81451                       # DTB hits
system.cpu4.dtb.data_misses                        99                       # DTB misses
system.cpu4.dtb.data_acv                            7                       # DTB access violations
system.cpu4.dtb.data_accesses                   17659                       # DTB accesses
system.cpu4.itb.fetch_hits                      60687                       # ITB hits
system.cpu4.itb.fetch_misses                       92                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                  60779                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                         2285875                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                     220258                       # Number of instructions committed
system.cpu4.committedOps                       220258                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses               212531                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                   261                       # Number of float alu accesses
system.cpu4.num_func_calls                       6265                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts        21045                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                      212531                       # number of integer instructions
system.cpu4.num_fp_insts                          261                       # number of float instructions
system.cpu4.num_int_register_reads             293371                       # number of times the integer registers were read
system.cpu4.num_int_register_writes            153869                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                 135                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                102                       # number of times the floating registers were written
system.cpu4.num_mem_refs                        81727                       # number of memory refs
system.cpu4.num_load_insts                      45995                       # Number of load instructions
system.cpu4.num_store_insts                     35732                       # Number of store instructions
system.cpu4.num_idle_cycles              1626129.102588                       # Number of idle cycles
system.cpu4.num_busy_cycles              659745.897412                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.288619                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.711381                       # Percentage of idle cycles
system.cpu4.Branches                            29504                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                 3206      1.45%      1.45% # Class of executed instruction
system.cpu4.op_class::IntAlu                   128600     58.36%     59.81% # Class of executed instruction
system.cpu4.op_class::IntMult                     345      0.16%     59.97% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     59.97% # Class of executed instruction
system.cpu4.op_class::FloatAdd                     30      0.01%     59.98% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     59.98% # Class of executed instruction
system.cpu4.op_class::MemRead                   47148     21.40%     81.38% # Class of executed instruction
system.cpu4.op_class::MemWrite                  36014     16.34%     97.72% # Class of executed instruction
system.cpu4.op_class::IprAccess                  5021      2.28%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                    220364                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1022                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     273     36.35%     36.35% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     24      3.20%     39.55% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.13%     39.68% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    453     60.32%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 751                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      273     47.89%     47.89% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      24      4.21%     52.11% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.18%     52.28% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     272     47.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  570                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             21168630000     92.55%     92.55% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               78910000      0.35%     92.90% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               11490000      0.05%     92.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31             1613160000      7.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         22872190000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.600442                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.758988                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     50.00%     50.00% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     50.00%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     2                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      1.50%      1.63% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.13%      1.75% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  683     85.48%     87.23% # number of callpals executed
system.cpu4.kern.callpal::rdps                     48      6.01%     93.24% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.13%     93.37% # number of callpals executed
system.cpu4.kern.callpal::rti                      43      5.38%     98.75% # number of callpals executed
system.cpu4.kern.callpal::callsys                  10      1.25%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   799                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               56                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 19                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 20                      
system.cpu4.kern.mode_good::user                   19                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.357143                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.520000                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel        4381050000     74.46%     74.46% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user          1502670000     25.54%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.icache.tags.replacements             3126                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             364237                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3638                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           100.120121                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           443852                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          443852                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst       217237                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         217237                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst       217237                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          217237                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst       217237                       # number of overall hits
system.cpu4.icache.overall_hits::total         217237                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         3126                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         3126                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         3126                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          3126                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         3126                       # number of overall misses
system.cpu4.icache.overall_misses::total         3126                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst    297193500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    297193500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst    297193500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    297193500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst    297193500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    297193500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst       220363                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       220363                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst       220363                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       220363                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst       220363                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       220363                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.014186                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014186                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.014186                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014186                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.014186                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014186                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 95071.497121                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 95071.497121                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 95071.497121                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 95071.497121                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 95071.497121                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 95071.497121                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         3126                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         3126                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         3126                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         3126                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         3126                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         3126                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst    217148500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    217148500                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst    217148500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    217148500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst    217148500                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    217148500                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.014186                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.014186                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.014186                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.014186                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.014186                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.014186                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 69465.291107                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 69465.291107                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 69465.291107                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 69465.291107                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 69465.291107                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 69465.291107                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements             4683                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          997.021318                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             106329                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             5668                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            18.759527                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   997.021318                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.973654                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.973654                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          985                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          981                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.961914                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           167877                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          167877                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data        42542                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          42542                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data        32818                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         32818                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data          611                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          611                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data          673                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          673                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data        75360                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           75360                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data        75360                       # number of overall hits
system.cpu4.dcache.overall_hits::total          75360                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         2648                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2648                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         2105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2105                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          109                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data           40                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         4753                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4753                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         4753                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4753                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    245037485                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    245037485                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    199699477                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    199699477                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data     10601750                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     10601750                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data      2416993                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      2416993                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    444736962                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    444736962                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    444736962                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    444736962                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data        45190                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        45190                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data        34923                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        34923                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data          720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data          713                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          713                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data        80113                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        80113                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data        80113                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        80113                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.058597                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.058597                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.060275                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.060275                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.151389                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.151389                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.056101                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.056101                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.059329                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.059329                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.059329                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.059329                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 92536.814577                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 92536.814577                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 94869.110214                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 94869.110214                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 97263.761468                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 97263.761468                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 60424.825000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 60424.825000                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 93569.737429                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 93569.737429                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 93569.737429                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 93569.737429                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2976                       # number of writebacks
system.cpu4.dcache.writebacks::total             2976                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         2648                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         2648                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2105                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2105                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          109                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data           40                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total           40                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         4753                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4753                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         4753                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4753                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    176978515                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    176978515                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data    148035523                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    148035523                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      7706250                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      7706250                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data      1460007                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      1460007                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    325014038                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    325014038                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    325014038                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    325014038                       # number of overall MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::cpu4.data      5786000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      5786000                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::cpu4.data      5786000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      5786000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.058597                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.058597                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.060275                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.060275                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.151389                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.151389                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.056101                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.056101                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.059329                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.059329                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.059329                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.059329                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 66834.786631                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 66834.786631                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 70325.664133                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70325.664133                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 70699.541284                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70699.541284                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 36500.175000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 36500.175000                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 68380.820114                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 68380.820114                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 68380.820114                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 68380.820114                       # average overall mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                       33069                       # DTB read hits
system.cpu5.dtb.read_misses                       325                       # DTB read misses
system.cpu5.dtb.read_acv                           12                       # DTB read access violations
system.cpu5.dtb.read_accesses                    1822                       # DTB read accesses
system.cpu5.dtb.write_hits                      19259                       # DTB write hits
system.cpu5.dtb.write_misses                       38                       # DTB write misses
system.cpu5.dtb.write_acv                           9                       # DTB write access violations
system.cpu5.dtb.write_accesses                    875                       # DTB write accesses
system.cpu5.dtb.data_hits                       52328                       # DTB hits
system.cpu5.dtb.data_misses                       363                       # DTB misses
system.cpu5.dtb.data_acv                           21                       # DTB access violations
system.cpu5.dtb.data_accesses                    2697                       # DTB accesses
system.cpu5.itb.fetch_hits                      28186                       # ITB hits
system.cpu5.itb.fetch_misses                      125                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                  28311                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                         2343741                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     174815                       # Number of instructions committed
system.cpu5.committedOps                       174815                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               167964                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                   296                       # Number of float alu accesses
system.cpu5.num_func_calls                       4247                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        19164                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      167964                       # number of integer instructions
system.cpu5.num_fp_insts                          296                       # number of float instructions
system.cpu5.num_int_register_reads             223995                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            128069                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu5.num_mem_refs                        53459                       # number of memory refs
system.cpu5.num_load_insts                      33952                       # Number of load instructions
system.cpu5.num_store_insts                     19507                       # Number of store instructions
system.cpu5.num_idle_cycles              1848724.678927                       # Number of idle cycles
system.cpu5.num_busy_cycles              495016.321073                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.211208                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.788792                       # Percentage of idle cycles
system.cpu5.Branches                            25205                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                 2977      1.70%      1.70% # Class of executed instruction
system.cpu5.op_class::IntAlu                   109176     62.32%     64.01% # Class of executed instruction
system.cpu5.op_class::IntMult                     218      0.12%     64.14% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.14% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     24      0.01%     64.15% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      3      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.15% # Class of executed instruction
system.cpu5.op_class::MemRead                   35174     20.08%     84.23% # Class of executed instruction
system.cpu5.op_class::MemWrite                  19519     11.14%     95.37% # Class of executed instruction
system.cpu5.op_class::IprAccess                  8108      4.63%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    175199                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     192     33.05%     33.05% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     24      4.13%     37.18% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      0.52%     37.69% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    362     62.31%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 581                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      192     46.83%     46.83% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      24      5.85%     52.68% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      0.73%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     191     46.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  410                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             22227170000     94.84%     94.84% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               75800000      0.32%     95.16% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               23550000      0.10%     95.26% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             1110890000      4.74%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         23437410000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.527624                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.705680                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.15%      0.15% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58      8.57%      8.71% # number of callpals executed
system.cpu5.kern.callpal::tbi                       4      0.59%      9.31% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  462     68.24%     77.55% # number of callpals executed
system.cpu5.kern.callpal::rdps                     49      7.24%     84.79% # number of callpals executed
system.cpu5.kern.callpal::rti                      93     13.74%     98.52% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      1.33%     99.85% # number of callpals executed
system.cpu5.kern.callpal::imb                       1      0.15%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   677                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              151                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 68                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 68                      
system.cpu5.kern.mode_good::user                   68                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.450331                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.621005                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       54840020000     99.25%     99.25% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           414980000      0.75%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.icache.tags.replacements             1629                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2932937                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             2141                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1369.891172                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           352027                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          352027                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       173570                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         173570                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       173570                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          173570                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       173570                       # number of overall hits
system.cpu5.icache.overall_hits::total         173570                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         1629                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1629                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         1629                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1629                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         1629                       # number of overall misses
system.cpu5.icache.overall_misses::total         1629                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst    159827500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    159827500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst    159827500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    159827500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst    159827500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    159827500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst       175199                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       175199                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       175199                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       175199                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       175199                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       175199                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.009298                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009298                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.009298                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009298                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.009298                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009298                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 98113.873542                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 98113.873542                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 98113.873542                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 98113.873542                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 98113.873542                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 98113.873542                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         1629                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1629                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         1629                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1629                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         1629                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1629                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst    117021500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    117021500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst    117021500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    117021500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst    117021500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    117021500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.009298                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.009298                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.009298                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.009298                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.009298                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.009298                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 71836.402701                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 71836.402701                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 71836.402701                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 71836.402701                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 71836.402701                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 71836.402701                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements             2029                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          896.868041                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             584005                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2912                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           200.551168                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   896.868041                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.875848                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.875848                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          883                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          872                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.862305                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           108238                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          108238                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data        31464                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          31464                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data        17985                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         17985                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data          529                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          529                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data          524                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          524                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data        49449                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           49449                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data        49449                       # number of overall hits
system.cpu5.dcache.overall_hits::total          49449                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         1578                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1578                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data          783                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          783                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           44                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data           38                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         2361                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2361                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         2361                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2361                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    148859737                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    148859737                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     69446470                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     69446470                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      3610250                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      3610250                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data      2107992                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      2107992                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       216000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       216000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    218306207                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    218306207                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    218306207                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    218306207                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data        33042                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        33042                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data        18768                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        18768                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          573                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          562                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data        51810                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        51810                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data        51810                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        51810                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.047757                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.047757                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.041720                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.041720                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.076789                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.076789                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.067616                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.067616                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.045570                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.045570                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.045570                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.045570                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 94334.434094                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 94334.434094                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 88692.809706                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 88692.809706                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 82051.136364                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 82051.136364                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 55473.473684                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 55473.473684                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 92463.450657                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 92463.450657                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 92463.450657                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 92463.450657                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          977                       # number of writebacks
system.cpu5.dcache.writebacks::total              977                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         1578                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1578                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data          783                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          783                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data           44                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data           38                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           38                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         2361                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         2361                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         2361                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         2361                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    107754263                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    107754263                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     49959530                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     49959530                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      2503750                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      2503750                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data      1252008                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1252008                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    157713793                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    157713793                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    157713793                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    157713793                       # number of overall MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::cpu5.data      5988000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      5988000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::cpu5.data      5988000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      5988000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.047757                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.047757                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.041720                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.041720                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.076789                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.076789                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.067616                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.067616                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.045570                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.045570                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.045570                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.045570                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 68285.337769                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 68285.337769                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 63805.274585                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 63805.274585                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 56903.409091                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56903.409091                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 32947.578947                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 32947.578947                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 66799.573486                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 66799.573486                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 66799.573486                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 66799.573486                       # average overall mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                       92148                       # DTB read hits
system.cpu6.dtb.read_misses                       371                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                   34021                       # DTB read accesses
system.cpu6.dtb.write_hits                      93741                       # DTB write hits
system.cpu6.dtb.write_misses                      106                       # DTB write misses
system.cpu6.dtb.write_acv                           5                       # DTB write access violations
system.cpu6.dtb.write_accesses                  15515                       # DTB write accesses
system.cpu6.dtb.data_hits                      185889                       # DTB hits
system.cpu6.dtb.data_misses                       477                       # DTB misses
system.cpu6.dtb.data_acv                            5                       # DTB access violations
system.cpu6.dtb.data_accesses                   49536                       # DTB accesses
system.cpu6.itb.fetch_hits                     166878                       # ITB hits
system.cpu6.itb.fetch_misses                      152                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                 167030                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                         2379555                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                     493107                       # Number of instructions committed
system.cpu6.committedOps                       493107                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses               474463                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                  3618                       # Number of float alu accesses
system.cpu6.num_func_calls                      10287                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts        49985                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                      474463                       # number of integer instructions
system.cpu6.num_fp_insts                         3618                       # number of float instructions
system.cpu6.num_int_register_reads             680679                       # number of times the integer registers were read
system.cpu6.num_int_register_writes            326250                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                2367                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               2352                       # number of times the floating registers were written
system.cpu6.num_mem_refs                       187030                       # number of memory refs
system.cpu6.num_load_insts                      92987                       # Number of load instructions
system.cpu6.num_store_insts                     94043                       # Number of store instructions
system.cpu6.num_idle_cycles              832889.807958                       # Number of idle cycles
system.cpu6.num_busy_cycles              1546665.192042                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.649981                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.350019                       # Percentage of idle cycles
system.cpu6.Branches                            63931                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                 9947      2.02%      2.02% # Class of executed instruction
system.cpu6.op_class::IntAlu                   281215     56.97%     58.99% # Class of executed instruction
system.cpu6.op_class::IntMult                     706      0.14%     59.13% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     59.13% # Class of executed instruction
system.cpu6.op_class::FloatAdd                   1172      0.24%     59.37% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     59.37% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     59.37% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     59.37% # Class of executed instruction
system.cpu6.op_class::FloatDiv                    227      0.05%     59.42% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     59.42% # Class of executed instruction
system.cpu6.op_class::MemRead                   95470     19.34%     78.76% # Class of executed instruction
system.cpu6.op_class::MemWrite                  94115     19.07%     97.82% # Class of executed instruction
system.cpu6.op_class::IprAccess                 10737      2.18%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                    493589                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       9                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1638                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     341     38.88%     38.88% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     24      2.74%     41.62% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.11%     41.73% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    511     58.27%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 877                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      339     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      24      3.42%     51.71% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.14%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     338     48.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  702                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             22157560000     93.16%     93.16% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               83000000      0.35%     93.50% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                6830000      0.03%     93.53% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             1538130000      6.47%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         23785520000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.994135                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.661448                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.800456                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      0.72%      0.72% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      5.41%      6.13% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  728     74.36%     80.49% # number of callpals executed
system.cpu6.kern.callpal::rdps                     49      5.01%     85.50% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.10%     85.60% # number of callpals executed
system.cpu6.kern.callpal::rti                     124     12.67%     98.26% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      1.53%     99.80% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.20%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   979                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              176                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                100                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 99                      
system.cpu6.kern.mode_good::user                  100                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.721014                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel       66062600000     93.98%     93.98% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user          4229890000      6.02%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.icache.tags.replacements             5579                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.916889                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            3169733                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             6091                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           520.396158                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   511.916889                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.999838                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           992761                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          992761                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       488009                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         488009                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       488009                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          488009                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       488009                       # number of overall hits
system.cpu6.icache.overall_hits::total         488009                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         5581                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         5581                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         5581                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          5581                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         5581                       # number of overall misses
system.cpu6.icache.overall_misses::total         5581                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst    532796250                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    532796250                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst    532796250                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    532796250                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst    532796250                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    532796250                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst       493590                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       493590                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       493590                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       493590                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       493590                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       493590                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.011307                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.011307                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.011307                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.011307                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.011307                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.011307                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 95466.090306                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 95466.090306                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 95466.090306                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 95466.090306                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 95466.090306                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 95466.090306                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         5581                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         5581                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         5581                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         5581                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         5581                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         5581                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst    387935750                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    387935750                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst    387935750                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    387935750                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst    387935750                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    387935750                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.011307                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.011307                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.011307                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.011307                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.011307                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.011307                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 69510.078839                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 69510.078839                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 69510.078839                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 69510.078839                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 69510.078839                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 69510.078839                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements            11800                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          969.847479                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             332132                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12822                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            25.903291                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   969.847479                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.947117                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.947117                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          641                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           384805                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          384805                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data        86056                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          86056                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data        85593                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         85593                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data         1260                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1260                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         1301                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1301                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data       171649                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          171649                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       171649                       # number of overall hits
system.cpu6.dcache.overall_hits::total         171649                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         5174                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5174                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         6804                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6804                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          126                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          126                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data           75                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        11978                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         11978                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        11978                       # number of overall misses
system.cpu6.dcache.overall_misses::total        11978                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    508767992                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    508767992                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    644732218                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    644732218                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data     11476750                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     11476750                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data      4479988                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      4479988                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   1153500210                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1153500210                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   1153500210                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1153500210                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data        91230                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        91230                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data        92397                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        92397                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data         1386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data         1376                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1376                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       183627                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       183627                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       183627                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       183627                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.056714                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.056714                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.073639                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.073639                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.054506                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.054506                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.065230                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.065230                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.065230                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.065230                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 98331.656745                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 98331.656745                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 94757.821576                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 94757.821576                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 91085.317460                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 91085.317460                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 59733.173333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 59733.173333                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 96301.570379                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96301.570379                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 96301.570379                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96301.570379                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         7287                       # number of writebacks
system.cpu6.dcache.writebacks::total             7287                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         5174                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5174                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         6804                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         6804                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data          126                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data           74                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data        11978                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        11978                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data        11978                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        11978                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    370891008                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    370891008                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data    479849782                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    479849782                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data      8187250                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      8187250                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data      2722012                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      2722012                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    850740790                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    850740790                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    850740790                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    850740790                       # number of overall MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::cpu6.data      7058000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      7058000                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::cpu6.data      7058000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      7058000                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.056714                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.056714                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.073639                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.073639                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.053779                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.053779                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.065230                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.065230                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.065230                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.065230                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 71683.611906                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 71683.611906                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 70524.659318                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70524.659318                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 64978.174603                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64978.174603                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 36783.945946                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 36783.945946                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 71025.278845                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 71025.278845                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 71025.278845                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 71025.278845                       # average overall mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                        7514                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                       4164                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                       11678                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                       5119                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                   5119                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                         2343755                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      33470                       # Number of instructions committed
system.cpu7.committedOps                        33470                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                31882                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                       1444                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2256                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       31882                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads              43049                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             25228                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                        11703                       # number of memory refs
system.cpu7.num_load_insts                       7514                       # Number of load instructions
system.cpu7.num_store_insts                      4189                       # Number of store instructions
system.cpu7.num_idle_cycles              2251067.124301                       # Number of idle cycles
system.cpu7.num_busy_cycles              92687.875699                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.039547                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.960453                       # Percentage of idle cycles
system.cpu7.Branches                             4442                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  218      0.65%      0.65% # Class of executed instruction
system.cpu7.op_class::IntAlu                    19515     58.31%     58.96% # Class of executed instruction
system.cpu7.op_class::IntMult                     120      0.36%     59.32% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     59.32% # Class of executed instruction
system.cpu7.op_class::MemRead                    7691     22.98%     82.29% # Class of executed instruction
system.cpu7.op_class::MemWrite                   4189     12.52%     94.81% # Class of executed instruction
system.cpu7.op_class::IprAccess                  1737      5.19%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     33470                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      25                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       426                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                      97     25.66%     25.66% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     24      6.35%     32.01% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1      0.26%     32.28% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    256     67.72%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 378                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                       97     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      24     11.01%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1      0.46%     55.96% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                      96     44.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  218                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             22664140000     96.70%     96.70% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               72820000      0.31%     97.01% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                9970000      0.04%     97.05% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              690620000      2.95%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         23437550000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.576720                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  328     81.80%     81.80% # number of callpals executed
system.cpu7.kern.callpal::rdps                     48     11.97%     93.77% # number of callpals executed
system.cpu7.kern.callpal::rti                      25      6.23%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   401                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               25                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.icache.tags.replacements               48                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2838428                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              560                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          5068.621429                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            66988                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           66988                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        33422                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          33422                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        33422                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           33422                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        33422                       # number of overall hits
system.cpu7.icache.overall_hits::total          33422                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      4756250                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4756250                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      4756250                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4756250                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      4756250                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4756250                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        33470                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        33470                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        33470                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        33470                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        33470                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        33470                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.001434                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.001434                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.001434                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.001434                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.001434                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 99088.541667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 99088.541667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 99088.541667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 99088.541667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 99088.541667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 99088.541667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           48                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           48                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           48                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      3458750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      3458750                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      3458750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      3458750                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      3458750                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      3458750                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.001434                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.001434                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.001434                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.001434                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.001434                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 72057.291667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 72057.291667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 72057.291667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 72057.291667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 72057.291667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 72057.291667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements                6                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          854.330540                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              75718                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              812                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            93.248768                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   854.330540                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.834307                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.834307                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          802                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            23361                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           23361                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         7379                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           7379                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         4026                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          4026                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data           81                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data           66                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data        11405                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           11405                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data        11405                       # number of overall hits
system.cpu7.dcache.overall_hits::total          11405                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           46                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           24                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            8                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data           20                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           70                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           70                       # number of overall misses
system.cpu7.dcache.overall_misses::total           70                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      3084249                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      3084249                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1658982                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1658982                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data       617500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       617500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data      1016989                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      1016989                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data        72000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total        72000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      4743231                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4743231                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      4743231                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4743231                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         7425                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7425                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         4050                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         4050                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data        11475                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        11475                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data        11475                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        11475                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.006195                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.006195                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.005926                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005926                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.089888                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.089888                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.232558                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.232558                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.006100                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006100                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.006100                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006100                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 67048.891304                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 67048.891304                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 69124.250000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 69124.250000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 77187.500000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 77187.500000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 50849.450000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 50849.450000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 67760.442857                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 67760.442857                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 67760.442857                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 67760.442857                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           46                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           24                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            8                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data           19                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           70                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           70                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           70                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           70                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      2053751                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      2053751                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       891018                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       891018                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data       417500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       417500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data       501011                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       501011                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      2944769                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      2944769                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      2944769                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      2944769                       # number of overall MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::cpu7.data      5500000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      5500000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::cpu7.data      5500000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      5500000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.006195                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006195                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.005926                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.005926                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.089888                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.089888                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.220930                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.220930                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.006100                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006100                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.006100                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006100                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 44646.760870                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 44646.760870                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 37125.750000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 37125.750000                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 52187.500000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52187.500000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data        26369                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        26369                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 42068.128571                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 42068.128571                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 42068.128571                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 42068.128571                       # average overall mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
