{
    "CMSSW_7_0_X_2014-09-05-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-05-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-04-1000": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-09-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-10-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-11-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-05-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-04-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-09-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-05-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-04-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-07-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-09-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-06-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-04-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-07-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_2_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-05-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-06-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-07-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-08-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-05-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-10-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_DEVEL_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-06-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-09-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-08-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-07-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-04-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-09-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_2_CLANG_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-11-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-10-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-10-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-10-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-05-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-06-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-10-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_2014-09-09-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-08-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-04-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-08-1400": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-09-08-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-11-0200": "slc5_amd64_gcc462", 
    "CMSSW_7_1_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-05-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-10-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-07-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-05-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_0_X_2014-09-10-0200": "slc5_amd64_gcc481,slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-06-1400": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_1_DEVEL_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-08-1400": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-08-1400": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-05-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-11-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-05-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-04-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_DEVEL_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-09-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-07-1400": "slc5_amd64_gcc472", 
    "CMSSW_5_3_X_2014-09-09-1800": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_CLANG_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-10-0200": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_THREADED_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-08-1000": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-09-07-0200": "slc6_amd64_gcc472,slc5_amd64_gcc472", 
    "CMSSW_6_2_X_SLHC_2014-09-08-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_2_X_2014-09-09-0200": "slc6_amd64_gcc491,slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_CLANG_X_2014-09-05-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-09-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-10-1400": "slc5_amd64_gcc462,slc6_amd64_gcc472", 
    "CMSSW_7_2_GEANT10_X_2014-09-04-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-07-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_GEANT10_X_2014-09-08-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_DEVEL_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-07-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_ROOT6_X_2014-09-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_THREADED_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2014-09-09-1400": "slc5_amd64_gcc462", 
    "CMSSW_7_1_DEVEL_X_2014-09-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-09-0200": "slc5_amd64_gcc472", 
    "CMSSW_7_1_X_2014-09-09-1800": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-09-07-0200": "slc5_amd64_gcc472"
}