Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  8 12:57:42 2024
| Host         : DESKTOP-FC0OD32 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RISCV_RB_bd_wrapper_control_sets_placed.rpt
| Design       : RISCV_RB_bd_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   122 |
|    Minimum number of control sets                        |   122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   255 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   122 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     3 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             500 |          127 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             475 |          141 |
| Yes          | No                    | No                     |             457 |           97 |
| Yes          | No                    | Yes                    |             992 |          399 |
| Yes          | Yes                   | No                     |             353 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                            Enable Signal                                                                            |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/ce/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                     | RISCV_RB_bd_i/ce/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                               |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                       | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/ce/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                               |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                2 |              4 |         2.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/clk/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                            |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | RISCV_RB_bd_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/RWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                     | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                     | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                     | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                               |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                   | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                    | RISCV_RB_bd_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                    | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                             |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                    | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                               |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/RWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                    | RISCV_RB_bd_i/RWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                  | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/ce/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                       | RISCV_RB_bd_i/ce/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                 |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/clk/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                    | RISCV_RB_bd_i/clk/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/clk/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | RISCV_RB_bd_i/clk/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                   | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                    | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/RWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                      | RISCV_RB_bd_i/RWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                |                1 |              4 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                              | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                1 |              5 |         5.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                               | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                1 |              5 |         5.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                              | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                1 |              5 |         5.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                           |                1 |              5 |         5.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                           |                1 |              5 |         5.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rd/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                            |                1 |              5 |         5.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                1 |              6 |         6.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                               | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                2 |              6 |         3.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                               | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                1 |              6 |         6.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | RISCV_RB_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                2 |             12 |         6.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                4 |             12 |         3.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                            |                3 |             12 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                4 |             12 |         3.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                2 |             14 |         7.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                2 |             14 |         7.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                            |                6 |             15 |         2.50 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                            |                3 |             16 |         5.33 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             18 |         3.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | RISCV_RB_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             19 |         3.17 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/clk/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                              |                5 |             20 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/RWr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                              |                5 |             20 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/ce/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                               |                7 |             20 |         2.86 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                              |                7 |             20 |         2.86 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                7 |             21 |         3.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rd/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                               |                6 |             21 |         3.50 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                              |                6 |             21 |         3.50 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                            |                7 |             21 |         3.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                            |                8 |             24 |         3.00 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0//i__n_0                                                                                                                                 | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               11 |             32 |         2.91 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[11]_50                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               16 |             32 |         2.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                            | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                5 |             32 |         6.40 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                             | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |                7 |             32 |         4.57 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[26]_35                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               14 |             32 |         2.29 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[16]_45                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               20 |             32 |         1.60 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[15]_46                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               13 |             32 |         2.46 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[19]_42                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               11 |             32 |         2.91 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[23]_38                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               12 |             32 |         2.67 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[27]_34                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               12 |             32 |         2.67 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[4]_57                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               12 |             32 |         2.67 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                             | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                5 |             32 |         6.40 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[9]_52                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               15 |             32 |         2.13 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[1]_60                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               23 |             32 |         1.39 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                              | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               12 |             32 |         2.67 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[21]_40                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |                7 |             32 |         4.57 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[2]_59                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               17 |             32 |         1.88 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[14]_47                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               13 |             32 |         2.46 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[12]_49                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               13 |             32 |         2.46 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[30]_31                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               10 |             32 |         3.20 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[10]_51                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               18 |             32 |         1.78 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[28]_33                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               12 |             32 |         2.67 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[6]_55                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |                8 |             32 |         4.00 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[17]_44                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               16 |             32 |         2.00 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[24]_37                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               19 |             32 |         1.68 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[20]_41                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               13 |             32 |         2.46 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[3]_58                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               11 |             32 |         2.91 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[7]_54                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |                8 |             32 |         4.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                        |                9 |             32 |         3.56 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/WBDat/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                         |                6 |             32 |         5.33 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                        |               10 |             32 |         3.20 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[8]_53                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |                7 |             32 |         4.57 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[25]_36                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               17 |             32 |         1.88 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[18]_43                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               11 |             32 |         2.91 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[22]_39                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               13 |             32 |         2.46 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[13]_48                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |               11 |             32 |         2.91 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                              | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               12 |             32 |         2.67 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[5]_56                                                                                                                           | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |                9 |             32 |         3.56 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                             | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |                5 |             32 |         6.40 |
|  RISCV_RB_bd_i/clk/U0/gpio_core_1/gpio_io_o_BUFG[0] | RISCV_RB_bd_i/RISCV_RB_0/U0/NSArray[29]_32                                                                                                                          | RISCV_RB_bd_i/rst/U0/gpio_core_1/gpio_io_o[0]                                                                                                              |                7 |             32 |         4.57 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             34 |         3.78 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                            |               10 |             35 |         3.50 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                7 |             47 |         6.71 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                7 |             47 |         6.71 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs2D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               15 |             47 |         3.13 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/rs1D/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                             |               14 |             47 |         3.36 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     | RISCV_RB_bd_i/WBDat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                            |               14 |             47 |         3.36 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                9 |             48 |         5.33 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |                9 |             48 |         5.33 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                8 |             48 |         6.00 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  | RISCV_RB_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                9 |             48 |         5.33 |
|  RISCV_RB_bd_i/processing_system7_0/inst/FCLK_CLK0  |                                                                                                                                                                     |                                                                                                                                                            |              128 |            501 |         3.91 |
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


