<profile>

<section name = "Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_93_3'" level="0">
<item name = "Date">Tue Mar  4 21:31:46 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Crypto</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 3.254 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2051, 2051, 16.408 us, 16.408 us, 2051, 2051, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_93_3">2049, 2049, 3, 1, 1, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 105, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln93_fu_116_p2">+, 0, 0, 12, 12, 1</column>
<column name="icmp_ln93_fu_110_p2">icmp, 0, 0, 14, 12, 13</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 12, 24</column>
<column name="j_2_fu_46">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="INTTTwiddleIn_load_reg_173">32, 0, 32, 0</column>
<column name="NTTTwiddleIn_load_reg_168">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="j_2_fu_46">12, 0, 12, 0</column>
<column name="j_reg_149">12, 0, 12, 0</column>
<column name="j_reg_149_pp0_iter1_reg">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Crypto_Pipeline_VITIS_LOOP_93_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Crypto_Pipeline_VITIS_LOOP_93_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Crypto_Pipeline_VITIS_LOOP_93_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Crypto_Pipeline_VITIS_LOOP_93_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Crypto_Pipeline_VITIS_LOOP_93_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Crypto_Pipeline_VITIS_LOOP_93_3, return value</column>
<column name="INTTTWiddleRAM_address0">out, 11, ap_memory, INTTTWiddleRAM, array</column>
<column name="INTTTWiddleRAM_ce0">out, 1, ap_memory, INTTTWiddleRAM, array</column>
<column name="INTTTWiddleRAM_we0">out, 1, ap_memory, INTTTWiddleRAM, array</column>
<column name="INTTTWiddleRAM_d0">out, 32, ap_memory, INTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_address0">out, 11, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_ce0">out, 1, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_we0">out, 1, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTWiddleRAM_d0">out, 32, ap_memory, NTTTWiddleRAM, array</column>
<column name="NTTTwiddleIn_address0">out, 13, ap_memory, NTTTwiddleIn, array</column>
<column name="NTTTwiddleIn_ce0">out, 1, ap_memory, NTTTwiddleIn, array</column>
<column name="NTTTwiddleIn_q0">in, 32, ap_memory, NTTTwiddleIn, array</column>
<column name="INTTTwiddleIn_address0">out, 13, ap_memory, INTTTwiddleIn, array</column>
<column name="INTTTwiddleIn_ce0">out, 1, ap_memory, INTTTwiddleIn, array</column>
<column name="INTTTwiddleIn_q0">in, 32, ap_memory, INTTTwiddleIn, array</column>
</table>
</item>
</section>
</profile>
