Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2_AR000035847 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb  6 11:19:37 2024
| Host         : ETSB-153 running 64-bit major release  (build 9200)
| Command      : report_utilization -file mipi_block_top_wrapper_utilization_placed.rpt -pb mipi_block_top_wrapper_utilization_placed.pb
| Design       : mipi_block_top_wrapper
| Device       : xcau25p-ffvb676-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  8834 |     0 |          0 |    141000 |  6.27 |
|   LUT as Logic             |  7900 |     0 |          0 |    141000 |  5.60 |
|   LUT as Memory            |   934 |     0 |          0 |     99840 |  0.94 |
|     LUT as Distributed RAM |   552 |     0 |            |           |       |
|     LUT as Shift Register  |   382 |     0 |            |           |       |
| CLB Registers              | 14348 |     0 |          0 |    282000 |  5.09 |
|   Register as Flip Flop    | 14348 |     0 |          0 |    282000 |  5.09 |
|   Register as Latch        |     0 |     0 |          0 |    282000 |  0.00 |
| CARRY8                     |   129 |     0 |          0 |     27120 |  0.48 |
| F7 Muxes                   |   172 |     0 |          0 |    108480 |  0.16 |
| F8 Muxes                   |    77 |     0 |          0 |     54240 |  0.14 |
| F9 Muxes                   |     0 |     0 |          0 |     27120 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 158   |          Yes |           - |          Set |
| 589   |          Yes |           - |        Reset |
| 237   |          Yes |         Set |            - |
| 13364 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2329 |     0 |          0 |     27120 |  8.59 |
|   CLBL                                     |  1311 |     0 |            |           |       |
|   CLBM                                     |  1018 |     0 |            |           |       |
| LUT as Logic                               |  7900 |     0 |          0 |    141000 |  5.60 |
|   using O5 output only                     |   304 |       |            |           |       |
|   using O6 output only                     |  5840 |       |            |           |       |
|   using O5 and O6                          |  1756 |       |            |           |       |
| LUT as Memory                              |   934 |     0 |          0 |     99840 |  0.94 |
|   LUT as Distributed RAM                   |   552 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   420 |       |            |           |       |
|     using O5 and O6                        |   132 |       |            |           |       |
|   LUT as Shift Register                    |   382 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   126 |       |            |           |       |
|     using O5 and O6                        |   256 |       |            |           |       |
| CLB Registers                              | 14348 |     0 |          0 |    282000 |  5.09 |
|   Register driven from within the CLB      |  6152 |       |            |           |       |
|   Register driven from outside the CLB     |  8196 |       |            |           |       |
|     LUT in front of the register is unused |  5939 |       |            |           |       |
|     LUT in front of the register is used   |  2257 |       |            |           |       |
| Unique Control Sets                        |   723 |       |          0 |     54240 |  1.33 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   66 |     0 |          0 |       300 | 22.00 |
|   RAMB36/FIFO*    |   36 |     0 |          0 |       300 | 12.00 |
|     RAMB36E2 only |   36 |       |            |           |       |
|   RAMB18          |   60 |     0 |          0 |       600 | 10.00 |
|     RAMB18E2 only |   60 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1200 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   15 |    15 |          0 |       280 |  5.36 |
| HPIOB_M          |    8 |     8 |          0 |        96 |  8.33 |
|   INPUT          |    8 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    7 |     7 |          0 |        96 |  7.29 |
|   INPUT          |    6 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        36 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        36 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    6 |     6 |          0 |        96 |  6.25 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    6 |     0 |          0 |        32 | 18.75 |
| BITSLICE_RX_TX   |    8 |     8 |          0 |      1248 |  0.64 |
|   RX_BITSLICE    |    7 |     7 |            |           |       |
|   OSERDES        |    1 |     1 |            |           |       |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       256 |  3.13 |
|   BUFGCE             |    8 |     0 |          0 |       112 |  7.14 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    2 |     0 |          0 |         4 | 50.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTYE4_CHANNEL   |    0 |     0 |          0 |        12 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         6 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 13364 |            Register |
| LUT6             |  3807 |                 CLB |
| LUT3             |  1521 |                 CLB |
| LUT4             |  1461 |                 CLB |
| LUT5             |  1363 |                 CLB |
| LUT2             |  1130 |                 CLB |
| FDCE             |   589 |            Register |
| LUT1             |   374 |                 CLB |
| SRL16E           |   347 |                 CLB |
| SRLC32E          |   285 |                 CLB |
| RAMS64E          |   256 |                 CLB |
| FDSE             |   237 |            Register |
| RAMD32           |   236 |                 CLB |
| MUXF7            |   172 |                 CLB |
| RAMD64E          |   160 |                 CLB |
| FDPE             |   158 |            Register |
| CARRY8           |   129 |                 CLB |
| MUXF8            |    77 |                 CLB |
| RAMB18E2         |    60 |            BLOCKRAM |
| RAMB36E2         |    36 |            BLOCKRAM |
| RAMS32           |    32 |                 CLB |
| IBUFCTRL         |     8 |              Others |
| BUFGCE           |     8 |               Clock |
| RX_BITSLICE      |     7 |                 I/O |
| SRLC16E          |     6 |                 CLB |
| BITSLICE_CONTROL |     6 |                 I/O |
| DPHY_DIFFINBUF   |     5 |              Others |
| MMCME4_ADV       |     2 |               Clock |
| INBUF            |     2 |                 I/O |
| PLLE4_ADV        |     1 |               Clock |
| OSERDESE3        |     1 |                 I/O |
| OBUF             |     1 |                 I/O |
| DIFFINBUF        |     1 |                 I/O |
| BSCANE2          |     1 |       Configuration |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------+------+
|    Ref Name    | Used |
+----------------+------+
| u_ila_1        |    1 |
| u_ila_0        |    1 |
| mipi_block_top |    1 |
| dbg_hub        |    1 |
+----------------+------+


