<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="AXI_UART_auto_pc_1_synth_1" LaunchDir="C:/Verilog-lab/AXI_UART/AXI_UART.runs/AXI_UART_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_UART_my_uart_rx_0_1_synth_1" LaunchDir="C:/Verilog-lab/AXI_UART/AXI_UART.runs/AXI_UART_my_uart_rx_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_UART_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/Verilog-lab/AXI_UART/AXI_UART.runs/AXI_UART_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_UART_processing_system7_0_1_synth_1" LaunchDir="C:/Verilog-lab/AXI_UART/AXI_UART.runs/AXI_UART_processing_system7_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_UART_myip_slave_lite_v1_0_0_1_synth_1" LaunchDir="C:/Verilog-lab/AXI_UART/AXI_UART.runs/AXI_UART_myip_slave_lite_v1_0_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="AXI_UART_my_uart_tx_0_1_synth_1" LaunchDir="C:/Verilog-lab/AXI_UART/AXI_UART.runs/AXI_UART_my_uart_tx_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Verilog-lab/AXI_UART/AXI_UART.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="AXI_UART_auto_pc_1_synth_1"/>
		<Parent Id="AXI_UART_my_uart_rx_0_1_synth_1"/>
		<Parent Id="AXI_UART_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="AXI_UART_processing_system7_0_1_synth_1"/>
		<Parent Id="AXI_UART_myip_slave_lite_v1_0_0_1_synth_1"/>
		<Parent Id="AXI_UART_my_uart_tx_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

