// Seed: 1355953168
module module_0 (
    output uwire id_0,
    output wand  id_1
);
  logic id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd64,
    parameter id_15 = 32'd97,
    parameter id_2  = 32'd7
) (
    output uwire id_0,
    output supply1 id_1,
    input tri0 _id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wire id_5,
    input supply1 id_6
    , id_14,
    input tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input uwire _id_12
);
  logic [-1 : id_12] _id_15;
  module_0 modCall_1 (
      id_5,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire [id_2 : ""] id_16, id_17, id_18, id_19, id_20, id_21;
  wire [(  -1 'b0 ) : id_15] id_22;
endmodule
