
*** Running vivado
    with args -log system_san_cnt_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_san_cnt_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_san_cnt_0_0.tcl -notrace
Command: synth_design -top system_san_cnt_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 386.609 ; gain = 102.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_san_cnt_0_0' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_san_cnt_0_0/synth/system_san_cnt_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'san_cnt_v1_0' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/hdl/san_cnt_v1_0.v:4]
	Parameter COUNT_DEPTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'san_cnt_v1_0_S_AXI' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/hdl/san_cnt_v1_0_S_AXI.v:4]
	Parameter COUNT_DEPTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/hdl/san_cnt_v1_0_S_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/hdl/san_cnt_v1_0_S_AXI.v:374]
INFO: [Synth 8-6157] synthesizing module 'san_cnt' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/src/san_cnt.v:23]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLK_1S bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'san_cnt' (1#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/src/san_cnt.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'axi_awaddr' does not match port width (3) of module 'san_cnt' [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/hdl/san_cnt_v1_0_S_AXI.v:412]
INFO: [Synth 8-6155] done synthesizing module 'san_cnt_v1_0_S_AXI' (2#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/hdl/san_cnt_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'san_cnt_v1_0' (3#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ipshared/e91a/hdl/san_cnt_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_san_cnt_0_0' (4#1) [d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_san_cnt_0_0/synth/system_san_cnt_0_0.v:57]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design san_cnt has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design san_cnt_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 442.340 ; gain = 158.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 442.340 ; gain = 158.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 442.340 ; gain = 158.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 786.402 ; gain = 0.312
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 786.402 ; gain = 502.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 786.402 ; gain = 502.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 786.402 ; gain = 502.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "EXT_IRQ_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "EXT_IRQ_RST" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 786.402 ; gain = 502.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module san_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module san_cnt_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/san_cnt_v1_0_S_AXI_inst/U1/EXT_IRQ_EN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design system_san_cnt_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/san_cnt_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/san_cnt_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/san_cnt_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/san_cnt_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_san_cnt_0_0.
INFO: [Synth 8-3332] Sequential element (inst/san_cnt_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_san_cnt_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 786.402 ; gain = 502.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:32 . Memory (MB): peak = 788.625 ; gain = 504.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:32 . Memory (MB): peak = 788.699 ; gain = 504.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:32 . Memory (MB): peak = 799.164 ; gain = 515.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:33 . Memory (MB): peak = 799.164 ; gain = 515.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:33 . Memory (MB): peak = 799.164 ; gain = 515.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:01:33 . Memory (MB): peak = 799.164 ; gain = 515.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:01:33 . Memory (MB): peak = 799.164 ; gain = 515.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:01:33 . Memory (MB): peak = 799.164 ; gain = 515.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:01:33 . Memory (MB): peak = 799.164 ; gain = 515.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     2|
|5     |LUT4   |    44|
|6     |LUT5   |    40|
|7     |LUT6   |     5|
|8     |FDRE   |   111|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   213|
|2     |  inst                      |san_cnt_v1_0       |   213|
|3     |    san_cnt_v1_0_S_AXI_inst |san_cnt_v1_0_S_AXI |   213|
|4     |      U1                    |san_cnt            |   124|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:01:33 . Memory (MB): peak = 799.164 ; gain = 515.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:21 . Memory (MB): peak = 799.164 ; gain = 171.203
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:34 . Memory (MB): peak = 799.164 ; gain = 515.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:37 . Memory (MB): peak = 812.758 ; gain = 540.363
INFO: [Common 17-1381] The checkpoint 'D:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/system_san_cnt_0_0_synth_1/system_san_cnt_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_san_cnt_0_0/system_san_cnt_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/system_san_cnt_0_0_synth_1/system_san_cnt_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_san_cnt_0_0_utilization_synth.rpt -pb system_san_cnt_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 812.758 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  4 18:05:42 2023...
