{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3"
                    },
                    {
                        "type": "VIO_V2",
                        "name": "data_process_top/hardcode_prach/vio_hc_data",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "6B073FBB9A67569297C181B7B8EE9506",
                        "pins": [
                            {
                                "name": "probe_out0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "data_process_top/hardcode_prach/switch_data",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 1,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "data_process_top/hardcode_prach/period_gen",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "data_process_top/hardcode_prach/period_gen[7]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/period_gen[6]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/period_gen[5]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/period_gen[4]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/period_gen[3]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/period_gen[2]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/period_gen[1]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/period_gen[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 2,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "data_process_top/hardcode_prach/slot_gen_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "data_process_top/hardcode_prach/slot_gen_data[7]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/slot_gen_data[6]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/slot_gen_data[5]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/slot_gen_data[4]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/slot_gen_data[3]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/slot_gen_data[2]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/slot_gen_data[1]"
                                            },
                                            {
                                                "name": "data_process_top/hardcode_prach/slot_gen_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "VIO_V2",
                        "name": "data_process_top/vio_dbfs",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "6857DD115D7B5C2B80F58058F290F9ED",
                        "pins": [
                            {
                                "name": "probe_out0",
                                "id": 3,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "data_process_top/counter_size",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "data_process_top/counter_size[15]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[14]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[13]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[12]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[11]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[10]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[9]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[8]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[7]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[6]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[5]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[4]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[3]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[2]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[1]"
                                            },
                                            {
                                                "name": "data_process_top/counter_size[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 2,
                            "bscan_switch_index": 0
                        },
                        "uuid": "C5DE2E69428A511484D0EDEA0AA4E9CF",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[127]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[126]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[125]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[124]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[123]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[122]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[121]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[120]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[119]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[118]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[117]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[116]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[115]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[114]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[113]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[112]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[111]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[110]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[109]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[108]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[107]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[106]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[105]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[104]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[103]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[102]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[101]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[100]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[99]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[98]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[97]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[96]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[95]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[94]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[93]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[92]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[91]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[90]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[89]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[88]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[87]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[86]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[85]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[84]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[83]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[82]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[81]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[80]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[79]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[78]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[77]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[76]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[75]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[74]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[73]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[72]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[71]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[70]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[69]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[68]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[67]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[66]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[65]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[64]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[63]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[62]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[61]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[60]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[59]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[58]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[57]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[56]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[55]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[54]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[53]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[52]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[51]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[50]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[49]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[48]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[47]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[46]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[45]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[44]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[43]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[42]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[41]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[40]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[39]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[38]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[37]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[36]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[35]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[34]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[33]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[32]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[31]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[30]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[29]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[28]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[27]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[26]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[25]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[24]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[23]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[22]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[21]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[20]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[19]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[18]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[17]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[16]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[15]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[14]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[13]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[12]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[11]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[10]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[9]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[8]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[7]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[6]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[5]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/PCIe_OUT/ila_fifo_out/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "pdsch_width_conv_be_M_AXIS",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 8,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 7,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 6,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 3,
                            "bscan_switch_index": 0
                        },
                        "uuid": "D19B74A93E095E1B80D16DE4DED93E0B",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_ar_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_ar_cnt[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_ar_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_araddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_araddr[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_araddr[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_araddr[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_araddr[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_araddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_arprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_arprot[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_arprot[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_arprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_aw_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_aw_cnt[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_aw_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awaddr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awaddr[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awaddr[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awaddr[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awaddr[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awaddr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 2,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awprot",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awprot[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awprot[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_awprot[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_b_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_b_cnt[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_b_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_bresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_bresp[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_bresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_r_cnt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_r_cnt[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_r_cnt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[31]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[30]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[29]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[28]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[27]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[26]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[25]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[24]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[23]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[22]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[21]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[20]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[19]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[18]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[17]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[16]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[15]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[14]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[13]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[12]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[11]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[10]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[9]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[8]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[7]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[6]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[5]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rresp",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rresp[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_rresp[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[31]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[30]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[29]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[28]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[27]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[26]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[25]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[24]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[23]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[22]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[21]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[20]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[19]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[18]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[17]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[16]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[15]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[14]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[13]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[12]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[11]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[10]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[9]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[8]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[7]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[6]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[5]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wstrb",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wstrb[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wstrb[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wstrb[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_wstrb[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_aw_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_aw_ctrl[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_aw_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_w_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_w_ctrl[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_w_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_b_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_b_ctrl[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_b_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_ar_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_ar_ctrl[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_ar_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 26,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 1,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_r_ctrl",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_r_ctrl[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_cfg/inst/net_slot_0_axi_r_ctrl[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXI",
                                "vlnv": "xilinx.com:interface:aximm:1.0",
                                "connectedBus": "s_axi_0_1",
                                "protocol": "AXI4LITE",
                                "port_maps": [
                                    {
                                        "logical_port": "ARADDR",
                                        "physical_pin": {
                                            "id": 10,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 5
                                        }
                                    },
                                    {
                                        "logical_port": "ARPROT",
                                        "physical_pin": {
                                            "id": 11,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "ARREADY",
                                        "physical_pin": {
                                            "id": 25,
                                            "name": "probe16",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "ARVALID",
                                        "physical_pin": {
                                            "id": 25,
                                            "name": "probe16",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWADDR",
                                        "physical_pin": {
                                            "id": 13,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 5
                                        }
                                    },
                                    {
                                        "logical_port": "AWPROT",
                                        "physical_pin": {
                                            "id": 14,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 3
                                        }
                                    },
                                    {
                                        "logical_port": "AWREADY",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe13",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "AWVALID",
                                        "physical_pin": {
                                            "id": 22,
                                            "name": "probe13",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BREADY",
                                        "physical_pin": {
                                            "id": 24,
                                            "name": "probe15",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "BRESP",
                                        "physical_pin": {
                                            "id": 16,
                                            "name": "probe7",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "BVALID",
                                        "physical_pin": {
                                            "id": 24,
                                            "name": "probe15",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RDATA",
                                        "physical_pin": {
                                            "id": 18,
                                            "name": "probe9",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "RREADY",
                                        "physical_pin": {
                                            "id": 26,
                                            "name": "probe17",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "RRESP",
                                        "physical_pin": {
                                            "id": 19,
                                            "name": "probe10",
                                            "leftBit": 0,
                                            "width": 2
                                        }
                                    },
                                    {
                                        "logical_port": "RVALID",
                                        "physical_pin": {
                                            "id": 26,
                                            "name": "probe17",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WDATA",
                                        "physical_pin": {
                                            "id": 20,
                                            "name": "probe11",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "WREADY",
                                        "physical_pin": {
                                            "id": 23,
                                            "name": "probe14",
                                            "leftBit": 1,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "WSTRB",
                                        "physical_pin": {
                                            "id": 21,
                                            "name": "probe12",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "WVALID",
                                        "physical_pin": {
                                            "id": 23,
                                            "name": "probe14",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 4,
                            "bscan_switch_index": 0
                        },
                        "uuid": "9141C3F7DC345CA1AE76F970E5E64A35",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 27,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[127]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[126]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[125]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[124]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[123]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[122]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[121]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[120]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[119]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[118]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[117]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[116]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[115]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[114]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[113]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[112]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[111]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[110]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[109]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[108]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[107]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[106]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[105]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[104]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[103]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[102]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[101]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[100]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[99]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[98]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[97]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[96]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[95]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[94]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[93]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[92]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[91]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[90]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[89]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[88]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[87]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[86]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[85]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[84]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[83]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[82]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[81]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[80]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[79]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[78]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[77]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[76]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[75]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[74]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[73]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[72]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[71]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[70]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[69]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[68]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[67]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[66]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[65]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[64]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[63]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[62]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[61]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[60]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[59]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[58]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[57]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[56]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[55]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[54]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[53]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[52]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[51]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[50]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[49]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[48]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[47]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[46]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[45]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[44]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[43]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[42]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[41]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[40]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[39]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[38]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[37]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[36]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[35]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[34]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[33]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[32]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[31]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[30]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[29]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[28]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[27]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[26]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[25]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[24]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[23]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[22]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[21]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[20]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[19]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[18]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[17]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[16]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 28,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[15]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[14]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[13]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[12]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[11]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[10]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[9]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[8]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[7]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[6]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[5]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 29,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 30,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 31,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_in/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axis_broadcaster_0_M01_AXIS",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 27,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 28,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 31,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 30,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 29,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 5,
                            "bscan_switch_index": 0
                        },
                        "uuid": "591034B3BE4C59299743505F87C06ED6",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 32,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 127,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[127]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[126]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[125]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[124]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[123]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[122]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[121]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[120]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[119]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[118]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[117]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[116]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[115]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[114]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[113]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[112]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[111]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[110]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[109]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[108]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[107]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[106]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[105]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[104]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[103]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[102]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[101]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[100]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[99]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[98]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[97]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[96]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[95]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[94]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[93]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[92]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[91]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[90]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[89]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[88]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[87]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[86]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[85]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[84]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[83]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[82]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[81]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[80]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[79]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[78]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[77]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[76]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[75]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[74]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[73]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[72]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[71]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[70]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[69]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[68]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[67]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[66]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[65]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[64]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[63]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[62]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[61]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[60]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[59]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[58]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[57]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[56]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[55]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[54]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[53]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[52]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[51]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[50]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[49]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[48]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[47]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[46]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[45]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[44]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[43]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[42]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[41]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[40]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[39]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[38]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[37]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[36]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[35]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[34]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[33]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[32]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[31]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[30]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[29]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[28]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[27]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[26]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[25]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[24]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[23]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[22]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[21]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[20]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[19]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[18]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[17]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[16]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 33,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[15]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[14]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[13]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[12]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[11]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[10]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[9]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[8]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[7]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[6]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[5]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[4]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 34,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 35,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "pcie_xdma_sys_i/pcie_xdma_sys_i/pdsch/ila_pdsch_out/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "sys_monitor_pdsch_out",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 32,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 128
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 33,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 35,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 34,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}