

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2'
================================================================
* Date:           Fri May 24 01:07:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_2  |        ?|        ?|        20|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    489|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    100|    -|
|Register         |        -|    -|    1886|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1886|    717|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln131_fu_210_p2                 |         +|   0|  0|   14|           6|           1|
    |add_ln135_1_fu_261_p2               |         +|   0|  0|   71|          64|           3|
    |add_ln135_fu_246_p2                 |         +|   0|  0|   71|          64|          64|
    |final_m2s_len_1_fu_302_p2           |         +|   0|  0|   39|          32|           2|
    |and_ln134_fu_225_p2                 |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op101_read_state19     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op102_read_state19     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op67_readreq_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op70_readreq_state3    |       and|   0|  0|    2|           1|           1|
    |out_val_last_V_fu_291_p2            |       and|   0|  0|    2|           1|           1|
    |icmp_ln131_fu_205_p2                |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln134_fu_219_p2                |      icmp|   0|  0|   18|          32|          11|
    |icmp_ln140_1_fu_286_p2              |      icmp|   0|  0|   18|          32|          32|
    |icmp_ln140_fu_280_p2                |      icmp|   0|  0|   18|          32|           6|
    |icmp_ln145_fu_297_p2                |      icmp|   0|  0|   18|          32|          32|
    |lshr_ln135_fu_338_p2                |      lshr|   0|  0|  182|          64|          64|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|    2|           1|           1|
    |ap_block_state19_pp0_stage0_iter18  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io                  |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|    2|           1|           2|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0|  489|         401|         259|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter20_phi_ln108_reg_171  |  14|          3|   64|        192|
    |final_m2s_len_fu_90                      |   9|          2|   32|         64|
    |gmem1_blk_n_AR                           |   9|          2|    1|          2|
    |gmem1_blk_n_R                            |   9|          2|    1|          2|
    |i_fu_94                                  |   9|          2|    6|         12|
    |m_axi_gmem1_ARADDR                       |  14|          3|   64|        192|
    |outbuf_blk_n                             |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 100|         22|  172|        472|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln134_reg_406                        |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_phi_ln108_reg_171   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_phi_ln108_reg_171  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_phi_ln108_reg_171   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_phi_ln108_reg_171   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_phi_ln108_reg_171   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_phi_ln108_reg_171   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_phi_ln108_reg_171   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_phi_ln108_reg_171   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_phi_ln108_reg_171   |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_phi_ln108_reg_171   |  64|   0|   64|          0|
    |final_m2s_len_fu_90                      |  32|   0|   32|          0|
    |gmem1_addr_1_read_reg_442                |  64|   0|   64|          0|
    |gmem1_addr_read_reg_447                  |  64|   0|   64|          0|
    |i_fu_94                                  |   6|   0|    6|          0|
    |icmp_ln131_reg_402                       |   1|   0|    1|          0|
    |icmp_ln145_reg_425                       |   1|   0|    1|          0|
    |out_val_last_V_reg_420                   |   1|   0|    1|          0|
    |select_ln111_cast_cast_reg_397           |  12|   0|   32|         20|
    |trunc_ln3_reg_415                        |  61|   0|   61|          0|
    |trunc_ln4_reg_410                        |  61|   0|   61|          0|
    |zext_ln131_cast_reg_392                  |   6|   0|   64|         58|
    |and_ln134_reg_406                        |  64|  32|    1|          0|
    |icmp_ln131_reg_402                       |  64|  32|    1|          0|
    |icmp_ln145_reg_425                       |  64|  32|    1|          0|
    |out_val_last_V_reg_420                   |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1886| 128| 1712|         78|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    8|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   64|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|   10|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                                                gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                                                gmem1|       pointer|
|outbuf_din             |  out|   35|     ap_fifo|                                               outbuf|       pointer|
|outbuf_num_data_valid  |   in|    7|     ap_fifo|                                               outbuf|       pointer|
|outbuf_fifo_cap        |   in|    7|     ap_fifo|                                               outbuf|       pointer|
|outbuf_full_n          |   in|    1|     ap_fifo|                                               outbuf|       pointer|
|outbuf_write           |  out|    1|     ap_fifo|                                               outbuf|       pointer|
|final_m2s_len_4        |   in|   32|     ap_none|                                      final_m2s_len_4|        scalar|
|count_1                |   in|   32|     ap_none|                                              count_1|        scalar|
|sub                    |   in|   32|     ap_none|                                                  sub|        scalar|
|select_ln111_cast      |   in|   12|     ap_none|                                    select_ln111_cast|        scalar|
|zext_ln131             |   in|    6|     ap_none|                                           zext_ln131|        scalar|
|icmp_ln113             |   in|    1|     ap_none|                                           icmp_ln113|        scalar|
|in_memory_assign       |   in|   64|     ap_none|                                     in_memory_assign|        scalar|
+-----------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%final_m2s_len = alloca i32 1"   --->   Operation 23 'alloca' 'final_m2s_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_memory_assign_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory_assign"   --->   Operation 25 'read' 'in_memory_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln113_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln113"   --->   Operation 26 'read' 'icmp_ln113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln131_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln131"   --->   Operation 27 'read' 'zext_ln131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln111_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %select_ln111_cast"   --->   Operation 28 'read' 'select_ln111_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 29 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%count_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %count_1"   --->   Operation 30 'read' 'count_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%final_m2s_len_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %final_m2s_len_4"   --->   Operation 31 'read' 'final_m2s_len_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln131_cast = zext i6 %zext_ln131_read"   --->   Operation 32 'zext' 'zext_ln131_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln111_cast_cast = zext i12 %select_ln111_cast_read"   --->   Operation 33 'zext' 'select_ln111_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_4, i32 0, i32 0, void @empty_3, i32 10, i32 1024, void @empty_0, void @empty_1, void @empty_3, i32 16, i32 16, i32 32, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %outbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %final_m2s_len_4_read, i32 %final_m2s_len"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [userdma.cpp:135]   --->   Operation 39 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i6 %i_2" [userdma.cpp:131]   --->   Operation 40 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.47ns)   --->   "%icmp_ln131 = icmp_slt  i32 %zext_ln131_1, i32 %count_1_read" [userdma.cpp:131]   --->   Operation 41 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln131 = add i6 %i_2, i6 1" [userdma.cpp:131]   --->   Operation 42 'add' 'add_ln131' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.end.loopexit.exitStub, void %for.body.split" [userdma.cpp:131]   --->   Operation 43 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%final_m2s_len_load = load i32 %final_m2s_len" [userdma.cpp:134]   --->   Operation 44 'load' 'final_m2s_len_load' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [userdma.cpp:132]   --->   Operation 45 'specpipeline' 'specpipeline_ln132' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [userdma.cpp:112]   --->   Operation 46 'specloopname' 'specloopname_ln112' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln134 = icmp_slt  i32 %final_m2s_len_load, i32 1025" [userdma.cpp:134]   --->   Operation 47 'icmp' 'icmp_ln134' <Predicate = (icmp_ln131)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%and_ln134 = and i1 %icmp_ln113_read, i1 %icmp_ln134" [userdma.cpp:134]   --->   Operation 48 'and' 'and_ln134' <Predicate = (icmp_ln131)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i6 %i_2" [userdma.cpp:135]   --->   Operation 49 'trunc' 'trunc_ln135' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln135_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln135, i3 0" [userdma.cpp:135]   --->   Operation 50 'bitconcatenate' 'shl_ln135_1' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %shl_ln135_1" [userdma.cpp:135]   --->   Operation 51 'zext' 'zext_ln135' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln135 = add i64 %in_memory_assign_read, i64 %zext_ln135" [userdma.cpp:135]   --->   Operation 52 'add' 'add_ln135' <Predicate = (icmp_ln131)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %and_ln134, void %if.else30, void %if.then27" [userdma.cpp:134]   --->   Operation 53 'br' 'br_ln134' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln135, i32 3, i32 63" [userdma.cpp:137]   --->   Operation 54 'partselect' 'trunc_ln4' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.52ns)   --->   "%add_ln135_1 = add i64 %add_ln135, i64 4" [userdma.cpp:135]   --->   Operation 55 'add' 'add_ln135_1' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln135_1, i32 3, i32 63" [userdma.cpp:135]   --->   Operation 56 'partselect' 'trunc_ln3' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%final_m2s_len_load_1 = load i32 %final_m2s_len" [userdma.cpp:149]   --->   Operation 57 'load' 'final_m2s_len_load_1' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln140 = icmp_slt  i32 %final_m2s_len_load_1, i32 33" [userdma.cpp:140]   --->   Operation 58 'icmp' 'icmp_ln140' <Predicate = (icmp_ln131)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln140_1 = icmp_eq  i32 %zext_ln131_1, i32 %sub_read" [userdma.cpp:140]   --->   Operation 59 'icmp' 'icmp_ln140_1' <Predicate = (icmp_ln131)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%out_val_last_V = and i1 %icmp_ln140, i1 %icmp_ln140_1" [userdma.cpp:140]   --->   Operation 60 'and' 'out_val_last_V' <Predicate = (icmp_ln131)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln145 = icmp_eq  i32 %final_m2s_len_load_1, i32 %select_ln111_cast_cast" [userdma.cpp:145]   --->   Operation 61 'icmp' 'icmp_ln145' <Predicate = (icmp_ln131)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.55ns)   --->   "%final_m2s_len_1 = add i32 %final_m2s_len_load_1, i32 4294967295" [userdma.cpp:149]   --->   Operation 62 'add' 'final_m2s_len_1' <Predicate = (icmp_ln131)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln131 = store i6 %add_ln131, i6 %i" [userdma.cpp:131]   --->   Operation 63 'store' 'store_ln131' <Predicate = (icmp_ln131)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln131 = store i32 %final_m2s_len_1, i32 %final_m2s_len" [userdma.cpp:131]   --->   Operation 64 'store' 'store_ln131' <Predicate = (icmp_ln131)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i61 %trunc_ln4" [userdma.cpp:137]   --->   Operation 65 'sext' 'sext_ln137' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i64 %gmem1, i64 %sext_ln137" [userdma.cpp:137]   --->   Operation 66 'getelementptr' 'gmem1_addr_1' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 0.00>
ST_3 : Operation 67 [16/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 67 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i61 %trunc_ln3" [userdma.cpp:135]   --->   Operation 68 'sext' 'sext_ln135' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i64 %gmem1, i64 %sext_ln135" [userdma.cpp:135]   --->   Operation 69 'getelementptr' 'gmem1_addr' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 0.00>
ST_3 : Operation 70 [16/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 70 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [15/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 71 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [15/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 72 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 73 [14/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 73 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 74 [14/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 74 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 75 [13/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 75 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 76 [13/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 76 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [12/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 77 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [12/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 78 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [11/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 79 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [11/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 80 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 81 [10/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 81 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 82 [10/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 82 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 83 [9/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 83 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [9/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 84 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [8/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 85 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 86 [8/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 86 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 87 [7/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 87 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 88 [7/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 88 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 89 [6/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 89 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 90 [6/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 90 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 91 [5/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 91 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 92 [5/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 92 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 93 [4/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 93 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 94 [4/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 94 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 95 [3/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 95 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 96 [3/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 96 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 97 [2/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 97 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 98 [2/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 98 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 99 [1/16] (7.30ns)   --->   "%gmem1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr_1, i32 1" [userdma.cpp:137]   --->   Operation 99 'readreq' 'gmem1_load_1_req' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 100 [1/16] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem1_addr, i32 1" [userdma.cpp:135]   --->   Operation 100 'readreq' 'gmem1_load_req' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 101 [1/1] (7.30ns)   --->   "%gmem1_addr_1_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem1_addr_1" [userdma.cpp:137]   --->   Operation 101 'read' 'gmem1_addr_1_read' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 102 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem1_addr" [userdma.cpp:135]   --->   Operation 102 'read' 'gmem1_addr_read' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 4.59>
ST_20 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end36"   --->   Operation 103 'br' 'br_ln0' <Predicate = (icmp_ln131 & !and_ln134)> <Delay = 1.58>
ST_20 : Operation 104 [1/1] (4.59ns)   --->   "%lshr_ln135 = lshr i64 %gmem1_addr_read, i64 %zext_ln131_cast" [userdma.cpp:135]   --->   Operation 104 'lshr' 'lshr_ln135' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln135 = br void %if.end36" [userdma.cpp:135]   --->   Operation 105 'br' 'br_ln135' <Predicate = (icmp_ln131 & and_ln134)> <Delay = 1.58>
ST_20 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 111 'ret' 'ret_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.56>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%phi_ln108 = phi i64 %lshr_ln135, void %if.then27, i64 %gmem1_addr_1_read, void %if.else30" [userdma.cpp:108]   --->   Operation 106 'phi' 'phi_ln108' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%out_val_data_filed_V = trunc i64 %phi_ln108" [userdma.cpp:108]   --->   Operation 107 'trunc' 'out_val_data_filed_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i1.i1.i1.i32, i1 %out_val_last_V, i1 0, i1 %icmp_ln145, i32 %out_val_data_filed_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (3.56ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %outbuf, i35 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body" [userdma.cpp:131]   --->   Operation 110 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ final_m2s_len_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln111_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln113]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_memory_assign]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
final_m2s_len          (alloca        ) [ 0110000000000000000000]
i                      (alloca        ) [ 0110000000000000000000]
in_memory_assign_read  (read          ) [ 0110000000000000000000]
icmp_ln113_read        (read          ) [ 0110000000000000000000]
zext_ln131_read        (read          ) [ 0000000000000000000000]
select_ln111_cast_read (read          ) [ 0000000000000000000000]
sub_read               (read          ) [ 0110000000000000000000]
count_1_read           (read          ) [ 0110000000000000000000]
final_m2s_len_4_read   (read          ) [ 0000000000000000000000]
zext_ln131_cast        (zext          ) [ 0111111111111111111110]
select_ln111_cast_cast (zext          ) [ 0110000000000000000000]
specinterface_ln0      (specinterface ) [ 0000000000000000000000]
specinterface_ln0      (specinterface ) [ 0000000000000000000000]
store_ln0              (store         ) [ 0000000000000000000000]
store_ln0              (store         ) [ 0000000000000000000000]
br_ln0                 (br            ) [ 0000000000000000000000]
i_2                    (load          ) [ 0000000000000000000000]
zext_ln131_1           (zext          ) [ 0000000000000000000000]
icmp_ln131             (icmp          ) [ 0111111111111111111111]
add_ln131              (add           ) [ 0000000000000000000000]
br_ln131               (br            ) [ 0000000000000000000000]
final_m2s_len_load     (load          ) [ 0000000000000000000000]
specpipeline_ln132     (specpipeline  ) [ 0000000000000000000000]
specloopname_ln112     (specloopname  ) [ 0000000000000000000000]
icmp_ln134             (icmp          ) [ 0000000000000000000000]
and_ln134              (and           ) [ 0111111111111111111111]
trunc_ln135            (trunc         ) [ 0000000000000000000000]
shl_ln135_1            (bitconcatenate) [ 0000000000000000000000]
zext_ln135             (zext          ) [ 0000000000000000000000]
add_ln135              (add           ) [ 0000000000000000000000]
br_ln134               (br            ) [ 0000000000000000000000]
trunc_ln4              (partselect    ) [ 0101000000000000000000]
add_ln135_1            (add           ) [ 0000000000000000000000]
trunc_ln3              (partselect    ) [ 0101000000000000000000]
final_m2s_len_load_1   (load          ) [ 0000000000000000000000]
icmp_ln140             (icmp          ) [ 0000000000000000000000]
icmp_ln140_1           (icmp          ) [ 0000000000000000000000]
out_val_last_V         (and           ) [ 0101111111111111111111]
icmp_ln145             (icmp          ) [ 0101111111111111111111]
final_m2s_len_1        (add           ) [ 0000000000000000000000]
store_ln131            (store         ) [ 0000000000000000000000]
store_ln131            (store         ) [ 0000000000000000000000]
sext_ln137             (sext          ) [ 0000000000000000000000]
gmem1_addr_1           (getelementptr ) [ 0100111111111111111100]
sext_ln135             (sext          ) [ 0000000000000000000000]
gmem1_addr             (getelementptr ) [ 0100111111111111111100]
gmem1_load_1_req       (readreq       ) [ 0000000000000000000000]
gmem1_load_req         (readreq       ) [ 0000000000000000000000]
gmem1_addr_1_read      (read          ) [ 0100000000000000000011]
gmem1_addr_read        (read          ) [ 0100000000000000000010]
br_ln0                 (br            ) [ 0100000000000000000011]
lshr_ln135             (lshr          ) [ 0100000000000000000011]
br_ln135               (br            ) [ 0100000000000000000011]
phi_ln108              (phi           ) [ 0100000000000000000001]
out_val_data_filed_V   (trunc         ) [ 0000000000000000000000]
p_0                    (bitconcatenate) [ 0000000000000000000000]
write_ln174            (write         ) [ 0000000000000000000000]
br_ln131               (br            ) [ 0000000000000000000000]
ret_ln0                (ret           ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="final_m2s_len_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_m2s_len_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln111_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln111_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outbuf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln131">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="icmp_ln113">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_memory_assign">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory_assign"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i1.i1.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="final_m2s_len_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_m2s_len/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="in_memory_assign_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_assign_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln113_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln113_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln131_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln131_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="select_ln111_cast_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln111_cast_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sub_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="count_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="final_m2s_len_4_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_m2s_len_4_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_1_req/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_readreq_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_req/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem1_addr_1_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="16"/>
<pin id="157" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_1_read/19 "/>
</bind>
</comp>

<comp id="159" class="1004" name="gmem1_addr_read_read_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="16"/>
<pin id="162" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/19 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln174_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="35" slack="0"/>
<pin id="167" dir="0" index="2" bw="35" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/21 "/>
</bind>
</comp>

<comp id="171" class="1005" name="phi_ln108_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="173" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln108 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="phi_ln108_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="64" slack="2"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln108/21 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln131_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln111_cast_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln111_cast_cast/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln0_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_2_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln131_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln131_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln131_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="final_m2s_len_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_m2s_len_load/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln134_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="and_ln134_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln135_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln135_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln135_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln135_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln135_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="61" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="3" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln135_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="0"/>
<pin id="264" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="61" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="final_m2s_len_load_1_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_m2s_len_load_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln140_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln140_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="out_val_last_V_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="out_val_last_V/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln145_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln145/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="final_m2s_len_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="final_m2s_len_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln131_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="6" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln131_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln137_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="61" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="gmem1_addr_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln135_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="61" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="gmem1_addr_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lshr_ln135_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="0" index="1" bw="6" slack="19"/>
<pin id="341" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln135/20 "/>
</bind>
</comp>

<comp id="342" class="1004" name="out_val_data_filed_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_val_data_filed_V/21 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_0_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="35" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="19"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="0" index="3" bw="1" slack="19"/>
<pin id="351" dir="0" index="4" bw="32" slack="0"/>
<pin id="352" dir="1" index="5" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/21 "/>
</bind>
</comp>

<comp id="357" class="1005" name="final_m2s_len_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="final_m2s_len "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="372" class="1005" name="in_memory_assign_read_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_memory_assign_read "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln113_read_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln113_read "/>
</bind>
</comp>

<comp id="382" class="1005" name="sub_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="count_1_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_1_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="zext_ln131_cast_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="19"/>
<pin id="394" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln131_cast "/>
</bind>
</comp>

<comp id="397" class="1005" name="select_ln111_cast_cast_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln111_cast_cast "/>
</bind>
</comp>

<comp id="402" class="1005" name="icmp_ln131_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln131 "/>
</bind>
</comp>

<comp id="406" class="1005" name="and_ln134_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln134 "/>
</bind>
</comp>

<comp id="410" class="1005" name="trunc_ln4_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="61" slack="1"/>
<pin id="412" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="61" slack="1"/>
<pin id="417" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="out_val_last_V_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="19"/>
<pin id="422" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="out_val_last_V "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln145_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="19"/>
<pin id="427" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="icmp_ln145 "/>
</bind>
</comp>

<comp id="430" class="1005" name="gmem1_addr_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="64" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="gmem1_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="gmem1_addr_1_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="2"/>
<pin id="444" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="gmem1_addr_1_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="gmem1_addr_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="452" class="1005" name="lshr_ln135_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln135 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="158"><net_src comp="82" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="82" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="88" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="183"><net_src comp="110" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="116" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="54" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="134" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="198" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="66" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="68" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="72" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="246" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="76" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="261" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="78" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="201" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="280" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="277" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="277" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="50" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="210" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="302" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="321" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="335"><net_src comp="10" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="331" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="345"><net_src comp="174" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="84" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="86" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="356"><net_src comp="346" pin="5"/><net_sink comp="164" pin=2"/></net>

<net id="360"><net_src comp="90" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="368"><net_src comp="94" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="375"><net_src comp="98" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="380"><net_src comp="104" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="385"><net_src comp="122" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="390"><net_src comp="128" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="395"><net_src comp="180" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="400"><net_src comp="184" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="405"><net_src comp="205" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="225" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="251" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="418"><net_src comp="267" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="423"><net_src comp="291" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="428"><net_src comp="297" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="346" pin=3"/></net>

<net id="433"><net_src comp="321" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="439"><net_src comp="331" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="445"><net_src comp="154" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="450"><net_src comp="159" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="455"><net_src comp="338" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {21 }
	Port: gmem1 | {}
 - Input state : 
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : final_m2s_len_4 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : count_1 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : sub | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : select_ln111_cast | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : outbuf | {}
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : gmem1 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : zext_ln131 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : icmp_ln113 | {1 }
	Port: paralleltostreamwithburst_Pipeline_VITIS_LOOP_131_2 : in_memory_assign | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		zext_ln131_1 : 1
		icmp_ln131 : 2
		add_ln131 : 1
		br_ln131 : 3
		icmp_ln134 : 1
		and_ln134 : 2
		trunc_ln135 : 1
		shl_ln135_1 : 2
		zext_ln135 : 3
		add_ln135 : 4
		br_ln134 : 2
		trunc_ln4 : 5
		add_ln135_1 : 5
		trunc_ln3 : 6
		icmp_ln140 : 1
		icmp_ln140_1 : 2
		out_val_last_V : 3
		icmp_ln145 : 1
		final_m2s_len_1 : 1
		store_ln131 : 2
		store_ln131 : 2
	State 3
		gmem1_addr_1 : 1
		gmem1_load_1_req : 2
		gmem1_addr : 1
		gmem1_load_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		out_val_data_filed_V : 1
		p_0 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          add_ln131_fu_210          |    0    |    14   |
|    add   |          add_ln135_fu_246          |    0    |    71   |
|          |         add_ln135_1_fu_261         |    0    |    71   |
|          |       final_m2s_len_1_fu_302       |    0    |    39   |
|----------|------------------------------------|---------|---------|
|   lshr   |          lshr_ln135_fu_338         |    0    |   182   |
|----------|------------------------------------|---------|---------|
|          |          icmp_ln131_fu_205         |    0    |    18   |
|          |          icmp_ln134_fu_219         |    0    |    18   |
|   icmp   |          icmp_ln140_fu_280         |    0    |    18   |
|          |         icmp_ln140_1_fu_286        |    0    |    18   |
|          |          icmp_ln145_fu_297         |    0    |    18   |
|----------|------------------------------------|---------|---------|
|    and   |          and_ln134_fu_225          |    0    |    2    |
|          |        out_val_last_V_fu_291       |    0    |    2    |
|----------|------------------------------------|---------|---------|
|          |  in_memory_assign_read_read_fu_98  |    0    |    0    |
|          |     icmp_ln113_read_read_fu_104    |    0    |    0    |
|          |     zext_ln131_read_read_fu_110    |    0    |    0    |
|          | select_ln111_cast_read_read_fu_116 |    0    |    0    |
|   read   |        sub_read_read_fu_122        |    0    |    0    |
|          |      count_1_read_read_fu_128      |    0    |    0    |
|          |  final_m2s_len_4_read_read_fu_134  |    0    |    0    |
|          |    gmem1_addr_1_read_read_fu_154   |    0    |    0    |
|          |     gmem1_addr_read_read_fu_159    |    0    |    0    |
|----------|------------------------------------|---------|---------|
|  readreq |         grp_readreq_fu_140         |    0    |    0    |
|          |         grp_readreq_fu_147         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      write_ln174_write_fu_164      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |       zext_ln131_cast_fu_180       |    0    |    0    |
|   zext   |    select_ln111_cast_cast_fu_184   |    0    |    0    |
|          |         zext_ln131_1_fu_201        |    0    |    0    |
|          |          zext_ln135_fu_242         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln135_fu_230         |    0    |    0    |
|          |     out_val_data_filed_V_fu_342    |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|         shl_ln135_1_fu_234         |    0    |    0    |
|          |             p_0_fu_346             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|          trunc_ln4_fu_251          |    0    |    0    |
|          |          trunc_ln3_fu_267          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |          sext_ln137_fu_318         |    0    |    0    |
|          |          sext_ln135_fu_328         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   471   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       and_ln134_reg_406      |    1   |
|     count_1_read_reg_387     |   32   |
|     final_m2s_len_reg_357    |   32   |
|   gmem1_addr_1_read_reg_442  |   64   |
|     gmem1_addr_1_reg_430     |   64   |
|    gmem1_addr_read_reg_447   |   64   |
|      gmem1_addr_reg_436      |   64   |
|           i_reg_365          |    6   |
|    icmp_ln113_read_reg_377   |    1   |
|      icmp_ln131_reg_402      |    1   |
|      icmp_ln145_reg_425      |    1   |
| in_memory_assign_read_reg_372|   64   |
|      lshr_ln135_reg_452      |   64   |
|    out_val_last_V_reg_420    |    1   |
|       phi_ln108_reg_171      |   64   |
|select_ln111_cast_cast_reg_397|   32   |
|       sub_read_reg_382       |   32   |
|       trunc_ln3_reg_415      |   61   |
|       trunc_ln4_reg_410      |   61   |
|    zext_ln131_cast_reg_392   |   64   |
+------------------------------+--------+
|             Total            |   773  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_140 |  p1  |   2  |  64  |   128  ||    9    |
| grp_readreq_fu_147 |  p1  |   2  |  64  |   128  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  3.176  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   471  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   773  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   773  |   489  |
+-----------+--------+--------+--------+
