V 51
K 222521046100 INTEL_ATOM_E3825_5H
Y 1
D -10 0 390 590
Z 10
i 110
U 0 593 8 0 3 3 REFDES=U?
Q 0 5 0
U 0 0 9 0 3 0 DEVICE=INTEL_ATOM_E3825_5
U 0 0 9 0 3 0 PARTS=1
U 0 0 9 0 3 0 PKG_TYPE=FCBGA-1170
U 0 0 0 0 3 0 SPLIT_INST_NAME=ATOM_E3825
U 350 -7 8 0 3 3 PART_SYM_NUM=1 OF 13
Q 0 5 0
U 0 0 0 0 3 0 MATERIAL=?
U 0 0 0 0 3 0 PLACE
U 0 0 9 0 3 0 HETERO=INTEL_ATOM_E3825_5A,INTEL_ATOM_E3825_5B,INTEL_ATOM_E3825_
+ 5C,INTEL_ATOM_E3825_5D,INTEL_ATOM_E3825_5E,INTEL_ATOM_E3825_5F,INTEL_ATOM_E
+ 3825_5G,INTEL_ATOM_E3825_5H,INTEL_ATOM_E3825_5I,INTEL_ATOM_E3825_5J,INTEL_A
+ TOM_E3825_5K,INTEL_ATOM_E3825_5L,INTEL_ATOM_E3825_5M
P 1 -10 260 0 260 0 2 0
L 5 259 9 0 2 0 1 0 UNCORE_V1P0_S0IX_V24
A -5 259 9 0 9 3 #=V24
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 2 -10 240 0 240 0 2 0
L 5 239 9 0 2 0 1 0 UNCORE_V1P0_S0IX_Y24
A -5 239 9 0 9 3 #=Y24
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 3 -10 250 0 250 0 2 0
L 5 249 9 0 2 0 1 0 UNCORE_V1P0_S0IX_Y22
A -5 249 9 0 9 3 #=Y22
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 4 -10 400 0 400 0 2 0
L 5 399 9 0 2 0 1 0 UNCORE_V1P0_S0IX_AN29
A -5 399 9 0 9 3 #=AN29
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 5 -10 390 0 390 0 2 0
L 5 389 9 0 2 0 1 0 UNCORE_V1P0_S0IX_AN30
A -5 389 9 0 9 3 #=AN30
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 6 -10 150 0 150 0 2 0
L 5 149 9 0 2 0 1 0 CORE_V1P05_S3_AC32
A -5 149 9 0 9 3 #=AC32
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 7 -10 140 0 140 0 2 0
L 5 139 9 0 2 0 1 0 CORE_V1P05_S3_Y32
A -5 139 9 0 9 3 #=Y32
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 8 -10 290 0 290 0 2 0
L 5 289 9 0 2 0 1 0 CORE_V1P05_S3_AA33
A -5 289 9 0 9 3 #=AA33
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 9 390 370 380 370 0 3 0
L 375 369 9 0 8 0 1 0 CORE_V1P05_S3_AF33
A 385 369 9 0 3 3 #=AF33
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 10 390 360 380 360 0 3 0
L 375 359 9 0 8 0 1 0 CORE_V1P05_S3_AG33
A 385 359 9 0 3 3 #=AG33
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 11 390 350 380 350 0 3 0
L 375 349 9 0 8 0 1 0 CORE_V1P05_S3_AG35
A 385 349 9 0 3 3 #=AG35
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 12 390 340 380 340 0 3 0
L 375 339 9 0 8 0 1 0 CORE_V1P05_S3_U33
A 385 339 9 0 3 3 #=U33
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 13 390 330 380 330 0 3 0
L 375 329 9 0 8 0 1 0 CORE_V1P05_S3_U35
A 385 329 9 0 3 3 #=U35
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 14 390 320 380 320 0 3 0
L 375 319 9 0 8 0 1 0 CORE_V1P05_S3_V33
A 385 319 9 0 3 3 #=V33
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 15 -10 440 0 440 0 2 0
L 5 439 9 0 2 0 1 0 DDI_V1P0_S0IX_AJ18
A -5 439 9 0 9 3 #=AJ18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 16 -10 460 0 460 0 2 0
L 5 459 9 0 2 0 1 0 DDI_V1P0_S0IX_AK19
A -5 459 9 0 9 3 #=AK19
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 17 -10 450 0 450 0 2 0
L 5 449 9 0 2 0 1 0 DDI_V1P0_S0IX_AK21
A -5 449 9 0 9 3 #=AK21
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 18 -10 430 0 430 0 2 0
L 5 429 9 0 2 0 1 0 DDI_V1P0_S0IX_AM16
A -5 429 9 0 9 3 #=AM16
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 19 -10 520 0 520 0 2 0
L 5 519 9 0 2 0 1 0 DRAM_V1P0_S0IX_AA36
A -5 519 9 0 9 3 #=AA36
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 20 -10 550 0 550 0 2 0
L 5 549 9 0 2 0 1 0 DRAM_V1P0_S0IX_AD35
A -5 549 9 0 9 3 #=AD35
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 21 -10 540 0 540 0 2 0
L 5 539 9 0 2 0 1 0 DRAM_V1P0_S0IX_AF35
A -5 539 9 0 9 3 #=AF35
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 22 -10 530 0 530 0 2 0
L 5 529 9 0 2 0 1 0 DRAM_V1P0_S0IX_AF36
A -5 529 9 0 9 3 #=AF36
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 23 -10 510 0 510 0 2 0
L 5 509 9 0 2 0 1 0 DRAM_V1P0_S0IX_AJ36
A -5 509 9 0 9 3 #=AJ36
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 24 -10 500 0 500 0 2 0
L 5 499 9 0 2 0 1 0 DRAM_V1P0_S0IX_AK35
A -5 499 9 0 9 3 #=AK35
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 25 -10 490 0 490 0 2 0
L 5 489 9 0 2 0 1 0 DRAM_V1P0_S0IX_AK36
A -5 489 9 0 9 3 #=AK36
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 26 -10 480 0 480 0 2 0
L 5 479 9 0 2 0 1 0 DRAM_V1P0_S0IX_Y35
A -5 479 9 0 9 3 #=Y35
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 27 -10 470 0 470 0 2 0
L 5 469 9 0 2 0 1 0 DRAM_V1P0_S0IX_Y36
A -5 469 9 0 9 3 #=Y36
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 28 -10 200 0 200 0 2 0
L 5 199 9 0 2 0 1 0 GPIO_V1P0_S3_AN25
A -5 199 9 0 9 3 #=AN25
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 29 390 560 380 560 0 3 0
L 375 559 9 0 8 0 1 0 HDA_LPE_V1P5V1P8_S3_AM32
A 385 559 9 0 3 3 #=AM32
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 30 390 530 380 530 0 3 0
L 375 529 9 0 8 0 1 0 LPC_V1P8V3P3_S3_AM27
A 385 529 9 0 3 3 #=AM27
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 31 -10 310 0 310 0 2 0
L 5 309 9 0 2 0 1 0 PCIE_SATA_V1P0_S3_AN18
A -5 309 9 0 9 3 #=AN18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 32 390 470 380 470 0 3 0
L 375 469 9 0 8 0 1 0 PCU_V1P8_G3_V25
A 385 469 9 0 3 3 #=V25
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 33 390 460 380 460 0 3 0
L 375 459 9 0 8 0 1 0 PCU_V3P3_G3_N22
A 385 459 9 0 3 3 #=N22
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 34 390 380 380 380 0 3 0
L 375 379 9 0 8 0 1 0 PMU_V1P8_G3_U25
A 385 379 9 0 3 3 #=U25
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 35 390 40 380 40 0 3 0
L 375 39 9 0 8 0 1 0 RESERVED_F1
A 385 39 9 0 3 3 #=F1
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 36 390 400 380 400 0 3 0
L 375 399 9 0 8 0 1 0 RTC_VCC_P22
A 385 399 9 0 3 3 #=P22
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 37 -10 300 0 300 0 2 0
L 5 299 9 0 2 0 1 0 SATA_V1P0_S3_AN19
A -5 299 9 0 9 3 #=AN19
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 38 390 450 380 450 0 3 0
L 375 449 9 0 8 0 1 0 SD3_V1P8V3P3_S3_AN27
A 385 449 9 0 3 3 #=AN27
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 39 -10 570 0 570 0 2 0
L 5 569 9 0 2 0 1 0 SVID_V1P0_S3_V32
A -5 569 9 0 9 3 #=V32
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 40 -10 160 0 160 0 2 0
L 5 159 9 0 2 0 1 0 UNCORE_V1P0_G3_B6
A -5 159 9 0 9 3 #=B6
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 41 -10 170 0 170 0 2 0
L 5 169 9 0 2 0 1 0 UNCORE_V1P0_G3_C5
A -5 169 9 0 9 3 #=C5
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 42 -10 420 0 420 0 2 0
L 5 419 9 0 2 0 1 0 UNCORE_V1P0_G3_U22
A -5 419 9 0 9 3 #=U22
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 43 -10 410 0 410 0 2 0
L 5 409 9 0 2 0 1 0 UNCORE_V1P0_G3_V22
A -5 409 9 0 9 3 #=V22
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 44 -10 280 0 280 0 2 0
L 5 279 9 0 2 0 1 0 UNCORE_V1P0_S0IX_AF21
A -5 279 9 0 9 3 #=AF21
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 45 -10 270 0 270 0 2 0
L 5 269 9 0 2 0 1 0 UNCORE_V1P0_S0IX_AG21
A -5 269 9 0 9 3 #=AG21
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 46 -10 380 0 380 0 2 0
L 5 379 9 0 2 0 1 0 UNCORE_V1P0_S3_AF16
A -5 379 9 0 9 3 #=AF16
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 47 -10 370 0 370 0 2 0
L 5 369 9 0 2 0 1 0 UNCORE_V1P0_S3_AF18
A -5 369 9 0 9 3 #=AF18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 48 -10 350 0 350 0 2 0
L 5 349 9 0 2 0 1 0 UNCORE_V1P0_S3_G1
A -5 349 9 0 9 3 #=G1
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 49 -10 360 0 360 0 2 0
L 5 359 9 0 2 0 1 0 UNCORE_V1P0_S3_Y18
A -5 359 9 0 9 3 #=Y18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 50 390 520 380 520 0 3 0
L 375 519 9 0 8 0 1 0 UNCORE_V1P8_G3_U24
A 385 519 9 0 3 3 #=U24
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 51 390 550 380 550 0 3 0
L 375 549 9 0 8 0 1 0 UNCORE_V1P8_S3_AM30
A 385 549 9 0 3 3 #=AM30
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 52 390 540 380 540 0 3 0
L 375 539 9 0 8 0 1 0 UNCORE_V1P8_S3_AN32
A 385 539 9 0 3 3 #=AN32
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 53 390 490 380 490 0 3 0
L 375 489 9 0 8 0 1 0 UNCORE_V1P8_S3_U38
A 385 489 9 0 3 3 #=U38
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 54 -10 180 0 180 0 2 0
L 5 179 9 0 2 0 1 0 USB3_V1P0_G3_C3
A -5 179 9 0 9 3 #=C3
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 55 -10 190 0 190 0 2 0
L 5 189 9 0 2 0 1 0 USB3_V1P0_G3_Y19
A -5 189 9 0 9 3 #=Y19
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 56 -10 230 0 230 0 2 0
L 5 229 9 0 2 0 1 0 USB_V1P0_S3_M14
A -5 229 9 0 9 3 #=M14
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 57 -10 220 0 220 0 2 0
L 5 219 9 0 2 0 1 0 USB_V1P0_S3_U18
A -5 219 9 0 9 3 #=U18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 58 -10 210 0 210 0 2 0
L 5 209 9 0 2 0 1 0 USB_V1P0_S3_U19
A -5 209 9 0 9 3 #=U19
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 59 390 390 380 390 0 3 0
L 375 389 9 0 8 0 1 0 USB_V1P8_G3_N20
A 385 389 9 0 3 3 #=N20
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 60 390 510 380 510 0 3 0
L 375 509 9 0 8 0 1 0 USB_V3P3_G3_N18
A 385 509 9 0 3 3 #=N18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 61 390 500 380 500 0 3 0
L 375 499 9 0 8 0 1 0 USB_V3P3_G3_P18
A 385 499 9 0 3 3 #=P18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 62 -10 10 0 10 0 2 0
L 5 9 9 0 2 0 1 0 USB_VSSA_U16
A -5 9 9 0 9 3 #=U16
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 63 -10 560 0 560 0 2 0
L 5 559 9 0 2 0 1 0 VGA_V1P0_S3_BJ6
A -5 559 9 0 9 3 #=BJ6
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 64 -10 90 0 90 0 2 0
L 5 89 9 0 2 0 1 0 VGA_V1P35_S3_F1_BD1
A -5 89 9 0 9 3 #=BD1
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 65 390 480 380 480 0 3 0
L 375 479 9 0 8 0 1 0 VGA_V3P3_S3_AN24
A 385 479 9 0 3 3 #=AN24
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 66 -10 20 0 20 0 2 0
L 5 19 9 0 2 0 1 0 VSSA_AN16
A -5 19 9 0 9 3 #=AN16
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 67 390 310 380 310 0 3 0
L 375 309 9 0 8 0 1 0 VSS_A3_A3
A 385 309 9 0 3 3 #=A3
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 68 390 290 380 290 0 3 0
L 375 289 9 0 8 0 1 0 VSS_A5_A5
A 385 289 9 0 3 3 #=A5
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 69 390 260 380 260 0 3 0
L 375 259 9 0 8 0 1 0 VSS_A6_A6
A 385 259 9 0 3 3 #=A6
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 70 390 300 380 300 0 3 0
L 375 299 9 0 8 0 1 0 VSS_A49_A49
A 385 299 9 0 3 3 #=A49
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 71 390 280 380 280 0 3 0
L 375 279 9 0 8 0 1 0 VSS_A51_A51
A 385 279 9 0 3 3 #=A51
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 72 390 270 380 270 0 3 0
L 375 269 9 0 8 0 1 0 VSS_A52_A52
A 385 269 9 0 3 3 #=A52
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 73 390 440 380 440 0 3 0
L 375 439 9 0 8 0 1 0 VSS_AD16
A 385 439 9 0 3 3 #=AD16
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 74 390 430 380 430 0 3 0
L 375 429 9 0 8 0 1 0 VSS_AD18
A 385 429 9 0 3 3 #=AD18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 75 390 250 380 250 0 3 0
L 375 249 9 0 8 0 1 0 VSS_B2_B2
A 385 249 9 0 3 3 #=B2
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 76 390 240 380 240 0 3 0
L 375 239 9 0 8 0 1 0 VSS_B52_B52
A 385 239 9 0 3 3 #=B52
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 77 390 230 380 230 0 3 0
L 375 229 9 0 8 0 1 0 VSS_B53_B53
A 385 229 9 0 3 3 #=B53
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 78 390 220 380 220 0 3 0
L 375 219 9 0 8 0 1 0 VSS_BE1_BE1
A 385 219 9 0 3 3 #=BE1
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 79 390 210 380 210 0 3 0
L 375 209 9 0 8 0 1 0 VSS_BE53_BE53
A 385 209 9 0 3 3 #=BE53
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 80 390 200 380 200 0 3 0
L 375 199 9 0 8 0 1 0 VSS_BG1_BG1
A 385 199 9 0 3 3 #=BG1
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 81 390 190 380 190 0 3 0
L 375 189 9 0 8 0 1 0 VSS_BG53_BG53
A 385 189 9 0 3 3 #=BG53
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 82 390 180 380 180 0 3 0
L 375 179 9 0 8 0 1 0 VSS_BH1_BH1
A 385 179 9 0 3 3 #=BH1
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 83 390 170 380 170 0 3 0
L 375 169 9 0 8 0 1 0 VSS_BH2_BH2
A 385 169 9 0 3 3 #=BH2
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 84 390 160 380 160 0 3 0
L 375 159 9 0 8 0 1 0 VSS_BH52_BH52
A 385 159 9 0 3 3 #=BH52
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 85 390 150 380 150 0 3 0
L 375 149 9 0 8 0 1 0 VSS_BH53_BH53
A 385 149 9 0 3 3 #=BH53
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 86 390 140 380 140 0 3 0
L 375 139 9 0 8 0 1 0 VSS_BJ2_BJ2
A 385 139 9 0 3 3 #=BJ2
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 87 390 130 380 130 0 3 0
L 375 129 9 0 8 0 1 0 VSS_BJ3_BJ3
A 385 129 9 0 3 3 #=BJ3
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 88 390 120 380 120 0 3 0
L 375 119 9 0 8 0 1 0 VSS_BJ5_BJ5
A 385 119 9 0 3 3 #=BJ5
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 89 390 110 380 110 0 3 0
L 375 109 9 0 8 0 1 0 VSS_BJ49_BJ49
A 385 109 9 0 3 3 #=BJ49
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 90 390 100 380 100 0 3 0
L 375 99 9 0 8 0 1 0 VSS_BJ51_BJ51
A 385 99 9 0 3 3 #=BJ51
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 91 390 90 380 90 0 3 0
L 375 89 9 0 8 0 1 0 VSS_BJ52_BJ52
A 385 89 9 0 3 3 #=BJ52
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 92 390 80 380 80 0 3 0
L 375 79 9 0 8 0 1 0 VSS_C1_C1
A 385 79 9 0 3 3 #=C1
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 93 390 70 380 70 0 3 0
L 375 69 9 0 8 0 1 0 VSS_C53_C53
A 385 69 9 0 3 3 #=C53
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 94 390 60 380 60 0 3 0
L 375 59 9 0 8 0 1 0 VSS_E1_E1
A 385 59 9 0 3 3 #=E1
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 95 390 50 380 50 0 3 0
L 375 49 9 0 8 0 1 0 VSS_E53_E53
A 385 49 9 0 3 3 #=E53
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 96 390 410 380 410 0 3 0
L 375 409 9 0 8 0 1 0 UNCORE_V1P8_G3_AA18
A 385 409 9 0 3 3 #=AA18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 97 -10 120 0 120 0 2 0
L 5 119 9 0 2 0 1 0 UNCORE_V1P35_S0IX_F5_AA25
A -5 119 9 0 9 3 #=AA25
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 98 390 570 380 570 0 3 0
L 375 569 9 0 8 0 1 0 DRAM_V1P35_S0IX_F1_AD36
A 385 569 9 0 3 3 #=AD36
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 99 -10 80 0 80 0 2 0
L 5 79 9 0 2 0 1 0 UNCORE_V1P35_S0IX_F6
A -5 79 9 0 9 3 #=AF19
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 100 -10 100 0 100 0 2 0
L 5 99 9 0 2 0 1 0 UNCORE_V1P35_S0IX_F3_V36
A -5 99 9 0 9 3 #=V36
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 101 390 420 380 420 0 3 0
L 375 419 9 0 8 0 1 0 USB_HSIC_V1P24_G3_V18
A 385 419 9 0 3 3 #=V18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 102 -10 130 0 130 0 2 0
L 5 129 9 0 2 0 1 0 UNCORE_V1P35_S0IX_F4_U36
A -5 129 9 0 9 3 #=U36
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 103 -10 330 0 330 0 2 0
L 5 329 9 0 2 0 1 0 PCIE_V1P0_S3_AN21
A -5 329 9 0 9 3 #=AN21
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 104 -10 340 0 340 0 2 0
L 5 339 9 0 2 0 1 0 PCIE_V1P0_S3_AM21
A -5 339 9 0 9 3 #=AM21
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 105 390 20 380 20 0 3 0
L 375 19 9 0 8 0 1 0 PCIE_V1P0_S3_AM18
A 385 19 9 0 3 3 #=AM18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 106 390 30 380 30 0 3 0
L 375 29 9 0 8 0 1 0 PCIE_V1P0_S3_AK18
A 385 29 9 0 3 3 #=AK18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 107 -10 60 0 60 0 2 0
L 5 59 9 0 2 0 1 0 ICLK_V1P35_S3_F1_AJ19
A -5 59 9 0 9 3 #=AJ19
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 108 -10 110 0 110 0 2 0
L 5 109 9 0 2 0 1 0 UNCORE_V1P35_S0IX_F2_AG32
A -5 109 9 0 9 3 #=AG32
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 109 -10 70 0 70 0 2 0
L 5 69 9 0 2 0 1 0 UNCORE_V1P35_S0IX_F1_AG19
A -5 69 9 0 9 3 #=AG19
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
P 110 -10 30 0 30 0 2 0
L 5 29 9 0 2 0 1 0 ICLK_V1P35_S3_F2
A -5 29 9 0 9 3 #=AG18
A 0 0 0 0 3 0 ALLOW_CONNECT=TRUE
A 0 0 0 0 3 0 NO_DIR_CHECK=TRUE
A 0 0 0 0 3 0 NO_ASSERT_CHECK=TRUE
A 0 0 0 0 3 0 NO_IO_CHECK=Both
A 0 0 0 0 3 0 NO_LOAD_CHECK=Both
A 0 0 9 0 3 0 PINTYPE=POWER
l 2 380 590 380 0
Q 9 0 0
l 2 0 590 0 0
Q 9 0 0
l 2 0 590 380 590
Q 9 0 0
l 2 0 0 380 0
Q 9 0 0
E
