--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml exp82.twx exp82.ncd -o exp82.twr exp82.pcf -ucf
Framework_ucf.ucf

Design file:              exp82.ncd
Physical constraint file: exp82.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 384307 paths analyzed, 1396 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.559ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_5 (SLICE_X86Y83.B1), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 7)
  Clock Path Skew:      -0.045ns (0.597 - 0.642)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X100Y71.A6     net (fanout=121)      0.373   SW_OK<4>
    SLICE_X100Y71.A      Tilo                  0.043   XLXI_20/ADD_32/XLXI_5/XLXN_27
                                                       XLXI_20/Bo<15>1
    SLICE_X100Y71.B5     net (fanout=2)        0.165   XLXI_20/Bo<15>
    SLICE_X100Y71.B      Tilo                  0.043   XLXI_20/ADD_32/XLXI_5/XLXN_27
                                                       XLXI_20/ADD_32/XLXI_5/XLXI_2/XLXI_4
    SLICE_X101Y72.A4     net (fanout=4)        0.526   XLXI_20/ADD_32/XLXI_5/XLXN_15
    SLICE_X101Y72.A      Tilo                  0.043   XLXI_20/ADD_32/XLXN_202
                                                       XLXI_20/ADD_32/XLXI_5/XLXI_1/XLXI_9
    SLICE_X101Y72.B5     net (fanout=1)        0.149   XLXI_20/ADD_32/XLXI_5/XLXI_1/XLXN_23
    SLICE_X101Y72.B      Tilo                  0.043   XLXI_20/ADD_32/XLXN_202
                                                       XLXI_20/ADD_32/XLXI_5/XLXI_1/XLXI_14
    SLICE_X96Y71.B2      net (fanout=1)        0.528   XLXI_20/ADD_32/XLXN_202
    SLICE_X96Y71.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_7/XLXN_29
                                                       XLXI_20/ADD_32/XLXI_10/XLXI_14
    SLICE_X91Y80.B6      net (fanout=1)        0.535   XLXI_20/ADD_32/XLXN_178
    SLICE_X91Y80.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_20/ADD_32/XLXI_12
    SLICE_X86Y83.B1      net (fanout=8)        0.645   XLXI_20/ADD_32/XLXN_200
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.456ns logic, 2.921ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.331ns (Levels of Logic = 8)
  Clock Path Skew:      -0.045ns (0.597 - 0.642)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X95Y68.B6      net (fanout=121)      0.457   SW_OK<4>
    SLICE_X95Y68.B       Tilo                  0.043   XLXN_43<3>
                                                       XLXI_20/Bo<3>1
    SLICE_X95Y68.C6      net (fanout=2)        0.104   XLXI_20/Bo<3>
    SLICE_X95Y68.C       Tilo                  0.043   XLXN_43<3>
                                                       XLXI_20/ADD_32/XLXI_8/XLXI_2/XLXI_4
    SLICE_X95Y67.A3      net (fanout=4)        0.453   XLXI_20/ADD_32/XLXI_8/XLXN_15
    SLICE_X95Y67.A       Tilo                  0.043   XLXI_20/ADD_32/XLXI_8/XLXN_14
                                                       XLXI_20/ADD_32/XLXI_8/XLXI_1/XLXI_9
    SLICE_X95Y67.B5      net (fanout=1)        0.149   XLXI_20/ADD_32/XLXI_8/XLXI_1/XLXN_23
    SLICE_X95Y67.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_8/XLXN_14
                                                       XLXI_20/ADD_32/XLXI_8/XLXI_1/XLXI_14
    SLICE_X96Y71.A6      net (fanout=4)        0.330   XLXI_20/ADD_32/XLXN_208
    SLICE_X96Y71.A       Tilo                  0.043   XLXI_20/ADD_32/XLXI_7/XLXN_29
                                                       XLXI_20/ADD_32/XLXI_10/XLXI_9
    SLICE_X96Y71.B5      net (fanout=1)        0.159   XLXI_20/ADD_32/XLXI_10/XLXN_23
    SLICE_X96Y71.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_7/XLXN_29
                                                       XLXI_20/ADD_32/XLXI_10/XLXI_14
    SLICE_X91Y80.B6      net (fanout=1)        0.535   XLXI_20/ADD_32/XLXN_178
    SLICE_X91Y80.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_20/ADD_32/XLXI_12
    SLICE_X86Y83.B1      net (fanout=8)        0.645   XLXI_20/ADD_32/XLXN_200
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (0.499ns logic, 2.832ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.597 - 0.642)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X100Y71.A6     net (fanout=121)      0.373   SW_OK<4>
    SLICE_X100Y71.A      Tilo                  0.043   XLXI_20/ADD_32/XLXI_5/XLXN_27
                                                       XLXI_20/Bo<15>1
    SLICE_X100Y71.B5     net (fanout=2)        0.165   XLXI_20/Bo<15>
    SLICE_X100Y71.B      Tilo                  0.043   XLXI_20/ADD_32/XLXI_5/XLXN_27
                                                       XLXI_20/ADD_32/XLXI_5/XLXI_2/XLXI_4
    SLICE_X101Y72.B2     net (fanout=4)        0.643   XLXI_20/ADD_32/XLXI_5/XLXN_15
    SLICE_X101Y72.B      Tilo                  0.043   XLXI_20/ADD_32/XLXN_202
                                                       XLXI_20/ADD_32/XLXI_5/XLXI_1/XLXI_14
    SLICE_X96Y71.B2      net (fanout=1)        0.528   XLXI_20/ADD_32/XLXN_202
    SLICE_X96Y71.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_7/XLXN_29
                                                       XLXI_20/ADD_32/XLXI_10/XLXI_14
    SLICE_X91Y80.B6      net (fanout=1)        0.535   XLXI_20/ADD_32/XLXN_178
    SLICE_X91Y80.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_27
                                                       XLXI_20/ADD_32/XLXI_12
    SLICE_X86Y83.B1      net (fanout=8)        0.645   XLXI_20/ADD_32/XLXN_200
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (0.413ns logic, 2.889ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_5 (SLICE_X86Y83.B3), 168 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.597 - 0.642)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X88Y82.A2      net (fanout=121)      1.130   SW_OK<4>
    SLICE_X88Y82.A       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_29
                                                       XLXI_20/Bo<28>1
    SLICE_X88Y82.B5      net (fanout=2)        0.168   XLXI_20/Bo<28>
    SLICE_X88Y82.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_29
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_5/XLXI_4
    SLICE_X84Y83.A1      net (fanout=5)        0.680   XLXI_20/ADD_32/XLXI_1/XLXN_29
    SLICE_X84Y83.A       Tilo                  0.043   XLXI_20/ADD_32/XLXN_194
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_1/XLXI_8
    SLICE_X87Y83.C1      net (fanout=3)        0.640   XLXI_20/ADD_32/XLXN_194
    SLICE_X87Y83.C       Tilo                  0.043   XLXI_20/ADD_32/XLXN_175
                                                       XLXI_20/ADD_32/XLXI_9/XLXI_14
    SLICE_X86Y83.B3      net (fanout=1)        0.369   XLXI_20/ADD_32/XLXN_175
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.370ns logic, 2.987ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.180ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.597 - 0.642)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X88Y82.A2      net (fanout=121)      1.130   SW_OK<4>
    SLICE_X88Y82.A       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_29
                                                       XLXI_20/Bo<28>1
    SLICE_X88Y82.B5      net (fanout=2)        0.168   XLXI_20/Bo<28>
    SLICE_X88Y82.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_29
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_5/XLXI_4
    SLICE_X84Y83.A1      net (fanout=5)        0.680   XLXI_20/ADD_32/XLXI_1/XLXN_29
    SLICE_X84Y83.A       Tilo                  0.043   XLXI_20/ADD_32/XLXN_194
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_1/XLXI_8
    SLICE_X87Y83.B4      net (fanout=3)        0.322   XLXI_20/ADD_32/XLXN_194
    SLICE_X87Y83.B       Tilo                  0.043   XLXI_20/ADD_32/XLXN_175
                                                       XLXI_20/ADD_32/XLXI_9/XLXI_9
    SLICE_X87Y83.C6      net (fanout=1)        0.098   XLXI_20/ADD_32/XLXI_9/XLXN_23
    SLICE_X87Y83.C       Tilo                  0.043   XLXI_20/ADD_32/XLXN_175
                                                       XLXI_20/ADD_32/XLXI_9/XLXI_14
    SLICE_X86Y83.B3      net (fanout=1)        0.369   XLXI_20/ADD_32/XLXN_175
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (0.413ns logic, 2.767ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/Bi_16 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 7)
  Clock Path Skew:      -0.039ns (0.597 - 0.636)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_3/Bi_16 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.AQ      Tcko                  0.223   XLXN_44<18>
                                                       XLXI_3/Bi_16
    SLICE_X89Y78.A2      net (fanout=10)       0.819   XLXN_44<16>
    SLICE_X89Y78.A       Tilo                  0.043   XLXI_20/ADD_32/XLXI_4/XLXN_28
                                                       XLXI_20/Bo<16>1
    SLICE_X89Y78.B5      net (fanout=2)        0.156   XLXI_20/Bo<16>
    SLICE_X89Y78.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_4/XLXN_28
                                                       XLXI_20/ADD_32/XLXI_4/XLXI_5/XLXI_1
    SLICE_X93Y77.A6      net (fanout=4)        0.374   XLXI_20/ADD_32/XLXI_4/XLXN_28
    SLICE_X93Y77.A       Tilo                  0.043   XLXI_20/ADD_32/XLXN_199
                                                       XLXI_20/ADD_32/XLXI_4/XLXI_1/XLXI_9
    SLICE_X93Y77.B5      net (fanout=1)        0.149   XLXI_20/ADD_32/XLXI_4/XLXI_1/XLXN_23
    SLICE_X93Y77.B       Tilo                  0.043   XLXI_20/ADD_32/XLXN_199
                                                       XLXI_20/ADD_32/XLXI_4/XLXI_1/XLXI_14
    SLICE_X87Y83.B6      net (fanout=4)        0.697   XLXI_20/ADD_32/XLXN_199
    SLICE_X87Y83.B       Tilo                  0.043   XLXI_20/ADD_32/XLXN_175
                                                       XLXI_20/ADD_32/XLXI_9/XLXI_9
    SLICE_X87Y83.C6      net (fanout=1)        0.098   XLXI_20/ADD_32/XLXI_9/XLXN_23
    SLICE_X87Y83.C       Tilo                  0.043   XLXI_20/ADD_32/XLXN_175
                                                       XLXI_20/ADD_32/XLXI_9/XLXI_14
    SLICE_X86Y83.B3      net (fanout=1)        0.369   XLXI_20/ADD_32/XLXN_175
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.456ns logic, 2.662ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_5 (SLICE_X86Y83.B2), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.597 - 0.642)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X88Y82.A2      net (fanout=121)      1.130   SW_OK<4>
    SLICE_X88Y82.A       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_29
                                                       XLXI_20/Bo<28>1
    SLICE_X88Y82.B5      net (fanout=2)        0.168   XLXI_20/Bo<28>
    SLICE_X88Y82.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_29
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_5/XLXI_4
    SLICE_X84Y83.A1      net (fanout=5)        0.680   XLXI_20/ADD_32/XLXI_1/XLXN_29
    SLICE_X84Y83.A       Tilo                  0.043   XLXI_20/ADD_32/XLXN_194
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_1/XLXI_8
    SLICE_X86Y83.B2      net (fanout=3)        0.637   XLXI_20/ADD_32/XLXN_194
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (0.327ns logic, 2.615ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.542ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.597 - 0.642)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X90Y79.A5      net (fanout=121)      0.789   SW_OK<4>
    SLICE_X90Y79.A       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_15
                                                       XLXI_20/Bo<31>1
    SLICE_X90Y79.B5      net (fanout=2)        0.167   XLXI_20/Bo<31>
    SLICE_X90Y79.B       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_15
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_2/XLXI_4
    SLICE_X84Y83.A2      net (fanout=4)        0.622   XLXI_20/ADD_32/XLXI_1/XLXN_15
    SLICE_X84Y83.A       Tilo                  0.043   XLXI_20/ADD_32/XLXN_194
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_1/XLXI_8
    SLICE_X86Y83.B2      net (fanout=3)        0.637   XLXI_20/ADD_32/XLXN_194
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (0.327ns logic, 2.215ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_4 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.597 - 0.642)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_4 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y70.BQ      Tcko                  0.223   SW_OK<4>
                                                       XLXI_1/SW_OK_4
    SLICE_X90Y77.C6      net (fanout=121)      0.643   SW_OK<4>
    SLICE_X90Y77.C       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_25
                                                       XLXI_20/Bo<30>1
    SLICE_X90Y77.D4      net (fanout=2)        0.261   XLXI_20/Bo<30>
    SLICE_X90Y77.D       Tilo                  0.043   XLXI_20/ADD_32/XLXI_1/XLXN_25
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_3/XLXI_4
    SLICE_X84Y83.A5      net (fanout=6)        0.621   XLXI_20/ADD_32/XLXI_1/XLXN_25
    SLICE_X84Y83.A       Tilo                  0.043   XLXI_20/ADD_32/XLXN_194
                                                       XLXI_20/ADD_32/XLXI_1/XLXI_1/XLXI_8
    SLICE_X86Y83.B2      net (fanout=3)        0.637   XLXI_20/ADD_32/XLXN_194
    SLICE_X86Y83.CLK     Tas                  -0.025   XLXI_6/GPIOf0<5>
                                                       XLXI_20/ADD_32/XLXI_11
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (0.327ns logic, 2.162ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/LED_P2S/shift_count_2 (SLICE_X26Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/LED_P2S/shift_count_3 (FF)
  Destination:          XLXI_6/LED_P2S/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/LED_P2S/shift_count_3 to XLXI_6/LED_P2S/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.CQ      Tcko                  0.100   XLXI_6/LED_P2S/shift_count<3>
                                                       XLXI_6/LED_P2S/shift_count_3
    SLICE_X26Y82.A6      net (fanout=6)        0.074   XLXI_6/LED_P2S/shift_count<3>
    SLICE_X26Y82.CLK     Tah         (-Th)     0.032   XLXI_6/LED_P2S/shift_count<1>
                                                       XLXI_6/LED_P2S/shift_count_2_dpot
                                                       XLXI_6/LED_P2S/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.068ns logic, 0.074ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/Bi_27 (SLICE_X94Y79.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/Bi_23 (FF)
  Destination:          XLXI_3/Bi_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/Bi_23 to XLXI_3/Bi_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y79.AQ      Tcko                  0.100   XLXN_44<23>
                                                       XLXI_3/Bi_23
    SLICE_X94Y79.A5      net (fanout=7)        0.113   XLXN_44<23>
    SLICE_X94Y79.CLK     Tah         (-Th)     0.059   XLXN_44<27>
                                                       XLXI_3/Mmux_Bi[31]_Bi[31]_mux_49_OUT20
                                                       XLXI_3/Bi_27
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.041ns logic, 0.113ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/LED_P2S/state_FSM_FFd1 (SLICE_X27Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/LED_P2S/shift_count_0 (FF)
  Destination:          XLXI_6/LED_P2S/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_6/LED_P2S/shift_count_0 to XLXI_6/LED_P2S/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y81.CQ      Tcko                  0.100   XLXI_6/LED_P2S/shift_count<0>
                                                       XLXI_6/LED_P2S/shift_count_0
    SLICE_X27Y81.B6      net (fanout=7)        0.088   XLXI_6/LED_P2S/shift_count<0>
    SLICE_X27Y81.CLK     Tah         (-Th)     0.032   XLXI_6/LED_P2S/state_FSM_FFd2
                                                       XLXI_6/LED_P2S/state_FSM_FFd1-In1
                                                       XLXI_6/LED_P2S/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.068ns logic, 0.088ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_2/clkdiv<3>/SR
  Logical resource: XLXI_2/clkdiv_0/SR
  Location pin: SLICE_X60Y83.SR
  Clock network: XLXN_9
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_2/clkdiv<3>/SR
  Logical resource: XLXI_2/clkdiv_1/SR
  Location pin: SLICE_X60Y83.SR
  Clock network: XLXN_9
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.559|    1.504|    3.457|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 384307 paths, 0 nets, and 4562 connections

Design statistics:
   Minimum period:   7.559ns{1}   (Maximum frequency: 132.293MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 25 16:38:40 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 503 MB



