//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_86
.address_size 64

	// .globl	_Z7pre_fntPjS_jS_
.extern .func  (.param .b64 func_retval0) cudaGetParameterBufferV2
(
	.param .b64 cudaGetParameterBufferV2_param_0,
	.param .align 4 .b8 cudaGetParameterBufferV2_param_1[12],
	.param .align 4 .b8 cudaGetParameterBufferV2_param_2[12],
	.param .b32 cudaGetParameterBufferV2_param_3
)
;
.extern .func  (.param .b32 func_retval0) cudaLaunchDeviceV2
(
	.param .b64 cudaLaunchDeviceV2_param_0,
	.param .b64 cudaLaunchDeviceV2_param_1
)
;
.extern .func  (.param .b32 func_retval0) cudaStreamCreateWithFlags
(
	.param .b64 cudaStreamCreateWithFlags_param_0,
	.param .b32 cudaStreamCreateWithFlags_param_1
)
;
.extern .func  (.param .b32 func_retval0) cudaStreamDestroy
(
	.param .b64 cudaStreamDestroy_param_0
)
;
.weak .global .align 8 .b8 _ZTVSt9exception[40];
.weak .global .align 8 .b8 _ZTVSt9bad_alloc[40];
.weak .global .align 8 .b8 _ZTVSt20bad_array_new_length[40];
.weak .global .align 8 .b8 _ZTVSt13runtime_error[40];
.weak .global .align 8 .b8 _ZTVSt13_System_error[40];
.weak .global .align 8 .b8 _ZTVSt12system_error[40];
.weak .global .align 8 .b8 _ZTVSt25_Iostream_error_category2[72];
.weak .global .align 8 .b8 _ZTVSt8bad_cast[40];
.weak .global .align 8 .b8 _ZTVSt11_Facet_base[48];
.weak .global .align 8 .b8 _ZTVNSt6locale5facetE[48];
.weak .global .align 8 .b8 _ZTVSt10ctype_base[48];
.weak .global .align 8 .b8 _ZTVSt5ctypeIcE[112];
.weak .global .align 8 .b8 _ZTVNSt8ios_base7failureE[40];
.weak .global .align 8 .b8 _ZTVSt7num_putIcSt19ostreambuf_iteratorIcSt11char_traitsIcEEE[112];

.visible .entry _Z7pre_fntPjS_jS_(
	.param .u64 _Z7pre_fntPjS_jS__param_0,
	.param .u64 _Z7pre_fntPjS_jS__param_1,
	.param .u32 _Z7pre_fntPjS_jS__param_2,
	.param .u64 _Z7pre_fntPjS_jS__param_3
)
{
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd1, [_Z7pre_fntPjS_jS__param_0];
	ld.param.u64 	%rd2, [_Z7pre_fntPjS_jS__param_1];
	ld.param.u32 	%r1, [_Z7pre_fntPjS_jS__param_2];
	ld.param.u64 	%rd3, [_Z7pre_fntPjS_jS__param_3];
	cvta.to.global.u64 	%rd4, %rd2;
	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r2, %r3, %r4;
	mul.wide.u32 	%rd7, %r5, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd8];
	add.s32 	%r7, %r5, %r1;
	mul.wide.u32 	%rd9, %r7, 4;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r8, [%rd10];
	mul.wide.u32 	%rd11, %r8, 4;
	add.s64 	%rd12, %rd4, %rd11;
	st.global.u32 	[%rd12], %r6;
	ret;

}
	// .globl	_Z5fnt_iPjjbS_
.visible .entry _Z5fnt_iPjjbS_(
	.param .u64 _Z5fnt_iPjjbS__param_0,
	.param .u32 _Z5fnt_iPjjbS__param_1,
	.param .u8 _Z5fnt_iPjjbS__param_2,
	.param .u64 _Z5fnt_iPjjbS__param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<17>;


	ld.param.s8 	%rs1, [_Z5fnt_iPjjbS__param_2];
	ld.param.u64 	%rd3, [_Z5fnt_iPjjbS__param_0];
	ld.param.u32 	%r7, [_Z5fnt_iPjjbS__param_1];
	ld.param.u64 	%rd4, [_Z5fnt_iPjjbS__param_3];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %ctaid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r11, %r9, %r8, %r10;
	shr.u32 	%r12, %r11, %r7;
	add.s32 	%r13, %r7, 1;
	mov.u32 	%r35, 1;
	shl.b32 	%r14, %r12, %r13;
	shl.b32 	%r15, %r35, %r7;
	add.s32 	%r16, %r15, -1;
	and.b32  	%r17, %r16, %r11;
	add.s32 	%r18, %r17, %r14;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r18, 4;
	add.s64 	%rd1, %rd6, %rd7;
	ld.global.u32 	%r1, [%rd1];
	add.s32 	%r19, %r18, %r15;
	mul.wide.u32 	%rd8, %r19, 4;
	add.s64 	%rd2, %rd6, %rd8;
	cvt.s32.s16 	%r20, %rs1;
	mad.lo.s32 	%r21, %r20, 65535, %r16;
	add.s32 	%r22, %r21, %r17;
	mul.wide.u32 	%rd9, %r22, 4;
	add.s64 	%rd10, %rd5, %rd9;
	ld.global.u32 	%r2, [%rd2];
	setp.eq.s32 	%p1, %r2, 65536;
	ld.global.u32 	%r3, [%rd10];
	setp.eq.s32 	%p2, %r3, 65536;
	and.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB1_2;

	mul.lo.s32 	%r23, %r3, %r2;
	mul.wide.u32 	%rd11, %r23, -65535;
	shr.u64 	%rd12, %rd11, 48;
	cvt.u32.u64 	%r24, %rd12;
	mul.lo.s32 	%r25, %r24, 65537;
	sub.s32 	%r35, %r23, %r25;

$L__BB1_2:
	add.s32 	%r26, %r35, %r1;
	mul.wide.u32 	%rd13, %r26, -65535;
	shr.u64 	%rd14, %rd13, 48;
	cvt.u32.u64 	%r27, %rd14;
	mul.lo.s32 	%r28, %r27, 65537;
	sub.s32 	%r29, %r26, %r28;
	st.global.u32 	[%rd1], %r29;
	add.s32 	%r30, %r1, 65537;
	sub.s32 	%r31, %r30, %r35;
	mul.wide.u32 	%rd15, %r31, -65535;
	shr.u64 	%rd16, %rd15, 48;
	cvt.u32.u64 	%r32, %rd16;
	mul.lo.s32 	%r33, %r32, 65537;
	sub.s32 	%r34, %r31, %r33;
	st.global.u32 	[%rd2], %r34;
	ret;

}
	// .globl	_Z7end_fntPjjS_
.visible .entry _Z7end_fntPjjS_(
	.param .u64 _Z7end_fntPjjS__param_0,
	.param .u32 _Z7end_fntPjjS__param_1,
	.param .u64 _Z7end_fntPjjS__param_2
)
{
	.reg .pred 	%p<7>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd3, [_Z7end_fntPjjS__param_0];
	ld.param.u32 	%r10, [_Z7end_fntPjjS__param_1];
	ld.param.u64 	%rd4, [_Z7end_fntPjjS__param_2];
	cvta.to.global.u64 	%rd5, %rd4;
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r14, %r12, %r11, %r13;
	shl.b32 	%r15, %r14, 1;
	mov.u32 	%r24, 1;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r15, 4;
	add.s64 	%rd1, %rd6, %rd7;
	mul.wide.u32 	%rd8, %r10, 4;
	add.s64 	%rd2, %rd5, %rd8;
	ld.global.u32 	%r1, [%rd1];
	setp.eq.s32 	%p1, %r1, 65536;
	ld.global.u32 	%r2, [%rd2];
	setp.eq.s32 	%p2, %r2, 65536;
	and.pred  	%p3, %p1, %p2;
	mov.u32 	%r23, %r24;
	@%p3 bra 	$L__BB2_2;

	mul.lo.s32 	%r16, %r2, %r1;
	mul.wide.u32 	%rd9, %r16, -65535;
	shr.u64 	%rd10, %rd9, 48;
	cvt.u32.u64 	%r17, %rd10;
	mul.lo.s32 	%r18, %r17, 65537;
	sub.s32 	%r23, %r16, %r18;

$L__BB2_2:
	st.global.u32 	[%rd1], %r23;
	ld.global.u32 	%r5, [%rd1+4];
	setp.eq.s32 	%p4, %r5, 65536;
	ld.global.u32 	%r6, [%rd2];
	setp.eq.s32 	%p5, %r6, 65536;
	and.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB2_4;

	mul.lo.s32 	%r20, %r6, %r5;
	mul.wide.u32 	%rd11, %r20, -65535;
	shr.u64 	%rd12, %rd11, 48;
	cvt.u32.u64 	%r21, %rd12;
	mul.lo.s32 	%r22, %r21, 65537;
	sub.s32 	%r24, %r20, %r22;

$L__BB2_4:
	st.global.u32 	[%rd1+4], %r24;
	ret;

}
	// .globl	_Z5d_fntPjS_jjjS_S_S_
.visible .func _Z5d_fntPjS_jjjS_S_S_(
	.param .b64 _Z5d_fntPjS_jjjS_S_S__param_0,
	.param .b64 _Z5d_fntPjS_jjjS_S_S__param_1,
	.param .b32 _Z5d_fntPjS_jjjS_S_S__param_2,
	.param .b32 _Z5d_fntPjS_jjjS_S_S__param_3,
	.param .b32 _Z5d_fntPjS_jjjS_S_S__param_4,
	.param .b64 _Z5d_fntPjS_jjjS_S_S__param_5,
	.param .b64 _Z5d_fntPjS_jjjS_S_S__param_6,
	.param .b64 _Z5d_fntPjS_jjjS_S_S__param_7
)
{
	.reg .pred 	%p<75>;
	.reg .b32 	%r<332>;
	.reg .b64 	%rd<134>;


	ld.param.u64 	%rd21, [_Z5d_fntPjS_jjjS_S_S__param_0];
	ld.param.u64 	%rd22, [_Z5d_fntPjS_jjjS_S_S__param_1];
	ld.param.u32 	%r115, [_Z5d_fntPjS_jjjS_S_S__param_2];
	ld.param.u32 	%r112, [_Z5d_fntPjS_jjjS_S_S__param_3];
	ld.param.u32 	%r113, [_Z5d_fntPjS_jjjS_S_S__param_4];
	ld.param.u64 	%rd23, [_Z5d_fntPjS_jjjS_S_S__param_5];
	ld.param.u64 	%rd24, [_Z5d_fntPjS_jjjS_S_S__param_6];
	ld.param.u64 	%rd25, [_Z5d_fntPjS_jjjS_S_S__param_7];
	mov.u32 	%r116, 1;
	shl.b32 	%r117, %r116, %r115;
	shl.b32 	%r1, %r116, %r112;
	add.s32 	%r2, %r1, -1;
	max.u32 	%r3, %r117, 1;
	add.s32 	%r118, %r3, -1;
	and.b32  	%r301, %r3, 3;
	setp.lt.u32 	%p1, %r118, 3;
	mov.u32 	%r299, 0;
	@%p1 bra 	$L__BB3_3;

	sub.s32 	%r298, %r3, %r301;

$L__BB3_2:
	mul.wide.u32 	%rd26, %r299, 4;
	add.s64 	%rd27, %rd21, %rd26;
	ld.u32 	%r120, [%rd27];
	add.s32 	%r121, %r2, %r299;
	mul.wide.u32 	%rd28, %r121, 4;
	add.s64 	%rd29, %rd23, %rd28;
	ld.u32 	%r122, [%rd29];
	mul.wide.u32 	%rd30, %r122, 4;
	add.s64 	%rd31, %rd22, %rd30;
	st.u32 	[%rd31], %r120;
	ld.u32 	%r123, [%rd27+4];
	add.s32 	%r124, %r1, %r299;
	mul.wide.u32 	%rd32, %r124, 4;
	add.s64 	%rd33, %rd23, %rd32;
	ld.u32 	%r125, [%rd33];
	mul.wide.u32 	%rd34, %r125, 4;
	add.s64 	%rd35, %rd22, %rd34;
	st.u32 	[%rd35], %r123;
	ld.u32 	%r126, [%rd27+8];
	add.s32 	%r127, %r121, 2;
	mul.wide.u32 	%rd36, %r127, 4;
	add.s64 	%rd37, %rd23, %rd36;
	ld.u32 	%r128, [%rd37];
	mul.wide.u32 	%rd38, %r128, 4;
	add.s64 	%rd39, %rd22, %rd38;
	st.u32 	[%rd39], %r126;
	ld.u32 	%r129, [%rd27+12];
	add.s32 	%r130, %r121, 3;
	mul.wide.u32 	%rd40, %r130, 4;
	add.s64 	%rd41, %rd23, %rd40;
	ld.u32 	%r131, [%rd41];
	mul.wide.u32 	%rd42, %r131, 4;
	add.s64 	%rd43, %rd22, %rd42;
	st.u32 	[%rd43], %r129;
	add.s32 	%r299, %r299, 4;
	add.s32 	%r298, %r298, -4;
	setp.ne.s32 	%p2, %r298, 0;
	@%p2 bra 	$L__BB3_2;

$L__BB3_3:
	setp.eq.s32 	%p3, %r301, 0;
	@%p3 bra 	$L__BB3_6;

$L__BB3_5:
	.pragma "nounroll";
	mul.wide.u32 	%rd44, %r299, 4;
	add.s64 	%rd45, %rd21, %rd44;
	ld.u32 	%r132, [%rd45];
	add.s32 	%r133, %r2, %r299;
	mul.wide.u32 	%rd46, %r133, 4;
	add.s64 	%rd47, %rd23, %rd46;
	ld.u32 	%r134, [%rd47];
	mul.wide.u32 	%rd48, %r134, 4;
	add.s64 	%rd49, %rd22, %rd48;
	st.u32 	[%rd49], %r132;
	add.s32 	%r299, %r299, 1;
	add.s32 	%r301, %r301, -1;
	setp.ne.s32 	%p4, %r301, 0;
	@%p4 bra 	$L__BB3_5;

$L__BB3_6:
	setp.eq.s32 	%p5, %r112, 0;
	@%p5 bra 	$L__BB3_44;

	and.b32  	%r136, %r113, 2;
	shr.u32 	%r137, %r136, 1;
	mul.lo.s32 	%r15, %r137, 65535;
	mov.u32 	%r135, 0;
	mov.u32 	%r302, %r135;

$L__BB3_8:
	mov.u32 	%r139, 1;
	shl.b32 	%r17, %r139, %r302;
	shl.b32 	%r18, %r17, 1;
	add.s32 	%r140, %r17, %r15;
	mul.wide.u32 	%rd50, %r140, 4;
	add.s64 	%rd51, %rd24, %rd50;
	ld.u32 	%r19, [%rd51];
	max.u32 	%r141, %r17, 1;
	add.s32 	%r20, %r141, -1;
	and.b32  	%r21, %r141, 3;
	add.s32 	%r22, %r17, 3;
	sub.s32 	%r23, %r21, %r141;
	mov.u32 	%r303, %r135;

$L__BB3_9:
	setp.lt.u32 	%p6, %r20, 3;
	mov.u32 	%r316, 0;
	mov.u32 	%r307, %r139;
	@%p6 bra 	$L__BB3_28;

	add.s32 	%r305, %r303, 3;
	add.s32 	%r304, %r22, %r303;
	add.s32 	%r27, %r303, 1;
	mov.u32 	%r145, 1;
	add.s32 	%r28, %r17, %r27;
	add.s32 	%r29, %r17, %r303;
	mov.u32 	%r307, %r145;

$L__BB3_11:
	add.s32 	%r147, %r303, %r316;
	mul.wide.u32 	%rd52, %r147, 4;
	add.s64 	%rd1, %rd22, %rd52;
	ld.u32 	%r34, [%rd1];
	add.s32 	%r148, %r29, %r316;
	mul.wide.u32 	%rd53, %r148, 4;
	add.s64 	%rd2, %rd22, %rd53;
	ld.u32 	%r35, [%rd2];
	setp.eq.s32 	%p7, %r35, 65536;
	setp.eq.s32 	%p8, %r307, 65536;
	and.pred  	%p9, %p8, %p7;
	mov.u32 	%r308, %r145;
	@%p9 bra 	$L__BB3_13;

	mul.lo.s32 	%r149, %r35, %r307;
	mul.wide.u32 	%rd54, %r149, -65535;
	shr.u64 	%rd55, %rd54, 48;
	cvt.u32.u64 	%r150, %rd55;
	mul.lo.s32 	%r151, %r150, 65537;
	sub.s32 	%r308, %r149, %r151;

$L__BB3_13:
	add.s32 	%r153, %r308, %r34;
	mul.wide.u32 	%rd56, %r153, -65535;
	shr.u64 	%rd57, %rd56, 48;
	cvt.u32.u64 	%r154, %rd57;
	mul.lo.s32 	%r155, %r154, 65537;
	sub.s32 	%r156, %r153, %r155;
	st.u32 	[%rd1], %r156;
	add.s32 	%r157, %r34, 65537;
	sub.s32 	%r158, %r157, %r308;
	mul.wide.u32 	%rd58, %r158, -65535;
	shr.u64 	%rd59, %rd58, 48;
	cvt.u32.u64 	%r159, %rd59;
	mul.lo.s32 	%r160, %r159, 65537;
	sub.s32 	%r161, %r158, %r160;
	st.u32 	[%rd2], %r161;
	setp.eq.s32 	%p10, %r19, 65536;
	and.pred  	%p12, %p10, %p8;
	mov.u32 	%r310, 1;
	mov.u32 	%r309, %r310;
	@%p12 bra 	$L__BB3_15;

	mul.lo.s32 	%r162, %r307, %r19;
	mul.wide.u32 	%rd60, %r162, -65535;
	shr.u64 	%rd61, %rd60, 48;
	cvt.u32.u64 	%r163, %rd61;
	mul.lo.s32 	%r164, %r163, 65537;
	sub.s32 	%r309, %r162, %r164;

$L__BB3_15:
	add.s32 	%r166, %r27, %r316;
	mul.wide.u32 	%rd62, %r166, 4;
	add.s64 	%rd3, %rd22, %rd62;
	ld.u32 	%r40, [%rd3];
	add.s32 	%r167, %r28, %r316;
	mul.wide.u32 	%rd63, %r167, 4;
	add.s64 	%rd4, %rd22, %rd63;
	ld.u32 	%r41, [%rd4];
	setp.eq.s32 	%p13, %r41, 65536;
	setp.eq.s32 	%p14, %r309, 65536;
	and.pred  	%p15, %p14, %p13;
	@%p15 bra 	$L__BB3_17;

	mul.lo.s32 	%r168, %r41, %r309;
	mul.wide.u32 	%rd64, %r168, -65535;
	shr.u64 	%rd65, %rd64, 48;
	cvt.u32.u64 	%r169, %rd65;
	mul.lo.s32 	%r170, %r169, 65537;
	sub.s32 	%r310, %r168, %r170;

$L__BB3_17:
	add.s32 	%r172, %r310, %r40;
	mul.wide.u32 	%rd66, %r172, -65535;
	shr.u64 	%rd67, %rd66, 48;
	cvt.u32.u64 	%r173, %rd67;
	mul.lo.s32 	%r174, %r173, 65537;
	sub.s32 	%r175, %r172, %r174;
	st.u32 	[%rd3], %r175;
	add.s32 	%r176, %r40, 65537;
	sub.s32 	%r177, %r176, %r310;
	mul.wide.u32 	%rd68, %r177, -65535;
	shr.u64 	%rd69, %rd68, 48;
	cvt.u32.u64 	%r178, %rd69;
	mul.lo.s32 	%r179, %r178, 65537;
	sub.s32 	%r180, %r177, %r179;
	st.u32 	[%rd4], %r180;
	and.pred  	%p18, %p10, %p14;
	mov.u32 	%r312, 1;
	mov.u32 	%r311, %r312;
	@%p18 bra 	$L__BB3_19;

	mul.lo.s32 	%r181, %r309, %r19;
	mul.wide.u32 	%rd70, %r181, -65535;
	shr.u64 	%rd71, %rd70, 48;
	cvt.u32.u64 	%r182, %rd71;
	mul.lo.s32 	%r183, %r182, 65537;
	sub.s32 	%r311, %r181, %r183;

$L__BB3_19:
	add.s32 	%r185, %r305, -1;
	mul.wide.u32 	%rd72, %r185, 4;
	add.s64 	%rd5, %rd22, %rd72;
	ld.u32 	%r46, [%rd5];
	add.s32 	%r186, %r304, -1;
	mul.wide.u32 	%rd73, %r186, 4;
	add.s64 	%rd6, %rd22, %rd73;
	ld.u32 	%r47, [%rd6];
	setp.eq.s32 	%p19, %r47, 65536;
	setp.eq.s32 	%p20, %r311, 65536;
	and.pred  	%p21, %p20, %p19;
	@%p21 bra 	$L__BB3_21;

	mul.lo.s32 	%r187, %r47, %r311;
	mul.wide.u32 	%rd74, %r187, -65535;
	shr.u64 	%rd75, %rd74, 48;
	cvt.u32.u64 	%r188, %rd75;
	mul.lo.s32 	%r189, %r188, 65537;
	sub.s32 	%r312, %r187, %r189;

$L__BB3_21:
	add.s32 	%r191, %r312, %r46;
	mul.wide.u32 	%rd76, %r191, -65535;
	shr.u64 	%rd77, %rd76, 48;
	cvt.u32.u64 	%r192, %rd77;
	mul.lo.s32 	%r193, %r192, 65537;
	sub.s32 	%r194, %r191, %r193;
	st.u32 	[%rd5], %r194;
	add.s32 	%r195, %r46, 65537;
	sub.s32 	%r196, %r195, %r312;
	mul.wide.u32 	%rd78, %r196, -65535;
	shr.u64 	%rd79, %rd78, 48;
	cvt.u32.u64 	%r197, %rd79;
	mul.lo.s32 	%r198, %r197, 65537;
	sub.s32 	%r199, %r196, %r198;
	st.u32 	[%rd6], %r199;
	and.pred  	%p24, %p10, %p20;
	mov.u32 	%r314, 1;
	mov.u32 	%r313, %r314;
	@%p24 bra 	$L__BB3_23;

	mul.lo.s32 	%r200, %r311, %r19;
	mul.wide.u32 	%rd80, %r200, -65535;
	shr.u64 	%rd81, %rd80, 48;
	cvt.u32.u64 	%r201, %rd81;
	mul.lo.s32 	%r202, %r201, 65537;
	sub.s32 	%r313, %r200, %r202;

$L__BB3_23:
	mul.wide.u32 	%rd82, %r305, 4;
	add.s64 	%rd7, %rd22, %rd82;
	ld.u32 	%r52, [%rd7];
	mul.wide.u32 	%rd83, %r304, 4;
	add.s64 	%rd8, %rd22, %rd83;
	ld.u32 	%r53, [%rd8];
	setp.eq.s32 	%p25, %r53, 65536;
	setp.eq.s32 	%p26, %r313, 65536;
	and.pred  	%p27, %p26, %p25;
	@%p27 bra 	$L__BB3_25;

	mul.lo.s32 	%r204, %r53, %r313;
	mul.wide.u32 	%rd84, %r204, -65535;
	shr.u64 	%rd85, %rd84, 48;
	cvt.u32.u64 	%r205, %rd85;
	mul.lo.s32 	%r206, %r205, 65537;
	sub.s32 	%r314, %r204, %r206;

$L__BB3_25:
	add.s32 	%r208, %r314, %r52;
	mul.wide.u32 	%rd86, %r208, -65535;
	shr.u64 	%rd87, %rd86, 48;
	cvt.u32.u64 	%r209, %rd87;
	mul.lo.s32 	%r210, %r209, 65537;
	sub.s32 	%r211, %r208, %r210;
	st.u32 	[%rd7], %r211;
	add.s32 	%r212, %r52, 65537;
	sub.s32 	%r213, %r212, %r314;
	mul.wide.u32 	%rd88, %r213, -65535;
	shr.u64 	%rd89, %rd88, 48;
	cvt.u32.u64 	%r214, %rd89;
	mul.lo.s32 	%r215, %r214, 65537;
	sub.s32 	%r216, %r213, %r215;
	st.u32 	[%rd8], %r216;
	and.pred  	%p30, %p10, %p26;
	mov.u32 	%r307, 1;
	@%p30 bra 	$L__BB3_27;

	mul.lo.s32 	%r217, %r313, %r19;
	mul.wide.u32 	%rd90, %r217, -65535;
	shr.u64 	%rd91, %rd90, 48;
	cvt.u32.u64 	%r218, %rd91;
	mul.lo.s32 	%r219, %r218, 65537;
	sub.s32 	%r307, %r217, %r219;

$L__BB3_27:
	add.s32 	%r305, %r305, 4;
	add.s32 	%r304, %r304, 4;
	add.s32 	%r316, %r316, 4;
	add.s32 	%r220, %r23, %r316;
	setp.ne.s32 	%p31, %r220, 0;
	@%p31 bra 	$L__BB3_11;

$L__BB3_28:
	setp.eq.s32 	%p32, %r21, 0;
	@%p32 bra 	$L__BB3_42;

	add.s32 	%r63, %r316, %r303;
	mul.wide.u32 	%rd92, %r63, 4;
	add.s64 	%rd9, %rd22, %rd92;
	ld.u32 	%r64, [%rd9];
	add.s32 	%r222, %r63, %r17;
	mul.wide.u32 	%rd93, %r222, 4;
	add.s64 	%rd10, %rd22, %rd93;
	ld.u32 	%r65, [%rd10];
	setp.eq.s32 	%p33, %r65, 65536;
	setp.eq.s32 	%p34, %r307, 65536;
	and.pred  	%p35, %p34, %p33;
	mov.u32 	%r319, 1;
	mov.u32 	%r318, %r319;
	@%p35 bra 	$L__BB3_31;

	mul.lo.s32 	%r223, %r65, %r307;
	mul.wide.u32 	%rd94, %r223, -65535;
	shr.u64 	%rd95, %rd94, 48;
	cvt.u32.u64 	%r224, %rd95;
	mul.lo.s32 	%r225, %r224, 65537;
	sub.s32 	%r318, %r223, %r225;

$L__BB3_31:
	add.s32 	%r227, %r318, %r64;
	mul.wide.u32 	%rd96, %r227, -65535;
	shr.u64 	%rd97, %rd96, 48;
	cvt.u32.u64 	%r228, %rd97;
	mul.lo.s32 	%r229, %r228, 65537;
	sub.s32 	%r230, %r227, %r229;
	st.u32 	[%rd9], %r230;
	add.s32 	%r231, %r64, 65537;
	sub.s32 	%r232, %r231, %r318;
	mul.wide.u32 	%rd98, %r232, -65535;
	shr.u64 	%rd99, %rd98, 48;
	cvt.u32.u64 	%r233, %rd99;
	mul.lo.s32 	%r234, %r233, 65537;
	sub.s32 	%r235, %r232, %r234;
	st.u32 	[%rd10], %r235;
	setp.eq.s32 	%p36, %r19, 65536;
	and.pred  	%p38, %p36, %p34;
	@%p38 bra 	$L__BB3_33;

	mul.lo.s32 	%r236, %r307, %r19;
	mul.wide.u32 	%rd100, %r236, -65535;
	shr.u64 	%rd101, %rd100, 48;
	cvt.u32.u64 	%r237, %rd101;
	mul.lo.s32 	%r238, %r237, 65537;
	sub.s32 	%r319, %r236, %r238;

$L__BB3_33:
	setp.eq.s32 	%p39, %r21, 1;
	@%p39 bra 	$L__BB3_42;

	add.s32 	%r240, %r63, 1;
	mov.u32 	%r321, 1;
	mul.wide.u32 	%rd102, %r240, 4;
	add.s64 	%rd11, %rd22, %rd102;
	ld.u32 	%r70, [%rd11];
	add.s32 	%r241, %r240, %r17;
	mul.wide.u32 	%rd103, %r241, 4;
	add.s64 	%rd12, %rd22, %rd103;
	ld.u32 	%r71, [%rd12];
	setp.eq.s32 	%p40, %r71, 65536;
	setp.eq.s32 	%p41, %r319, 65536;
	and.pred  	%p42, %p41, %p40;
	mov.u32 	%r320, %r321;
	@%p42 bra 	$L__BB3_36;

	mul.lo.s32 	%r242, %r71, %r319;
	mul.wide.u32 	%rd104, %r242, -65535;
	shr.u64 	%rd105, %rd104, 48;
	cvt.u32.u64 	%r243, %rd105;
	mul.lo.s32 	%r244, %r243, 65537;
	sub.s32 	%r320, %r242, %r244;

$L__BB3_36:
	add.s32 	%r246, %r320, %r70;
	mul.wide.u32 	%rd106, %r246, -65535;
	shr.u64 	%rd107, %rd106, 48;
	cvt.u32.u64 	%r247, %rd107;
	mul.lo.s32 	%r248, %r247, 65537;
	sub.s32 	%r249, %r246, %r248;
	st.u32 	[%rd11], %r249;
	add.s32 	%r250, %r70, 65537;
	sub.s32 	%r251, %r250, %r320;
	mul.wide.u32 	%rd108, %r251, -65535;
	shr.u64 	%rd109, %rd108, 48;
	cvt.u32.u64 	%r252, %rd109;
	mul.lo.s32 	%r253, %r252, 65537;
	sub.s32 	%r254, %r251, %r253;
	st.u32 	[%rd12], %r254;
	and.pred  	%p45, %p36, %p41;
	@%p45 bra 	$L__BB3_38;

	mul.lo.s32 	%r255, %r319, %r19;
	mul.wide.u32 	%rd110, %r255, -65535;
	shr.u64 	%rd111, %rd110, 48;
	cvt.u32.u64 	%r256, %rd111;
	mul.lo.s32 	%r257, %r256, 65537;
	sub.s32 	%r321, %r255, %r257;

$L__BB3_38:
	setp.eq.s32 	%p46, %r21, 2;
	@%p46 bra 	$L__BB3_42;

	add.s32 	%r259, %r63, 2;
	mul.wide.u32 	%rd112, %r259, 4;
	add.s64 	%rd13, %rd22, %rd112;
	ld.u32 	%r76, [%rd13];
	add.s32 	%r260, %r259, %r17;
	mul.wide.u32 	%rd113, %r260, 4;
	add.s64 	%rd14, %rd22, %rd113;
	ld.u32 	%r77, [%rd14];
	setp.eq.s32 	%p47, %r77, 65536;
	setp.eq.s32 	%p48, %r321, 65536;
	and.pred  	%p49, %p48, %p47;
	mov.u32 	%r322, 1;
	@%p49 bra 	$L__BB3_41;

	mul.lo.s32 	%r261, %r77, %r321;
	mul.wide.u32 	%rd114, %r261, -65535;
	shr.u64 	%rd115, %rd114, 48;
	cvt.u32.u64 	%r262, %rd115;
	mul.lo.s32 	%r263, %r262, 65537;
	sub.s32 	%r322, %r261, %r263;

$L__BB3_41:
	add.s32 	%r264, %r322, %r76;
	mul.wide.u32 	%rd116, %r264, -65535;
	shr.u64 	%rd117, %rd116, 48;
	cvt.u32.u64 	%r265, %rd117;
	mul.lo.s32 	%r266, %r265, 65537;
	sub.s32 	%r267, %r264, %r266;
	st.u32 	[%rd13], %r267;
	add.s32 	%r268, %r76, 65537;
	sub.s32 	%r269, %r268, %r322;
	mul.wide.u32 	%rd118, %r269, -65535;
	shr.u64 	%rd119, %rd118, 48;
	cvt.u32.u64 	%r270, %rd119;
	mul.lo.s32 	%r271, %r270, 65537;
	sub.s32 	%r272, %r269, %r271;
	st.u32 	[%rd14], %r272;

$L__BB3_42:
	add.s32 	%r303, %r303, %r18;
	setp.lt.u32 	%p50, %r303, %r1;
	@%p50 bra 	$L__BB3_9;

	add.s32 	%r302, %r302, 1;
	setp.lt.u32 	%p51, %r302, %r112;
	@%p51 bra 	$L__BB3_8;

$L__BB3_44:
	and.b32  	%r273, %r113, 1;
	setp.eq.b32 	%p52, %r273, 1;
	mov.pred 	%p53, 0;
	xor.pred  	%p54, %p52, %p53;
	not.pred 	%p55, %p54;
	@%p55 bra 	$L__BB3_61;

	mul.wide.u32 	%rd120, %r1, 4;
	add.s64 	%rd15, %rd25, %rd120;
	max.u32 	%r82, %r1, 1;
	add.s32 	%r275, %r82, -1;
	and.b32  	%r330, %r82, 3;
	setp.lt.u32 	%p56, %r275, 3;
	mov.u32 	%r329, 0;
	@%p56 bra 	$L__BB3_56;

	sub.s32 	%r324, %r82, %r330;

$L__BB3_47:
	mul.wide.u32 	%rd121, %r329, 4;
	add.s64 	%rd16, %rd22, %rd121;
	ld.u32 	%r87, [%rd16];
	setp.eq.s32 	%p57, %r87, 65536;
	ld.u32 	%r88, [%rd15];
	setp.eq.s32 	%p58, %r88, 65536;
	and.pred  	%p59, %p57, %p58;
	mov.u32 	%r326, 1;
	mov.u32 	%r325, %r326;
	@%p59 bra 	$L__BB3_49;

	mul.lo.s32 	%r278, %r88, %r87;
	mul.wide.u32 	%rd122, %r278, -65535;
	shr.u64 	%rd123, %rd122, 48;
	cvt.u32.u64 	%r279, %rd123;
	mul.lo.s32 	%r280, %r279, 65537;
	sub.s32 	%r325, %r278, %r280;

$L__BB3_49:
	st.u32 	[%rd16], %r325;
	ld.u32 	%r91, [%rd16+4];
	setp.eq.s32 	%p60, %r91, 65536;
	ld.u32 	%r92, [%rd15];
	setp.eq.s32 	%p61, %r92, 65536;
	and.pred  	%p62, %p60, %p61;
	@%p62 bra 	$L__BB3_51;

	mul.lo.s32 	%r282, %r92, %r91;
	mul.wide.u32 	%rd124, %r282, -65535;
	shr.u64 	%rd125, %rd124, 48;
	cvt.u32.u64 	%r283, %rd125;
	mul.lo.s32 	%r284, %r283, 65537;
	sub.s32 	%r326, %r282, %r284;

$L__BB3_51:
	st.u32 	[%rd16+4], %r326;
	ld.u32 	%r95, [%rd16+8];
	setp.eq.s32 	%p63, %r95, 65536;
	ld.u32 	%r96, [%rd15];
	setp.eq.s32 	%p64, %r96, 65536;
	and.pred  	%p65, %p63, %p64;
	mov.u32 	%r328, 1;
	mov.u32 	%r327, %r328;
	@%p65 bra 	$L__BB3_53;

	mul.lo.s32 	%r286, %r96, %r95;
	mul.wide.u32 	%rd126, %r286, -65535;
	shr.u64 	%rd127, %rd126, 48;
	cvt.u32.u64 	%r287, %rd127;
	mul.lo.s32 	%r288, %r287, 65537;
	sub.s32 	%r327, %r286, %r288;

$L__BB3_53:
	st.u32 	[%rd16+8], %r327;
	ld.u32 	%r99, [%rd16+12];
	setp.eq.s32 	%p66, %r99, 65536;
	ld.u32 	%r100, [%rd15];
	setp.eq.s32 	%p67, %r100, 65536;
	and.pred  	%p68, %p66, %p67;
	@%p68 bra 	$L__BB3_55;

	mul.lo.s32 	%r290, %r100, %r99;
	mul.wide.u32 	%rd128, %r290, -65535;
	shr.u64 	%rd129, %rd128, 48;
	cvt.u32.u64 	%r291, %rd129;
	mul.lo.s32 	%r292, %r291, 65537;
	sub.s32 	%r328, %r290, %r292;

$L__BB3_55:
	st.u32 	[%rd16+12], %r328;
	add.s32 	%r329, %r329, 4;
	add.s32 	%r324, %r324, -4;
	setp.ne.s32 	%p69, %r324, 0;
	@%p69 bra 	$L__BB3_47;

$L__BB3_56:
	setp.eq.s32 	%p70, %r330, 0;
	@%p70 bra 	$L__BB3_61;

	mul.wide.u32 	%rd130, %r329, 4;
	add.s64 	%rd133, %rd22, %rd130;

$L__BB3_58:
	.pragma "nounroll";
	ld.u32 	%r107, [%rd133];
	setp.eq.s32 	%p71, %r107, 65536;
	ld.u32 	%r108, [%rd15];
	setp.eq.s32 	%p72, %r108, 65536;
	and.pred  	%p73, %p71, %p72;
	mov.u32 	%r331, 1;
	@%p73 bra 	$L__BB3_60;

	mul.lo.s32 	%r294, %r108, %r107;
	mul.wide.u32 	%rd131, %r294, -65535;
	shr.u64 	%rd132, %rd131, 48;
	cvt.u32.u64 	%r295, %rd132;
	mul.lo.s32 	%r296, %r295, 65537;
	sub.s32 	%r331, %r294, %r296;

$L__BB3_60:
	st.u32 	[%rd133], %r331;
	add.s64 	%rd133, %rd133, 4;
	add.s32 	%r330, %r330, -1;
	setp.ne.s32 	%p74, %r330, 0;
	@%p74 bra 	$L__BB3_58;

$L__BB3_61:
	ret;

}
	// .globl	_Z5g_fntPjS_jjjS_S_S_
.visible .entry _Z5g_fntPjS_jjjS_S_S_(
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_0,
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_1,
	.param .u32 _Z5g_fntPjS_jjjS_S_S__param_2,
	.param .u32 _Z5g_fntPjS_jjjS_S_S__param_3,
	.param .u32 _Z5g_fntPjS_jjjS_S_S__param_4,
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_5,
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_6,
	.param .u64 _Z5g_fntPjS_jjjS_S_S__param_7
)
{
	.reg .pred 	%p<33>;
	.reg .b32 	%r<205>;
	.reg .b64 	%rd<93>;


	ld.param.u64 	%rd19, [_Z5g_fntPjS_jjjS_S_S__param_0];
	ld.param.u64 	%rd20, [_Z5g_fntPjS_jjjS_S_S__param_1];
	ld.param.u32 	%r55, [_Z5g_fntPjS_jjjS_S_S__param_2];
	ld.param.u32 	%r56, [_Z5g_fntPjS_jjjS_S_S__param_3];
	ld.param.u32 	%r57, [_Z5g_fntPjS_jjjS_S_S__param_4];
	ld.param.u64 	%rd21, [_Z5g_fntPjS_jjjS_S_S__param_5];
	ld.param.u64 	%rd22, [_Z5g_fntPjS_jjjS_S_S__param_6];
	ld.param.u64 	%rd18, [_Z5g_fntPjS_jjjS_S_S__param_7];
	cvta.to.global.u64 	%rd1, %rd22;
	cvta.to.global.u64 	%rd2, %rd20;
	cvta.to.global.u64 	%rd3, %rd21;
	cvta.to.global.u64 	%rd4, %rd19;
	mov.u32 	%r58, 1;
	shl.b32 	%r1, %r58, %r56;
	add.s32 	%r2, %r1, -1;
	shr.u32 	%r3, %r1, 1;
	shl.b32 	%r59, %r58, %r55;
	mov.u32 	%r4, %tid.x;
	setp.ge.u32 	%p1, %r4, %r59;
	@%p1 bra 	$L__BB4_2;

	mul.wide.u32 	%rd23, %r4, 4;
	add.s64 	%rd24, %rd4, %rd23;
	ld.global.u32 	%r60, [%rd24];
	add.s32 	%r61, %r2, %r4;
	mul.wide.u32 	%rd25, %r61, 4;
	add.s64 	%rd26, %rd3, %rd25;
	ld.global.u32 	%r62, [%rd26];
	mul.wide.u32 	%rd27, %r62, 4;
	add.s64 	%rd28, %rd2, %rd27;
	st.global.u32 	[%rd28], %r60;

$L__BB4_2:
	setp.ne.s32 	%p2, %r55, %r56;
	@%p2 bra 	$L__BB4_4;

	add.s32 	%r63, %r3, %r4;
	mul.wide.u32 	%rd29, %r63, 4;
	add.s64 	%rd30, %rd4, %rd29;
	ld.global.u32 	%r64, [%rd30];
	add.s32 	%r65, %r63, %r2;
	mul.wide.u32 	%rd31, %r65, 4;
	add.s64 	%rd32, %rd3, %rd31;
	ld.global.u32 	%r66, [%rd32];
	mul.wide.u32 	%rd33, %r66, 4;
	add.s64 	%rd34, %rd2, %rd33;
	st.global.u32 	[%rd34], %r64;

$L__BB4_4:
	bar.sync 	0;
	setp.eq.s32 	%p3, %r56, 0;
	@%p3 bra 	$L__BB4_21;

	and.b32  	%r68, %r57, 2;
	shr.u32 	%r69, %r68, 1;
	mad.lo.s32 	%r5, %r69, 65535, -1;
	and.b32  	%r201, %r56, 3;
	add.s32 	%r70, %r56, -1;
	setp.lt.u32 	%p4, %r70, 3;
	mov.u32 	%r199, 0;
	@%p4 bra 	$L__BB4_16;

	sub.s32 	%r194, %r56, %r201;
	mov.u32 	%r193, 0;

$L__BB4_7:
	add.s32 	%r10, %r193, 1;
	mov.u32 	%r196, 1;
	shr.u32 	%r73, %r4, %r193;
	shl.b32 	%r74, %r73, %r10;
	shl.b32 	%r75, %r196, %r193;
	add.s32 	%r76, %r75, -1;
	and.b32  	%r77, %r76, %r4;
	add.s32 	%r78, %r77, %r74;
	mul.wide.u32 	%rd35, %r78, 4;
	add.s64 	%rd5, %rd2, %rd35;
	ld.global.u32 	%r11, [%rd5];
	add.s32 	%r79, %r78, %r75;
	mul.wide.u32 	%rd36, %r79, 4;
	add.s64 	%rd6, %rd2, %rd36;
	add.s32 	%r80, %r5, %r75;
	add.s32 	%r81, %r80, %r77;
	mul.wide.u32 	%rd37, %r81, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u32 	%r12, [%rd6];
	setp.eq.s32 	%p5, %r12, 65536;
	ld.global.u32 	%r13, [%rd38];
	setp.eq.s32 	%p6, %r13, 65536;
	and.pred  	%p7, %p5, %p6;
	mov.u32 	%r195, %r196;
	@%p7 bra 	$L__BB4_9;

	mul.lo.s32 	%r82, %r13, %r12;
	mul.wide.u32 	%rd39, %r82, -65535;
	shr.u64 	%rd40, %rd39, 48;
	cvt.u32.u64 	%r83, %rd40;
	mul.lo.s32 	%r84, %r83, 65537;
	sub.s32 	%r195, %r82, %r84;

$L__BB4_9:
	add.s32 	%r86, %r195, %r11;
	mul.wide.u32 	%rd41, %r86, -65535;
	shr.u64 	%rd42, %rd41, 48;
	cvt.u32.u64 	%r87, %rd42;
	mul.lo.s32 	%r88, %r87, 65537;
	sub.s32 	%r89, %r86, %r88;
	st.global.u32 	[%rd5], %r89;
	add.s32 	%r90, %r11, 65537;
	sub.s32 	%r91, %r90, %r195;
	mul.wide.u32 	%rd43, %r91, -65535;
	shr.u64 	%rd44, %rd43, 48;
	cvt.u32.u64 	%r92, %rd44;
	mul.lo.s32 	%r93, %r92, 65537;
	sub.s32 	%r94, %r91, %r93;
	st.global.u32 	[%rd6], %r94;
	bar.sync 	0;
	add.s32 	%r16, %r10, 1;
	shr.u32 	%r95, %r4, %r10;
	shl.b32 	%r96, %r95, %r16;
	shl.b32 	%r97, %r196, %r10;
	add.s32 	%r98, %r97, -1;
	and.b32  	%r99, %r98, %r4;
	add.s32 	%r100, %r99, %r96;
	mul.wide.u32 	%rd45, %r100, 4;
	add.s64 	%rd7, %rd2, %rd45;
	ld.global.u32 	%r17, [%rd7];
	add.s32 	%r101, %r100, %r97;
	mul.wide.u32 	%rd46, %r101, 4;
	add.s64 	%rd8, %rd2, %rd46;
	add.s32 	%r102, %r5, %r97;
	add.s32 	%r103, %r102, %r99;
	mul.wide.u32 	%rd47, %r103, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.u32 	%r18, [%rd8];
	setp.eq.s32 	%p8, %r18, 65536;
	ld.global.u32 	%r19, [%rd48];
	setp.eq.s32 	%p9, %r19, 65536;
	and.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB4_11;

	mul.lo.s32 	%r104, %r19, %r18;
	mul.wide.u32 	%rd49, %r104, -65535;
	shr.u64 	%rd50, %rd49, 48;
	cvt.u32.u64 	%r105, %rd50;
	mul.lo.s32 	%r106, %r105, 65537;
	sub.s32 	%r196, %r104, %r106;

$L__BB4_11:
	add.s32 	%r108, %r196, %r17;
	mul.wide.u32 	%rd51, %r108, -65535;
	shr.u64 	%rd52, %rd51, 48;
	cvt.u32.u64 	%r109, %rd52;
	mul.lo.s32 	%r110, %r109, 65537;
	sub.s32 	%r111, %r108, %r110;
	st.global.u32 	[%rd7], %r111;
	add.s32 	%r112, %r17, 65537;
	sub.s32 	%r113, %r112, %r196;
	mul.wide.u32 	%rd53, %r113, -65535;
	shr.u64 	%rd54, %rd53, 48;
	cvt.u32.u64 	%r114, %rd54;
	mul.lo.s32 	%r115, %r114, 65537;
	sub.s32 	%r116, %r113, %r115;
	st.global.u32 	[%rd8], %r116;
	bar.sync 	0;
	add.s32 	%r22, %r16, 1;
	mov.u32 	%r198, 1;
	shr.u32 	%r117, %r4, %r16;
	shl.b32 	%r118, %r117, %r22;
	shl.b32 	%r119, %r198, %r16;
	add.s32 	%r120, %r119, -1;
	and.b32  	%r121, %r120, %r4;
	add.s32 	%r122, %r121, %r118;
	mul.wide.u32 	%rd55, %r122, 4;
	add.s64 	%rd9, %rd2, %rd55;
	ld.global.u32 	%r23, [%rd9];
	add.s32 	%r123, %r122, %r119;
	mul.wide.u32 	%rd56, %r123, 4;
	add.s64 	%rd10, %rd2, %rd56;
	add.s32 	%r124, %r5, %r119;
	add.s32 	%r125, %r124, %r121;
	mul.wide.u32 	%rd57, %r125, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.u32 	%r24, [%rd10];
	setp.eq.s32 	%p11, %r24, 65536;
	ld.global.u32 	%r25, [%rd58];
	setp.eq.s32 	%p12, %r25, 65536;
	and.pred  	%p13, %p11, %p12;
	mov.u32 	%r197, %r198;
	@%p13 bra 	$L__BB4_13;

	mul.lo.s32 	%r126, %r25, %r24;
	mul.wide.u32 	%rd59, %r126, -65535;
	shr.u64 	%rd60, %rd59, 48;
	cvt.u32.u64 	%r127, %rd60;
	mul.lo.s32 	%r128, %r127, 65537;
	sub.s32 	%r197, %r126, %r128;

$L__BB4_13:
	add.s32 	%r130, %r197, %r23;
	mul.wide.u32 	%rd61, %r130, -65535;
	shr.u64 	%rd62, %rd61, 48;
	cvt.u32.u64 	%r131, %rd62;
	mul.lo.s32 	%r132, %r131, 65537;
	sub.s32 	%r133, %r130, %r132;
	st.global.u32 	[%rd9], %r133;
	add.s32 	%r134, %r23, 65537;
	sub.s32 	%r135, %r134, %r197;
	mul.wide.u32 	%rd63, %r135, -65535;
	shr.u64 	%rd64, %rd63, 48;
	cvt.u32.u64 	%r136, %rd64;
	mul.lo.s32 	%r137, %r136, 65537;
	sub.s32 	%r138, %r135, %r137;
	st.global.u32 	[%rd10], %r138;
	bar.sync 	0;
	add.s32 	%r28, %r22, 1;
	shr.u32 	%r139, %r4, %r22;
	shl.b32 	%r140, %r139, %r28;
	shl.b32 	%r141, %r198, %r22;
	add.s32 	%r142, %r141, -1;
	and.b32  	%r143, %r142, %r4;
	add.s32 	%r144, %r143, %r140;
	mul.wide.u32 	%rd65, %r144, 4;
	add.s64 	%rd11, %rd2, %rd65;
	ld.global.u32 	%r29, [%rd11];
	add.s32 	%r145, %r144, %r141;
	mul.wide.u32 	%rd66, %r145, 4;
	add.s64 	%rd12, %rd2, %rd66;
	add.s32 	%r146, %r5, %r141;
	add.s32 	%r147, %r146, %r143;
	mul.wide.u32 	%rd67, %r147, 4;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.u32 	%r30, [%rd12];
	setp.eq.s32 	%p14, %r30, 65536;
	ld.global.u32 	%r31, [%rd68];
	setp.eq.s32 	%p15, %r31, 65536;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB4_15;

	mul.lo.s32 	%r148, %r31, %r30;
	mul.wide.u32 	%rd69, %r148, -65535;
	shr.u64 	%rd70, %rd69, 48;
	cvt.u32.u64 	%r149, %rd70;
	mul.lo.s32 	%r150, %r149, 65537;
	sub.s32 	%r198, %r148, %r150;

$L__BB4_15:
	add.s32 	%r151, %r198, %r29;
	mul.wide.u32 	%rd71, %r151, -65535;
	shr.u64 	%rd72, %rd71, 48;
	cvt.u32.u64 	%r152, %rd72;
	mul.lo.s32 	%r153, %r152, 65537;
	sub.s32 	%r154, %r151, %r153;
	st.global.u32 	[%rd11], %r154;
	add.s32 	%r155, %r29, 65537;
	sub.s32 	%r156, %r155, %r198;
	mul.wide.u32 	%rd73, %r156, -65535;
	shr.u64 	%rd74, %rd73, 48;
	cvt.u32.u64 	%r157, %rd74;
	mul.lo.s32 	%r158, %r157, 65537;
	sub.s32 	%r159, %r156, %r158;
	st.global.u32 	[%rd12], %r159;
	bar.sync 	0;
	add.s32 	%r194, %r194, -4;
	setp.ne.s32 	%p17, %r194, 0;
	add.s32 	%r199, %r193, 4;
	mov.u32 	%r193, %r28;
	@%p17 bra 	$L__BB4_7;

$L__BB4_16:
	setp.eq.s32 	%p18, %r201, 0;
	@%p18 bra 	$L__BB4_21;

	add.s32 	%r200, %r199, 1;

$L__BB4_18:
	.pragma "nounroll";
	add.s32 	%r161, %r200, -1;
	mov.u32 	%r202, 1;
	shl.b32 	%r162, %r202, %r161;
	shr.u32 	%r163, %r4, %r161;
	shl.b32 	%r164, %r163, %r200;
	add.s32 	%r165, %r162, -1;
	and.b32  	%r166, %r165, %r4;
	add.s32 	%r167, %r166, %r164;
	mul.wide.u32 	%rd75, %r167, 4;
	add.s64 	%rd13, %rd2, %rd75;
	ld.global.u32 	%r40, [%rd13];
	add.s32 	%r168, %r167, %r162;
	mul.wide.u32 	%rd76, %r168, 4;
	add.s64 	%rd14, %rd2, %rd76;
	add.s32 	%r169, %r5, %r162;
	add.s32 	%r170, %r169, %r166;
	mul.wide.u32 	%rd77, %r170, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r41, [%rd14];
	setp.eq.s32 	%p19, %r41, 65536;
	ld.global.u32 	%r42, [%rd78];
	setp.eq.s32 	%p20, %r42, 65536;
	and.pred  	%p21, %p19, %p20;
	@%p21 bra 	$L__BB4_20;

	mul.lo.s32 	%r171, %r42, %r41;
	mul.wide.u32 	%rd79, %r171, -65535;
	shr.u64 	%rd80, %rd79, 48;
	cvt.u32.u64 	%r172, %rd80;
	mul.lo.s32 	%r173, %r172, 65537;
	sub.s32 	%r202, %r171, %r173;

$L__BB4_20:
	add.s32 	%r174, %r202, %r40;
	mul.wide.u32 	%rd81, %r174, -65535;
	shr.u64 	%rd82, %rd81, 48;
	cvt.u32.u64 	%r175, %rd82;
	mul.lo.s32 	%r176, %r175, 65537;
	sub.s32 	%r177, %r174, %r176;
	st.global.u32 	[%rd13], %r177;
	add.s32 	%r178, %r40, 65537;
	sub.s32 	%r179, %r178, %r202;
	mul.wide.u32 	%rd83, %r179, -65535;
	shr.u64 	%rd84, %rd83, 48;
	cvt.u32.u64 	%r180, %rd84;
	mul.lo.s32 	%r181, %r180, 65537;
	sub.s32 	%r182, %r179, %r181;
	st.global.u32 	[%rd14], %r182;
	bar.sync 	0;
	add.s32 	%r200, %r200, 1;
	add.s32 	%r201, %r201, -1;
	setp.ne.s32 	%p22, %r201, 0;
	@%p22 bra 	$L__BB4_18;

$L__BB4_21:
	and.b32  	%r183, %r57, 1;
	setp.eq.b32 	%p23, %r183, 1;
	mov.pred 	%p24, 0;
	xor.pred  	%p25, %p23, %p24;
	not.pred 	%p26, %p25;
	@%p26 bra 	$L__BB4_27;

	mul.wide.u32 	%rd85, %r4, 4;
	add.s64 	%rd15, %rd2, %rd85;
	cvta.to.global.u64 	%rd86, %rd18;
	mul.wide.u32 	%rd87, %r1, 4;
	add.s64 	%rd16, %rd86, %rd87;
	ld.global.u32 	%r47, [%rd15];
	setp.eq.s32 	%p27, %r47, 65536;
	ld.global.u32 	%r48, [%rd16];
	setp.eq.s32 	%p28, %r48, 65536;
	and.pred  	%p29, %p27, %p28;
	mov.u32 	%r204, 1;
	mov.u32 	%r203, %r204;
	@%p29 bra 	$L__BB4_24;

	mul.lo.s32 	%r185, %r48, %r47;
	mul.wide.u32 	%rd88, %r185, -65535;
	shr.u64 	%rd89, %rd88, 48;
	cvt.u32.u64 	%r186, %rd89;
	mul.lo.s32 	%r187, %r186, 65537;
	sub.s32 	%r203, %r185, %r187;

$L__BB4_24:
	st.global.u32 	[%rd15], %r203;
	add.s32 	%r189, %r3, %r4;
	mul.wide.u32 	%rd90, %r189, 4;
	add.s64 	%rd17, %rd2, %rd90;
	ld.global.u32 	%r51, [%rd17];
	setp.eq.s32 	%p30, %r51, 65536;
	ld.global.u32 	%r52, [%rd16];
	setp.eq.s32 	%p31, %r52, 65536;
	and.pred  	%p32, %p30, %p31;
	@%p32 bra 	$L__BB4_26;

	mul.lo.s32 	%r190, %r52, %r51;
	mul.wide.u32 	%rd91, %r190, -65535;
	shr.u64 	%rd92, %rd91, 48;
	cvt.u32.u64 	%r191, %rd92;
	mul.lo.s32 	%r192, %r191, 65537;
	sub.s32 	%r204, %r190, %r192;

$L__BB4_26:
	st.global.u32 	[%rd17], %r204;

$L__BB4_27:
	ret;

}
	// .globl	_Z14g_vector_mul_iPjS_S_
.visible .entry _Z14g_vector_mul_iPjS_S_(
	.param .u64 _Z14g_vector_mul_iPjS_S__param_0,
	.param .u64 _Z14g_vector_mul_iPjS_S__param_1,
	.param .u64 _Z14g_vector_mul_iPjS_S__param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd3, [_Z14g_vector_mul_iPjS_S__param_0];
	ld.param.u64 	%rd4, [_Z14g_vector_mul_iPjS_S__param_1];
	ld.param.u64 	%rd2, [_Z14g_vector_mul_iPjS_S__param_2];
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r9, %r7, %r6, %r8;
	cvt.u64.u32 	%rd1, %r9;
	cvta.to.global.u64 	%rd5, %rd3;
	mul.wide.u32 	%rd6, %r9, 4;
	add.s64 	%rd7, %rd5, %rd6;
	cvta.to.global.u64 	%rd8, %rd4;
	add.s64 	%rd9, %rd8, %rd6;
	ld.global.u32 	%r1, [%rd7];
	setp.eq.s32 	%p1, %r1, 65536;
	ld.global.u32 	%r2, [%rd9];
	setp.eq.s32 	%p2, %r2, 65536;
	and.pred  	%p3, %p1, %p2;
	mov.u32 	%r13, 1;
	@%p3 bra 	$L__BB5_2;

	mul.lo.s32 	%r10, %r2, %r1;
	mul.wide.u32 	%rd10, %r10, -65535;
	shr.u64 	%rd11, %rd10, 48;
	cvt.u32.u64 	%r11, %rd11;
	mul.lo.s32 	%r12, %r11, 65537;
	sub.s32 	%r13, %r10, %r12;

$L__BB5_2:
	cvta.to.global.u64 	%rd12, %rd2;
	shl.b64 	%rd13, %rd1, 2;
	add.s64 	%rd14, %rd12, %rd13;
	st.global.u32 	[%rd14], %r13;
	ret;

}
	// .globl	_Z10poly_derivPjS_
.visible .entry _Z10poly_derivPjS_(
	.param .u64 _Z10poly_derivPjS__param_0,
	.param .u64 _Z10poly_derivPjS__param_1
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd2, [_Z10poly_derivPjS__param_0];
	ld.param.u64 	%rd1, [_Z10poly_derivPjS__param_1];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r8, %r7, %r9;
	add.s32 	%r2, %r1, 1;
	mov.u32 	%r13, 1;
	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.u32 	%r3, [%rd5];
	setp.eq.s32 	%p1, %r3, 65536;
	setp.eq.s32 	%p2, %r2, 65536;
	and.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB6_2;

	mul.lo.s32 	%r10, %r3, %r2;
	mul.wide.u32 	%rd6, %r10, -65535;
	shr.u64 	%rd7, %rd6, 48;
	cvt.u32.u64 	%r11, %rd7;
	mul.lo.s32 	%r12, %r11, 65537;
	sub.s32 	%r13, %r10, %r12;

$L__BB6_2:
	cvta.to.global.u64 	%rd8, %rd1;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.u32 	[%rd10], %r13;
	ret;

}
	// .globl	_Z15build_product_iPjS_S_jS_S_S_
.visible .entry _Z15build_product_iPjS_S_jS_S_S_(
	.param .u64 _Z15build_product_iPjS_S_jS_S_S__param_0,
	.param .u64 _Z15build_product_iPjS_S_jS_S_S__param_1,
	.param .u64 _Z15build_product_iPjS_S_jS_S_S__param_2,
	.param .u32 _Z15build_product_iPjS_S_jS_S_S__param_3,
	.param .u64 _Z15build_product_iPjS_S_jS_S_S__param_4,
	.param .u64 _Z15build_product_iPjS_S_jS_S_S__param_5,
	.param .u64 _Z15build_product_iPjS_S_jS_S_S__param_6
)
{
	.local .align 8 .b8 	__local_depot7[8];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<410>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<2244>;
	.reg .b64 	%rd<1043>;


	mov.u64 	%SPL, __local_depot7;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd137, [_Z15build_product_iPjS_S_jS_S_S__param_0];
	ld.param.u64 	%rd138, [_Z15build_product_iPjS_S_jS_S_S__param_1];
	ld.param.u64 	%rd139, [_Z15build_product_iPjS_S_jS_S_S__param_2];
	ld.param.u32 	%r627, [_Z15build_product_iPjS_S_jS_S_S__param_3];
	ld.param.u64 	%rd140, [_Z15build_product_iPjS_S_jS_S_S__param_4];
	ld.param.u64 	%rd141, [_Z15build_product_iPjS_S_jS_S_S__param_5];
	ld.param.u64 	%rd142, [_Z15build_product_iPjS_S_jS_S_S__param_6];
	cvta.to.global.u64 	%rd1, %rd141;
	add.u64 	%rd143, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	mov.u32 	%r628, %ntid.x;
	mov.u32 	%r629, %ctaid.x;
	mov.u32 	%r630, %tid.x;
	mad.lo.s32 	%r631, %r629, %r628, %r630;
	add.s32 	%r1, %r627, 1;
	mov.u32 	%r632, 1;
	shl.b32 	%r633, %r631, %r1;
	cvt.u64.u32 	%rd3, %r633;
	shl.b32 	%r634, %r632, %r627;
	cvt.u64.u32 	%rd4, %r634;
	cvta.to.global.u64 	%rd5, %rd138;
	mul.wide.u32 	%rd144, %r633, 4;
	add.s64 	%rd6, %rd5, %rd144;
	cvta.to.global.u64 	%rd7, %rd139;
	add.s64 	%rd8, %rd7, %rd144;
	cvta.to.global.u64 	%rd9, %rd137;
	add.s64 	%rd10, %rd9, %rd144;
	shl.b32 	%r2, %r634, 1;
	shl.b32 	%r3, %r634, 3;
	setp.lt.u32 	%p1, %r627, 5;
	@%p1 bra 	$L__BB7_348;
	bra.uni 	$L__BB7_1;

$L__BB7_348:
	cvt.u32.u64 	%r1988, %rd4;
	setp.gt.u32 	%p376, %r1988, 1;
	selp.b32 	%r573, %r1988, 1, %p376;
	add.s32 	%r574, %r573, -1;
	and.b32  	%r575, %r573, 3;
	setp.lt.u32 	%p377, %r574, 3;
	mov.u32 	%r2231, 0;
	@%p377 bra 	$L__BB7_351;

	sub.s32 	%r2230, %r573, %r575;
	add.s64 	%rd113, %rd3, %rd4;

$L__BB7_350:
	cvt.u64.u32 	%rd983, %r2231;
	mul.wide.u32 	%rd984, %r2231, 4;
	add.s64 	%rd985, %rd10, %rd984;
	ld.global.u32 	%r1990, [%rd985];
	add.s64 	%rd986, %rd6, %rd984;
	st.global.u32 	[%rd986], %r1990;
	add.s64 	%rd987, %rd113, %rd983;
	shl.b64 	%rd988, %rd987, 2;
	add.s64 	%rd989, %rd9, %rd988;
	ld.global.u32 	%r1991, [%rd989];
	add.s64 	%rd990, %rd8, %rd984;
	st.global.u32 	[%rd990], %r1991;
	ld.global.u32 	%r1992, [%rd985+4];
	st.global.u32 	[%rd986+4], %r1992;
	ld.global.u32 	%r1993, [%rd989+4];
	st.global.u32 	[%rd990+4], %r1993;
	ld.global.u32 	%r1994, [%rd985+8];
	st.global.u32 	[%rd986+8], %r1994;
	ld.global.u32 	%r1995, [%rd989+8];
	st.global.u32 	[%rd990+8], %r1995;
	ld.global.u32 	%r1996, [%rd985+12];
	st.global.u32 	[%rd986+12], %r1996;
	ld.global.u32 	%r1997, [%rd989+12];
	st.global.u32 	[%rd990+12], %r1997;
	add.s32 	%r2231, %r2231, 4;
	add.s32 	%r2230, %r2230, -4;
	setp.ne.s32 	%p378, %r2230, 0;
	@%p378 bra 	$L__BB7_350;

$L__BB7_351:
	setp.eq.s32 	%p379, %r575, 0;
	@%p379 bra 	$L__BB7_354;

	cvt.u64.u32 	%rd991, %r2231;
	add.s64 	%rd992, %rd991, %rd3;
	shl.b64 	%rd993, %rd992, 2;
	add.s64 	%rd1041, %rd7, %rd993;
	add.s64 	%rd1040, %rd5, %rd993;
	add.s64 	%rd1039, %rd9, %rd993;
	shl.b64 	%rd117, %rd4, 2;
	mov.u32 	%r2232, %r575;

$L__BB7_353:
	.pragma "nounroll";
	ld.global.u32 	%r1998, [%rd1039];
	st.global.u32 	[%rd1040], %r1998;
	add.s64 	%rd994, %rd1039, %rd117;
	ld.global.u32 	%r1999, [%rd994];
	st.global.u32 	[%rd1041], %r1999;
	add.s64 	%rd1041, %rd1041, 4;
	add.s64 	%rd1040, %rd1040, 4;
	add.s64 	%rd1039, %rd1039, 4;
	add.s32 	%r2232, %r2232, -1;
	setp.ne.s32 	%p380, %r2232, 0;
	@%p380 bra 	$L__BB7_353;

$L__BB7_354:
	setp.eq.s32 	%p381, %r3, 0;
	@%p381 bra 	$L__BB7_357;

	cvt.u64.u32 	%rd124, %r3;
	mov.u64 	%rd1042, 0;

$L__BB7_356:
	add.s64 	%rd996, %rd10, %rd1042;
	mov.u16 	%rs18, 0;
	st.global.u8 	[%rd996], %rs18;
	add.s64 	%rd1042, %rd1042, 1;
	setp.lt.u64 	%p382, %rd1042, %rd124;
	@%p382 bra 	$L__BB7_356;

$L__BB7_357:
	sub.s32 	%r584, %r573, %r575;
	mov.u32 	%r2000, 0;
	mov.u32 	%r2233, %r2000;

$L__BB7_358:
	mul.wide.u32 	%rd997, %r2233, 4;
	add.s64 	%rd127, %rd6, %rd997;
	mov.u32 	%r2240, %r2000;
	@%p377 bra 	$L__BB7_369;

	mov.u32 	%r2240, 0;
	mov.u32 	%r2235, %r584;

$L__BB7_360:
	add.s32 	%r2004, %r2240, %r2233;
	mul.wide.u32 	%rd998, %r2004, 4;
	add.s64 	%rd128, %rd10, %rd998;
	ld.global.u32 	%r588, [%rd128];
	mul.wide.u32 	%rd999, %r2240, 4;
	add.s64 	%rd129, %rd8, %rd999;
	ld.global.u32 	%r589, [%rd127];
	setp.eq.s32 	%p384, %r589, 65536;
	ld.global.u32 	%r590, [%rd129];
	setp.eq.s32 	%p385, %r590, 65536;
	and.pred  	%p386, %p384, %p385;
	mov.u32 	%r2237, 1;
	mov.u32 	%r2236, %r2237;
	@%p386 bra 	$L__BB7_362;

	mul.lo.s32 	%r2005, %r590, %r589;
	mul.wide.u32 	%rd1000, %r2005, -65535;
	shr.u64 	%rd1001, %rd1000, 48;
	cvt.u32.u64 	%r2006, %rd1001;
	mul.lo.s32 	%r2007, %r2006, 65537;
	sub.s32 	%r2236, %r2005, %r2007;

$L__BB7_362:
	add.s32 	%r2009, %r2236, %r588;
	mul.wide.u32 	%rd1002, %r2009, -65535;
	shr.u64 	%rd1003, %rd1002, 48;
	cvt.u32.u64 	%r2010, %rd1003;
	mul.lo.s32 	%r2011, %r2010, 65537;
	sub.s32 	%r2012, %r2009, %r2011;
	st.global.u32 	[%rd128], %r2012;
	add.s32 	%r2014, %r2004, 1;
	mul.wide.u32 	%rd1004, %r2014, 4;
	add.s64 	%rd130, %rd10, %rd1004;
	ld.global.u32 	%r593, [%rd130];
	ld.global.u32 	%r594, [%rd127];
	setp.eq.s32 	%p387, %r594, 65536;
	ld.global.u32 	%r595, [%rd129+4];
	setp.eq.s32 	%p388, %r595, 65536;
	and.pred  	%p389, %p387, %p388;
	@%p389 bra 	$L__BB7_364;

	mul.lo.s32 	%r2015, %r595, %r594;
	mul.wide.u32 	%rd1005, %r2015, -65535;
	shr.u64 	%rd1006, %rd1005, 48;
	cvt.u32.u64 	%r2016, %rd1006;
	mul.lo.s32 	%r2017, %r2016, 65537;
	sub.s32 	%r2237, %r2015, %r2017;

$L__BB7_364:
	add.s32 	%r2019, %r2237, %r593;
	mul.wide.u32 	%rd1007, %r2019, -65535;
	shr.u64 	%rd1008, %rd1007, 48;
	cvt.u32.u64 	%r2020, %rd1008;
	mul.lo.s32 	%r2021, %r2020, 65537;
	sub.s32 	%r2022, %r2019, %r2021;
	st.global.u32 	[%rd130], %r2022;
	add.s32 	%r2024, %r2004, 2;
	mul.wide.u32 	%rd1009, %r2024, 4;
	add.s64 	%rd131, %rd10, %rd1009;
	ld.global.u32 	%r598, [%rd131];
	ld.global.u32 	%r599, [%rd127];
	setp.eq.s32 	%p390, %r599, 65536;
	ld.global.u32 	%r600, [%rd129+8];
	setp.eq.s32 	%p391, %r600, 65536;
	and.pred  	%p392, %p390, %p391;
	mov.u32 	%r2239, 1;
	mov.u32 	%r2238, %r2239;
	@%p392 bra 	$L__BB7_366;

	mul.lo.s32 	%r2025, %r600, %r599;
	mul.wide.u32 	%rd1010, %r2025, -65535;
	shr.u64 	%rd1011, %rd1010, 48;
	cvt.u32.u64 	%r2026, %rd1011;
	mul.lo.s32 	%r2027, %r2026, 65537;
	sub.s32 	%r2238, %r2025, %r2027;

$L__BB7_366:
	add.s32 	%r2029, %r2238, %r598;
	mul.wide.u32 	%rd1012, %r2029, -65535;
	shr.u64 	%rd1013, %rd1012, 48;
	cvt.u32.u64 	%r2030, %rd1013;
	mul.lo.s32 	%r2031, %r2030, 65537;
	sub.s32 	%r2032, %r2029, %r2031;
	st.global.u32 	[%rd131], %r2032;
	add.s32 	%r2034, %r2004, 3;
	mul.wide.u32 	%rd1014, %r2034, 4;
	add.s64 	%rd132, %rd10, %rd1014;
	ld.global.u32 	%r603, [%rd132];
	ld.global.u32 	%r604, [%rd127];
	setp.eq.s32 	%p393, %r604, 65536;
	ld.global.u32 	%r605, [%rd129+12];
	setp.eq.s32 	%p394, %r605, 65536;
	and.pred  	%p395, %p393, %p394;
	@%p395 bra 	$L__BB7_368;

	mul.lo.s32 	%r2035, %r605, %r604;
	mul.wide.u32 	%rd1015, %r2035, -65535;
	shr.u64 	%rd1016, %rd1015, 48;
	cvt.u32.u64 	%r2036, %rd1016;
	mul.lo.s32 	%r2037, %r2036, 65537;
	sub.s32 	%r2239, %r2035, %r2037;

$L__BB7_368:
	add.s32 	%r2038, %r2239, %r603;
	mul.wide.u32 	%rd1017, %r2038, -65535;
	shr.u64 	%rd1018, %rd1017, 48;
	cvt.u32.u64 	%r2039, %rd1018;
	mul.lo.s32 	%r2040, %r2039, 65537;
	sub.s32 	%r2041, %r2038, %r2040;
	st.global.u32 	[%rd132], %r2041;
	add.s32 	%r2240, %r2240, 4;
	add.s32 	%r2235, %r2235, -4;
	setp.ne.s32 	%p396, %r2235, 0;
	@%p396 bra 	$L__BB7_360;

$L__BB7_369:
	@%p379 bra 	$L__BB7_379;

	add.s32 	%r2043, %r2240, %r2233;
	mul.wide.u32 	%rd1019, %r2043, 4;
	add.s64 	%rd133, %rd10, %rd1019;
	ld.global.u32 	%r611, [%rd133];
	mul.wide.u32 	%rd1020, %r2240, 4;
	add.s64 	%rd1021, %rd8, %rd1020;
	ld.global.u32 	%r612, [%rd127];
	setp.eq.s32 	%p398, %r612, 65536;
	ld.global.u32 	%r613, [%rd1021];
	setp.eq.s32 	%p399, %r613, 65536;
	and.pred  	%p400, %p398, %p399;
	mov.u32 	%r2241, 1;
	@%p400 bra 	$L__BB7_372;

	mul.lo.s32 	%r2044, %r613, %r612;
	mul.wide.u32 	%rd1022, %r2044, -65535;
	shr.u64 	%rd1023, %rd1022, 48;
	cvt.u32.u64 	%r2045, %rd1023;
	mul.lo.s32 	%r2046, %r2045, 65537;
	sub.s32 	%r2241, %r2044, %r2046;

$L__BB7_372:
	add.s32 	%r2047, %r2241, %r611;
	mul.wide.u32 	%rd1024, %r2047, -65535;
	shr.u64 	%rd1025, %rd1024, 48;
	cvt.u32.u64 	%r2048, %rd1025;
	mul.lo.s32 	%r2049, %r2048, 65537;
	sub.s32 	%r2050, %r2047, %r2049;
	st.global.u32 	[%rd133], %r2050;
	setp.eq.s32 	%p401, %r575, 1;
	@%p401 bra 	$L__BB7_379;

	add.s32 	%r2052, %r2240, 1;
	mov.u32 	%r2242, 1;
	add.s32 	%r2053, %r2052, %r2233;
	mul.wide.u32 	%rd1026, %r2053, 4;
	add.s64 	%rd134, %rd10, %rd1026;
	ld.global.u32 	%r616, [%rd134];
	mul.wide.u32 	%rd1027, %r2052, 4;
	add.s64 	%rd135, %rd8, %rd1027;
	ld.global.u32 	%r617, [%rd127];
	setp.eq.s32 	%p402, %r617, 65536;
	ld.global.u32 	%r618, [%rd135];
	setp.eq.s32 	%p403, %r618, 65536;
	and.pred  	%p404, %p402, %p403;
	@%p404 bra 	$L__BB7_375;

	mul.lo.s32 	%r2054, %r618, %r617;
	mul.wide.u32 	%rd1028, %r2054, -65535;
	shr.u64 	%rd1029, %rd1028, 48;
	cvt.u32.u64 	%r2055, %rd1029;
	mul.lo.s32 	%r2056, %r2055, 65537;
	sub.s32 	%r2242, %r2054, %r2056;

$L__BB7_375:
	add.s32 	%r2057, %r2242, %r616;
	mul.wide.u32 	%rd1030, %r2057, -65535;
	shr.u64 	%rd1031, %rd1030, 48;
	cvt.u32.u64 	%r2058, %rd1031;
	mul.lo.s32 	%r2059, %r2058, 65537;
	sub.s32 	%r2060, %r2057, %r2059;
	st.global.u32 	[%rd134], %r2060;
	setp.eq.s32 	%p405, %r575, 2;
	@%p405 bra 	$L__BB7_379;

	add.s32 	%r2063, %r2043, 2;
	mul.wide.u32 	%rd1032, %r2063, 4;
	add.s64 	%rd136, %rd10, %rd1032;
	ld.global.u32 	%r621, [%rd136];
	ld.global.u32 	%r622, [%rd127];
	setp.eq.s32 	%p406, %r622, 65536;
	ld.global.u32 	%r623, [%rd135+4];
	setp.eq.s32 	%p407, %r623, 65536;
	and.pred  	%p408, %p406, %p407;
	mov.u32 	%r2243, 1;
	@%p408 bra 	$L__BB7_378;

	mul.lo.s32 	%r2064, %r623, %r622;
	mul.wide.u32 	%rd1033, %r2064, -65535;
	shr.u64 	%rd1034, %rd1033, 48;
	cvt.u32.u64 	%r2065, %rd1034;
	mul.lo.s32 	%r2066, %r2065, 65537;
	sub.s32 	%r2243, %r2064, %r2066;

$L__BB7_378:
	add.s32 	%r2067, %r2243, %r621;
	mul.wide.u32 	%rd1035, %r2067, -65535;
	shr.u64 	%rd1036, %rd1035, 48;
	cvt.u32.u64 	%r2068, %rd1036;
	mul.lo.s32 	%r2069, %r2068, 65537;
	sub.s32 	%r2070, %r2067, %r2069;
	st.global.u32 	[%rd136], %r2070;

$L__BB7_379:
	add.s32 	%r2233, %r2233, 1;
	setp.lt.u32 	%p409, %r2233, %r1988;
	@%p409 bra 	$L__BB7_358;
	bra.uni 	$L__BB7_380;

$L__BB7_1:
	cvt.u64.u32 	%rd11, %r3;
	setp.eq.s32 	%p2, %r3, 0;
	@%p2 bra 	$L__BB7_4;

	mov.u64 	%rd1037, 0;

$L__BB7_3:
	add.s64 	%rd146, %rd6, %rd1037;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd146], %rs1;
	add.s64 	%rd1037, %rd1037, 1;
	setp.lt.u64 	%p3, %rd1037, %rd11;
	@%p3 bra 	$L__BB7_3;

$L__BB7_4:
	@%p2 bra 	$L__BB7_7;

	mov.u64 	%rd1038, 0;

$L__BB7_6:
	add.s64 	%rd148, %rd8, %rd1038;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd148], %rs2;
	add.s64 	%rd1038, %rd1038, 1;
	setp.lt.u64 	%p5, %rd1038, %rd11;
	@%p5 bra 	$L__BB7_6;

$L__BB7_7:
	setp.eq.s32 	%p6, %r627, 5;
	@%p6 bra 	$L__BB7_79;
	bra.uni 	$L__BB7_8;

$L__BB7_79:
	ld.global.u32 	%r736, [%rd10];
	cvta.to.global.u64 	%rd47, %rd140;
	ld.global.u32 	%r737, [%rd47+252];
	mul.wide.u32 	%rd182, %r737, 4;
	add.s64 	%rd183, %rd6, %rd182;
	st.global.u32 	[%rd183], %r736;
	ld.global.u32 	%r738, [%rd10+4];
	ld.global.u32 	%r739, [%rd47+256];
	mul.wide.u32 	%rd184, %r739, 4;
	add.s64 	%rd185, %rd6, %rd184;
	st.global.u32 	[%rd185], %r738;
	ld.global.u32 	%r740, [%rd10+8];
	ld.global.u32 	%r741, [%rd47+260];
	mul.wide.u32 	%rd186, %r741, 4;
	add.s64 	%rd187, %rd6, %rd186;
	st.global.u32 	[%rd187], %r740;
	ld.global.u32 	%r742, [%rd10+12];
	ld.global.u32 	%r743, [%rd47+264];
	mul.wide.u32 	%rd188, %r743, 4;
	add.s64 	%rd189, %rd6, %rd188;
	st.global.u32 	[%rd189], %r742;
	ld.global.u32 	%r744, [%rd10+16];
	ld.global.u32 	%r745, [%rd47+268];
	mul.wide.u32 	%rd190, %r745, 4;
	add.s64 	%rd191, %rd6, %rd190;
	st.global.u32 	[%rd191], %r744;
	ld.global.u32 	%r746, [%rd10+20];
	ld.global.u32 	%r747, [%rd47+272];
	mul.wide.u32 	%rd192, %r747, 4;
	add.s64 	%rd193, %rd6, %rd192;
	st.global.u32 	[%rd193], %r746;
	ld.global.u32 	%r748, [%rd10+24];
	ld.global.u32 	%r749, [%rd47+276];
	mul.wide.u32 	%rd194, %r749, 4;
	add.s64 	%rd195, %rd6, %rd194;
	st.global.u32 	[%rd195], %r748;
	ld.global.u32 	%r750, [%rd10+28];
	ld.global.u32 	%r751, [%rd47+280];
	mul.wide.u32 	%rd196, %r751, 4;
	add.s64 	%rd197, %rd6, %rd196;
	st.global.u32 	[%rd197], %r750;
	ld.global.u32 	%r752, [%rd10+32];
	ld.global.u32 	%r753, [%rd47+284];
	mul.wide.u32 	%rd198, %r753, 4;
	add.s64 	%rd199, %rd6, %rd198;
	st.global.u32 	[%rd199], %r752;
	ld.global.u32 	%r754, [%rd10+36];
	ld.global.u32 	%r755, [%rd47+288];
	mul.wide.u32 	%rd200, %r755, 4;
	add.s64 	%rd201, %rd6, %rd200;
	st.global.u32 	[%rd201], %r754;
	ld.global.u32 	%r756, [%rd10+40];
	ld.global.u32 	%r757, [%rd47+292];
	mul.wide.u32 	%rd202, %r757, 4;
	add.s64 	%rd203, %rd6, %rd202;
	st.global.u32 	[%rd203], %r756;
	ld.global.u32 	%r758, [%rd10+44];
	ld.global.u32 	%r759, [%rd47+296];
	mul.wide.u32 	%rd204, %r759, 4;
	add.s64 	%rd205, %rd6, %rd204;
	st.global.u32 	[%rd205], %r758;
	ld.global.u32 	%r760, [%rd10+48];
	ld.global.u32 	%r761, [%rd47+300];
	mul.wide.u32 	%rd206, %r761, 4;
	add.s64 	%rd207, %rd6, %rd206;
	st.global.u32 	[%rd207], %r760;
	ld.global.u32 	%r762, [%rd10+52];
	ld.global.u32 	%r763, [%rd47+304];
	mul.wide.u32 	%rd208, %r763, 4;
	add.s64 	%rd209, %rd6, %rd208;
	st.global.u32 	[%rd209], %r762;
	ld.global.u32 	%r764, [%rd10+56];
	ld.global.u32 	%r765, [%rd47+308];
	mul.wide.u32 	%rd210, %r765, 4;
	add.s64 	%rd211, %rd6, %rd210;
	st.global.u32 	[%rd211], %r764;
	ld.global.u32 	%r766, [%rd10+60];
	ld.global.u32 	%r767, [%rd47+312];
	mul.wide.u32 	%rd212, %r767, 4;
	add.s64 	%rd213, %rd6, %rd212;
	st.global.u32 	[%rd213], %r766;
	ld.global.u32 	%r768, [%rd10+64];
	ld.global.u32 	%r769, [%rd47+316];
	mul.wide.u32 	%rd214, %r769, 4;
	add.s64 	%rd215, %rd6, %rd214;
	st.global.u32 	[%rd215], %r768;
	ld.global.u32 	%r770, [%rd10+68];
	ld.global.u32 	%r771, [%rd47+320];
	mul.wide.u32 	%rd216, %r771, 4;
	add.s64 	%rd217, %rd6, %rd216;
	st.global.u32 	[%rd217], %r770;
	ld.global.u32 	%r772, [%rd10+72];
	ld.global.u32 	%r773, [%rd47+324];
	mul.wide.u32 	%rd218, %r773, 4;
	add.s64 	%rd219, %rd6, %rd218;
	st.global.u32 	[%rd219], %r772;
	ld.global.u32 	%r774, [%rd10+76];
	ld.global.u32 	%r775, [%rd47+328];
	mul.wide.u32 	%rd220, %r775, 4;
	add.s64 	%rd221, %rd6, %rd220;
	st.global.u32 	[%rd221], %r774;
	ld.global.u32 	%r776, [%rd10+80];
	ld.global.u32 	%r777, [%rd47+332];
	mul.wide.u32 	%rd222, %r777, 4;
	add.s64 	%rd223, %rd6, %rd222;
	st.global.u32 	[%rd223], %r776;
	ld.global.u32 	%r778, [%rd10+84];
	ld.global.u32 	%r779, [%rd47+336];
	mul.wide.u32 	%rd224, %r779, 4;
	add.s64 	%rd225, %rd6, %rd224;
	st.global.u32 	[%rd225], %r778;
	ld.global.u32 	%r780, [%rd10+88];
	ld.global.u32 	%r781, [%rd47+340];
	mul.wide.u32 	%rd226, %r781, 4;
	add.s64 	%rd227, %rd6, %rd226;
	st.global.u32 	[%rd227], %r780;
	ld.global.u32 	%r782, [%rd10+92];
	ld.global.u32 	%r783, [%rd47+344];
	mul.wide.u32 	%rd228, %r783, 4;
	add.s64 	%rd229, %rd6, %rd228;
	st.global.u32 	[%rd229], %r782;
	ld.global.u32 	%r784, [%rd10+96];
	ld.global.u32 	%r785, [%rd47+348];
	mul.wide.u32 	%rd230, %r785, 4;
	add.s64 	%rd231, %rd6, %rd230;
	st.global.u32 	[%rd231], %r784;
	ld.global.u32 	%r786, [%rd10+100];
	ld.global.u32 	%r787, [%rd47+352];
	mul.wide.u32 	%rd232, %r787, 4;
	add.s64 	%rd233, %rd6, %rd232;
	st.global.u32 	[%rd233], %r786;
	ld.global.u32 	%r788, [%rd10+104];
	ld.global.u32 	%r789, [%rd47+356];
	mul.wide.u32 	%rd234, %r789, 4;
	add.s64 	%rd235, %rd6, %rd234;
	st.global.u32 	[%rd235], %r788;
	ld.global.u32 	%r790, [%rd10+108];
	ld.global.u32 	%r791, [%rd47+360];
	mul.wide.u32 	%rd236, %r791, 4;
	add.s64 	%rd237, %rd6, %rd236;
	st.global.u32 	[%rd237], %r790;
	ld.global.u32 	%r792, [%rd10+112];
	ld.global.u32 	%r793, [%rd47+364];
	mul.wide.u32 	%rd238, %r793, 4;
	add.s64 	%rd239, %rd6, %rd238;
	st.global.u32 	[%rd239], %r792;
	ld.global.u32 	%r794, [%rd10+116];
	ld.global.u32 	%r795, [%rd47+368];
	mul.wide.u32 	%rd240, %r795, 4;
	add.s64 	%rd241, %rd6, %rd240;
	st.global.u32 	[%rd241], %r794;
	ld.global.u32 	%r796, [%rd10+120];
	ld.global.u32 	%r797, [%rd47+372];
	mul.wide.u32 	%rd242, %r797, 4;
	add.s64 	%rd243, %rd6, %rd242;
	st.global.u32 	[%rd243], %r796;
	ld.global.u32 	%r798, [%rd10+124];
	ld.global.u32 	%r799, [%rd47+376];
	mul.wide.u32 	%rd244, %r799, 4;
	add.s64 	%rd245, %rd6, %rd244;
	st.global.u32 	[%rd245], %r798;
	cvta.to.global.u64 	%rd48, %rd142;
	mov.u32 	%r2091, 0;

$L__BB7_80:
	mov.u32 	%r800, 1;
	shl.b32 	%r56, %r800, %r2091;
	shl.b32 	%r57, %r56, 1;
	mul.wide.u32 	%rd246, %r56, 4;
	add.s64 	%rd247, %rd1, %rd246;
	ld.global.u32 	%r58, [%rd247];
	setp.eq.s32 	%p50, %r58, 65536;
	max.u32 	%r801, %r56, 1;
	add.s32 	%r59, %r801, -1;
	and.b32  	%r60, %r801, 3;
	sub.s32 	%r61, %r801, %r60;
	@%p50 bra 	$L__BB7_104;
	bra.uni 	$L__BB7_81;

$L__BB7_104:
	mov.u32 	%r928, 0;
	mov.u32 	%r2105, %r928;

$L__BB7_105:
	setp.lt.u32 	%p78, %r59, 3;
	mov.u32 	%r2110, %r928;
	@%p78 bra 	$L__BB7_112;

	mov.u32 	%r2110, 0;
	mov.u32 	%r2107, %r61;

$L__BB7_107:
	add.s32 	%r110, %r2110, %r2105;
	mul.wide.u32 	%rd316, %r110, 4;
	add.s64 	%rd317, %rd6, %rd316;
	add.s32 	%r932, %r110, %r56;
	mul.wide.u32 	%rd318, %r932, 4;
	add.s64 	%rd319, %rd6, %rd318;
	ld.global.u32 	%r933, [%rd319];
	mul.wide.u32 	%rd320, %r933, -65535;
	shr.u64 	%rd321, %rd320, 48;
	cvt.u32.u64 	%r934, %rd321;
	mul.lo.s32 	%r935, %r934, 65537;
	sub.s32 	%r936, %r933, %r935;
	ld.global.u32 	%r937, [%rd317];
	add.s32 	%r938, %r936, %r937;
	mul.wide.u32 	%rd322, %r938, -65535;
	shr.u64 	%rd323, %rd322, 48;
	cvt.u32.u64 	%r939, %rd323;
	mul.lo.s32 	%r940, %r939, 65537;
	sub.s32 	%r941, %r938, %r940;
	st.global.u32 	[%rd317], %r941;
	add.s32 	%r942, %r937, 65537;
	sub.s32 	%r943, %r942, %r936;
	mul.wide.u32 	%rd324, %r943, -65535;
	shr.u64 	%rd325, %rd324, 48;
	cvt.u32.u64 	%r944, %rd325;
	mul.lo.s32 	%r945, %r944, 65537;
	sub.s32 	%r946, %r943, %r945;
	st.global.u32 	[%rd319], %r946;
	add.s32 	%r947, %r110, 1;
	mov.u32 	%r2109, 1;
	mul.wide.u32 	%rd326, %r947, 4;
	add.s64 	%rd63, %rd6, %rd326;
	ld.global.u32 	%r111, [%rd63];
	add.s32 	%r948, %r947, %r56;
	mul.wide.u32 	%rd327, %r948, 4;
	add.s64 	%rd64, %rd6, %rd327;
	ld.global.u32 	%r112, [%rd64];
	setp.eq.s32 	%p79, %r112, 65536;
	mov.u32 	%r2108, %r2109;
	@%p79 bra 	$L__BB7_109;

	shl.b32 	%r949, %r112, 16;
	mul.wide.u32 	%rd328, %r949, -65535;
	shr.u64 	%rd329, %rd328, 48;
	cvt.u32.u64 	%r950, %rd329;
	mul.lo.s32 	%r951, %r950, 65537;
	sub.s32 	%r2108, %r949, %r951;

$L__BB7_109:
	add.s32 	%r953, %r2108, %r111;
	mul.wide.u32 	%rd330, %r953, -65535;
	shr.u64 	%rd331, %rd330, 48;
	cvt.u32.u64 	%r954, %rd331;
	mul.lo.s32 	%r955, %r954, 65537;
	sub.s32 	%r956, %r953, %r955;
	st.global.u32 	[%rd63], %r956;
	add.s32 	%r957, %r111, 65537;
	sub.s32 	%r958, %r957, %r2108;
	mul.wide.u32 	%rd332, %r958, -65535;
	shr.u64 	%rd333, %rd332, 48;
	cvt.u32.u64 	%r959, %rd333;
	mul.lo.s32 	%r960, %r959, 65537;
	sub.s32 	%r961, %r958, %r960;
	st.global.u32 	[%rd64], %r961;
	add.s32 	%r962, %r110, 2;
	mul.wide.u32 	%rd334, %r962, 4;
	add.s64 	%rd335, %rd6, %rd334;
	add.s32 	%r963, %r962, %r56;
	mul.wide.u32 	%rd336, %r963, 4;
	add.s64 	%rd337, %rd6, %rd336;
	ld.global.u32 	%r964, [%rd337];
	mul.wide.u32 	%rd338, %r964, -65535;
	shr.u64 	%rd339, %rd338, 48;
	cvt.u32.u64 	%r965, %rd339;
	mul.lo.s32 	%r966, %r965, 65537;
	sub.s32 	%r967, %r964, %r966;
	ld.global.u32 	%r968, [%rd335];
	add.s32 	%r969, %r967, %r968;
	mul.wide.u32 	%rd340, %r969, -65535;
	shr.u64 	%rd341, %rd340, 48;
	cvt.u32.u64 	%r970, %rd341;
	mul.lo.s32 	%r971, %r970, 65537;
	sub.s32 	%r972, %r969, %r971;
	st.global.u32 	[%rd335], %r972;
	add.s32 	%r973, %r968, 65537;
	sub.s32 	%r974, %r973, %r967;
	mul.wide.u32 	%rd342, %r974, -65535;
	shr.u64 	%rd343, %rd342, 48;
	cvt.u32.u64 	%r975, %rd343;
	mul.lo.s32 	%r976, %r975, 65537;
	sub.s32 	%r977, %r974, %r976;
	st.global.u32 	[%rd337], %r977;
	add.s32 	%r978, %r110, 3;
	mul.wide.u32 	%rd344, %r978, 4;
	add.s64 	%rd65, %rd6, %rd344;
	ld.global.u32 	%r115, [%rd65];
	add.s32 	%r979, %r978, %r56;
	mul.wide.u32 	%rd345, %r979, 4;
	add.s64 	%rd66, %rd6, %rd345;
	ld.global.u32 	%r116, [%rd66];
	setp.eq.s32 	%p80, %r116, 65536;
	@%p80 bra 	$L__BB7_111;

	shl.b32 	%r980, %r116, 16;
	mul.wide.u32 	%rd346, %r980, -65535;
	shr.u64 	%rd347, %rd346, 48;
	cvt.u32.u64 	%r981, %rd347;
	mul.lo.s32 	%r982, %r981, 65537;
	sub.s32 	%r2109, %r980, %r982;

$L__BB7_111:
	add.s32 	%r983, %r2109, %r115;
	mul.wide.u32 	%rd348, %r983, -65535;
	shr.u64 	%rd349, %rd348, 48;
	cvt.u32.u64 	%r984, %rd349;
	mul.lo.s32 	%r985, %r984, 65537;
	sub.s32 	%r986, %r983, %r985;
	st.global.u32 	[%rd65], %r986;
	add.s32 	%r987, %r115, 65537;
	sub.s32 	%r988, %r987, %r2109;
	mul.wide.u32 	%rd350, %r988, -65535;
	shr.u64 	%rd351, %rd350, 48;
	cvt.u32.u64 	%r989, %rd351;
	mul.lo.s32 	%r990, %r989, 65537;
	sub.s32 	%r991, %r988, %r990;
	st.global.u32 	[%rd66], %r991;
	add.s32 	%r2110, %r2110, 4;
	add.s32 	%r2107, %r2107, -4;
	setp.ne.s32 	%p81, %r2107, 0;
	@%p81 bra 	$L__BB7_107;

$L__BB7_112:
	setp.eq.s32 	%p82, %r60, 0;
	@%p82 bra 	$L__BB7_118;

	setp.eq.s32 	%p83, %r60, 1;
	add.s32 	%r122, %r2110, %r2105;
	mul.wide.u32 	%rd352, %r122, 4;
	add.s64 	%rd353, %rd6, %rd352;
	add.s32 	%r992, %r122, %r56;
	mul.wide.u32 	%rd354, %r992, 4;
	add.s64 	%rd355, %rd6, %rd354;
	ld.global.u32 	%r993, [%rd355];
	mul.wide.u32 	%rd356, %r993, -65535;
	shr.u64 	%rd357, %rd356, 48;
	cvt.u32.u64 	%r994, %rd357;
	mul.lo.s32 	%r995, %r994, 65537;
	sub.s32 	%r996, %r993, %r995;
	ld.global.u32 	%r997, [%rd353];
	add.s32 	%r998, %r996, %r997;
	mul.wide.u32 	%rd358, %r998, -65535;
	shr.u64 	%rd359, %rd358, 48;
	cvt.u32.u64 	%r999, %rd359;
	mul.lo.s32 	%r1000, %r999, 65537;
	sub.s32 	%r1001, %r998, %r1000;
	st.global.u32 	[%rd353], %r1001;
	add.s32 	%r1002, %r997, 65537;
	sub.s32 	%r1003, %r1002, %r996;
	mul.wide.u32 	%rd360, %r1003, -65535;
	shr.u64 	%rd361, %rd360, 48;
	cvt.u32.u64 	%r1004, %rd361;
	mul.lo.s32 	%r1005, %r1004, 65537;
	sub.s32 	%r1006, %r1003, %r1005;
	st.global.u32 	[%rd355], %r1006;
	@%p83 bra 	$L__BB7_118;

	add.s32 	%r1008, %r122, 1;
	mov.u32 	%r2111, 1;
	mul.wide.u32 	%rd362, %r1008, 4;
	add.s64 	%rd67, %rd6, %rd362;
	ld.global.u32 	%r123, [%rd67];
	add.s32 	%r1009, %r1008, %r56;
	mul.wide.u32 	%rd363, %r1009, 4;
	add.s64 	%rd68, %rd6, %rd363;
	ld.global.u32 	%r124, [%rd68];
	setp.eq.s32 	%p84, %r124, 65536;
	@%p84 bra 	$L__BB7_116;

	shl.b32 	%r1010, %r124, 16;
	mul.wide.u32 	%rd364, %r1010, -65535;
	shr.u64 	%rd365, %rd364, 48;
	cvt.u32.u64 	%r1011, %rd365;
	mul.lo.s32 	%r1012, %r1011, 65537;
	sub.s32 	%r2111, %r1010, %r1012;

$L__BB7_116:
	add.s32 	%r1013, %r2111, %r123;
	mul.wide.u32 	%rd366, %r1013, -65535;
	shr.u64 	%rd367, %rd366, 48;
	cvt.u32.u64 	%r1014, %rd367;
	mul.lo.s32 	%r1015, %r1014, 65537;
	sub.s32 	%r1016, %r1013, %r1015;
	st.global.u32 	[%rd67], %r1016;
	add.s32 	%r1017, %r123, 65537;
	sub.s32 	%r1018, %r1017, %r2111;
	mul.wide.u32 	%rd368, %r1018, -65535;
	shr.u64 	%rd369, %rd368, 48;
	cvt.u32.u64 	%r1019, %rd369;
	mul.lo.s32 	%r1020, %r1019, 65537;
	sub.s32 	%r1021, %r1018, %r1020;
	st.global.u32 	[%rd68], %r1021;
	setp.eq.s32 	%p85, %r60, 2;
	@%p85 bra 	$L__BB7_118;

	add.s32 	%r1022, %r122, 2;
	mul.wide.u32 	%rd370, %r1022, 4;
	add.s64 	%rd371, %rd6, %rd370;
	add.s32 	%r1023, %r1022, %r56;
	mul.wide.u32 	%rd372, %r1023, 4;
	add.s64 	%rd373, %rd6, %rd372;
	ld.global.u32 	%r1024, [%rd373];
	mul.wide.u32 	%rd374, %r1024, -65535;
	shr.u64 	%rd375, %rd374, 48;
	cvt.u32.u64 	%r1025, %rd375;
	mul.lo.s32 	%r1026, %r1025, 65537;
	sub.s32 	%r1027, %r1024, %r1026;
	ld.global.u32 	%r1028, [%rd371];
	add.s32 	%r1029, %r1027, %r1028;
	mul.wide.u32 	%rd376, %r1029, -65535;
	shr.u64 	%rd377, %rd376, 48;
	cvt.u32.u64 	%r1030, %rd377;
	mul.lo.s32 	%r1031, %r1030, 65537;
	sub.s32 	%r1032, %r1029, %r1031;
	st.global.u32 	[%rd371], %r1032;
	add.s32 	%r1033, %r1028, 65537;
	sub.s32 	%r1034, %r1033, %r1027;
	mul.wide.u32 	%rd378, %r1034, -65535;
	shr.u64 	%rd379, %rd378, 48;
	cvt.u32.u64 	%r1035, %rd379;
	mul.lo.s32 	%r1036, %r1035, 65537;
	sub.s32 	%r1037, %r1034, %r1036;
	st.global.u32 	[%rd373], %r1037;

$L__BB7_118:
	add.s32 	%r2105, %r2105, %r57;
	setp.lt.u32 	%p86, %r2105, 64;
	@%p86 bra 	$L__BB7_105;
	bra.uni 	$L__BB7_119;

$L__BB7_81:
	mov.u32 	%r802, 0;
	mov.u32 	%r2092, %r802;

$L__BB7_82:
	setp.lt.u32 	%p51, %r59, 3;
	mov.u32 	%r2101, 1;
	mov.u32 	%r2100, %r802;
	@%p51 bra 	$L__BB7_93;

	mov.u32 	%r2100, 0;
	mov.u32 	%r2095, %r61;

$L__BB7_84:
	add.s32 	%r66, %r2100, %r2092;
	mul.wide.u32 	%rd248, %r66, 4;
	add.s64 	%rd49, %rd6, %rd248;
	ld.global.u32 	%r67, [%rd49];
	add.s32 	%r808, %r66, %r56;
	mul.wide.u32 	%rd249, %r808, 4;
	add.s64 	%rd50, %rd6, %rd249;
	ld.global.u32 	%r68, [%rd50];
	setp.eq.s32 	%p52, %r68, 65536;
	setp.eq.s32 	%p53, %r2101, 65536;
	and.pred  	%p54, %p53, %p52;
	mov.u32 	%r2097, 1;
	mov.u32 	%r2096, %r2097;
	@%p54 bra 	$L__BB7_86;

	mul.lo.s32 	%r809, %r68, %r2101;
	mul.wide.u32 	%rd250, %r809, -65535;
	shr.u64 	%rd251, %rd250, 48;
	cvt.u32.u64 	%r810, %rd251;
	mul.lo.s32 	%r811, %r810, 65537;
	sub.s32 	%r2096, %r809, %r811;

$L__BB7_86:
	add.s32 	%r813, %r2096, %r67;
	mul.wide.u32 	%rd252, %r813, -65535;
	shr.u64 	%rd253, %rd252, 48;
	cvt.u32.u64 	%r814, %rd253;
	mul.lo.s32 	%r815, %r814, 65537;
	sub.s32 	%r816, %r813, %r815;
	st.global.u32 	[%rd49], %r816;
	add.s32 	%r817, %r67, 65537;
	sub.s32 	%r818, %r817, %r2096;
	mul.wide.u32 	%rd254, %r818, -65535;
	shr.u64 	%rd255, %rd254, 48;
	cvt.u32.u64 	%r819, %rd255;
	mul.lo.s32 	%r820, %r819, 65537;
	sub.s32 	%r821, %r818, %r820;
	st.global.u32 	[%rd50], %r821;
	mul.lo.s32 	%r822, %r2101, %r58;
	mul.wide.u32 	%rd256, %r822, -65535;
	shr.u64 	%rd257, %rd256, 48;
	cvt.u32.u64 	%r823, %rd257;
	mul.lo.s32 	%r824, %r823, 65537;
	sub.s32 	%r71, %r822, %r824;
	add.s32 	%r825, %r66, 1;
	mul.wide.u32 	%rd258, %r825, 4;
	add.s64 	%rd51, %rd6, %rd258;
	ld.global.u32 	%r72, [%rd51];
	add.s32 	%r826, %r825, %r56;
	mul.wide.u32 	%rd259, %r826, 4;
	add.s64 	%rd52, %rd6, %rd259;
	ld.global.u32 	%r73, [%rd52];
	setp.eq.s32 	%p55, %r73, 65536;
	setp.eq.s32 	%p56, %r71, 65536;
	and.pred  	%p57, %p56, %p55;
	@%p57 bra 	$L__BB7_88;

	mul.lo.s32 	%r827, %r73, %r71;
	mul.wide.u32 	%rd260, %r827, -65535;
	shr.u64 	%rd261, %rd260, 48;
	cvt.u32.u64 	%r828, %rd261;
	mul.lo.s32 	%r829, %r828, 65537;
	sub.s32 	%r2097, %r827, %r829;

$L__BB7_88:
	add.s32 	%r831, %r2097, %r72;
	mul.wide.u32 	%rd262, %r831, -65535;
	shr.u64 	%rd263, %rd262, 48;
	cvt.u32.u64 	%r832, %rd263;
	mul.lo.s32 	%r833, %r832, 65537;
	sub.s32 	%r834, %r831, %r833;
	st.global.u32 	[%rd51], %r834;
	add.s32 	%r835, %r72, 65537;
	sub.s32 	%r836, %r835, %r2097;
	mul.wide.u32 	%rd264, %r836, -65535;
	shr.u64 	%rd265, %rd264, 48;
	cvt.u32.u64 	%r837, %rd265;
	mul.lo.s32 	%r838, %r837, 65537;
	sub.s32 	%r839, %r836, %r838;
	st.global.u32 	[%rd52], %r839;
	mul.lo.s32 	%r840, %r71, %r58;
	mul.wide.u32 	%rd266, %r840, -65535;
	shr.u64 	%rd267, %rd266, 48;
	cvt.u32.u64 	%r841, %rd267;
	mul.lo.s32 	%r842, %r841, 65537;
	sub.s32 	%r76, %r840, %r842;
	add.s32 	%r843, %r66, 2;
	mul.wide.u32 	%rd268, %r843, 4;
	add.s64 	%rd53, %rd6, %rd268;
	ld.global.u32 	%r77, [%rd53];
	add.s32 	%r844, %r843, %r56;
	mul.wide.u32 	%rd269, %r844, 4;
	add.s64 	%rd54, %rd6, %rd269;
	ld.global.u32 	%r78, [%rd54];
	setp.eq.s32 	%p58, %r78, 65536;
	setp.eq.s32 	%p59, %r76, 65536;
	and.pred  	%p60, %p59, %p58;
	mov.u32 	%r2099, 1;
	mov.u32 	%r2098, %r2099;
	@%p60 bra 	$L__BB7_90;

	mul.lo.s32 	%r845, %r78, %r76;
	mul.wide.u32 	%rd270, %r845, -65535;
	shr.u64 	%rd271, %rd270, 48;
	cvt.u32.u64 	%r846, %rd271;
	mul.lo.s32 	%r847, %r846, 65537;
	sub.s32 	%r2098, %r845, %r847;

$L__BB7_90:
	add.s32 	%r849, %r2098, %r77;
	mul.wide.u32 	%rd272, %r849, -65535;
	shr.u64 	%rd273, %rd272, 48;
	cvt.u32.u64 	%r850, %rd273;
	mul.lo.s32 	%r851, %r850, 65537;
	sub.s32 	%r852, %r849, %r851;
	st.global.u32 	[%rd53], %r852;
	add.s32 	%r853, %r77, 65537;
	sub.s32 	%r854, %r853, %r2098;
	mul.wide.u32 	%rd274, %r854, -65535;
	shr.u64 	%rd275, %rd274, 48;
	cvt.u32.u64 	%r855, %rd275;
	mul.lo.s32 	%r856, %r855, 65537;
	sub.s32 	%r857, %r854, %r856;
	st.global.u32 	[%rd54], %r857;
	mul.lo.s32 	%r858, %r76, %r58;
	mul.wide.u32 	%rd276, %r858, -65535;
	shr.u64 	%rd277, %rd276, 48;
	cvt.u32.u64 	%r859, %rd277;
	mul.lo.s32 	%r860, %r859, 65537;
	sub.s32 	%r81, %r858, %r860;
	add.s32 	%r861, %r66, 3;
	mul.wide.u32 	%rd278, %r861, 4;
	add.s64 	%rd55, %rd6, %rd278;
	ld.global.u32 	%r82, [%rd55];
	add.s32 	%r862, %r861, %r56;
	mul.wide.u32 	%rd279, %r862, 4;
	add.s64 	%rd56, %rd6, %rd279;
	ld.global.u32 	%r83, [%rd56];
	setp.eq.s32 	%p61, %r83, 65536;
	setp.eq.s32 	%p62, %r81, 65536;
	and.pred  	%p63, %p62, %p61;
	@%p63 bra 	$L__BB7_92;

	mul.lo.s32 	%r863, %r83, %r81;
	mul.wide.u32 	%rd280, %r863, -65535;
	shr.u64 	%rd281, %rd280, 48;
	cvt.u32.u64 	%r864, %rd281;
	mul.lo.s32 	%r865, %r864, 65537;
	sub.s32 	%r2099, %r863, %r865;

$L__BB7_92:
	add.s32 	%r866, %r2099, %r82;
	mul.wide.u32 	%rd282, %r866, -65535;
	shr.u64 	%rd283, %rd282, 48;
	cvt.u32.u64 	%r867, %rd283;
	mul.lo.s32 	%r868, %r867, 65537;
	sub.s32 	%r869, %r866, %r868;
	st.global.u32 	[%rd55], %r869;
	add.s32 	%r870, %r82, 65537;
	sub.s32 	%r871, %r870, %r2099;
	mul.wide.u32 	%rd284, %r871, -65535;
	shr.u64 	%rd285, %rd284, 48;
	cvt.u32.u64 	%r872, %rd285;
	mul.lo.s32 	%r873, %r872, 65537;
	sub.s32 	%r874, %r871, %r873;
	st.global.u32 	[%rd56], %r874;
	mul.lo.s32 	%r875, %r81, %r58;
	mul.wide.u32 	%rd286, %r875, -65535;
	shr.u64 	%rd287, %rd286, 48;
	cvt.u32.u64 	%r876, %rd287;
	mul.lo.s32 	%r877, %r876, 65537;
	sub.s32 	%r2101, %r875, %r877;
	add.s32 	%r2100, %r2100, 4;
	add.s32 	%r2095, %r2095, -4;
	setp.ne.s32 	%p64, %r2095, 0;
	@%p64 bra 	$L__BB7_84;

$L__BB7_93:
	setp.eq.s32 	%p65, %r60, 0;
	@%p65 bra 	$L__BB7_103;

	add.s32 	%r91, %r2100, %r2092;
	mul.wide.u32 	%rd288, %r91, 4;
	add.s64 	%rd57, %rd6, %rd288;
	ld.global.u32 	%r92, [%rd57];
	add.s32 	%r879, %r91, %r56;
	mul.wide.u32 	%rd289, %r879, 4;
	add.s64 	%rd58, %rd6, %rd289;
	ld.global.u32 	%r93, [%rd58];
	setp.eq.s32 	%p66, %r93, 65536;
	setp.eq.s32 	%p67, %r2101, 65536;
	and.pred  	%p68, %p67, %p66;
	mov.u32 	%r2102, 1;
	@%p68 bra 	$L__BB7_96;

	mul.lo.s32 	%r880, %r93, %r2101;
	mul.wide.u32 	%rd290, %r880, -65535;
	shr.u64 	%rd291, %rd290, 48;
	cvt.u32.u64 	%r881, %rd291;
	mul.lo.s32 	%r882, %r881, 65537;
	sub.s32 	%r2102, %r880, %r882;

$L__BB7_96:
	add.s32 	%r883, %r2102, %r92;
	mul.wide.u32 	%rd292, %r883, -65535;
	shr.u64 	%rd293, %rd292, 48;
	cvt.u32.u64 	%r884, %rd293;
	mul.lo.s32 	%r885, %r884, 65537;
	sub.s32 	%r886, %r883, %r885;
	st.global.u32 	[%rd57], %r886;
	add.s32 	%r887, %r92, 65537;
	sub.s32 	%r888, %r887, %r2102;
	mul.wide.u32 	%rd294, %r888, -65535;
	shr.u64 	%rd295, %rd294, 48;
	cvt.u32.u64 	%r889, %rd295;
	mul.lo.s32 	%r890, %r889, 65537;
	sub.s32 	%r891, %r888, %r890;
	st.global.u32 	[%rd58], %r891;
	mul.lo.s32 	%r892, %r2101, %r58;
	mul.wide.u32 	%rd296, %r892, -65535;
	shr.u64 	%rd297, %rd296, 48;
	cvt.u32.u64 	%r893, %rd297;
	mul.lo.s32 	%r894, %r893, 65537;
	sub.s32 	%r96, %r892, %r894;
	setp.eq.s32 	%p69, %r60, 1;
	@%p69 bra 	$L__BB7_103;

	add.s32 	%r896, %r91, 1;
	mov.u32 	%r2103, 1;
	mul.wide.u32 	%rd298, %r896, 4;
	add.s64 	%rd59, %rd6, %rd298;
	ld.global.u32 	%r97, [%rd59];
	add.s32 	%r897, %r896, %r56;
	mul.wide.u32 	%rd299, %r897, 4;
	add.s64 	%rd60, %rd6, %rd299;
	ld.global.u32 	%r98, [%rd60];
	setp.eq.s32 	%p70, %r98, 65536;
	setp.eq.s32 	%p71, %r96, 65536;
	and.pred  	%p72, %p71, %p70;
	@%p72 bra 	$L__BB7_99;

	mul.lo.s32 	%r898, %r98, %r96;
	mul.wide.u32 	%rd300, %r898, -65535;
	shr.u64 	%rd301, %rd300, 48;
	cvt.u32.u64 	%r899, %rd301;
	mul.lo.s32 	%r900, %r899, 65537;
	sub.s32 	%r2103, %r898, %r900;

$L__BB7_99:
	add.s32 	%r901, %r2103, %r97;
	mul.wide.u32 	%rd302, %r901, -65535;
	shr.u64 	%rd303, %rd302, 48;
	cvt.u32.u64 	%r902, %rd303;
	mul.lo.s32 	%r903, %r902, 65537;
	sub.s32 	%r904, %r901, %r903;
	st.global.u32 	[%rd59], %r904;
	add.s32 	%r905, %r97, 65537;
	sub.s32 	%r906, %r905, %r2103;
	mul.wide.u32 	%rd304, %r906, -65535;
	shr.u64 	%rd305, %rd304, 48;
	cvt.u32.u64 	%r907, %rd305;
	mul.lo.s32 	%r908, %r907, 65537;
	sub.s32 	%r909, %r906, %r908;
	st.global.u32 	[%rd60], %r909;
	mul.lo.s32 	%r910, %r96, %r58;
	mul.wide.u32 	%rd306, %r910, -65535;
	shr.u64 	%rd307, %rd306, 48;
	cvt.u32.u64 	%r911, %rd307;
	mul.lo.s32 	%r912, %r911, 65537;
	sub.s32 	%r101, %r910, %r912;
	setp.eq.s32 	%p73, %r60, 2;
	@%p73 bra 	$L__BB7_103;

	add.s32 	%r914, %r91, 2;
	mul.wide.u32 	%rd308, %r914, 4;
	add.s64 	%rd61, %rd6, %rd308;
	ld.global.u32 	%r102, [%rd61];
	add.s32 	%r915, %r914, %r56;
	mul.wide.u32 	%rd309, %r915, 4;
	add.s64 	%rd62, %rd6, %rd309;
	ld.global.u32 	%r103, [%rd62];
	setp.eq.s32 	%p74, %r103, 65536;
	setp.eq.s32 	%p75, %r101, 65536;
	and.pred  	%p76, %p75, %p74;
	mov.u32 	%r2104, 1;
	@%p76 bra 	$L__BB7_102;

	mul.lo.s32 	%r916, %r103, %r101;
	mul.wide.u32 	%rd310, %r916, -65535;
	shr.u64 	%rd311, %rd310, 48;
	cvt.u32.u64 	%r917, %rd311;
	mul.lo.s32 	%r918, %r917, 65537;
	sub.s32 	%r2104, %r916, %r918;

$L__BB7_102:
	add.s32 	%r919, %r2104, %r102;
	mul.wide.u32 	%rd312, %r919, -65535;
	shr.u64 	%rd313, %rd312, 48;
	cvt.u32.u64 	%r920, %rd313;
	mul.lo.s32 	%r921, %r920, 65537;
	sub.s32 	%r922, %r919, %r921;
	st.global.u32 	[%rd61], %r922;
	add.s32 	%r923, %r102, 65537;
	sub.s32 	%r924, %r923, %r2104;
	mul.wide.u32 	%rd314, %r924, -65535;
	shr.u64 	%rd315, %rd314, 48;
	cvt.u32.u64 	%r925, %rd315;
	mul.lo.s32 	%r926, %r925, 65537;
	sub.s32 	%r927, %r924, %r926;
	st.global.u32 	[%rd62], %r927;

$L__BB7_103:
	add.s32 	%r2092, %r2092, %r57;
	setp.lt.u32 	%p77, %r2092, 64;
	@%p77 bra 	$L__BB7_82;

$L__BB7_119:
	add.s32 	%r2091, %r2091, 1;
	setp.lt.u32 	%p87, %r2091, 6;
	@%p87 bra 	$L__BB7_80;

	shl.b64 	%rd380, %rd4, 2;
	add.s64 	%rd381, %rd10, %rd380;
	ld.global.u32 	%r1039, [%rd381];
	ld.global.u32 	%r1040, [%rd47+252];
	mul.wide.u32 	%rd382, %r1040, 4;
	add.s64 	%rd383, %rd8, %rd382;
	st.global.u32 	[%rd383], %r1039;
	ld.global.u32 	%r1041, [%rd381+4];
	ld.global.u32 	%r1042, [%rd47+256];
	mul.wide.u32 	%rd384, %r1042, 4;
	add.s64 	%rd385, %rd8, %rd384;
	st.global.u32 	[%rd385], %r1041;
	ld.global.u32 	%r1043, [%rd381+8];
	ld.global.u32 	%r1044, [%rd47+260];
	mul.wide.u32 	%rd386, %r1044, 4;
	add.s64 	%rd387, %rd8, %rd386;
	st.global.u32 	[%rd387], %r1043;
	ld.global.u32 	%r1045, [%rd381+12];
	ld.global.u32 	%r1046, [%rd47+264];
	mul.wide.u32 	%rd388, %r1046, 4;
	add.s64 	%rd389, %rd8, %rd388;
	st.global.u32 	[%rd389], %r1045;
	ld.global.u32 	%r1047, [%rd381+16];
	ld.global.u32 	%r1048, [%rd47+268];
	mul.wide.u32 	%rd390, %r1048, 4;
	add.s64 	%rd391, %rd8, %rd390;
	st.global.u32 	[%rd391], %r1047;
	ld.global.u32 	%r1049, [%rd381+20];
	ld.global.u32 	%r1050, [%rd47+272];
	mul.wide.u32 	%rd392, %r1050, 4;
	add.s64 	%rd393, %rd8, %rd392;
	st.global.u32 	[%rd393], %r1049;
	ld.global.u32 	%r1051, [%rd381+24];
	ld.global.u32 	%r1052, [%rd47+276];
	mul.wide.u32 	%rd394, %r1052, 4;
	add.s64 	%rd395, %rd8, %rd394;
	st.global.u32 	[%rd395], %r1051;
	ld.global.u32 	%r1053, [%rd381+28];
	ld.global.u32 	%r1054, [%rd47+280];
	mul.wide.u32 	%rd396, %r1054, 4;
	add.s64 	%rd397, %rd8, %rd396;
	st.global.u32 	[%rd397], %r1053;
	ld.global.u32 	%r1055, [%rd381+32];
	ld.global.u32 	%r1056, [%rd47+284];
	mul.wide.u32 	%rd398, %r1056, 4;
	add.s64 	%rd399, %rd8, %rd398;
	st.global.u32 	[%rd399], %r1055;
	ld.global.u32 	%r1057, [%rd381+36];
	ld.global.u32 	%r1058, [%rd47+288];
	mul.wide.u32 	%rd400, %r1058, 4;
	add.s64 	%rd401, %rd8, %rd400;
	st.global.u32 	[%rd401], %r1057;
	ld.global.u32 	%r1059, [%rd381+40];
	ld.global.u32 	%r1060, [%rd47+292];
	mul.wide.u32 	%rd402, %r1060, 4;
	add.s64 	%rd403, %rd8, %rd402;
	st.global.u32 	[%rd403], %r1059;
	ld.global.u32 	%r1061, [%rd381+44];
	ld.global.u32 	%r1062, [%rd47+296];
	mul.wide.u32 	%rd404, %r1062, 4;
	add.s64 	%rd405, %rd8, %rd404;
	st.global.u32 	[%rd405], %r1061;
	ld.global.u32 	%r1063, [%rd381+48];
	ld.global.u32 	%r1064, [%rd47+300];
	mul.wide.u32 	%rd406, %r1064, 4;
	add.s64 	%rd407, %rd8, %rd406;
	st.global.u32 	[%rd407], %r1063;
	ld.global.u32 	%r1065, [%rd381+52];
	ld.global.u32 	%r1066, [%rd47+304];
	mul.wide.u32 	%rd408, %r1066, 4;
	add.s64 	%rd409, %rd8, %rd408;
	st.global.u32 	[%rd409], %r1065;
	ld.global.u32 	%r1067, [%rd381+56];
	ld.global.u32 	%r1068, [%rd47+308];
	mul.wide.u32 	%rd410, %r1068, 4;
	add.s64 	%rd411, %rd8, %rd410;
	st.global.u32 	[%rd411], %r1067;
	ld.global.u32 	%r1069, [%rd381+60];
	ld.global.u32 	%r1070, [%rd47+312];
	mul.wide.u32 	%rd412, %r1070, 4;
	add.s64 	%rd413, %rd8, %rd412;
	st.global.u32 	[%rd413], %r1069;
	ld.global.u32 	%r1071, [%rd381+64];
	ld.global.u32 	%r1072, [%rd47+316];
	mul.wide.u32 	%rd414, %r1072, 4;
	add.s64 	%rd415, %rd8, %rd414;
	st.global.u32 	[%rd415], %r1071;
	ld.global.u32 	%r1073, [%rd381+68];
	ld.global.u32 	%r1074, [%rd47+320];
	mul.wide.u32 	%rd416, %r1074, 4;
	add.s64 	%rd417, %rd8, %rd416;
	st.global.u32 	[%rd417], %r1073;
	ld.global.u32 	%r1075, [%rd381+72];
	ld.global.u32 	%r1076, [%rd47+324];
	mul.wide.u32 	%rd418, %r1076, 4;
	add.s64 	%rd419, %rd8, %rd418;
	st.global.u32 	[%rd419], %r1075;
	ld.global.u32 	%r1077, [%rd381+76];
	ld.global.u32 	%r1078, [%rd47+328];
	mul.wide.u32 	%rd420, %r1078, 4;
	add.s64 	%rd421, %rd8, %rd420;
	st.global.u32 	[%rd421], %r1077;
	ld.global.u32 	%r1079, [%rd381+80];
	ld.global.u32 	%r1080, [%rd47+332];
	mul.wide.u32 	%rd422, %r1080, 4;
	add.s64 	%rd423, %rd8, %rd422;
	st.global.u32 	[%rd423], %r1079;
	ld.global.u32 	%r1081, [%rd381+84];
	ld.global.u32 	%r1082, [%rd47+336];
	mul.wide.u32 	%rd424, %r1082, 4;
	add.s64 	%rd425, %rd8, %rd424;
	st.global.u32 	[%rd425], %r1081;
	ld.global.u32 	%r1083, [%rd381+88];
	ld.global.u32 	%r1084, [%rd47+340];
	mul.wide.u32 	%rd426, %r1084, 4;
	add.s64 	%rd427, %rd8, %rd426;
	st.global.u32 	[%rd427], %r1083;
	ld.global.u32 	%r1085, [%rd381+92];
	ld.global.u32 	%r1086, [%rd47+344];
	mul.wide.u32 	%rd428, %r1086, 4;
	add.s64 	%rd429, %rd8, %rd428;
	st.global.u32 	[%rd429], %r1085;
	ld.global.u32 	%r1087, [%rd381+96];
	ld.global.u32 	%r1088, [%rd47+348];
	mul.wide.u32 	%rd430, %r1088, 4;
	add.s64 	%rd431, %rd8, %rd430;
	st.global.u32 	[%rd431], %r1087;
	ld.global.u32 	%r1089, [%rd381+100];
	ld.global.u32 	%r1090, [%rd47+352];
	mul.wide.u32 	%rd432, %r1090, 4;
	add.s64 	%rd433, %rd8, %rd432;
	st.global.u32 	[%rd433], %r1089;
	ld.global.u32 	%r1091, [%rd381+104];
	ld.global.u32 	%r1092, [%rd47+356];
	mul.wide.u32 	%rd434, %r1092, 4;
	add.s64 	%rd435, %rd8, %rd434;
	st.global.u32 	[%rd435], %r1091;
	ld.global.u32 	%r1093, [%rd381+108];
	ld.global.u32 	%r1094, [%rd47+360];
	mul.wide.u32 	%rd436, %r1094, 4;
	add.s64 	%rd437, %rd8, %rd436;
	st.global.u32 	[%rd437], %r1093;
	ld.global.u32 	%r1095, [%rd381+112];
	ld.global.u32 	%r1096, [%rd47+364];
	mul.wide.u32 	%rd438, %r1096, 4;
	add.s64 	%rd439, %rd8, %rd438;
	st.global.u32 	[%rd439], %r1095;
	ld.global.u32 	%r1097, [%rd381+116];
	ld.global.u32 	%r1098, [%rd47+368];
	mul.wide.u32 	%rd440, %r1098, 4;
	add.s64 	%rd441, %rd8, %rd440;
	st.global.u32 	[%rd441], %r1097;
	ld.global.u32 	%r1099, [%rd381+120];
	ld.global.u32 	%r1100, [%rd47+372];
	mul.wide.u32 	%rd442, %r1100, 4;
	add.s64 	%rd443, %rd8, %rd442;
	st.global.u32 	[%rd443], %r1099;
	ld.global.u32 	%r1101, [%rd381+124];
	ld.global.u32 	%r1102, [%rd47+376];
	mul.wide.u32 	%rd444, %r1102, 4;
	add.s64 	%rd445, %rd8, %rd444;
	st.global.u32 	[%rd445], %r1101;
	mov.u32 	%r2112, 0;

$L__BB7_121:
	mov.u32 	%r1103, 1;
	shl.b32 	%r130, %r1103, %r2112;
	shl.b32 	%r131, %r130, 1;
	mul.wide.u32 	%rd446, %r130, 4;
	add.s64 	%rd447, %rd1, %rd446;
	ld.global.u32 	%r132, [%rd447];
	setp.eq.s32 	%p88, %r132, 65536;
	max.u32 	%r1104, %r130, 1;
	add.s32 	%r133, %r1104, -1;
	and.b32  	%r134, %r1104, 3;
	sub.s32 	%r135, %r1104, %r134;
	@%p88 bra 	$L__BB7_145;
	bra.uni 	$L__BB7_122;

$L__BB7_145:
	mov.u32 	%r1231, 0;
	mov.u32 	%r2126, %r1231;

$L__BB7_146:
	setp.lt.u32 	%p116, %r133, 3;
	mov.u32 	%r2131, %r1231;
	@%p116 bra 	$L__BB7_153;

	mov.u32 	%r2131, 0;
	mov.u32 	%r2128, %r135;

$L__BB7_148:
	add.s32 	%r184, %r2131, %r2126;
	mul.wide.u32 	%rd516, %r184, 4;
	add.s64 	%rd517, %rd8, %rd516;
	add.s32 	%r1235, %r184, %r130;
	mul.wide.u32 	%rd518, %r1235, 4;
	add.s64 	%rd519, %rd8, %rd518;
	ld.global.u32 	%r1236, [%rd519];
	mul.wide.u32 	%rd520, %r1236, -65535;
	shr.u64 	%rd521, %rd520, 48;
	cvt.u32.u64 	%r1237, %rd521;
	mul.lo.s32 	%r1238, %r1237, 65537;
	sub.s32 	%r1239, %r1236, %r1238;
	ld.global.u32 	%r1240, [%rd517];
	add.s32 	%r1241, %r1239, %r1240;
	mul.wide.u32 	%rd522, %r1241, -65535;
	shr.u64 	%rd523, %rd522, 48;
	cvt.u32.u64 	%r1242, %rd523;
	mul.lo.s32 	%r1243, %r1242, 65537;
	sub.s32 	%r1244, %r1241, %r1243;
	st.global.u32 	[%rd517], %r1244;
	add.s32 	%r1245, %r1240, 65537;
	sub.s32 	%r1246, %r1245, %r1239;
	mul.wide.u32 	%rd524, %r1246, -65535;
	shr.u64 	%rd525, %rd524, 48;
	cvt.u32.u64 	%r1247, %rd525;
	mul.lo.s32 	%r1248, %r1247, 65537;
	sub.s32 	%r1249, %r1246, %r1248;
	st.global.u32 	[%rd519], %r1249;
	add.s32 	%r1250, %r184, 1;
	mov.u32 	%r2130, 1;
	mul.wide.u32 	%rd526, %r1250, 4;
	add.s64 	%rd83, %rd8, %rd526;
	ld.global.u32 	%r185, [%rd83];
	add.s32 	%r1251, %r1250, %r130;
	mul.wide.u32 	%rd527, %r1251, 4;
	add.s64 	%rd84, %rd8, %rd527;
	ld.global.u32 	%r186, [%rd84];
	setp.eq.s32 	%p117, %r186, 65536;
	mov.u32 	%r2129, %r2130;
	@%p117 bra 	$L__BB7_150;

	shl.b32 	%r1252, %r186, 16;
	mul.wide.u32 	%rd528, %r1252, -65535;
	shr.u64 	%rd529, %rd528, 48;
	cvt.u32.u64 	%r1253, %rd529;
	mul.lo.s32 	%r1254, %r1253, 65537;
	sub.s32 	%r2129, %r1252, %r1254;

$L__BB7_150:
	add.s32 	%r1256, %r2129, %r185;
	mul.wide.u32 	%rd530, %r1256, -65535;
	shr.u64 	%rd531, %rd530, 48;
	cvt.u32.u64 	%r1257, %rd531;
	mul.lo.s32 	%r1258, %r1257, 65537;
	sub.s32 	%r1259, %r1256, %r1258;
	st.global.u32 	[%rd83], %r1259;
	add.s32 	%r1260, %r185, 65537;
	sub.s32 	%r1261, %r1260, %r2129;
	mul.wide.u32 	%rd532, %r1261, -65535;
	shr.u64 	%rd533, %rd532, 48;
	cvt.u32.u64 	%r1262, %rd533;
	mul.lo.s32 	%r1263, %r1262, 65537;
	sub.s32 	%r1264, %r1261, %r1263;
	st.global.u32 	[%rd84], %r1264;
	add.s32 	%r1265, %r184, 2;
	mul.wide.u32 	%rd534, %r1265, 4;
	add.s64 	%rd535, %rd8, %rd534;
	add.s32 	%r1266, %r1265, %r130;
	mul.wide.u32 	%rd536, %r1266, 4;
	add.s64 	%rd537, %rd8, %rd536;
	ld.global.u32 	%r1267, [%rd537];
	mul.wide.u32 	%rd538, %r1267, -65535;
	shr.u64 	%rd539, %rd538, 48;
	cvt.u32.u64 	%r1268, %rd539;
	mul.lo.s32 	%r1269, %r1268, 65537;
	sub.s32 	%r1270, %r1267, %r1269;
	ld.global.u32 	%r1271, [%rd535];
	add.s32 	%r1272, %r1270, %r1271;
	mul.wide.u32 	%rd540, %r1272, -65535;
	shr.u64 	%rd541, %rd540, 48;
	cvt.u32.u64 	%r1273, %rd541;
	mul.lo.s32 	%r1274, %r1273, 65537;
	sub.s32 	%r1275, %r1272, %r1274;
	st.global.u32 	[%rd535], %r1275;
	add.s32 	%r1276, %r1271, 65537;
	sub.s32 	%r1277, %r1276, %r1270;
	mul.wide.u32 	%rd542, %r1277, -65535;
	shr.u64 	%rd543, %rd542, 48;
	cvt.u32.u64 	%r1278, %rd543;
	mul.lo.s32 	%r1279, %r1278, 65537;
	sub.s32 	%r1280, %r1277, %r1279;
	st.global.u32 	[%rd537], %r1280;
	add.s32 	%r1281, %r184, 3;
	mul.wide.u32 	%rd544, %r1281, 4;
	add.s64 	%rd85, %rd8, %rd544;
	ld.global.u32 	%r189, [%rd85];
	add.s32 	%r1282, %r1281, %r130;
	mul.wide.u32 	%rd545, %r1282, 4;
	add.s64 	%rd86, %rd8, %rd545;
	ld.global.u32 	%r190, [%rd86];
	setp.eq.s32 	%p118, %r190, 65536;
	@%p118 bra 	$L__BB7_152;

	shl.b32 	%r1283, %r190, 16;
	mul.wide.u32 	%rd546, %r1283, -65535;
	shr.u64 	%rd547, %rd546, 48;
	cvt.u32.u64 	%r1284, %rd547;
	mul.lo.s32 	%r1285, %r1284, 65537;
	sub.s32 	%r2130, %r1283, %r1285;

$L__BB7_152:
	add.s32 	%r1286, %r2130, %r189;
	mul.wide.u32 	%rd548, %r1286, -65535;
	shr.u64 	%rd549, %rd548, 48;
	cvt.u32.u64 	%r1287, %rd549;
	mul.lo.s32 	%r1288, %r1287, 65537;
	sub.s32 	%r1289, %r1286, %r1288;
	st.global.u32 	[%rd85], %r1289;
	add.s32 	%r1290, %r189, 65537;
	sub.s32 	%r1291, %r1290, %r2130;
	mul.wide.u32 	%rd550, %r1291, -65535;
	shr.u64 	%rd551, %rd550, 48;
	cvt.u32.u64 	%r1292, %rd551;
	mul.lo.s32 	%r1293, %r1292, 65537;
	sub.s32 	%r1294, %r1291, %r1293;
	st.global.u32 	[%rd86], %r1294;
	add.s32 	%r2131, %r2131, 4;
	add.s32 	%r2128, %r2128, -4;
	setp.ne.s32 	%p119, %r2128, 0;
	@%p119 bra 	$L__BB7_148;

$L__BB7_153:
	setp.eq.s32 	%p120, %r134, 0;
	@%p120 bra 	$L__BB7_159;

	setp.eq.s32 	%p121, %r134, 1;
	add.s32 	%r196, %r2131, %r2126;
	mul.wide.u32 	%rd552, %r196, 4;
	add.s64 	%rd553, %rd8, %rd552;
	add.s32 	%r1295, %r196, %r130;
	mul.wide.u32 	%rd554, %r1295, 4;
	add.s64 	%rd555, %rd8, %rd554;
	ld.global.u32 	%r1296, [%rd555];
	mul.wide.u32 	%rd556, %r1296, -65535;
	shr.u64 	%rd557, %rd556, 48;
	cvt.u32.u64 	%r1297, %rd557;
	mul.lo.s32 	%r1298, %r1297, 65537;
	sub.s32 	%r1299, %r1296, %r1298;
	ld.global.u32 	%r1300, [%rd553];
	add.s32 	%r1301, %r1299, %r1300;
	mul.wide.u32 	%rd558, %r1301, -65535;
	shr.u64 	%rd559, %rd558, 48;
	cvt.u32.u64 	%r1302, %rd559;
	mul.lo.s32 	%r1303, %r1302, 65537;
	sub.s32 	%r1304, %r1301, %r1303;
	st.global.u32 	[%rd553], %r1304;
	add.s32 	%r1305, %r1300, 65537;
	sub.s32 	%r1306, %r1305, %r1299;
	mul.wide.u32 	%rd560, %r1306, -65535;
	shr.u64 	%rd561, %rd560, 48;
	cvt.u32.u64 	%r1307, %rd561;
	mul.lo.s32 	%r1308, %r1307, 65537;
	sub.s32 	%r1309, %r1306, %r1308;
	st.global.u32 	[%rd555], %r1309;
	@%p121 bra 	$L__BB7_159;

	add.s32 	%r1311, %r196, 1;
	mov.u32 	%r2132, 1;
	mul.wide.u32 	%rd562, %r1311, 4;
	add.s64 	%rd87, %rd8, %rd562;
	ld.global.u32 	%r197, [%rd87];
	add.s32 	%r1312, %r1311, %r130;
	mul.wide.u32 	%rd563, %r1312, 4;
	add.s64 	%rd88, %rd8, %rd563;
	ld.global.u32 	%r198, [%rd88];
	setp.eq.s32 	%p122, %r198, 65536;
	@%p122 bra 	$L__BB7_157;

	shl.b32 	%r1313, %r198, 16;
	mul.wide.u32 	%rd564, %r1313, -65535;
	shr.u64 	%rd565, %rd564, 48;
	cvt.u32.u64 	%r1314, %rd565;
	mul.lo.s32 	%r1315, %r1314, 65537;
	sub.s32 	%r2132, %r1313, %r1315;

$L__BB7_157:
	add.s32 	%r1316, %r2132, %r197;
	mul.wide.u32 	%rd566, %r1316, -65535;
	shr.u64 	%rd567, %rd566, 48;
	cvt.u32.u64 	%r1317, %rd567;
	mul.lo.s32 	%r1318, %r1317, 65537;
	sub.s32 	%r1319, %r1316, %r1318;
	st.global.u32 	[%rd87], %r1319;
	add.s32 	%r1320, %r197, 65537;
	sub.s32 	%r1321, %r1320, %r2132;
	mul.wide.u32 	%rd568, %r1321, -65535;
	shr.u64 	%rd569, %rd568, 48;
	cvt.u32.u64 	%r1322, %rd569;
	mul.lo.s32 	%r1323, %r1322, 65537;
	sub.s32 	%r1324, %r1321, %r1323;
	st.global.u32 	[%rd88], %r1324;
	setp.eq.s32 	%p123, %r134, 2;
	@%p123 bra 	$L__BB7_159;

	add.s32 	%r1325, %r196, 2;
	mul.wide.u32 	%rd570, %r1325, 4;
	add.s64 	%rd571, %rd8, %rd570;
	add.s32 	%r1326, %r1325, %r130;
	mul.wide.u32 	%rd572, %r1326, 4;
	add.s64 	%rd573, %rd8, %rd572;
	ld.global.u32 	%r1327, [%rd573];
	mul.wide.u32 	%rd574, %r1327, -65535;
	shr.u64 	%rd575, %rd574, 48;
	cvt.u32.u64 	%r1328, %rd575;
	mul.lo.s32 	%r1329, %r1328, 65537;
	sub.s32 	%r1330, %r1327, %r1329;
	ld.global.u32 	%r1331, [%rd571];
	add.s32 	%r1332, %r1330, %r1331;
	mul.wide.u32 	%rd576, %r1332, -65535;
	shr.u64 	%rd577, %rd576, 48;
	cvt.u32.u64 	%r1333, %rd577;
	mul.lo.s32 	%r1334, %r1333, 65537;
	sub.s32 	%r1335, %r1332, %r1334;
	st.global.u32 	[%rd571], %r1335;
	add.s32 	%r1336, %r1331, 65537;
	sub.s32 	%r1337, %r1336, %r1330;
	mul.wide.u32 	%rd578, %r1337, -65535;
	shr.u64 	%rd579, %rd578, 48;
	cvt.u32.u64 	%r1338, %rd579;
	mul.lo.s32 	%r1339, %r1338, 65537;
	sub.s32 	%r1340, %r1337, %r1339;
	st.global.u32 	[%rd573], %r1340;

$L__BB7_159:
	add.s32 	%r2126, %r2126, %r131;
	setp.lt.u32 	%p124, %r2126, 64;
	@%p124 bra 	$L__BB7_146;
	bra.uni 	$L__BB7_160;

$L__BB7_122:
	mov.u32 	%r1105, 0;
	mov.u32 	%r2113, %r1105;

$L__BB7_123:
	setp.lt.u32 	%p89, %r133, 3;
	mov.u32 	%r2122, 1;
	mov.u32 	%r2121, %r1105;
	@%p89 bra 	$L__BB7_134;

	mov.u32 	%r2121, 0;
	mov.u32 	%r2116, %r135;

$L__BB7_125:
	add.s32 	%r140, %r2121, %r2113;
	mul.wide.u32 	%rd448, %r140, 4;
	add.s64 	%rd69, %rd8, %rd448;
	ld.global.u32 	%r141, [%rd69];
	add.s32 	%r1111, %r140, %r130;
	mul.wide.u32 	%rd449, %r1111, 4;
	add.s64 	%rd70, %rd8, %rd449;
	ld.global.u32 	%r142, [%rd70];
	setp.eq.s32 	%p90, %r142, 65536;
	setp.eq.s32 	%p91, %r2122, 65536;
	and.pred  	%p92, %p91, %p90;
	mov.u32 	%r2118, 1;
	mov.u32 	%r2117, %r2118;
	@%p92 bra 	$L__BB7_127;

	mul.lo.s32 	%r1112, %r142, %r2122;
	mul.wide.u32 	%rd450, %r1112, -65535;
	shr.u64 	%rd451, %rd450, 48;
	cvt.u32.u64 	%r1113, %rd451;
	mul.lo.s32 	%r1114, %r1113, 65537;
	sub.s32 	%r2117, %r1112, %r1114;

$L__BB7_127:
	add.s32 	%r1116, %r2117, %r141;
	mul.wide.u32 	%rd452, %r1116, -65535;
	shr.u64 	%rd453, %rd452, 48;
	cvt.u32.u64 	%r1117, %rd453;
	mul.lo.s32 	%r1118, %r1117, 65537;
	sub.s32 	%r1119, %r1116, %r1118;
	st.global.u32 	[%rd69], %r1119;
	add.s32 	%r1120, %r141, 65537;
	sub.s32 	%r1121, %r1120, %r2117;
	mul.wide.u32 	%rd454, %r1121, -65535;
	shr.u64 	%rd455, %rd454, 48;
	cvt.u32.u64 	%r1122, %rd455;
	mul.lo.s32 	%r1123, %r1122, 65537;
	sub.s32 	%r1124, %r1121, %r1123;
	st.global.u32 	[%rd70], %r1124;
	mul.lo.s32 	%r1125, %r2122, %r132;
	mul.wide.u32 	%rd456, %r1125, -65535;
	shr.u64 	%rd457, %rd456, 48;
	cvt.u32.u64 	%r1126, %rd457;
	mul.lo.s32 	%r1127, %r1126, 65537;
	sub.s32 	%r145, %r1125, %r1127;
	add.s32 	%r1128, %r140, 1;
	mul.wide.u32 	%rd458, %r1128, 4;
	add.s64 	%rd71, %rd8, %rd458;
	ld.global.u32 	%r146, [%rd71];
	add.s32 	%r1129, %r1128, %r130;
	mul.wide.u32 	%rd459, %r1129, 4;
	add.s64 	%rd72, %rd8, %rd459;
	ld.global.u32 	%r147, [%rd72];
	setp.eq.s32 	%p93, %r147, 65536;
	setp.eq.s32 	%p94, %r145, 65536;
	and.pred  	%p95, %p94, %p93;
	@%p95 bra 	$L__BB7_129;

	mul.lo.s32 	%r1130, %r147, %r145;
	mul.wide.u32 	%rd460, %r1130, -65535;
	shr.u64 	%rd461, %rd460, 48;
	cvt.u32.u64 	%r1131, %rd461;
	mul.lo.s32 	%r1132, %r1131, 65537;
	sub.s32 	%r2118, %r1130, %r1132;

$L__BB7_129:
	add.s32 	%r1134, %r2118, %r146;
	mul.wide.u32 	%rd462, %r1134, -65535;
	shr.u64 	%rd463, %rd462, 48;
	cvt.u32.u64 	%r1135, %rd463;
	mul.lo.s32 	%r1136, %r1135, 65537;
	sub.s32 	%r1137, %r1134, %r1136;
	st.global.u32 	[%rd71], %r1137;
	add.s32 	%r1138, %r146, 65537;
	sub.s32 	%r1139, %r1138, %r2118;
	mul.wide.u32 	%rd464, %r1139, -65535;
	shr.u64 	%rd465, %rd464, 48;
	cvt.u32.u64 	%r1140, %rd465;
	mul.lo.s32 	%r1141, %r1140, 65537;
	sub.s32 	%r1142, %r1139, %r1141;
	st.global.u32 	[%rd72], %r1142;
	mul.lo.s32 	%r1143, %r145, %r132;
	mul.wide.u32 	%rd466, %r1143, -65535;
	shr.u64 	%rd467, %rd466, 48;
	cvt.u32.u64 	%r1144, %rd467;
	mul.lo.s32 	%r1145, %r1144, 65537;
	sub.s32 	%r150, %r1143, %r1145;
	add.s32 	%r1146, %r140, 2;
	mul.wide.u32 	%rd468, %r1146, 4;
	add.s64 	%rd73, %rd8, %rd468;
	ld.global.u32 	%r151, [%rd73];
	add.s32 	%r1147, %r1146, %r130;
	mul.wide.u32 	%rd469, %r1147, 4;
	add.s64 	%rd74, %rd8, %rd469;
	ld.global.u32 	%r152, [%rd74];
	setp.eq.s32 	%p96, %r152, 65536;
	setp.eq.s32 	%p97, %r150, 65536;
	and.pred  	%p98, %p97, %p96;
	mov.u32 	%r2120, 1;
	mov.u32 	%r2119, %r2120;
	@%p98 bra 	$L__BB7_131;

	mul.lo.s32 	%r1148, %r152, %r150;
	mul.wide.u32 	%rd470, %r1148, -65535;
	shr.u64 	%rd471, %rd470, 48;
	cvt.u32.u64 	%r1149, %rd471;
	mul.lo.s32 	%r1150, %r1149, 65537;
	sub.s32 	%r2119, %r1148, %r1150;

$L__BB7_131:
	add.s32 	%r1152, %r2119, %r151;
	mul.wide.u32 	%rd472, %r1152, -65535;
	shr.u64 	%rd473, %rd472, 48;
	cvt.u32.u64 	%r1153, %rd473;
	mul.lo.s32 	%r1154, %r1153, 65537;
	sub.s32 	%r1155, %r1152, %r1154;
	st.global.u32 	[%rd73], %r1155;
	add.s32 	%r1156, %r151, 65537;
	sub.s32 	%r1157, %r1156, %r2119;
	mul.wide.u32 	%rd474, %r1157, -65535;
	shr.u64 	%rd475, %rd474, 48;
	cvt.u32.u64 	%r1158, %rd475;
	mul.lo.s32 	%r1159, %r1158, 65537;
	sub.s32 	%r1160, %r1157, %r1159;
	st.global.u32 	[%rd74], %r1160;
	mul.lo.s32 	%r1161, %r150, %r132;
	mul.wide.u32 	%rd476, %r1161, -65535;
	shr.u64 	%rd477, %rd476, 48;
	cvt.u32.u64 	%r1162, %rd477;
	mul.lo.s32 	%r1163, %r1162, 65537;
	sub.s32 	%r155, %r1161, %r1163;
	add.s32 	%r1164, %r140, 3;
	mul.wide.u32 	%rd478, %r1164, 4;
	add.s64 	%rd75, %rd8, %rd478;
	ld.global.u32 	%r156, [%rd75];
	add.s32 	%r1165, %r1164, %r130;
	mul.wide.u32 	%rd479, %r1165, 4;
	add.s64 	%rd76, %rd8, %rd479;
	ld.global.u32 	%r157, [%rd76];
	setp.eq.s32 	%p99, %r157, 65536;
	setp.eq.s32 	%p100, %r155, 65536;
	and.pred  	%p101, %p100, %p99;
	@%p101 bra 	$L__BB7_133;

	mul.lo.s32 	%r1166, %r157, %r155;
	mul.wide.u32 	%rd480, %r1166, -65535;
	shr.u64 	%rd481, %rd480, 48;
	cvt.u32.u64 	%r1167, %rd481;
	mul.lo.s32 	%r1168, %r1167, 65537;
	sub.s32 	%r2120, %r1166, %r1168;

$L__BB7_133:
	add.s32 	%r1169, %r2120, %r156;
	mul.wide.u32 	%rd482, %r1169, -65535;
	shr.u64 	%rd483, %rd482, 48;
	cvt.u32.u64 	%r1170, %rd483;
	mul.lo.s32 	%r1171, %r1170, 65537;
	sub.s32 	%r1172, %r1169, %r1171;
	st.global.u32 	[%rd75], %r1172;
	add.s32 	%r1173, %r156, 65537;
	sub.s32 	%r1174, %r1173, %r2120;
	mul.wide.u32 	%rd484, %r1174, -65535;
	shr.u64 	%rd485, %rd484, 48;
	cvt.u32.u64 	%r1175, %rd485;
	mul.lo.s32 	%r1176, %r1175, 65537;
	sub.s32 	%r1177, %r1174, %r1176;
	st.global.u32 	[%rd76], %r1177;
	mul.lo.s32 	%r1178, %r155, %r132;
	mul.wide.u32 	%rd486, %r1178, -65535;
	shr.u64 	%rd487, %rd486, 48;
	cvt.u32.u64 	%r1179, %rd487;
	mul.lo.s32 	%r1180, %r1179, 65537;
	sub.s32 	%r2122, %r1178, %r1180;
	add.s32 	%r2121, %r2121, 4;
	add.s32 	%r2116, %r2116, -4;
	setp.ne.s32 	%p102, %r2116, 0;
	@%p102 bra 	$L__BB7_125;

$L__BB7_134:
	setp.eq.s32 	%p103, %r134, 0;
	@%p103 bra 	$L__BB7_144;

	add.s32 	%r165, %r2121, %r2113;
	mul.wide.u32 	%rd488, %r165, 4;
	add.s64 	%rd77, %rd8, %rd488;
	ld.global.u32 	%r166, [%rd77];
	add.s32 	%r1182, %r165, %r130;
	mul.wide.u32 	%rd489, %r1182, 4;
	add.s64 	%rd78, %rd8, %rd489;
	ld.global.u32 	%r167, [%rd78];
	setp.eq.s32 	%p104, %r167, 65536;
	setp.eq.s32 	%p105, %r2122, 65536;
	and.pred  	%p106, %p105, %p104;
	mov.u32 	%r2123, 1;
	@%p106 bra 	$L__BB7_137;

	mul.lo.s32 	%r1183, %r167, %r2122;
	mul.wide.u32 	%rd490, %r1183, -65535;
	shr.u64 	%rd491, %rd490, 48;
	cvt.u32.u64 	%r1184, %rd491;
	mul.lo.s32 	%r1185, %r1184, 65537;
	sub.s32 	%r2123, %r1183, %r1185;

$L__BB7_137:
	add.s32 	%r1186, %r2123, %r166;
	mul.wide.u32 	%rd492, %r1186, -65535;
	shr.u64 	%rd493, %rd492, 48;
	cvt.u32.u64 	%r1187, %rd493;
	mul.lo.s32 	%r1188, %r1187, 65537;
	sub.s32 	%r1189, %r1186, %r1188;
	st.global.u32 	[%rd77], %r1189;
	add.s32 	%r1190, %r166, 65537;
	sub.s32 	%r1191, %r1190, %r2123;
	mul.wide.u32 	%rd494, %r1191, -65535;
	shr.u64 	%rd495, %rd494, 48;
	cvt.u32.u64 	%r1192, %rd495;
	mul.lo.s32 	%r1193, %r1192, 65537;
	sub.s32 	%r1194, %r1191, %r1193;
	st.global.u32 	[%rd78], %r1194;
	mul.lo.s32 	%r1195, %r2122, %r132;
	mul.wide.u32 	%rd496, %r1195, -65535;
	shr.u64 	%rd497, %rd496, 48;
	cvt.u32.u64 	%r1196, %rd497;
	mul.lo.s32 	%r1197, %r1196, 65537;
	sub.s32 	%r170, %r1195, %r1197;
	setp.eq.s32 	%p107, %r134, 1;
	@%p107 bra 	$L__BB7_144;

	add.s32 	%r1199, %r165, 1;
	mov.u32 	%r2124, 1;
	mul.wide.u32 	%rd498, %r1199, 4;
	add.s64 	%rd79, %rd8, %rd498;
	ld.global.u32 	%r171, [%rd79];
	add.s32 	%r1200, %r1199, %r130;
	mul.wide.u32 	%rd499, %r1200, 4;
	add.s64 	%rd80, %rd8, %rd499;
	ld.global.u32 	%r172, [%rd80];
	setp.eq.s32 	%p108, %r172, 65536;
	setp.eq.s32 	%p109, %r170, 65536;
	and.pred  	%p110, %p109, %p108;
	@%p110 bra 	$L__BB7_140;

	mul.lo.s32 	%r1201, %r172, %r170;
	mul.wide.u32 	%rd500, %r1201, -65535;
	shr.u64 	%rd501, %rd500, 48;
	cvt.u32.u64 	%r1202, %rd501;
	mul.lo.s32 	%r1203, %r1202, 65537;
	sub.s32 	%r2124, %r1201, %r1203;

$L__BB7_140:
	add.s32 	%r1204, %r2124, %r171;
	mul.wide.u32 	%rd502, %r1204, -65535;
	shr.u64 	%rd503, %rd502, 48;
	cvt.u32.u64 	%r1205, %rd503;
	mul.lo.s32 	%r1206, %r1205, 65537;
	sub.s32 	%r1207, %r1204, %r1206;
	st.global.u32 	[%rd79], %r1207;
	add.s32 	%r1208, %r171, 65537;
	sub.s32 	%r1209, %r1208, %r2124;
	mul.wide.u32 	%rd504, %r1209, -65535;
	shr.u64 	%rd505, %rd504, 48;
	cvt.u32.u64 	%r1210, %rd505;
	mul.lo.s32 	%r1211, %r1210, 65537;
	sub.s32 	%r1212, %r1209, %r1211;
	st.global.u32 	[%rd80], %r1212;
	mul.lo.s32 	%r1213, %r170, %r132;
	mul.wide.u32 	%rd506, %r1213, -65535;
	shr.u64 	%rd507, %rd506, 48;
	cvt.u32.u64 	%r1214, %rd507;
	mul.lo.s32 	%r1215, %r1214, 65537;
	sub.s32 	%r175, %r1213, %r1215;
	setp.eq.s32 	%p111, %r134, 2;
	@%p111 bra 	$L__BB7_144;

	add.s32 	%r1217, %r165, 2;
	mul.wide.u32 	%rd508, %r1217, 4;
	add.s64 	%rd81, %rd8, %rd508;
	ld.global.u32 	%r176, [%rd81];
	add.s32 	%r1218, %r1217, %r130;
	mul.wide.u32 	%rd509, %r1218, 4;
	add.s64 	%rd82, %rd8, %rd509;
	ld.global.u32 	%r177, [%rd82];
	setp.eq.s32 	%p112, %r177, 65536;
	setp.eq.s32 	%p113, %r175, 65536;
	and.pred  	%p114, %p113, %p112;
	mov.u32 	%r2125, 1;
	@%p114 bra 	$L__BB7_143;

	mul.lo.s32 	%r1219, %r177, %r175;
	mul.wide.u32 	%rd510, %r1219, -65535;
	shr.u64 	%rd511, %rd510, 48;
	cvt.u32.u64 	%r1220, %rd511;
	mul.lo.s32 	%r1221, %r1220, 65537;
	sub.s32 	%r2125, %r1219, %r1221;

$L__BB7_143:
	add.s32 	%r1222, %r2125, %r176;
	mul.wide.u32 	%rd512, %r1222, -65535;
	shr.u64 	%rd513, %rd512, 48;
	cvt.u32.u64 	%r1223, %rd513;
	mul.lo.s32 	%r1224, %r1223, 65537;
	sub.s32 	%r1225, %r1222, %r1224;
	st.global.u32 	[%rd81], %r1225;
	add.s32 	%r1226, %r176, 65537;
	sub.s32 	%r1227, %r1226, %r2125;
	mul.wide.u32 	%rd514, %r1227, -65535;
	shr.u64 	%rd515, %rd514, 48;
	cvt.u32.u64 	%r1228, %rd515;
	mul.lo.s32 	%r1229, %r1228, 65537;
	sub.s32 	%r1230, %r1227, %r1229;
	st.global.u32 	[%rd82], %r1230;

$L__BB7_144:
	add.s32 	%r2113, %r2113, %r131;
	setp.lt.u32 	%p115, %r2113, 64;
	@%p115 bra 	$L__BB7_123;

$L__BB7_160:
	add.s32 	%r2112, %r2112, 1;
	setp.lt.u32 	%p125, %r2112, 6;
	@%p125 bra 	$L__BB7_121;

	setp.eq.s32 	%p126, %r2, 0;
	@%p126 bra 	$L__BB7_178;

	add.s32 	%r1342, %r2, -1;
	and.b32  	%r2141, %r2, 2;
	setp.lt.u32 	%p127, %r1342, 3;
	mov.u32 	%r2139, 0;
	@%p127 bra 	$L__BB7_173;

	sub.s32 	%r2134, %r2, %r2141;

$L__BB7_164:
	mul.wide.u32 	%rd580, %r2139, 4;
	add.s64 	%rd89, %rd6, %rd580;
	add.s64 	%rd90, %rd8, %rd580;
	ld.global.u32 	%r207, [%rd89];
	setp.eq.s32 	%p128, %r207, 65536;
	ld.global.u32 	%r208, [%rd90];
	setp.eq.s32 	%p129, %r208, 65536;
	and.pred  	%p130, %p128, %p129;
	mov.u32 	%r2136, 1;
	mov.u32 	%r2135, %r2136;
	@%p130 bra 	$L__BB7_166;

	mul.lo.s32 	%r1345, %r208, %r207;
	mul.wide.u32 	%rd581, %r1345, -65535;
	shr.u64 	%rd582, %rd581, 48;
	cvt.u32.u64 	%r1346, %rd582;
	mul.lo.s32 	%r1347, %r1346, 65537;
	sub.s32 	%r2135, %r1345, %r1347;

$L__BB7_166:
	st.global.u32 	[%rd89], %r2135;
	ld.global.u32 	%r211, [%rd89+4];
	setp.eq.s32 	%p131, %r211, 65536;
	ld.global.u32 	%r212, [%rd90+4];
	setp.eq.s32 	%p132, %r212, 65536;
	and.pred  	%p133, %p131, %p132;
	@%p133 bra 	$L__BB7_168;

	mul.lo.s32 	%r1349, %r212, %r211;
	mul.wide.u32 	%rd583, %r1349, -65535;
	shr.u64 	%rd584, %rd583, 48;
	cvt.u32.u64 	%r1350, %rd584;
	mul.lo.s32 	%r1351, %r1350, 65537;
	sub.s32 	%r2136, %r1349, %r1351;

$L__BB7_168:
	st.global.u32 	[%rd89+4], %r2136;
	ld.global.u32 	%r215, [%rd89+8];
	setp.eq.s32 	%p134, %r215, 65536;
	ld.global.u32 	%r216, [%rd90+8];
	setp.eq.s32 	%p135, %r216, 65536;
	and.pred  	%p136, %p134, %p135;
	mov.u32 	%r2138, 1;
	mov.u32 	%r2137, %r2138;
	@%p136 bra 	$L__BB7_170;

	mul.lo.s32 	%r1353, %r216, %r215;
	mul.wide.u32 	%rd585, %r1353, -65535;
	shr.u64 	%rd586, %rd585, 48;
	cvt.u32.u64 	%r1354, %rd586;
	mul.lo.s32 	%r1355, %r1354, 65537;
	sub.s32 	%r2137, %r1353, %r1355;

$L__BB7_170:
	st.global.u32 	[%rd89+8], %r2137;
	ld.global.u32 	%r219, [%rd89+12];
	setp.eq.s32 	%p137, %r219, 65536;
	ld.global.u32 	%r220, [%rd90+12];
	setp.eq.s32 	%p138, %r220, 65536;
	and.pred  	%p139, %p137, %p138;
	@%p139 bra 	$L__BB7_172;

	mul.lo.s32 	%r1357, %r220, %r219;
	mul.wide.u32 	%rd587, %r1357, -65535;
	shr.u64 	%rd588, %rd587, 48;
	cvt.u32.u64 	%r1358, %rd588;
	mul.lo.s32 	%r1359, %r1358, 65537;
	sub.s32 	%r2138, %r1357, %r1359;

$L__BB7_172:
	st.global.u32 	[%rd89+12], %r2138;
	add.s32 	%r2139, %r2139, 4;
	add.s32 	%r2134, %r2134, -4;
	setp.ne.s32 	%p140, %r2134, 0;
	@%p140 bra 	$L__BB7_164;

$L__BB7_173:
	setp.eq.s32 	%p141, %r2141, 0;
	@%p141 bra 	$L__BB7_178;

$L__BB7_175:
	.pragma "nounroll";
	mul.wide.u32 	%rd589, %r2139, 4;
	add.s64 	%rd91, %rd6, %rd589;
	add.s64 	%rd590, %rd8, %rd589;
	ld.global.u32 	%r228, [%rd91];
	setp.eq.s32 	%p142, %r228, 65536;
	ld.global.u32 	%r229, [%rd590];
	setp.eq.s32 	%p143, %r229, 65536;
	and.pred  	%p144, %p142, %p143;
	mov.u32 	%r2142, 1;
	@%p144 bra 	$L__BB7_177;

	mul.lo.s32 	%r1361, %r229, %r228;
	mul.wide.u32 	%rd591, %r1361, -65535;
	shr.u64 	%rd592, %rd591, 48;
	cvt.u32.u64 	%r1362, %rd592;
	mul.lo.s32 	%r1363, %r1362, 65537;
	sub.s32 	%r2142, %r1361, %r1363;

$L__BB7_177:
	st.global.u32 	[%rd91], %r2142;
	add.s32 	%r2139, %r2139, 1;
	add.s32 	%r2141, %r2141, -1;
	setp.ne.s32 	%p145, %r2141, 0;
	@%p145 bra 	$L__BB7_175;

$L__BB7_178:
	ld.global.u32 	%r1365, [%rd6];
	ld.global.u32 	%r1366, [%rd47+252];
	mul.wide.u32 	%rd593, %r1366, 4;
	add.s64 	%rd594, %rd10, %rd593;
	st.global.u32 	[%rd594], %r1365;
	ld.global.u32 	%r1367, [%rd6+4];
	ld.global.u32 	%r1368, [%rd47+256];
	mul.wide.u32 	%rd595, %r1368, 4;
	add.s64 	%rd596, %rd10, %rd595;
	st.global.u32 	[%rd596], %r1367;
	ld.global.u32 	%r1369, [%rd6+8];
	ld.global.u32 	%r1370, [%rd47+260];
	mul.wide.u32 	%rd597, %r1370, 4;
	add.s64 	%rd598, %rd10, %rd597;
	st.global.u32 	[%rd598], %r1369;
	ld.global.u32 	%r1371, [%rd6+12];
	ld.global.u32 	%r1372, [%rd47+264];
	mul.wide.u32 	%rd599, %r1372, 4;
	add.s64 	%rd600, %rd10, %rd599;
	st.global.u32 	[%rd600], %r1371;
	ld.global.u32 	%r1373, [%rd6+16];
	ld.global.u32 	%r1374, [%rd47+268];
	mul.wide.u32 	%rd601, %r1374, 4;
	add.s64 	%rd602, %rd10, %rd601;
	st.global.u32 	[%rd602], %r1373;
	ld.global.u32 	%r1375, [%rd6+20];
	ld.global.u32 	%r1376, [%rd47+272];
	mul.wide.u32 	%rd603, %r1376, 4;
	add.s64 	%rd604, %rd10, %rd603;
	st.global.u32 	[%rd604], %r1375;
	ld.global.u32 	%r1377, [%rd6+24];
	ld.global.u32 	%r1378, [%rd47+276];
	mul.wide.u32 	%rd605, %r1378, 4;
	add.s64 	%rd606, %rd10, %rd605;
	st.global.u32 	[%rd606], %r1377;
	ld.global.u32 	%r1379, [%rd6+28];
	ld.global.u32 	%r1380, [%rd47+280];
	mul.wide.u32 	%rd607, %r1380, 4;
	add.s64 	%rd608, %rd10, %rd607;
	st.global.u32 	[%rd608], %r1379;
	ld.global.u32 	%r1381, [%rd6+32];
	ld.global.u32 	%r1382, [%rd47+284];
	mul.wide.u32 	%rd609, %r1382, 4;
	add.s64 	%rd610, %rd10, %rd609;
	st.global.u32 	[%rd610], %r1381;
	ld.global.u32 	%r1383, [%rd6+36];
	ld.global.u32 	%r1384, [%rd47+288];
	mul.wide.u32 	%rd611, %r1384, 4;
	add.s64 	%rd612, %rd10, %rd611;
	st.global.u32 	[%rd612], %r1383;
	ld.global.u32 	%r1385, [%rd6+40];
	ld.global.u32 	%r1386, [%rd47+292];
	mul.wide.u32 	%rd613, %r1386, 4;
	add.s64 	%rd614, %rd10, %rd613;
	st.global.u32 	[%rd614], %r1385;
	ld.global.u32 	%r1387, [%rd6+44];
	ld.global.u32 	%r1388, [%rd47+296];
	mul.wide.u32 	%rd615, %r1388, 4;
	add.s64 	%rd616, %rd10, %rd615;
	st.global.u32 	[%rd616], %r1387;
	ld.global.u32 	%r1389, [%rd6+48];
	ld.global.u32 	%r1390, [%rd47+300];
	mul.wide.u32 	%rd617, %r1390, 4;
	add.s64 	%rd618, %rd10, %rd617;
	st.global.u32 	[%rd618], %r1389;
	ld.global.u32 	%r1391, [%rd6+52];
	ld.global.u32 	%r1392, [%rd47+304];
	mul.wide.u32 	%rd619, %r1392, 4;
	add.s64 	%rd620, %rd10, %rd619;
	st.global.u32 	[%rd620], %r1391;
	ld.global.u32 	%r1393, [%rd6+56];
	ld.global.u32 	%r1394, [%rd47+308];
	mul.wide.u32 	%rd621, %r1394, 4;
	add.s64 	%rd622, %rd10, %rd621;
	st.global.u32 	[%rd622], %r1393;
	ld.global.u32 	%r1395, [%rd6+60];
	ld.global.u32 	%r1396, [%rd47+312];
	mul.wide.u32 	%rd623, %r1396, 4;
	add.s64 	%rd624, %rd10, %rd623;
	st.global.u32 	[%rd624], %r1395;
	ld.global.u32 	%r1397, [%rd6+64];
	ld.global.u32 	%r1398, [%rd47+316];
	mul.wide.u32 	%rd625, %r1398, 4;
	add.s64 	%rd626, %rd10, %rd625;
	st.global.u32 	[%rd626], %r1397;
	ld.global.u32 	%r1399, [%rd6+68];
	ld.global.u32 	%r1400, [%rd47+320];
	mul.wide.u32 	%rd627, %r1400, 4;
	add.s64 	%rd628, %rd10, %rd627;
	st.global.u32 	[%rd628], %r1399;
	ld.global.u32 	%r1401, [%rd6+72];
	ld.global.u32 	%r1402, [%rd47+324];
	mul.wide.u32 	%rd629, %r1402, 4;
	add.s64 	%rd630, %rd10, %rd629;
	st.global.u32 	[%rd630], %r1401;
	ld.global.u32 	%r1403, [%rd6+76];
	ld.global.u32 	%r1404, [%rd47+328];
	mul.wide.u32 	%rd631, %r1404, 4;
	add.s64 	%rd632, %rd10, %rd631;
	st.global.u32 	[%rd632], %r1403;
	ld.global.u32 	%r1405, [%rd6+80];
	ld.global.u32 	%r1406, [%rd47+332];
	mul.wide.u32 	%rd633, %r1406, 4;
	add.s64 	%rd634, %rd10, %rd633;
	st.global.u32 	[%rd634], %r1405;
	ld.global.u32 	%r1407, [%rd6+84];
	ld.global.u32 	%r1408, [%rd47+336];
	mul.wide.u32 	%rd635, %r1408, 4;
	add.s64 	%rd636, %rd10, %rd635;
	st.global.u32 	[%rd636], %r1407;
	ld.global.u32 	%r1409, [%rd6+88];
	ld.global.u32 	%r1410, [%rd47+340];
	mul.wide.u32 	%rd637, %r1410, 4;
	add.s64 	%rd638, %rd10, %rd637;
	st.global.u32 	[%rd638], %r1409;
	ld.global.u32 	%r1411, [%rd6+92];
	ld.global.u32 	%r1412, [%rd47+344];
	mul.wide.u32 	%rd639, %r1412, 4;
	add.s64 	%rd640, %rd10, %rd639;
	st.global.u32 	[%rd640], %r1411;
	ld.global.u32 	%r1413, [%rd6+96];
	ld.global.u32 	%r1414, [%rd47+348];
	mul.wide.u32 	%rd641, %r1414, 4;
	add.s64 	%rd642, %rd10, %rd641;
	st.global.u32 	[%rd642], %r1413;
	ld.global.u32 	%r1415, [%rd6+100];
	ld.global.u32 	%r1416, [%rd47+352];
	mul.wide.u32 	%rd643, %r1416, 4;
	add.s64 	%rd644, %rd10, %rd643;
	st.global.u32 	[%rd644], %r1415;
	ld.global.u32 	%r1417, [%rd6+104];
	ld.global.u32 	%r1418, [%rd47+356];
	mul.wide.u32 	%rd645, %r1418, 4;
	add.s64 	%rd646, %rd10, %rd645;
	st.global.u32 	[%rd646], %r1417;
	ld.global.u32 	%r1419, [%rd6+108];
	ld.global.u32 	%r1420, [%rd47+360];
	mul.wide.u32 	%rd647, %r1420, 4;
	add.s64 	%rd648, %rd10, %rd647;
	st.global.u32 	[%rd648], %r1419;
	ld.global.u32 	%r1421, [%rd6+112];
	ld.global.u32 	%r1422, [%rd47+364];
	mul.wide.u32 	%rd649, %r1422, 4;
	add.s64 	%rd650, %rd10, %rd649;
	st.global.u32 	[%rd650], %r1421;
	ld.global.u32 	%r1423, [%rd6+116];
	ld.global.u32 	%r1424, [%rd47+368];
	mul.wide.u32 	%rd651, %r1424, 4;
	add.s64 	%rd652, %rd10, %rd651;
	st.global.u32 	[%rd652], %r1423;
	ld.global.u32 	%r1425, [%rd6+120];
	ld.global.u32 	%r1426, [%rd47+372];
	mul.wide.u32 	%rd653, %r1426, 4;
	add.s64 	%rd654, %rd10, %rd653;
	st.global.u32 	[%rd654], %r1425;
	ld.global.u32 	%r1427, [%rd6+124];
	ld.global.u32 	%r1428, [%rd47+376];
	mul.wide.u32 	%rd655, %r1428, 4;
	add.s64 	%rd656, %rd10, %rd655;
	st.global.u32 	[%rd656], %r1427;
	ld.global.u32 	%r1429, [%rd6+128];
	ld.global.u32 	%r1430, [%rd47+380];
	mul.wide.u32 	%rd657, %r1430, 4;
	add.s64 	%rd658, %rd10, %rd657;
	st.global.u32 	[%rd658], %r1429;
	ld.global.u32 	%r1431, [%rd6+132];
	ld.global.u32 	%r1432, [%rd47+384];
	mul.wide.u32 	%rd659, %r1432, 4;
	add.s64 	%rd660, %rd10, %rd659;
	st.global.u32 	[%rd660], %r1431;
	ld.global.u32 	%r1433, [%rd6+136];
	ld.global.u32 	%r1434, [%rd47+388];
	mul.wide.u32 	%rd661, %r1434, 4;
	add.s64 	%rd662, %rd10, %rd661;
	st.global.u32 	[%rd662], %r1433;
	ld.global.u32 	%r1435, [%rd6+140];
	ld.global.u32 	%r1436, [%rd47+392];
	mul.wide.u32 	%rd663, %r1436, 4;
	add.s64 	%rd664, %rd10, %rd663;
	st.global.u32 	[%rd664], %r1435;
	ld.global.u32 	%r1437, [%rd6+144];
	ld.global.u32 	%r1438, [%rd47+396];
	mul.wide.u32 	%rd665, %r1438, 4;
	add.s64 	%rd666, %rd10, %rd665;
	st.global.u32 	[%rd666], %r1437;
	ld.global.u32 	%r1439, [%rd6+148];
	ld.global.u32 	%r1440, [%rd47+400];
	mul.wide.u32 	%rd667, %r1440, 4;
	add.s64 	%rd668, %rd10, %rd667;
	st.global.u32 	[%rd668], %r1439;
	ld.global.u32 	%r1441, [%rd6+152];
	ld.global.u32 	%r1442, [%rd47+404];
	mul.wide.u32 	%rd669, %r1442, 4;
	add.s64 	%rd670, %rd10, %rd669;
	st.global.u32 	[%rd670], %r1441;
	ld.global.u32 	%r1443, [%rd6+156];
	ld.global.u32 	%r1444, [%rd47+408];
	mul.wide.u32 	%rd671, %r1444, 4;
	add.s64 	%rd672, %rd10, %rd671;
	st.global.u32 	[%rd672], %r1443;
	ld.global.u32 	%r1445, [%rd6+160];
	ld.global.u32 	%r1446, [%rd47+412];
	mul.wide.u32 	%rd673, %r1446, 4;
	add.s64 	%rd674, %rd10, %rd673;
	st.global.u32 	[%rd674], %r1445;
	ld.global.u32 	%r1447, [%rd6+164];
	ld.global.u32 	%r1448, [%rd47+416];
	mul.wide.u32 	%rd675, %r1448, 4;
	add.s64 	%rd676, %rd10, %rd675;
	st.global.u32 	[%rd676], %r1447;
	ld.global.u32 	%r1449, [%rd6+168];
	ld.global.u32 	%r1450, [%rd47+420];
	mul.wide.u32 	%rd677, %r1450, 4;
	add.s64 	%rd678, %rd10, %rd677;
	st.global.u32 	[%rd678], %r1449;
	ld.global.u32 	%r1451, [%rd6+172];
	ld.global.u32 	%r1452, [%rd47+424];
	mul.wide.u32 	%rd679, %r1452, 4;
	add.s64 	%rd680, %rd10, %rd679;
	st.global.u32 	[%rd680], %r1451;
	ld.global.u32 	%r1453, [%rd6+176];
	ld.global.u32 	%r1454, [%rd47+428];
	mul.wide.u32 	%rd681, %r1454, 4;
	add.s64 	%rd682, %rd10, %rd681;
	st.global.u32 	[%rd682], %r1453;
	ld.global.u32 	%r1455, [%rd6+180];
	ld.global.u32 	%r1456, [%rd47+432];
	mul.wide.u32 	%rd683, %r1456, 4;
	add.s64 	%rd684, %rd10, %rd683;
	st.global.u32 	[%rd684], %r1455;
	ld.global.u32 	%r1457, [%rd6+184];
	ld.global.u32 	%r1458, [%rd47+436];
	mul.wide.u32 	%rd685, %r1458, 4;
	add.s64 	%rd686, %rd10, %rd685;
	st.global.u32 	[%rd686], %r1457;
	ld.global.u32 	%r1459, [%rd6+188];
	ld.global.u32 	%r1460, [%rd47+440];
	mul.wide.u32 	%rd687, %r1460, 4;
	add.s64 	%rd688, %rd10, %rd687;
	st.global.u32 	[%rd688], %r1459;
	ld.global.u32 	%r1461, [%rd6+192];
	ld.global.u32 	%r1462, [%rd47+444];
	mul.wide.u32 	%rd689, %r1462, 4;
	add.s64 	%rd690, %rd10, %rd689;
	st.global.u32 	[%rd690], %r1461;
	ld.global.u32 	%r1463, [%rd6+196];
	ld.global.u32 	%r1464, [%rd47+448];
	mul.wide.u32 	%rd691, %r1464, 4;
	add.s64 	%rd692, %rd10, %rd691;
	st.global.u32 	[%rd692], %r1463;
	ld.global.u32 	%r1465, [%rd6+200];
	ld.global.u32 	%r1466, [%rd47+452];
	mul.wide.u32 	%rd693, %r1466, 4;
	add.s64 	%rd694, %rd10, %rd693;
	st.global.u32 	[%rd694], %r1465;
	ld.global.u32 	%r1467, [%rd6+204];
	ld.global.u32 	%r1468, [%rd47+456];
	mul.wide.u32 	%rd695, %r1468, 4;
	add.s64 	%rd696, %rd10, %rd695;
	st.global.u32 	[%rd696], %r1467;
	ld.global.u32 	%r1469, [%rd6+208];
	ld.global.u32 	%r1470, [%rd47+460];
	mul.wide.u32 	%rd697, %r1470, 4;
	add.s64 	%rd698, %rd10, %rd697;
	st.global.u32 	[%rd698], %r1469;
	ld.global.u32 	%r1471, [%rd6+212];
	ld.global.u32 	%r1472, [%rd47+464];
	mul.wide.u32 	%rd699, %r1472, 4;
	add.s64 	%rd700, %rd10, %rd699;
	st.global.u32 	[%rd700], %r1471;
	ld.global.u32 	%r1473, [%rd6+216];
	ld.global.u32 	%r1474, [%rd47+468];
	mul.wide.u32 	%rd701, %r1474, 4;
	add.s64 	%rd702, %rd10, %rd701;
	st.global.u32 	[%rd702], %r1473;
	ld.global.u32 	%r1475, [%rd6+220];
	ld.global.u32 	%r1476, [%rd47+472];
	mul.wide.u32 	%rd703, %r1476, 4;
	add.s64 	%rd704, %rd10, %rd703;
	st.global.u32 	[%rd704], %r1475;
	ld.global.u32 	%r1477, [%rd6+224];
	ld.global.u32 	%r1478, [%rd47+476];
	mul.wide.u32 	%rd705, %r1478, 4;
	add.s64 	%rd706, %rd10, %rd705;
	st.global.u32 	[%rd706], %r1477;
	ld.global.u32 	%r1479, [%rd6+228];
	ld.global.u32 	%r1480, [%rd47+480];
	mul.wide.u32 	%rd707, %r1480, 4;
	add.s64 	%rd708, %rd10, %rd707;
	st.global.u32 	[%rd708], %r1479;
	ld.global.u32 	%r1481, [%rd6+232];
	ld.global.u32 	%r1482, [%rd47+484];
	mul.wide.u32 	%rd709, %r1482, 4;
	add.s64 	%rd710, %rd10, %rd709;
	st.global.u32 	[%rd710], %r1481;
	ld.global.u32 	%r1483, [%rd6+236];
	ld.global.u32 	%r1484, [%rd47+488];
	mul.wide.u32 	%rd711, %r1484, 4;
	add.s64 	%rd712, %rd10, %rd711;
	st.global.u32 	[%rd712], %r1483;
	ld.global.u32 	%r1485, [%rd6+240];
	ld.global.u32 	%r1486, [%rd47+492];
	mul.wide.u32 	%rd713, %r1486, 4;
	add.s64 	%rd714, %rd10, %rd713;
	st.global.u32 	[%rd714], %r1485;
	ld.global.u32 	%r1487, [%rd6+244];
	ld.global.u32 	%r1488, [%rd47+496];
	mul.wide.u32 	%rd715, %r1488, 4;
	add.s64 	%rd716, %rd10, %rd715;
	st.global.u32 	[%rd716], %r1487;
	ld.global.u32 	%r1489, [%rd6+248];
	ld.global.u32 	%r1490, [%rd47+500];
	mul.wide.u32 	%rd717, %r1490, 4;
	add.s64 	%rd718, %rd10, %rd717;
	st.global.u32 	[%rd718], %r1489;
	ld.global.u32 	%r1491, [%rd6+252];
	ld.global.u32 	%r1492, [%rd47+504];
	mul.wide.u32 	%rd719, %r1492, 4;
	add.s64 	%rd720, %rd10, %rd719;
	st.global.u32 	[%rd720], %r1491;
	mov.u32 	%r2143, 0;

$L__BB7_179:
	mov.u32 	%r1493, 1;
	shl.b32 	%r235, %r1493, %r2143;
	shl.b32 	%r236, %r235, 1;
	add.s32 	%r1494, %r235, 65535;
	mul.wide.u32 	%rd721, %r1494, 4;
	add.s64 	%rd722, %rd1, %rd721;
	ld.global.u32 	%r237, [%rd722];
	setp.eq.s32 	%p146, %r237, 65536;
	max.u32 	%r238, %r235, 1;
	add.s32 	%r239, %r238, -1;
	and.b32  	%r240, %r238, 3;
	@%p146 bra 	$L__BB7_203;
	bra.uni 	$L__BB7_180;

$L__BB7_203:
	sub.s32 	%r294, %r238, %r240;
	mov.u32 	%r1621, 0;
	mov.u32 	%r2158, %r1621;

$L__BB7_204:
	setp.lt.u32 	%p174, %r239, 3;
	mov.u32 	%r2163, %r1621;
	@%p174 bra 	$L__BB7_211;

	mov.u32 	%r2163, 0;
	mov.u32 	%r2160, %r294;

$L__BB7_206:
	add.s32 	%r298, %r2163, %r2158;
	mul.wide.u32 	%rd791, %r298, 4;
	add.s64 	%rd792, %rd10, %rd791;
	add.s32 	%r1625, %r298, %r235;
	mul.wide.u32 	%rd793, %r1625, 4;
	add.s64 	%rd794, %rd10, %rd793;
	ld.global.u32 	%r1626, [%rd794];
	mul.wide.u32 	%rd795, %r1626, -65535;
	shr.u64 	%rd796, %rd795, 48;
	cvt.u32.u64 	%r1627, %rd796;
	mul.lo.s32 	%r1628, %r1627, 65537;
	sub.s32 	%r1629, %r1626, %r1628;
	ld.global.u32 	%r1630, [%rd792];
	add.s32 	%r1631, %r1629, %r1630;
	mul.wide.u32 	%rd797, %r1631, -65535;
	shr.u64 	%rd798, %rd797, 48;
	cvt.u32.u64 	%r1632, %rd798;
	mul.lo.s32 	%r1633, %r1632, 65537;
	sub.s32 	%r1634, %r1631, %r1633;
	st.global.u32 	[%rd792], %r1634;
	add.s32 	%r1635, %r1630, 65537;
	sub.s32 	%r1636, %r1635, %r1629;
	mul.wide.u32 	%rd799, %r1636, -65535;
	shr.u64 	%rd800, %rd799, 48;
	cvt.u32.u64 	%r1637, %rd800;
	mul.lo.s32 	%r1638, %r1637, 65537;
	sub.s32 	%r1639, %r1636, %r1638;
	st.global.u32 	[%rd794], %r1639;
	add.s32 	%r1640, %r298, 1;
	mov.u32 	%r2162, 1;
	mul.wide.u32 	%rd801, %r1640, 4;
	add.s64 	%rd106, %rd10, %rd801;
	ld.global.u32 	%r299, [%rd106];
	add.s32 	%r1641, %r1640, %r235;
	mul.wide.u32 	%rd802, %r1641, 4;
	add.s64 	%rd107, %rd10, %rd802;
	ld.global.u32 	%r300, [%rd107];
	setp.eq.s32 	%p175, %r300, 65536;
	mov.u32 	%r2161, %r2162;
	@%p175 bra 	$L__BB7_208;

	shl.b32 	%r1642, %r300, 16;
	mul.wide.u32 	%rd803, %r1642, -65535;
	shr.u64 	%rd804, %rd803, 48;
	cvt.u32.u64 	%r1643, %rd804;
	mul.lo.s32 	%r1644, %r1643, 65537;
	sub.s32 	%r2161, %r1642, %r1644;

$L__BB7_208:
	add.s32 	%r1646, %r2161, %r299;
	mul.wide.u32 	%rd805, %r1646, -65535;
	shr.u64 	%rd806, %rd805, 48;
	cvt.u32.u64 	%r1647, %rd806;
	mul.lo.s32 	%r1648, %r1647, 65537;
	sub.s32 	%r1649, %r1646, %r1648;
	st.global.u32 	[%rd106], %r1649;
	add.s32 	%r1650, %r299, 65537;
	sub.s32 	%r1651, %r1650, %r2161;
	mul.wide.u32 	%rd807, %r1651, -65535;
	shr.u64 	%rd808, %rd807, 48;
	cvt.u32.u64 	%r1652, %rd808;
	mul.lo.s32 	%r1653, %r1652, 65537;
	sub.s32 	%r1654, %r1651, %r1653;
	st.global.u32 	[%rd107], %r1654;
	add.s32 	%r1655, %r298, 2;
	mul.wide.u32 	%rd809, %r1655, 4;
	add.s64 	%rd810, %rd10, %rd809;
	add.s32 	%r1656, %r1655, %r235;
	mul.wide.u32 	%rd811, %r1656, 4;
	add.s64 	%rd812, %rd10, %rd811;
	ld.global.u32 	%r1657, [%rd812];
	mul.wide.u32 	%rd813, %r1657, -65535;
	shr.u64 	%rd814, %rd813, 48;
	cvt.u32.u64 	%r1658, %rd814;
	mul.lo.s32 	%r1659, %r1658, 65537;
	sub.s32 	%r1660, %r1657, %r1659;
	ld.global.u32 	%r1661, [%rd810];
	add.s32 	%r1662, %r1660, %r1661;
	mul.wide.u32 	%rd815, %r1662, -65535;
	shr.u64 	%rd816, %rd815, 48;
	cvt.u32.u64 	%r1663, %rd816;
	mul.lo.s32 	%r1664, %r1663, 65537;
	sub.s32 	%r1665, %r1662, %r1664;
	st.global.u32 	[%rd810], %r1665;
	add.s32 	%r1666, %r1661, 65537;
	sub.s32 	%r1667, %r1666, %r1660;
	mul.wide.u32 	%rd817, %r1667, -65535;
	shr.u64 	%rd818, %rd817, 48;
	cvt.u32.u64 	%r1668, %rd818;
	mul.lo.s32 	%r1669, %r1668, 65537;
	sub.s32 	%r1670, %r1667, %r1669;
	st.global.u32 	[%rd812], %r1670;
	add.s32 	%r1671, %r298, 3;
	mul.wide.u32 	%rd819, %r1671, 4;
	add.s64 	%rd108, %rd10, %rd819;
	ld.global.u32 	%r303, [%rd108];
	add.s32 	%r1672, %r1671, %r235;
	mul.wide.u32 	%rd820, %r1672, 4;
	add.s64 	%rd109, %rd10, %rd820;
	ld.global.u32 	%r304, [%rd109];
	setp.eq.s32 	%p176, %r304, 65536;
	@%p176 bra 	$L__BB7_210;

	shl.b32 	%r1673, %r304, 16;
	mul.wide.u32 	%rd821, %r1673, -65535;
	shr.u64 	%rd822, %rd821, 48;
	cvt.u32.u64 	%r1674, %rd822;
	mul.lo.s32 	%r1675, %r1674, 65537;
	sub.s32 	%r2162, %r1673, %r1675;

$L__BB7_210:
	add.s32 	%r1676, %r2162, %r303;
	mul.wide.u32 	%rd823, %r1676, -65535;
	shr.u64 	%rd824, %rd823, 48;
	cvt.u32.u64 	%r1677, %rd824;
	mul.lo.s32 	%r1678, %r1677, 65537;
	sub.s32 	%r1679, %r1676, %r1678;
	st.global.u32 	[%rd108], %r1679;
	add.s32 	%r1680, %r303, 65537;
	sub.s32 	%r1681, %r1680, %r2162;
	mul.wide.u32 	%rd825, %r1681, -65535;
	shr.u64 	%rd826, %rd825, 48;
	cvt.u32.u64 	%r1682, %rd826;
	mul.lo.s32 	%r1683, %r1682, 65537;
	sub.s32 	%r1684, %r1681, %r1683;
	st.global.u32 	[%rd109], %r1684;
	add.s32 	%r2163, %r2163, 4;
	add.s32 	%r2160, %r2160, -4;
	setp.ne.s32 	%p177, %r2160, 0;
	@%p177 bra 	$L__BB7_206;

$L__BB7_211:
	setp.eq.s32 	%p178, %r240, 0;
	@%p178 bra 	$L__BB7_217;

	setp.eq.s32 	%p179, %r240, 1;
	add.s32 	%r310, %r2163, %r2158;
	mul.wide.u32 	%rd827, %r310, 4;
	add.s64 	%rd828, %rd10, %rd827;
	add.s32 	%r1685, %r310, %r235;
	mul.wide.u32 	%rd829, %r1685, 4;
	add.s64 	%rd830, %rd10, %rd829;
	ld.global.u32 	%r1686, [%rd830];
	mul.wide.u32 	%rd831, %r1686, -65535;
	shr.u64 	%rd832, %rd831, 48;
	cvt.u32.u64 	%r1687, %rd832;
	mul.lo.s32 	%r1688, %r1687, 65537;
	sub.s32 	%r1689, %r1686, %r1688;
	ld.global.u32 	%r1690, [%rd828];
	add.s32 	%r1691, %r1689, %r1690;
	mul.wide.u32 	%rd833, %r1691, -65535;
	shr.u64 	%rd834, %rd833, 48;
	cvt.u32.u64 	%r1692, %rd834;
	mul.lo.s32 	%r1693, %r1692, 65537;
	sub.s32 	%r1694, %r1691, %r1693;
	st.global.u32 	[%rd828], %r1694;
	add.s32 	%r1695, %r1690, 65537;
	sub.s32 	%r1696, %r1695, %r1689;
	mul.wide.u32 	%rd835, %r1696, -65535;
	shr.u64 	%rd836, %rd835, 48;
	cvt.u32.u64 	%r1697, %rd836;
	mul.lo.s32 	%r1698, %r1697, 65537;
	sub.s32 	%r1699, %r1696, %r1698;
	st.global.u32 	[%rd830], %r1699;
	@%p179 bra 	$L__BB7_217;

	add.s32 	%r1701, %r310, 1;
	mov.u32 	%r2164, 1;
	mul.wide.u32 	%rd837, %r1701, 4;
	add.s64 	%rd110, %rd10, %rd837;
	ld.global.u32 	%r311, [%rd110];
	add.s32 	%r1702, %r1701, %r235;
	mul.wide.u32 	%rd838, %r1702, 4;
	add.s64 	%rd111, %rd10, %rd838;
	ld.global.u32 	%r312, [%rd111];
	setp.eq.s32 	%p180, %r312, 65536;
	@%p180 bra 	$L__BB7_215;

	shl.b32 	%r1703, %r312, 16;
	mul.wide.u32 	%rd839, %r1703, -65535;
	shr.u64 	%rd840, %rd839, 48;
	cvt.u32.u64 	%r1704, %rd840;
	mul.lo.s32 	%r1705, %r1704, 65537;
	sub.s32 	%r2164, %r1703, %r1705;

$L__BB7_215:
	add.s32 	%r1706, %r2164, %r311;
	mul.wide.u32 	%rd841, %r1706, -65535;
	shr.u64 	%rd842, %rd841, 48;
	cvt.u32.u64 	%r1707, %rd842;
	mul.lo.s32 	%r1708, %r1707, 65537;
	sub.s32 	%r1709, %r1706, %r1708;
	st.global.u32 	[%rd110], %r1709;
	add.s32 	%r1710, %r311, 65537;
	sub.s32 	%r1711, %r1710, %r2164;
	mul.wide.u32 	%rd843, %r1711, -65535;
	shr.u64 	%rd844, %rd843, 48;
	cvt.u32.u64 	%r1712, %rd844;
	mul.lo.s32 	%r1713, %r1712, 65537;
	sub.s32 	%r1714, %r1711, %r1713;
	st.global.u32 	[%rd111], %r1714;
	setp.eq.s32 	%p181, %r240, 2;
	@%p181 bra 	$L__BB7_217;

	add.s32 	%r1715, %r310, 2;
	mul.wide.u32 	%rd845, %r1715, 4;
	add.s64 	%rd846, %rd10, %rd845;
	add.s32 	%r1716, %r1715, %r235;
	mul.wide.u32 	%rd847, %r1716, 4;
	add.s64 	%rd848, %rd10, %rd847;
	ld.global.u32 	%r1717, [%rd848];
	mul.wide.u32 	%rd849, %r1717, -65535;
	shr.u64 	%rd850, %rd849, 48;
	cvt.u32.u64 	%r1718, %rd850;
	mul.lo.s32 	%r1719, %r1718, 65537;
	sub.s32 	%r1720, %r1717, %r1719;
	ld.global.u32 	%r1721, [%rd846];
	add.s32 	%r1722, %r1720, %r1721;
	mul.wide.u32 	%rd851, %r1722, -65535;
	shr.u64 	%rd852, %rd851, 48;
	cvt.u32.u64 	%r1723, %rd852;
	mul.lo.s32 	%r1724, %r1723, 65537;
	sub.s32 	%r1725, %r1722, %r1724;
	st.global.u32 	[%rd846], %r1725;
	add.s32 	%r1726, %r1721, 65537;
	sub.s32 	%r1727, %r1726, %r1720;
	mul.wide.u32 	%rd853, %r1727, -65535;
	shr.u64 	%rd854, %rd853, 48;
	cvt.u32.u64 	%r1728, %rd854;
	mul.lo.s32 	%r1729, %r1728, 65537;
	sub.s32 	%r1730, %r1727, %r1729;
	st.global.u32 	[%rd848], %r1730;

$L__BB7_217:
	add.s32 	%r2158, %r2158, %r236;
	setp.lt.u32 	%p182, %r2158, 64;
	@%p182 bra 	$L__BB7_204;
	bra.uni 	$L__BB7_218;

$L__BB7_180:
	add.s32 	%r241, %r235, 3;
	sub.s32 	%r242, %r240, %r238;
	mov.u32 	%r1495, 0;
	mov.u32 	%r2144, %r1495;

$L__BB7_181:
	setp.lt.u32 	%p147, %r239, 3;
	mov.u32 	%r2154, 1;
	mov.u32 	%r2153, %r1495;
	@%p147 bra 	$L__BB7_192;

	add.s32 	%r2146, %r2144, 3;
	add.s32 	%r2145, %r241, %r2144;
	add.s32 	%r246, %r2144, 1;
	add.s32 	%r247, %r235, %r246;
	add.s32 	%r248, %r235, %r2144;
	mov.u32 	%r2153, 0;

$L__BB7_183:
	add.s32 	%r1501, %r2144, %r2153;
	mul.wide.u32 	%rd723, %r1501, 4;
	add.s64 	%rd92, %rd10, %rd723;
	ld.global.u32 	%r253, [%rd92];
	add.s32 	%r1502, %r248, %r2153;
	mul.wide.u32 	%rd724, %r1502, 4;
	add.s64 	%rd93, %rd10, %rd724;
	ld.global.u32 	%r254, [%rd93];
	setp.eq.s32 	%p148, %r254, 65536;
	setp.eq.s32 	%p149, %r2154, 65536;
	and.pred  	%p150, %p149, %p148;
	mov.u32 	%r2150, 1;
	mov.u32 	%r2149, %r2150;
	@%p150 bra 	$L__BB7_185;

	mul.lo.s32 	%r1503, %r254, %r2154;
	mul.wide.u32 	%rd725, %r1503, -65535;
	shr.u64 	%rd726, %rd725, 48;
	cvt.u32.u64 	%r1504, %rd726;
	mul.lo.s32 	%r1505, %r1504, 65537;
	sub.s32 	%r2149, %r1503, %r1505;

$L__BB7_185:
	add.s32 	%r1507, %r2149, %r253;
	mul.wide.u32 	%rd727, %r1507, -65535;
	shr.u64 	%rd728, %rd727, 48;
	cvt.u32.u64 	%r1508, %rd728;
	mul.lo.s32 	%r1509, %r1508, 65537;
	sub.s32 	%r1510, %r1507, %r1509;
	st.global.u32 	[%rd92], %r1510;
	add.s32 	%r1511, %r253, 65537;
	sub.s32 	%r1512, %r1511, %r2149;
	mul.wide.u32 	%rd729, %r1512, -65535;
	shr.u64 	%rd730, %rd729, 48;
	cvt.u32.u64 	%r1513, %rd730;
	mul.lo.s32 	%r1514, %r1513, 65537;
	sub.s32 	%r1515, %r1512, %r1514;
	st.global.u32 	[%rd93], %r1515;
	mul.lo.s32 	%r1516, %r2154, %r237;
	mul.wide.u32 	%rd731, %r1516, -65535;
	shr.u64 	%rd732, %rd731, 48;
	cvt.u32.u64 	%r1517, %rd732;
	mul.lo.s32 	%r1518, %r1517, 65537;
	sub.s32 	%r257, %r1516, %r1518;
	add.s32 	%r1519, %r246, %r2153;
	mul.wide.u32 	%rd733, %r1519, 4;
	add.s64 	%rd94, %rd10, %rd733;
	ld.global.u32 	%r258, [%rd94];
	add.s32 	%r1520, %r247, %r2153;
	mul.wide.u32 	%rd734, %r1520, 4;
	add.s64 	%rd95, %rd10, %rd734;
	ld.global.u32 	%r259, [%rd95];
	setp.eq.s32 	%p151, %r259, 65536;
	setp.eq.s32 	%p152, %r257, 65536;
	and.pred  	%p153, %p152, %p151;
	@%p153 bra 	$L__BB7_187;

	mul.lo.s32 	%r1521, %r259, %r257;
	mul.wide.u32 	%rd735, %r1521, -65535;
	shr.u64 	%rd736, %rd735, 48;
	cvt.u32.u64 	%r1522, %rd736;
	mul.lo.s32 	%r1523, %r1522, 65537;
	sub.s32 	%r2150, %r1521, %r1523;

$L__BB7_187:
	add.s32 	%r1525, %r2150, %r258;
	mul.wide.u32 	%rd737, %r1525, -65535;
	shr.u64 	%rd738, %rd737, 48;
	cvt.u32.u64 	%r1526, %rd738;
	mul.lo.s32 	%r1527, %r1526, 65537;
	sub.s32 	%r1528, %r1525, %r1527;
	st.global.u32 	[%rd94], %r1528;
	add.s32 	%r1529, %r258, 65537;
	sub.s32 	%r1530, %r1529, %r2150;
	mul.wide.u32 	%rd739, %r1530, -65535;
	shr.u64 	%rd740, %rd739, 48;
	cvt.u32.u64 	%r1531, %rd740;
	mul.lo.s32 	%r1532, %r1531, 65537;
	sub.s32 	%r1533, %r1530, %r1532;
	st.global.u32 	[%rd95], %r1533;
	mul.lo.s32 	%r1534, %r257, %r237;
	mul.wide.u32 	%rd741, %r1534, -65535;
	shr.u64 	%rd742, %rd741, 48;
	cvt.u32.u64 	%r1535, %rd742;
	mul.lo.s32 	%r1536, %r1535, 65537;
	sub.s32 	%r262, %r1534, %r1536;
	add.s32 	%r1537, %r2146, -1;
	mul.wide.u32 	%rd743, %r1537, 4;
	add.s64 	%rd96, %rd10, %rd743;
	ld.global.u32 	%r263, [%rd96];
	add.s32 	%r1538, %r2145, -1;
	mul.wide.u32 	%rd744, %r1538, 4;
	add.s64 	%rd97, %rd10, %rd744;
	ld.global.u32 	%r264, [%rd97];
	setp.eq.s32 	%p154, %r264, 65536;
	setp.eq.s32 	%p155, %r262, 65536;
	and.pred  	%p156, %p155, %p154;
	mov.u32 	%r2152, 1;
	mov.u32 	%r2151, %r2152;
	@%p156 bra 	$L__BB7_189;

	mul.lo.s32 	%r1539, %r264, %r262;
	mul.wide.u32 	%rd745, %r1539, -65535;
	shr.u64 	%rd746, %rd745, 48;
	cvt.u32.u64 	%r1540, %rd746;
	mul.lo.s32 	%r1541, %r1540, 65537;
	sub.s32 	%r2151, %r1539, %r1541;

$L__BB7_189:
	add.s32 	%r1543, %r2151, %r263;
	mul.wide.u32 	%rd747, %r1543, -65535;
	shr.u64 	%rd748, %rd747, 48;
	cvt.u32.u64 	%r1544, %rd748;
	mul.lo.s32 	%r1545, %r1544, 65537;
	sub.s32 	%r1546, %r1543, %r1545;
	st.global.u32 	[%rd96], %r1546;
	add.s32 	%r1547, %r263, 65537;
	sub.s32 	%r1548, %r1547, %r2151;
	mul.wide.u32 	%rd749, %r1548, -65535;
	shr.u64 	%rd750, %rd749, 48;
	cvt.u32.u64 	%r1549, %rd750;
	mul.lo.s32 	%r1550, %r1549, 65537;
	sub.s32 	%r1551, %r1548, %r1550;
	st.global.u32 	[%rd97], %r1551;
	mul.lo.s32 	%r1552, %r262, %r237;
	mul.wide.u32 	%rd751, %r1552, -65535;
	shr.u64 	%rd752, %rd751, 48;
	cvt.u32.u64 	%r1553, %rd752;
	mul.lo.s32 	%r1554, %r1553, 65537;
	sub.s32 	%r267, %r1552, %r1554;
	mul.wide.u32 	%rd753, %r2146, 4;
	add.s64 	%rd98, %rd10, %rd753;
	ld.global.u32 	%r268, [%rd98];
	mul.wide.u32 	%rd754, %r2145, 4;
	add.s64 	%rd99, %rd10, %rd754;
	ld.global.u32 	%r269, [%rd99];
	setp.eq.s32 	%p157, %r269, 65536;
	setp.eq.s32 	%p158, %r267, 65536;
	and.pred  	%p159, %p158, %p157;
	@%p159 bra 	$L__BB7_191;

	mul.lo.s32 	%r1555, %r269, %r267;
	mul.wide.u32 	%rd755, %r1555, -65535;
	shr.u64 	%rd756, %rd755, 48;
	cvt.u32.u64 	%r1556, %rd756;
	mul.lo.s32 	%r1557, %r1556, 65537;
	sub.s32 	%r2152, %r1555, %r1557;

$L__BB7_191:
	add.s32 	%r1558, %r2152, %r268;
	mul.wide.u32 	%rd757, %r1558, -65535;
	shr.u64 	%rd758, %rd757, 48;
	cvt.u32.u64 	%r1559, %rd758;
	mul.lo.s32 	%r1560, %r1559, 65537;
	sub.s32 	%r1561, %r1558, %r1560;
	st.global.u32 	[%rd98], %r1561;
	add.s32 	%r1562, %r268, 65537;
	sub.s32 	%r1563, %r1562, %r2152;
	mul.wide.u32 	%rd759, %r1563, -65535;
	shr.u64 	%rd760, %rd759, 48;
	cvt.u32.u64 	%r1564, %rd760;
	mul.lo.s32 	%r1565, %r1564, 65537;
	sub.s32 	%r1566, %r1563, %r1565;
	st.global.u32 	[%rd99], %r1566;
	mul.lo.s32 	%r1567, %r267, %r237;
	mul.wide.u32 	%rd761, %r1567, -65535;
	shr.u64 	%rd762, %rd761, 48;
	cvt.u32.u64 	%r1568, %rd762;
	mul.lo.s32 	%r1569, %r1568, 65537;
	sub.s32 	%r2154, %r1567, %r1569;
	add.s32 	%r2146, %r2146, 4;
	add.s32 	%r2145, %r2145, 4;
	add.s32 	%r2153, %r2153, 4;
	add.s32 	%r1570, %r242, %r2153;
	setp.ne.s32 	%p160, %r1570, 0;
	@%p160 bra 	$L__BB7_183;

$L__BB7_192:
	setp.eq.s32 	%p161, %r240, 0;
	@%p161 bra 	$L__BB7_202;

	add.s32 	%r278, %r2153, %r2144;
	mul.wide.u32 	%rd763, %r278, 4;
	add.s64 	%rd100, %rd10, %rd763;
	ld.global.u32 	%r279, [%rd100];
	add.s32 	%r1572, %r278, %r235;
	mul.wide.u32 	%rd764, %r1572, 4;
	add.s64 	%rd101, %rd10, %rd764;
	ld.global.u32 	%r280, [%rd101];
	setp.eq.s32 	%p162, %r280, 65536;
	setp.eq.s32 	%p163, %r2154, 65536;
	and.pred  	%p164, %p163, %p162;
	mov.u32 	%r2155, 1;
	@%p164 bra 	$L__BB7_195;

	mul.lo.s32 	%r1573, %r280, %r2154;
	mul.wide.u32 	%rd765, %r1573, -65535;
	shr.u64 	%rd766, %rd765, 48;
	cvt.u32.u64 	%r1574, %rd766;
	mul.lo.s32 	%r1575, %r1574, 65537;
	sub.s32 	%r2155, %r1573, %r1575;

$L__BB7_195:
	add.s32 	%r1576, %r2155, %r279;
	mul.wide.u32 	%rd767, %r1576, -65535;
	shr.u64 	%rd768, %rd767, 48;
	cvt.u32.u64 	%r1577, %rd768;
	mul.lo.s32 	%r1578, %r1577, 65537;
	sub.s32 	%r1579, %r1576, %r1578;
	st.global.u32 	[%rd100], %r1579;
	add.s32 	%r1580, %r279, 65537;
	sub.s32 	%r1581, %r1580, %r2155;
	mul.wide.u32 	%rd769, %r1581, -65535;
	shr.u64 	%rd770, %rd769, 48;
	cvt.u32.u64 	%r1582, %rd770;
	mul.lo.s32 	%r1583, %r1582, 65537;
	sub.s32 	%r1584, %r1581, %r1583;
	st.global.u32 	[%rd101], %r1584;
	mul.lo.s32 	%r1585, %r2154, %r237;
	mul.wide.u32 	%rd771, %r1585, -65535;
	shr.u64 	%rd772, %rd771, 48;
	cvt.u32.u64 	%r1586, %rd772;
	mul.lo.s32 	%r1587, %r1586, 65537;
	sub.s32 	%r283, %r1585, %r1587;
	setp.eq.s32 	%p165, %r240, 1;
	@%p165 bra 	$L__BB7_202;

	add.s32 	%r1589, %r278, 1;
	mov.u32 	%r2156, 1;
	mul.wide.u32 	%rd773, %r1589, 4;
	add.s64 	%rd102, %rd10, %rd773;
	ld.global.u32 	%r284, [%rd102];
	add.s32 	%r1590, %r1589, %r235;
	mul.wide.u32 	%rd774, %r1590, 4;
	add.s64 	%rd103, %rd10, %rd774;
	ld.global.u32 	%r285, [%rd103];
	setp.eq.s32 	%p166, %r285, 65536;
	setp.eq.s32 	%p167, %r283, 65536;
	and.pred  	%p168, %p167, %p166;
	@%p168 bra 	$L__BB7_198;

	mul.lo.s32 	%r1591, %r285, %r283;
	mul.wide.u32 	%rd775, %r1591, -65535;
	shr.u64 	%rd776, %rd775, 48;
	cvt.u32.u64 	%r1592, %rd776;
	mul.lo.s32 	%r1593, %r1592, 65537;
	sub.s32 	%r2156, %r1591, %r1593;

$L__BB7_198:
	add.s32 	%r1594, %r2156, %r284;
	mul.wide.u32 	%rd777, %r1594, -65535;
	shr.u64 	%rd778, %rd777, 48;
	cvt.u32.u64 	%r1595, %rd778;
	mul.lo.s32 	%r1596, %r1595, 65537;
	sub.s32 	%r1597, %r1594, %r1596;
	st.global.u32 	[%rd102], %r1597;
	add.s32 	%r1598, %r284, 65537;
	sub.s32 	%r1599, %r1598, %r2156;
	mul.wide.u32 	%rd779, %r1599, -65535;
	shr.u64 	%rd780, %rd779, 48;
	cvt.u32.u64 	%r1600, %rd780;
	mul.lo.s32 	%r1601, %r1600, 65537;
	sub.s32 	%r1602, %r1599, %r1601;
	st.global.u32 	[%rd103], %r1602;
	mul.lo.s32 	%r1603, %r283, %r237;
	mul.wide.u32 	%rd781, %r1603, -65535;
	shr.u64 	%rd782, %rd781, 48;
	cvt.u32.u64 	%r1604, %rd782;
	mul.lo.s32 	%r1605, %r1604, 65537;
	sub.s32 	%r288, %r1603, %r1605;
	setp.eq.s32 	%p169, %r240, 2;
	@%p169 bra 	$L__BB7_202;

	add.s32 	%r1607, %r278, 2;
	mul.wide.u32 	%rd783, %r1607, 4;
	add.s64 	%rd104, %rd10, %rd783;
	ld.global.u32 	%r289, [%rd104];
	add.s32 	%r1608, %r1607, %r235;
	mul.wide.u32 	%rd784, %r1608, 4;
	add.s64 	%rd105, %rd10, %rd784;
	ld.global.u32 	%r290, [%rd105];
	setp.eq.s32 	%p170, %r290, 65536;
	setp.eq.s32 	%p171, %r288, 65536;
	and.pred  	%p172, %p171, %p170;
	mov.u32 	%r2157, 1;
	@%p172 bra 	$L__BB7_201;

	mul.lo.s32 	%r1609, %r290, %r288;
	mul.wide.u32 	%rd785, %r1609, -65535;
	shr.u64 	%rd786, %rd785, 48;
	cvt.u32.u64 	%r1610, %rd786;
	mul.lo.s32 	%r1611, %r1610, 65537;
	sub.s32 	%r2157, %r1609, %r1611;

$L__BB7_201:
	add.s32 	%r1612, %r2157, %r289;
	mul.wide.u32 	%rd787, %r1612, -65535;
	shr.u64 	%rd788, %rd787, 48;
	cvt.u32.u64 	%r1613, %rd788;
	mul.lo.s32 	%r1614, %r1613, 65537;
	sub.s32 	%r1615, %r1612, %r1614;
	st.global.u32 	[%rd104], %r1615;
	add.s32 	%r1616, %r289, 65537;
	sub.s32 	%r1617, %r1616, %r2157;
	mul.wide.u32 	%rd789, %r1617, -65535;
	shr.u64 	%rd790, %rd789, 48;
	cvt.u32.u64 	%r1618, %rd790;
	mul.lo.s32 	%r1619, %r1618, 65537;
	sub.s32 	%r1620, %r1617, %r1619;
	st.global.u32 	[%rd105], %r1620;

$L__BB7_202:
	add.s32 	%r2144, %r2144, %r236;
	setp.lt.u32 	%p173, %r2144, 64;
	@%p173 bra 	$L__BB7_181;

$L__BB7_218:
	add.s32 	%r2143, %r2143, 1;
	setp.lt.u32 	%p183, %r2143, 6;
	@%p183 bra 	$L__BB7_179;

	ld.global.u32 	%r317, [%rd10];
	setp.eq.s32 	%p184, %r317, 65536;
	ld.global.u32 	%r318, [%rd48+256];
	setp.eq.s32 	%p185, %r318, 65536;
	and.pred  	%p186, %p184, %p185;
	mov.u32 	%r2166, 1;
	mov.u32 	%r2165, %r2166;
	@%p186 bra 	$L__BB7_221;

	mul.lo.s32 	%r1732, %r318, %r317;
	mul.wide.u32 	%rd855, %r1732, -65535;
	shr.u64 	%rd856, %rd855, 48;
	cvt.u32.u64 	%r1733, %rd856;
	mul.lo.s32 	%r1734, %r1733, 65537;
	sub.s32 	%r2165, %r1732, %r1734;

$L__BB7_221:
	st.global.u32 	[%rd10], %r2165;
	ld.global.u32 	%r321, [%rd10+4];
	setp.eq.s32 	%p187, %r321, 65536;
	ld.global.u32 	%r322, [%rd48+256];
	setp.eq.s32 	%p188, %r322, 65536;
	and.pred  	%p189, %p187, %p188;
	@%p189 bra 	$L__BB7_223;

	mul.lo.s32 	%r1736, %r322, %r321;
	mul.wide.u32 	%rd857, %r1736, -65535;
	shr.u64 	%rd858, %rd857, 48;
	cvt.u32.u64 	%r1737, %rd858;
	mul.lo.s32 	%r1738, %r1737, 65537;
	sub.s32 	%r2166, %r1736, %r1738;

$L__BB7_223:
	st.global.u32 	[%rd10+4], %r2166;
	ld.global.u32 	%r325, [%rd10+8];
	setp.eq.s32 	%p190, %r325, 65536;
	ld.global.u32 	%r326, [%rd48+256];
	setp.eq.s32 	%p191, %r326, 65536;
	and.pred  	%p192, %p190, %p191;
	mov.u32 	%r2168, 1;
	mov.u32 	%r2167, %r2168;
	@%p192 bra 	$L__BB7_225;

	mul.lo.s32 	%r1740, %r326, %r325;
	mul.wide.u32 	%rd859, %r1740, -65535;
	shr.u64 	%rd860, %rd859, 48;
	cvt.u32.u64 	%r1741, %rd860;
	mul.lo.s32 	%r1742, %r1741, 65537;
	sub.s32 	%r2167, %r1740, %r1742;

$L__BB7_225:
	st.global.u32 	[%rd10+8], %r2167;
	ld.global.u32 	%r329, [%rd10+12];
	setp.eq.s32 	%p193, %r329, 65536;
	ld.global.u32 	%r330, [%rd48+256];
	setp.eq.s32 	%p194, %r330, 65536;
	and.pred  	%p195, %p193, %p194;
	@%p195 bra 	$L__BB7_227;

	mul.lo.s32 	%r1744, %r330, %r329;
	mul.wide.u32 	%rd861, %r1744, -65535;
	shr.u64 	%rd862, %rd861, 48;
	cvt.u32.u64 	%r1745, %rd862;
	mul.lo.s32 	%r1746, %r1745, 65537;
	sub.s32 	%r2168, %r1744, %r1746;

$L__BB7_227:
	st.global.u32 	[%rd10+12], %r2168;
	ld.global.u32 	%r333, [%rd10+16];
	setp.eq.s32 	%p196, %r333, 65536;
	ld.global.u32 	%r334, [%rd48+256];
	setp.eq.s32 	%p197, %r334, 65536;
	and.pred  	%p198, %p196, %p197;
	mov.u32 	%r2170, 1;
	mov.u32 	%r2169, %r2170;
	@%p198 bra 	$L__BB7_229;

	mul.lo.s32 	%r1748, %r334, %r333;
	mul.wide.u32 	%rd863, %r1748, -65535;
	shr.u64 	%rd864, %rd863, 48;
	cvt.u32.u64 	%r1749, %rd864;
	mul.lo.s32 	%r1750, %r1749, 65537;
	sub.s32 	%r2169, %r1748, %r1750;

$L__BB7_229:
	st.global.u32 	[%rd10+16], %r2169;
	ld.global.u32 	%r337, [%rd10+20];
	setp.eq.s32 	%p199, %r337, 65536;
	ld.global.u32 	%r338, [%rd48+256];
	setp.eq.s32 	%p200, %r338, 65536;
	and.pred  	%p201, %p199, %p200;
	@%p201 bra 	$L__BB7_231;

	mul.lo.s32 	%r1752, %r338, %r337;
	mul.wide.u32 	%rd865, %r1752, -65535;
	shr.u64 	%rd866, %rd865, 48;
	cvt.u32.u64 	%r1753, %rd866;
	mul.lo.s32 	%r1754, %r1753, 65537;
	sub.s32 	%r2170, %r1752, %r1754;

$L__BB7_231:
	st.global.u32 	[%rd10+20], %r2170;
	ld.global.u32 	%r341, [%rd10+24];
	setp.eq.s32 	%p202, %r341, 65536;
	ld.global.u32 	%r342, [%rd48+256];
	setp.eq.s32 	%p203, %r342, 65536;
	and.pred  	%p204, %p202, %p203;
	mov.u32 	%r2172, 1;
	mov.u32 	%r2171, %r2172;
	@%p204 bra 	$L__BB7_233;

	mul.lo.s32 	%r1756, %r342, %r341;
	mul.wide.u32 	%rd867, %r1756, -65535;
	shr.u64 	%rd868, %rd867, 48;
	cvt.u32.u64 	%r1757, %rd868;
	mul.lo.s32 	%r1758, %r1757, 65537;
	sub.s32 	%r2171, %r1756, %r1758;

$L__BB7_233:
	st.global.u32 	[%rd10+24], %r2171;
	ld.global.u32 	%r345, [%rd10+28];
	setp.eq.s32 	%p205, %r345, 65536;
	ld.global.u32 	%r346, [%rd48+256];
	setp.eq.s32 	%p206, %r346, 65536;
	and.pred  	%p207, %p205, %p206;
	@%p207 bra 	$L__BB7_235;

	mul.lo.s32 	%r1760, %r346, %r345;
	mul.wide.u32 	%rd869, %r1760, -65535;
	shr.u64 	%rd870, %rd869, 48;
	cvt.u32.u64 	%r1761, %rd870;
	mul.lo.s32 	%r1762, %r1761, 65537;
	sub.s32 	%r2172, %r1760, %r1762;

$L__BB7_235:
	st.global.u32 	[%rd10+28], %r2172;
	ld.global.u32 	%r349, [%rd10+32];
	setp.eq.s32 	%p208, %r349, 65536;
	ld.global.u32 	%r350, [%rd48+256];
	setp.eq.s32 	%p209, %r350, 65536;
	and.pred  	%p210, %p208, %p209;
	mov.u32 	%r2174, 1;
	mov.u32 	%r2173, %r2174;
	@%p210 bra 	$L__BB7_237;

	mul.lo.s32 	%r1764, %r350, %r349;
	mul.wide.u32 	%rd871, %r1764, -65535;
	shr.u64 	%rd872, %rd871, 48;
	cvt.u32.u64 	%r1765, %rd872;
	mul.lo.s32 	%r1766, %r1765, 65537;
	sub.s32 	%r2173, %r1764, %r1766;

$L__BB7_237:
	st.global.u32 	[%rd10+32], %r2173;
	ld.global.u32 	%r353, [%rd10+36];
	setp.eq.s32 	%p211, %r353, 65536;
	ld.global.u32 	%r354, [%rd48+256];
	setp.eq.s32 	%p212, %r354, 65536;
	and.pred  	%p213, %p211, %p212;
	@%p213 bra 	$L__BB7_239;

	mul.lo.s32 	%r1768, %r354, %r353;
	mul.wide.u32 	%rd873, %r1768, -65535;
	shr.u64 	%rd874, %rd873, 48;
	cvt.u32.u64 	%r1769, %rd874;
	mul.lo.s32 	%r1770, %r1769, 65537;
	sub.s32 	%r2174, %r1768, %r1770;

$L__BB7_239:
	st.global.u32 	[%rd10+36], %r2174;
	ld.global.u32 	%r357, [%rd10+40];
	setp.eq.s32 	%p214, %r357, 65536;
	ld.global.u32 	%r358, [%rd48+256];
	setp.eq.s32 	%p215, %r358, 65536;
	and.pred  	%p216, %p214, %p215;
	mov.u32 	%r2176, 1;
	mov.u32 	%r2175, %r2176;
	@%p216 bra 	$L__BB7_241;

	mul.lo.s32 	%r1772, %r358, %r357;
	mul.wide.u32 	%rd875, %r1772, -65535;
	shr.u64 	%rd876, %rd875, 48;
	cvt.u32.u64 	%r1773, %rd876;
	mul.lo.s32 	%r1774, %r1773, 65537;
	sub.s32 	%r2175, %r1772, %r1774;

$L__BB7_241:
	st.global.u32 	[%rd10+40], %r2175;
	ld.global.u32 	%r361, [%rd10+44];
	setp.eq.s32 	%p217, %r361, 65536;
	ld.global.u32 	%r362, [%rd48+256];
	setp.eq.s32 	%p218, %r362, 65536;
	and.pred  	%p219, %p217, %p218;
	@%p219 bra 	$L__BB7_243;

	mul.lo.s32 	%r1776, %r362, %r361;
	mul.wide.u32 	%rd877, %r1776, -65535;
	shr.u64 	%rd878, %rd877, 48;
	cvt.u32.u64 	%r1777, %rd878;
	mul.lo.s32 	%r1778, %r1777, 65537;
	sub.s32 	%r2176, %r1776, %r1778;

$L__BB7_243:
	st.global.u32 	[%rd10+44], %r2176;
	ld.global.u32 	%r365, [%rd10+48];
	setp.eq.s32 	%p220, %r365, 65536;
	ld.global.u32 	%r366, [%rd48+256];
	setp.eq.s32 	%p221, %r366, 65536;
	and.pred  	%p222, %p220, %p221;
	mov.u32 	%r2178, 1;
	mov.u32 	%r2177, %r2178;
	@%p222 bra 	$L__BB7_245;

	mul.lo.s32 	%r1780, %r366, %r365;
	mul.wide.u32 	%rd879, %r1780, -65535;
	shr.u64 	%rd880, %rd879, 48;
	cvt.u32.u64 	%r1781, %rd880;
	mul.lo.s32 	%r1782, %r1781, 65537;
	sub.s32 	%r2177, %r1780, %r1782;

$L__BB7_245:
	st.global.u32 	[%rd10+48], %r2177;
	ld.global.u32 	%r369, [%rd10+52];
	setp.eq.s32 	%p223, %r369, 65536;
	ld.global.u32 	%r370, [%rd48+256];
	setp.eq.s32 	%p224, %r370, 65536;
	and.pred  	%p225, %p223, %p224;
	@%p225 bra 	$L__BB7_247;

	mul.lo.s32 	%r1784, %r370, %r369;
	mul.wide.u32 	%rd881, %r1784, -65535;
	shr.u64 	%rd882, %rd881, 48;
	cvt.u32.u64 	%r1785, %rd882;
	mul.lo.s32 	%r1786, %r1785, 65537;
	sub.s32 	%r2178, %r1784, %r1786;

$L__BB7_247:
	st.global.u32 	[%rd10+52], %r2178;
	ld.global.u32 	%r373, [%rd10+56];
	setp.eq.s32 	%p226, %r373, 65536;
	ld.global.u32 	%r374, [%rd48+256];
	setp.eq.s32 	%p227, %r374, 65536;
	and.pred  	%p228, %p226, %p227;
	mov.u32 	%r2180, 1;
	mov.u32 	%r2179, %r2180;
	@%p228 bra 	$L__BB7_249;

	mul.lo.s32 	%r1788, %r374, %r373;
	mul.wide.u32 	%rd883, %r1788, -65535;
	shr.u64 	%rd884, %rd883, 48;
	cvt.u32.u64 	%r1789, %rd884;
	mul.lo.s32 	%r1790, %r1789, 65537;
	sub.s32 	%r2179, %r1788, %r1790;

$L__BB7_249:
	st.global.u32 	[%rd10+56], %r2179;
	ld.global.u32 	%r377, [%rd10+60];
	setp.eq.s32 	%p229, %r377, 65536;
	ld.global.u32 	%r378, [%rd48+256];
	setp.eq.s32 	%p230, %r378, 65536;
	and.pred  	%p231, %p229, %p230;
	@%p231 bra 	$L__BB7_251;

	mul.lo.s32 	%r1792, %r378, %r377;
	mul.wide.u32 	%rd885, %r1792, -65535;
	shr.u64 	%rd886, %rd885, 48;
	cvt.u32.u64 	%r1793, %rd886;
	mul.lo.s32 	%r1794, %r1793, 65537;
	sub.s32 	%r2180, %r1792, %r1794;

$L__BB7_251:
	st.global.u32 	[%rd10+60], %r2180;
	ld.global.u32 	%r381, [%rd10+64];
	setp.eq.s32 	%p232, %r381, 65536;
	ld.global.u32 	%r382, [%rd48+256];
	setp.eq.s32 	%p233, %r382, 65536;
	and.pred  	%p234, %p232, %p233;
	mov.u32 	%r2182, 1;
	mov.u32 	%r2181, %r2182;
	@%p234 bra 	$L__BB7_253;

	mul.lo.s32 	%r1796, %r382, %r381;
	mul.wide.u32 	%rd887, %r1796, -65535;
	shr.u64 	%rd888, %rd887, 48;
	cvt.u32.u64 	%r1797, %rd888;
	mul.lo.s32 	%r1798, %r1797, 65537;
	sub.s32 	%r2181, %r1796, %r1798;

$L__BB7_253:
	st.global.u32 	[%rd10+64], %r2181;
	ld.global.u32 	%r385, [%rd10+68];
	setp.eq.s32 	%p235, %r385, 65536;
	ld.global.u32 	%r386, [%rd48+256];
	setp.eq.s32 	%p236, %r386, 65536;
	and.pred  	%p237, %p235, %p236;
	@%p237 bra 	$L__BB7_255;

	mul.lo.s32 	%r1800, %r386, %r385;
	mul.wide.u32 	%rd889, %r1800, -65535;
	shr.u64 	%rd890, %rd889, 48;
	cvt.u32.u64 	%r1801, %rd890;
	mul.lo.s32 	%r1802, %r1801, 65537;
	sub.s32 	%r2182, %r1800, %r1802;

$L__BB7_255:
	st.global.u32 	[%rd10+68], %r2182;
	ld.global.u32 	%r389, [%rd10+72];
	setp.eq.s32 	%p238, %r389, 65536;
	ld.global.u32 	%r390, [%rd48+256];
	setp.eq.s32 	%p239, %r390, 65536;
	and.pred  	%p240, %p238, %p239;
	mov.u32 	%r2184, 1;
	mov.u32 	%r2183, %r2184;
	@%p240 bra 	$L__BB7_257;

	mul.lo.s32 	%r1804, %r390, %r389;
	mul.wide.u32 	%rd891, %r1804, -65535;
	shr.u64 	%rd892, %rd891, 48;
	cvt.u32.u64 	%r1805, %rd892;
	mul.lo.s32 	%r1806, %r1805, 65537;
	sub.s32 	%r2183, %r1804, %r1806;

$L__BB7_257:
	st.global.u32 	[%rd10+72], %r2183;
	ld.global.u32 	%r393, [%rd10+76];
	setp.eq.s32 	%p241, %r393, 65536;
	ld.global.u32 	%r394, [%rd48+256];
	setp.eq.s32 	%p242, %r394, 65536;
	and.pred  	%p243, %p241, %p242;
	@%p243 bra 	$L__BB7_259;

	mul.lo.s32 	%r1808, %r394, %r393;
	mul.wide.u32 	%rd893, %r1808, -65535;
	shr.u64 	%rd894, %rd893, 48;
	cvt.u32.u64 	%r1809, %rd894;
	mul.lo.s32 	%r1810, %r1809, 65537;
	sub.s32 	%r2184, %r1808, %r1810;

$L__BB7_259:
	st.global.u32 	[%rd10+76], %r2184;
	ld.global.u32 	%r397, [%rd10+80];
	setp.eq.s32 	%p244, %r397, 65536;
	ld.global.u32 	%r398, [%rd48+256];
	setp.eq.s32 	%p245, %r398, 65536;
	and.pred  	%p246, %p244, %p245;
	mov.u32 	%r2186, 1;
	mov.u32 	%r2185, %r2186;
	@%p246 bra 	$L__BB7_261;

	mul.lo.s32 	%r1812, %r398, %r397;
	mul.wide.u32 	%rd895, %r1812, -65535;
	shr.u64 	%rd896, %rd895, 48;
	cvt.u32.u64 	%r1813, %rd896;
	mul.lo.s32 	%r1814, %r1813, 65537;
	sub.s32 	%r2185, %r1812, %r1814;

$L__BB7_261:
	st.global.u32 	[%rd10+80], %r2185;
	ld.global.u32 	%r401, [%rd10+84];
	setp.eq.s32 	%p247, %r401, 65536;
	ld.global.u32 	%r402, [%rd48+256];
	setp.eq.s32 	%p248, %r402, 65536;
	and.pred  	%p249, %p247, %p248;
	@%p249 bra 	$L__BB7_263;

	mul.lo.s32 	%r1816, %r402, %r401;
	mul.wide.u32 	%rd897, %r1816, -65535;
	shr.u64 	%rd898, %rd897, 48;
	cvt.u32.u64 	%r1817, %rd898;
	mul.lo.s32 	%r1818, %r1817, 65537;
	sub.s32 	%r2186, %r1816, %r1818;

$L__BB7_263:
	st.global.u32 	[%rd10+84], %r2186;
	ld.global.u32 	%r405, [%rd10+88];
	setp.eq.s32 	%p250, %r405, 65536;
	ld.global.u32 	%r406, [%rd48+256];
	setp.eq.s32 	%p251, %r406, 65536;
	and.pred  	%p252, %p250, %p251;
	mov.u32 	%r2188, 1;
	mov.u32 	%r2187, %r2188;
	@%p252 bra 	$L__BB7_265;

	mul.lo.s32 	%r1820, %r406, %r405;
	mul.wide.u32 	%rd899, %r1820, -65535;
	shr.u64 	%rd900, %rd899, 48;
	cvt.u32.u64 	%r1821, %rd900;
	mul.lo.s32 	%r1822, %r1821, 65537;
	sub.s32 	%r2187, %r1820, %r1822;

$L__BB7_265:
	st.global.u32 	[%rd10+88], %r2187;
	ld.global.u32 	%r409, [%rd10+92];
	setp.eq.s32 	%p253, %r409, 65536;
	ld.global.u32 	%r410, [%rd48+256];
	setp.eq.s32 	%p254, %r410, 65536;
	and.pred  	%p255, %p253, %p254;
	@%p255 bra 	$L__BB7_267;

	mul.lo.s32 	%r1824, %r410, %r409;
	mul.wide.u32 	%rd901, %r1824, -65535;
	shr.u64 	%rd902, %rd901, 48;
	cvt.u32.u64 	%r1825, %rd902;
	mul.lo.s32 	%r1826, %r1825, 65537;
	sub.s32 	%r2188, %r1824, %r1826;

$L__BB7_267:
	st.global.u32 	[%rd10+92], %r2188;
	ld.global.u32 	%r413, [%rd10+96];
	setp.eq.s32 	%p256, %r413, 65536;
	ld.global.u32 	%r414, [%rd48+256];
	setp.eq.s32 	%p257, %r414, 65536;
	and.pred  	%p258, %p256, %p257;
	mov.u32 	%r2190, 1;
	mov.u32 	%r2189, %r2190;
	@%p258 bra 	$L__BB7_269;

	mul.lo.s32 	%r1828, %r414, %r413;
	mul.wide.u32 	%rd903, %r1828, -65535;
	shr.u64 	%rd904, %rd903, 48;
	cvt.u32.u64 	%r1829, %rd904;
	mul.lo.s32 	%r1830, %r1829, 65537;
	sub.s32 	%r2189, %r1828, %r1830;

$L__BB7_269:
	st.global.u32 	[%rd10+96], %r2189;
	ld.global.u32 	%r417, [%rd10+100];
	setp.eq.s32 	%p259, %r417, 65536;
	ld.global.u32 	%r418, [%rd48+256];
	setp.eq.s32 	%p260, %r418, 65536;
	and.pred  	%p261, %p259, %p260;
	@%p261 bra 	$L__BB7_271;

	mul.lo.s32 	%r1832, %r418, %r417;
	mul.wide.u32 	%rd905, %r1832, -65535;
	shr.u64 	%rd906, %rd905, 48;
	cvt.u32.u64 	%r1833, %rd906;
	mul.lo.s32 	%r1834, %r1833, 65537;
	sub.s32 	%r2190, %r1832, %r1834;

$L__BB7_271:
	st.global.u32 	[%rd10+100], %r2190;
	ld.global.u32 	%r421, [%rd10+104];
	setp.eq.s32 	%p262, %r421, 65536;
	ld.global.u32 	%r422, [%rd48+256];
	setp.eq.s32 	%p263, %r422, 65536;
	and.pred  	%p264, %p262, %p263;
	mov.u32 	%r2192, 1;
	mov.u32 	%r2191, %r2192;
	@%p264 bra 	$L__BB7_273;

	mul.lo.s32 	%r1836, %r422, %r421;
	mul.wide.u32 	%rd907, %r1836, -65535;
	shr.u64 	%rd908, %rd907, 48;
	cvt.u32.u64 	%r1837, %rd908;
	mul.lo.s32 	%r1838, %r1837, 65537;
	sub.s32 	%r2191, %r1836, %r1838;

$L__BB7_273:
	st.global.u32 	[%rd10+104], %r2191;
	ld.global.u32 	%r425, [%rd10+108];
	setp.eq.s32 	%p265, %r425, 65536;
	ld.global.u32 	%r426, [%rd48+256];
	setp.eq.s32 	%p266, %r426, 65536;
	and.pred  	%p267, %p265, %p266;
	@%p267 bra 	$L__BB7_275;

	mul.lo.s32 	%r1840, %r426, %r425;
	mul.wide.u32 	%rd909, %r1840, -65535;
	shr.u64 	%rd910, %rd909, 48;
	cvt.u32.u64 	%r1841, %rd910;
	mul.lo.s32 	%r1842, %r1841, 65537;
	sub.s32 	%r2192, %r1840, %r1842;

$L__BB7_275:
	st.global.u32 	[%rd10+108], %r2192;
	ld.global.u32 	%r429, [%rd10+112];
	setp.eq.s32 	%p268, %r429, 65536;
	ld.global.u32 	%r430, [%rd48+256];
	setp.eq.s32 	%p269, %r430, 65536;
	and.pred  	%p270, %p268, %p269;
	mov.u32 	%r2194, 1;
	mov.u32 	%r2193, %r2194;
	@%p270 bra 	$L__BB7_277;

	mul.lo.s32 	%r1844, %r430, %r429;
	mul.wide.u32 	%rd911, %r1844, -65535;
	shr.u64 	%rd912, %rd911, 48;
	cvt.u32.u64 	%r1845, %rd912;
	mul.lo.s32 	%r1846, %r1845, 65537;
	sub.s32 	%r2193, %r1844, %r1846;

$L__BB7_277:
	st.global.u32 	[%rd10+112], %r2193;
	ld.global.u32 	%r433, [%rd10+116];
	setp.eq.s32 	%p271, %r433, 65536;
	ld.global.u32 	%r434, [%rd48+256];
	setp.eq.s32 	%p272, %r434, 65536;
	and.pred  	%p273, %p271, %p272;
	@%p273 bra 	$L__BB7_279;

	mul.lo.s32 	%r1848, %r434, %r433;
	mul.wide.u32 	%rd913, %r1848, -65535;
	shr.u64 	%rd914, %rd913, 48;
	cvt.u32.u64 	%r1849, %rd914;
	mul.lo.s32 	%r1850, %r1849, 65537;
	sub.s32 	%r2194, %r1848, %r1850;

$L__BB7_279:
	st.global.u32 	[%rd10+116], %r2194;
	ld.global.u32 	%r437, [%rd10+120];
	setp.eq.s32 	%p274, %r437, 65536;
	ld.global.u32 	%r438, [%rd48+256];
	setp.eq.s32 	%p275, %r438, 65536;
	and.pred  	%p276, %p274, %p275;
	mov.u32 	%r2196, 1;
	mov.u32 	%r2195, %r2196;
	@%p276 bra 	$L__BB7_281;

	mul.lo.s32 	%r1852, %r438, %r437;
	mul.wide.u32 	%rd915, %r1852, -65535;
	shr.u64 	%rd916, %rd915, 48;
	cvt.u32.u64 	%r1853, %rd916;
	mul.lo.s32 	%r1854, %r1853, 65537;
	sub.s32 	%r2195, %r1852, %r1854;

$L__BB7_281:
	st.global.u32 	[%rd10+120], %r2195;
	ld.global.u32 	%r441, [%rd10+124];
	setp.eq.s32 	%p277, %r441, 65536;
	ld.global.u32 	%r442, [%rd48+256];
	setp.eq.s32 	%p278, %r442, 65536;
	and.pred  	%p279, %p277, %p278;
	@%p279 bra 	$L__BB7_283;

	mul.lo.s32 	%r1856, %r442, %r441;
	mul.wide.u32 	%rd917, %r1856, -65535;
	shr.u64 	%rd918, %rd917, 48;
	cvt.u32.u64 	%r1857, %rd918;
	mul.lo.s32 	%r1858, %r1857, 65537;
	sub.s32 	%r2196, %r1856, %r1858;

$L__BB7_283:
	st.global.u32 	[%rd10+124], %r2196;
	ld.global.u32 	%r445, [%rd10+128];
	setp.eq.s32 	%p280, %r445, 65536;
	ld.global.u32 	%r446, [%rd48+256];
	setp.eq.s32 	%p281, %r446, 65536;
	and.pred  	%p282, %p280, %p281;
	mov.u32 	%r2198, 1;
	mov.u32 	%r2197, %r2198;
	@%p282 bra 	$L__BB7_285;

	mul.lo.s32 	%r1860, %r446, %r445;
	mul.wide.u32 	%rd919, %r1860, -65535;
	shr.u64 	%rd920, %rd919, 48;
	cvt.u32.u64 	%r1861, %rd920;
	mul.lo.s32 	%r1862, %r1861, 65537;
	sub.s32 	%r2197, %r1860, %r1862;

$L__BB7_285:
	st.global.u32 	[%rd10+128], %r2197;
	ld.global.u32 	%r449, [%rd10+132];
	setp.eq.s32 	%p283, %r449, 65536;
	ld.global.u32 	%r450, [%rd48+256];
	setp.eq.s32 	%p284, %r450, 65536;
	and.pred  	%p285, %p283, %p284;
	@%p285 bra 	$L__BB7_287;

	mul.lo.s32 	%r1864, %r450, %r449;
	mul.wide.u32 	%rd921, %r1864, -65535;
	shr.u64 	%rd922, %rd921, 48;
	cvt.u32.u64 	%r1865, %rd922;
	mul.lo.s32 	%r1866, %r1865, 65537;
	sub.s32 	%r2198, %r1864, %r1866;

$L__BB7_287:
	st.global.u32 	[%rd10+132], %r2198;
	ld.global.u32 	%r453, [%rd10+136];
	setp.eq.s32 	%p286, %r453, 65536;
	ld.global.u32 	%r454, [%rd48+256];
	setp.eq.s32 	%p287, %r454, 65536;
	and.pred  	%p288, %p286, %p287;
	mov.u32 	%r2200, 1;
	mov.u32 	%r2199, %r2200;
	@%p288 bra 	$L__BB7_289;

	mul.lo.s32 	%r1868, %r454, %r453;
	mul.wide.u32 	%rd923, %r1868, -65535;
	shr.u64 	%rd924, %rd923, 48;
	cvt.u32.u64 	%r1869, %rd924;
	mul.lo.s32 	%r1870, %r1869, 65537;
	sub.s32 	%r2199, %r1868, %r1870;

$L__BB7_289:
	st.global.u32 	[%rd10+136], %r2199;
	ld.global.u32 	%r457, [%rd10+140];
	setp.eq.s32 	%p289, %r457, 65536;
	ld.global.u32 	%r458, [%rd48+256];
	setp.eq.s32 	%p290, %r458, 65536;
	and.pred  	%p291, %p289, %p290;
	@%p291 bra 	$L__BB7_291;

	mul.lo.s32 	%r1872, %r458, %r457;
	mul.wide.u32 	%rd925, %r1872, -65535;
	shr.u64 	%rd926, %rd925, 48;
	cvt.u32.u64 	%r1873, %rd926;
	mul.lo.s32 	%r1874, %r1873, 65537;
	sub.s32 	%r2200, %r1872, %r1874;

$L__BB7_291:
	st.global.u32 	[%rd10+140], %r2200;
	ld.global.u32 	%r461, [%rd10+144];
	setp.eq.s32 	%p292, %r461, 65536;
	ld.global.u32 	%r462, [%rd48+256];
	setp.eq.s32 	%p293, %r462, 65536;
	and.pred  	%p294, %p292, %p293;
	mov.u32 	%r2202, 1;
	mov.u32 	%r2201, %r2202;
	@%p294 bra 	$L__BB7_293;

	mul.lo.s32 	%r1876, %r462, %r461;
	mul.wide.u32 	%rd927, %r1876, -65535;
	shr.u64 	%rd928, %rd927, 48;
	cvt.u32.u64 	%r1877, %rd928;
	mul.lo.s32 	%r1878, %r1877, 65537;
	sub.s32 	%r2201, %r1876, %r1878;

$L__BB7_293:
	st.global.u32 	[%rd10+144], %r2201;
	ld.global.u32 	%r465, [%rd10+148];
	setp.eq.s32 	%p295, %r465, 65536;
	ld.global.u32 	%r466, [%rd48+256];
	setp.eq.s32 	%p296, %r466, 65536;
	and.pred  	%p297, %p295, %p296;
	@%p297 bra 	$L__BB7_295;

	mul.lo.s32 	%r1880, %r466, %r465;
	mul.wide.u32 	%rd929, %r1880, -65535;
	shr.u64 	%rd930, %rd929, 48;
	cvt.u32.u64 	%r1881, %rd930;
	mul.lo.s32 	%r1882, %r1881, 65537;
	sub.s32 	%r2202, %r1880, %r1882;

$L__BB7_295:
	st.global.u32 	[%rd10+148], %r2202;
	ld.global.u32 	%r469, [%rd10+152];
	setp.eq.s32 	%p298, %r469, 65536;
	ld.global.u32 	%r470, [%rd48+256];
	setp.eq.s32 	%p299, %r470, 65536;
	and.pred  	%p300, %p298, %p299;
	mov.u32 	%r2204, 1;
	mov.u32 	%r2203, %r2204;
	@%p300 bra 	$L__BB7_297;

	mul.lo.s32 	%r1884, %r470, %r469;
	mul.wide.u32 	%rd931, %r1884, -65535;
	shr.u64 	%rd932, %rd931, 48;
	cvt.u32.u64 	%r1885, %rd932;
	mul.lo.s32 	%r1886, %r1885, 65537;
	sub.s32 	%r2203, %r1884, %r1886;

$L__BB7_297:
	st.global.u32 	[%rd10+152], %r2203;
	ld.global.u32 	%r473, [%rd10+156];
	setp.eq.s32 	%p301, %r473, 65536;
	ld.global.u32 	%r474, [%rd48+256];
	setp.eq.s32 	%p302, %r474, 65536;
	and.pred  	%p303, %p301, %p302;
	@%p303 bra 	$L__BB7_299;

	mul.lo.s32 	%r1888, %r474, %r473;
	mul.wide.u32 	%rd933, %r1888, -65535;
	shr.u64 	%rd934, %rd933, 48;
	cvt.u32.u64 	%r1889, %rd934;
	mul.lo.s32 	%r1890, %r1889, 65537;
	sub.s32 	%r2204, %r1888, %r1890;

$L__BB7_299:
	st.global.u32 	[%rd10+156], %r2204;
	ld.global.u32 	%r477, [%rd10+160];
	setp.eq.s32 	%p304, %r477, 65536;
	ld.global.u32 	%r478, [%rd48+256];
	setp.eq.s32 	%p305, %r478, 65536;
	and.pred  	%p306, %p304, %p305;
	mov.u32 	%r2206, 1;
	mov.u32 	%r2205, %r2206;
	@%p306 bra 	$L__BB7_301;

	mul.lo.s32 	%r1892, %r478, %r477;
	mul.wide.u32 	%rd935, %r1892, -65535;
	shr.u64 	%rd936, %rd935, 48;
	cvt.u32.u64 	%r1893, %rd936;
	mul.lo.s32 	%r1894, %r1893, 65537;
	sub.s32 	%r2205, %r1892, %r1894;

$L__BB7_301:
	st.global.u32 	[%rd10+160], %r2205;
	ld.global.u32 	%r481, [%rd10+164];
	setp.eq.s32 	%p307, %r481, 65536;
	ld.global.u32 	%r482, [%rd48+256];
	setp.eq.s32 	%p308, %r482, 65536;
	and.pred  	%p309, %p307, %p308;
	@%p309 bra 	$L__BB7_303;

	mul.lo.s32 	%r1896, %r482, %r481;
	mul.wide.u32 	%rd937, %r1896, -65535;
	shr.u64 	%rd938, %rd937, 48;
	cvt.u32.u64 	%r1897, %rd938;
	mul.lo.s32 	%r1898, %r1897, 65537;
	sub.s32 	%r2206, %r1896, %r1898;

$L__BB7_303:
	st.global.u32 	[%rd10+164], %r2206;
	ld.global.u32 	%r485, [%rd10+168];
	setp.eq.s32 	%p310, %r485, 65536;
	ld.global.u32 	%r486, [%rd48+256];
	setp.eq.s32 	%p311, %r486, 65536;
	and.pred  	%p312, %p310, %p311;
	mov.u32 	%r2208, 1;
	mov.u32 	%r2207, %r2208;
	@%p312 bra 	$L__BB7_305;

	mul.lo.s32 	%r1900, %r486, %r485;
	mul.wide.u32 	%rd939, %r1900, -65535;
	shr.u64 	%rd940, %rd939, 48;
	cvt.u32.u64 	%r1901, %rd940;
	mul.lo.s32 	%r1902, %r1901, 65537;
	sub.s32 	%r2207, %r1900, %r1902;

$L__BB7_305:
	st.global.u32 	[%rd10+168], %r2207;
	ld.global.u32 	%r489, [%rd10+172];
	setp.eq.s32 	%p313, %r489, 65536;
	ld.global.u32 	%r490, [%rd48+256];
	setp.eq.s32 	%p314, %r490, 65536;
	and.pred  	%p315, %p313, %p314;
	@%p315 bra 	$L__BB7_307;

	mul.lo.s32 	%r1904, %r490, %r489;
	mul.wide.u32 	%rd941, %r1904, -65535;
	shr.u64 	%rd942, %rd941, 48;
	cvt.u32.u64 	%r1905, %rd942;
	mul.lo.s32 	%r1906, %r1905, 65537;
	sub.s32 	%r2208, %r1904, %r1906;

$L__BB7_307:
	st.global.u32 	[%rd10+172], %r2208;
	ld.global.u32 	%r493, [%rd10+176];
	setp.eq.s32 	%p316, %r493, 65536;
	ld.global.u32 	%r494, [%rd48+256];
	setp.eq.s32 	%p317, %r494, 65536;
	and.pred  	%p318, %p316, %p317;
	mov.u32 	%r2210, 1;
	mov.u32 	%r2209, %r2210;
	@%p318 bra 	$L__BB7_309;

	mul.lo.s32 	%r1908, %r494, %r493;
	mul.wide.u32 	%rd943, %r1908, -65535;
	shr.u64 	%rd944, %rd943, 48;
	cvt.u32.u64 	%r1909, %rd944;
	mul.lo.s32 	%r1910, %r1909, 65537;
	sub.s32 	%r2209, %r1908, %r1910;

$L__BB7_309:
	st.global.u32 	[%rd10+176], %r2209;
	ld.global.u32 	%r497, [%rd10+180];
	setp.eq.s32 	%p319, %r497, 65536;
	ld.global.u32 	%r498, [%rd48+256];
	setp.eq.s32 	%p320, %r498, 65536;
	and.pred  	%p321, %p319, %p320;
	@%p321 bra 	$L__BB7_311;

	mul.lo.s32 	%r1912, %r498, %r497;
	mul.wide.u32 	%rd945, %r1912, -65535;
	shr.u64 	%rd946, %rd945, 48;
	cvt.u32.u64 	%r1913, %rd946;
	mul.lo.s32 	%r1914, %r1913, 65537;
	sub.s32 	%r2210, %r1912, %r1914;

$L__BB7_311:
	st.global.u32 	[%rd10+180], %r2210;
	ld.global.u32 	%r501, [%rd10+184];
	setp.eq.s32 	%p322, %r501, 65536;
	ld.global.u32 	%r502, [%rd48+256];
	setp.eq.s32 	%p323, %r502, 65536;
	and.pred  	%p324, %p322, %p323;
	mov.u32 	%r2212, 1;
	mov.u32 	%r2211, %r2212;
	@%p324 bra 	$L__BB7_313;

	mul.lo.s32 	%r1916, %r502, %r501;
	mul.wide.u32 	%rd947, %r1916, -65535;
	shr.u64 	%rd948, %rd947, 48;
	cvt.u32.u64 	%r1917, %rd948;
	mul.lo.s32 	%r1918, %r1917, 65537;
	sub.s32 	%r2211, %r1916, %r1918;

$L__BB7_313:
	st.global.u32 	[%rd10+184], %r2211;
	ld.global.u32 	%r505, [%rd10+188];
	setp.eq.s32 	%p325, %r505, 65536;
	ld.global.u32 	%r506, [%rd48+256];
	setp.eq.s32 	%p326, %r506, 65536;
	and.pred  	%p327, %p325, %p326;
	@%p327 bra 	$L__BB7_315;

	mul.lo.s32 	%r1920, %r506, %r505;
	mul.wide.u32 	%rd949, %r1920, -65535;
	shr.u64 	%rd950, %rd949, 48;
	cvt.u32.u64 	%r1921, %rd950;
	mul.lo.s32 	%r1922, %r1921, 65537;
	sub.s32 	%r2212, %r1920, %r1922;

$L__BB7_315:
	st.global.u32 	[%rd10+188], %r2212;
	ld.global.u32 	%r509, [%rd10+192];
	setp.eq.s32 	%p328, %r509, 65536;
	ld.global.u32 	%r510, [%rd48+256];
	setp.eq.s32 	%p329, %r510, 65536;
	and.pred  	%p330, %p328, %p329;
	mov.u32 	%r2214, 1;
	mov.u32 	%r2213, %r2214;
	@%p330 bra 	$L__BB7_317;

	mul.lo.s32 	%r1924, %r510, %r509;
	mul.wide.u32 	%rd951, %r1924, -65535;
	shr.u64 	%rd952, %rd951, 48;
	cvt.u32.u64 	%r1925, %rd952;
	mul.lo.s32 	%r1926, %r1925, 65537;
	sub.s32 	%r2213, %r1924, %r1926;

$L__BB7_317:
	st.global.u32 	[%rd10+192], %r2213;
	ld.global.u32 	%r513, [%rd10+196];
	setp.eq.s32 	%p331, %r513, 65536;
	ld.global.u32 	%r514, [%rd48+256];
	setp.eq.s32 	%p332, %r514, 65536;
	and.pred  	%p333, %p331, %p332;
	@%p333 bra 	$L__BB7_319;

	mul.lo.s32 	%r1928, %r514, %r513;
	mul.wide.u32 	%rd953, %r1928, -65535;
	shr.u64 	%rd954, %rd953, 48;
	cvt.u32.u64 	%r1929, %rd954;
	mul.lo.s32 	%r1930, %r1929, 65537;
	sub.s32 	%r2214, %r1928, %r1930;

$L__BB7_319:
	st.global.u32 	[%rd10+196], %r2214;
	ld.global.u32 	%r517, [%rd10+200];
	setp.eq.s32 	%p334, %r517, 65536;
	ld.global.u32 	%r518, [%rd48+256];
	setp.eq.s32 	%p335, %r518, 65536;
	and.pred  	%p336, %p334, %p335;
	mov.u32 	%r2216, 1;
	mov.u32 	%r2215, %r2216;
	@%p336 bra 	$L__BB7_321;

	mul.lo.s32 	%r1932, %r518, %r517;
	mul.wide.u32 	%rd955, %r1932, -65535;
	shr.u64 	%rd956, %rd955, 48;
	cvt.u32.u64 	%r1933, %rd956;
	mul.lo.s32 	%r1934, %r1933, 65537;
	sub.s32 	%r2215, %r1932, %r1934;

$L__BB7_321:
	st.global.u32 	[%rd10+200], %r2215;
	ld.global.u32 	%r521, [%rd10+204];
	setp.eq.s32 	%p337, %r521, 65536;
	ld.global.u32 	%r522, [%rd48+256];
	setp.eq.s32 	%p338, %r522, 65536;
	and.pred  	%p339, %p337, %p338;
	@%p339 bra 	$L__BB7_323;

	mul.lo.s32 	%r1936, %r522, %r521;
	mul.wide.u32 	%rd957, %r1936, -65535;
	shr.u64 	%rd958, %rd957, 48;
	cvt.u32.u64 	%r1937, %rd958;
	mul.lo.s32 	%r1938, %r1937, 65537;
	sub.s32 	%r2216, %r1936, %r1938;

$L__BB7_323:
	st.global.u32 	[%rd10+204], %r2216;
	ld.global.u32 	%r525, [%rd10+208];
	setp.eq.s32 	%p340, %r525, 65536;
	ld.global.u32 	%r526, [%rd48+256];
	setp.eq.s32 	%p341, %r526, 65536;
	and.pred  	%p342, %p340, %p341;
	mov.u32 	%r2218, 1;
	mov.u32 	%r2217, %r2218;
	@%p342 bra 	$L__BB7_325;

	mul.lo.s32 	%r1940, %r526, %r525;
	mul.wide.u32 	%rd959, %r1940, -65535;
	shr.u64 	%rd960, %rd959, 48;
	cvt.u32.u64 	%r1941, %rd960;
	mul.lo.s32 	%r1942, %r1941, 65537;
	sub.s32 	%r2217, %r1940, %r1942;

$L__BB7_325:
	st.global.u32 	[%rd10+208], %r2217;
	ld.global.u32 	%r529, [%rd10+212];
	setp.eq.s32 	%p343, %r529, 65536;
	ld.global.u32 	%r530, [%rd48+256];
	setp.eq.s32 	%p344, %r530, 65536;
	and.pred  	%p345, %p343, %p344;
	@%p345 bra 	$L__BB7_327;

	mul.lo.s32 	%r1944, %r530, %r529;
	mul.wide.u32 	%rd961, %r1944, -65535;
	shr.u64 	%rd962, %rd961, 48;
	cvt.u32.u64 	%r1945, %rd962;
	mul.lo.s32 	%r1946, %r1945, 65537;
	sub.s32 	%r2218, %r1944, %r1946;

$L__BB7_327:
	st.global.u32 	[%rd10+212], %r2218;
	ld.global.u32 	%r533, [%rd10+216];
	setp.eq.s32 	%p346, %r533, 65536;
	ld.global.u32 	%r534, [%rd48+256];
	setp.eq.s32 	%p347, %r534, 65536;
	and.pred  	%p348, %p346, %p347;
	mov.u32 	%r2220, 1;
	mov.u32 	%r2219, %r2220;
	@%p348 bra 	$L__BB7_329;

	mul.lo.s32 	%r1948, %r534, %r533;
	mul.wide.u32 	%rd963, %r1948, -65535;
	shr.u64 	%rd964, %rd963, 48;
	cvt.u32.u64 	%r1949, %rd964;
	mul.lo.s32 	%r1950, %r1949, 65537;
	sub.s32 	%r2219, %r1948, %r1950;

$L__BB7_329:
	st.global.u32 	[%rd10+216], %r2219;
	ld.global.u32 	%r537, [%rd10+220];
	setp.eq.s32 	%p349, %r537, 65536;
	ld.global.u32 	%r538, [%rd48+256];
	setp.eq.s32 	%p350, %r538, 65536;
	and.pred  	%p351, %p349, %p350;
	@%p351 bra 	$L__BB7_331;

	mul.lo.s32 	%r1952, %r538, %r537;
	mul.wide.u32 	%rd965, %r1952, -65535;
	shr.u64 	%rd966, %rd965, 48;
	cvt.u32.u64 	%r1953, %rd966;
	mul.lo.s32 	%r1954, %r1953, 65537;
	sub.s32 	%r2220, %r1952, %r1954;

$L__BB7_331:
	st.global.u32 	[%rd10+220], %r2220;
	ld.global.u32 	%r541, [%rd10+224];
	setp.eq.s32 	%p352, %r541, 65536;
	ld.global.u32 	%r542, [%rd48+256];
	setp.eq.s32 	%p353, %r542, 65536;
	and.pred  	%p354, %p352, %p353;
	mov.u32 	%r2222, 1;
	mov.u32 	%r2221, %r2222;
	@%p354 bra 	$L__BB7_333;

	mul.lo.s32 	%r1956, %r542, %r541;
	mul.wide.u32 	%rd967, %r1956, -65535;
	shr.u64 	%rd968, %rd967, 48;
	cvt.u32.u64 	%r1957, %rd968;
	mul.lo.s32 	%r1958, %r1957, 65537;
	sub.s32 	%r2221, %r1956, %r1958;

$L__BB7_333:
	st.global.u32 	[%rd10+224], %r2221;
	ld.global.u32 	%r545, [%rd10+228];
	setp.eq.s32 	%p355, %r545, 65536;
	ld.global.u32 	%r546, [%rd48+256];
	setp.eq.s32 	%p356, %r546, 65536;
	and.pred  	%p357, %p355, %p356;
	@%p357 bra 	$L__BB7_335;

	mul.lo.s32 	%r1960, %r546, %r545;
	mul.wide.u32 	%rd969, %r1960, -65535;
	shr.u64 	%rd970, %rd969, 48;
	cvt.u32.u64 	%r1961, %rd970;
	mul.lo.s32 	%r1962, %r1961, 65537;
	sub.s32 	%r2222, %r1960, %r1962;

$L__BB7_335:
	st.global.u32 	[%rd10+228], %r2222;
	ld.global.u32 	%r549, [%rd10+232];
	setp.eq.s32 	%p358, %r549, 65536;
	ld.global.u32 	%r550, [%rd48+256];
	setp.eq.s32 	%p359, %r550, 65536;
	and.pred  	%p360, %p358, %p359;
	mov.u32 	%r2224, 1;
	mov.u32 	%r2223, %r2224;
	@%p360 bra 	$L__BB7_337;

	mul.lo.s32 	%r1964, %r550, %r549;
	mul.wide.u32 	%rd971, %r1964, -65535;
	shr.u64 	%rd972, %rd971, 48;
	cvt.u32.u64 	%r1965, %rd972;
	mul.lo.s32 	%r1966, %r1965, 65537;
	sub.s32 	%r2223, %r1964, %r1966;

$L__BB7_337:
	st.global.u32 	[%rd10+232], %r2223;
	ld.global.u32 	%r553, [%rd10+236];
	setp.eq.s32 	%p361, %r553, 65536;
	ld.global.u32 	%r554, [%rd48+256];
	setp.eq.s32 	%p362, %r554, 65536;
	and.pred  	%p363, %p361, %p362;
	@%p363 bra 	$L__BB7_339;

	mul.lo.s32 	%r1968, %r554, %r553;
	mul.wide.u32 	%rd973, %r1968, -65535;
	shr.u64 	%rd974, %rd973, 48;
	cvt.u32.u64 	%r1969, %rd974;
	mul.lo.s32 	%r1970, %r1969, 65537;
	sub.s32 	%r2224, %r1968, %r1970;

$L__BB7_339:
	st.global.u32 	[%rd10+236], %r2224;
	ld.global.u32 	%r557, [%rd10+240];
	setp.eq.s32 	%p364, %r557, 65536;
	ld.global.u32 	%r558, [%rd48+256];
	setp.eq.s32 	%p365, %r558, 65536;
	and.pred  	%p366, %p364, %p365;
	mov.u32 	%r2226, 1;
	mov.u32 	%r2225, %r2226;
	@%p366 bra 	$L__BB7_341;

	mul.lo.s32 	%r1972, %r558, %r557;
	mul.wide.u32 	%rd975, %r1972, -65535;
	shr.u64 	%rd976, %rd975, 48;
	cvt.u32.u64 	%r1973, %rd976;
	mul.lo.s32 	%r1974, %r1973, 65537;
	sub.s32 	%r2225, %r1972, %r1974;

$L__BB7_341:
	st.global.u32 	[%rd10+240], %r2225;
	ld.global.u32 	%r561, [%rd10+244];
	setp.eq.s32 	%p367, %r561, 65536;
	ld.global.u32 	%r562, [%rd48+256];
	setp.eq.s32 	%p368, %r562, 65536;
	and.pred  	%p369, %p367, %p368;
	@%p369 bra 	$L__BB7_343;

	mul.lo.s32 	%r1976, %r562, %r561;
	mul.wide.u32 	%rd977, %r1976, -65535;
	shr.u64 	%rd978, %rd977, 48;
	cvt.u32.u64 	%r1977, %rd978;
	mul.lo.s32 	%r1978, %r1977, 65537;
	sub.s32 	%r2226, %r1976, %r1978;

$L__BB7_343:
	st.global.u32 	[%rd10+244], %r2226;
	ld.global.u32 	%r565, [%rd10+248];
	setp.eq.s32 	%p370, %r565, 65536;
	ld.global.u32 	%r566, [%rd48+256];
	setp.eq.s32 	%p371, %r566, 65536;
	and.pred  	%p372, %p370, %p371;
	mov.u32 	%r2228, 1;
	mov.u32 	%r2227, %r2228;
	@%p372 bra 	$L__BB7_345;

	mul.lo.s32 	%r1980, %r566, %r565;
	mul.wide.u32 	%rd979, %r1980, -65535;
	shr.u64 	%rd980, %rd979, 48;
	cvt.u32.u64 	%r1981, %rd980;
	mul.lo.s32 	%r1982, %r1981, 65537;
	sub.s32 	%r2227, %r1980, %r1982;

$L__BB7_345:
	st.global.u32 	[%rd10+248], %r2227;
	ld.global.u32 	%r569, [%rd10+252];
	setp.eq.s32 	%p373, %r569, 65536;
	ld.global.u32 	%r570, [%rd48+256];
	setp.eq.s32 	%p374, %r570, 65536;
	and.pred  	%p375, %p373, %p374;
	@%p375 bra 	$L__BB7_347;

	mul.lo.s32 	%r1984, %r570, %r569;
	mul.wide.u32 	%rd981, %r1984, -65535;
	shr.u64 	%rd982, %rd981, 48;
	cvt.u32.u64 	%r1985, %rd982;
	mul.lo.s32 	%r1986, %r1985, 65537;
	sub.s32 	%r2228, %r1984, %r1986;

$L__BB7_347:
	st.global.u32 	[%rd10+252], %r2228;
	bra.uni 	$L__BB7_380;

$L__BB7_8:
	shl.b64 	%rd149, %rd3, 2;
	add.s64 	%rd16, %rd137, %rd149;
	shl.b64 	%rd150, %rd4, 2;
	add.s64 	%rd17, %rd16, %rd150;
	add.s64 	%rd18, %rd138, %rd149;
	add.s64 	%rd19, %rd139, %rd149;
	mov.u32 	%r635, 1;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd143;
	.param .b32 param1;
	st.param.b32 	[param1+0], %r635;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaStreamCreateWithFlags, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r636, [retval0+0];
	} // callseq 0
	setp.lt.u32 	%p7, %r627, 10;
	@%p7 bra 	$L__BB7_70;
	bra.uni 	$L__BB7_9;

$L__BB7_70:
	cvt.u32.u64 	%r52, %rd4;
	mov.u64 	%rd173, _Z5g_fntPjS_jjjS_S_S_;
	mov.u32 	%r712, 0;
	{ // callseq 41, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd173;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r635;
	st.param.b32 	[param1+4], %r635;
	st.param.b32 	[param1+8], %r635;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r52;
	st.param.b32 	[param2+4], %r635;
	st.param.b32 	[param2+8], %r635;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r712;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd43, [retval0+0];
	} // callseq 41
	setp.eq.s64 	%p45, %rd43, 0;
	@%p45 bra 	$L__BB7_72;

	st.u64 	[%rd43], %rd16;
	st.u64 	[%rd43+8], %rd18;
	st.u32 	[%rd43+16], %r627;
	add.s32 	%r2072, %r627, 1;
	st.u32 	[%rd43+20], %r2072;
	st.u32 	[%rd43+24], %r712;
	st.u64 	[%rd43+32], %rd140;
	st.u64 	[%rd43+40], %rd141;
	st.u64 	[%rd43+48], %rd142;
	ld.local.u64 	%rd174, [%rd2];
	{ // callseq 42, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd43;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd174;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r714, [retval0+0];
	} // callseq 42

$L__BB7_72:
	mov.u32 	%r715, 1;
	{ // callseq 43, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd173;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r715;
	st.param.b32 	[param1+4], %r715;
	st.param.b32 	[param1+8], %r715;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r52;
	st.param.b32 	[param2+4], %r635;
	st.param.b32 	[param2+8], %r635;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r712;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd44, [retval0+0];
	} // callseq 43
	setp.eq.s64 	%p46, %rd44, 0;
	@%p46 bra 	$L__BB7_74;

	st.u64 	[%rd44], %rd17;
	st.u64 	[%rd44+8], %rd19;
	st.u32 	[%rd44+16], %r627;
	add.s32 	%r2073, %r627, 1;
	st.u32 	[%rd44+20], %r2073;
	mov.u32 	%r717, 0;
	st.u32 	[%rd44+24], %r717;
	st.u64 	[%rd44+32], %rd140;
	st.u64 	[%rd44+40], %rd141;
	st.u64 	[%rd44+48], %rd142;
	ld.local.u64 	%rd176, [%rd2];
	{ // callseq 44, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd44;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd176;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r718, [retval0+0];
	} // callseq 44

$L__BB7_74:
	setp.lt.u32 	%p47, %r1, 6;
	and.b32  	%r719, %r1, 1;
	shr.u32 	%r720, %r1, 1;
	add.s32 	%r721, %r720, %r719;
	sub.s32 	%r722, %r1, %r721;
	shl.b32 	%r724, %r715, %r722;
	selp.b32 	%r725, %r1, %r721, %p47;
	selp.b32 	%r726, 1, %r724, %p47;
	shl.b32 	%r727, %r715, %r725;
	mov.u64 	%rd177, _Z14g_vector_mul_iPjS_S_;
	mov.u32 	%r728, 0;
	{ // callseq 45, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd177;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r726;
	st.param.b32 	[param1+4], %r715;
	st.param.b32 	[param1+8], %r715;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r727;
	st.param.b32 	[param2+4], %r715;
	st.param.b32 	[param2+8], %r715;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r728;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd45, [retval0+0];
	} // callseq 45
	setp.eq.s64 	%p48, %rd45, 0;
	@%p48 bra 	$L__BB7_76;

	st.u64 	[%rd45], %rd18;
	st.u64 	[%rd45+8], %rd19;
	st.u64 	[%rd45+16], %rd18;
	ld.local.u64 	%rd178, [%rd2];
	{ // callseq 46, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd45;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd178;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r729, [retval0+0];
	} // callseq 46

$L__BB7_76:
	mov.u32 	%r730, 1;
	{ // callseq 47, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd173;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r730;
	st.param.b32 	[param1+4], %r730;
	st.param.b32 	[param1+8], %r730;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r52;
	st.param.b32 	[param2+4], %r635;
	st.param.b32 	[param2+8], %r635;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r728;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd46, [retval0+0];
	} // callseq 47
	setp.eq.s64 	%p49, %rd46, 0;
	@%p49 bra 	$L__BB7_78;

	st.u64 	[%rd46], %rd18;
	st.u64 	[%rd46+8], %rd16;
	add.s32 	%r2074, %r627, 1;
	st.u32 	[%rd46+16], %r2074;
	add.s32 	%r2075, %r627, 1;
	st.u32 	[%rd46+20], %r2075;
	mov.u32 	%r732, 3;
	st.u32 	[%rd46+24], %r732;
	st.u64 	[%rd46+32], %rd140;
	st.u64 	[%rd46+40], %rd141;
	st.u64 	[%rd46+48], %rd142;
	ld.local.u64 	%rd180, [%rd2];
	{ // callseq 48, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd180;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r733, [retval0+0];
	} // callseq 48
	bra.uni 	$L__BB7_78;

$L__BB7_9:
	ld.local.u64 	%rd20, [%rd2];
	and.b32  	%r637, %r627, 1;
	shr.u32 	%r638, %r627, 1;
	add.s32 	%r4, %r638, %r637;
	sub.s32 	%r639, %r627, %r4;
	shl.b32 	%r5, %r635, %r639;
	shl.b32 	%r641, %r635, %r4;
	mov.u64 	%rd152, _Z7pre_fntPjS_jS_;
	mov.u32 	%r642, 0;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r5;
	st.param.b32 	[param1+4], %r635;
	st.param.b32 	[param1+8], %r635;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r641;
	st.param.b32 	[param2+4], %r635;
	st.param.b32 	[param2+8], %r635;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r642;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd21, [retval0+0];
	} // callseq 1
	setp.eq.s64 	%p8, %rd21, 0;
	@%p8 bra 	$L__BB7_11;

	st.u64 	[%rd21], %rd16;
	st.u64 	[%rd21+8], %rd18;
	mov.u32 	%r643, -1;
	shl.b32 	%r644, %r643, %r1;
	not.b32 	%r645, %r644;
	st.u32 	[%rd21+16], %r645;
	st.u64 	[%rd21+24], %rd140;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd21;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r646, [retval0+0];
	} // callseq 2

$L__BB7_11:
	setp.lt.u32 	%p9, %r627, 6;
	selp.b32 	%r647, %r627, %r4, %p9;
	selp.b32 	%r6, 1, %r5, %p9;
	mov.u32 	%r7, 1;
	shl.b32 	%r9, %r7, %r647;
	setp.eq.s32 	%p10, %r1, 0;
	@%p10 bra 	$L__BB7_28;

	and.b32  	%r2080, %r1, 3;
	setp.lt.u32 	%p11, %r627, 3;
	mov.u32 	%r2078, 0;
	@%p11 bra 	$L__BB7_23;

	sub.s32 	%r2077, %r1, %r2080;
	mov.u64 	%rd153, _Z5fnt_iPjjbS_;

$L__BB7_14:
	mov.u32 	%r650, 0;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd153;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r650;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd22, [retval0+0];
	} // callseq 3
	setp.eq.s64 	%p12, %rd22, 0;
	@%p12 bra 	$L__BB7_16;

	st.u64 	[%rd22], %rd18;
	st.u32 	[%rd22+8], %r2078;
	mov.u16 	%rs3, 0;
	st.u8 	[%rd22+12], %rs3;
	st.u64 	[%rd22+16], %rd141;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r651, [retval0+0];
	} // callseq 4

$L__BB7_16:
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd153;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r650;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd23, [retval0+0];
	} // callseq 5
	setp.eq.s64 	%p13, %rd23, 0;
	@%p13 bra 	$L__BB7_18;

	add.s32 	%r653, %r2078, 1;
	st.u64 	[%rd23], %rd18;
	st.u32 	[%rd23+8], %r653;
	mov.u16 	%rs4, 0;
	st.u8 	[%rd23+12], %rs4;
	st.u64 	[%rd23+16], %rd141;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd23;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r654, [retval0+0];
	} // callseq 6

$L__BB7_18:
	mov.u32 	%r655, 0;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd153;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r655;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd24, [retval0+0];
	} // callseq 7
	setp.eq.s64 	%p14, %rd24, 0;
	@%p14 bra 	$L__BB7_20;

	add.s32 	%r656, %r2078, 2;
	st.u64 	[%rd24], %rd18;
	st.u32 	[%rd24+8], %r656;
	mov.u16 	%rs5, 0;
	st.u8 	[%rd24+12], %rs5;
	st.u64 	[%rd24+16], %rd141;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd24;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r657, [retval0+0];
	} // callseq 8

$L__BB7_20:
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd153;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r655;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd25, [retval0+0];
	} // callseq 9
	setp.eq.s64 	%p15, %rd25, 0;
	@%p15 bra 	$L__BB7_22;

	add.s32 	%r659, %r2078, 3;
	st.u64 	[%rd25], %rd18;
	st.u32 	[%rd25+8], %r659;
	mov.u16 	%rs6, 0;
	st.u8 	[%rd25+12], %rs6;
	st.u64 	[%rd25+16], %rd141;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd25;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r660, [retval0+0];
	} // callseq 10

$L__BB7_22:
	add.s32 	%r2078, %r2078, 4;
	add.s32 	%r2077, %r2077, -4;
	setp.ne.s32 	%p16, %r2077, 0;
	@%p16 bra 	$L__BB7_14;

$L__BB7_23:
	setp.eq.s32 	%p17, %r2080, 0;
	@%p17 bra 	$L__BB7_28;

	mov.u64 	%rd157, _Z5fnt_iPjjbS_;

$L__BB7_25:
	.pragma "nounroll";
	mov.u32 	%r661, 0;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd157;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r661;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd26, [retval0+0];
	} // callseq 11
	setp.eq.s64 	%p18, %rd26, 0;
	@%p18 bra 	$L__BB7_27;

	st.u64 	[%rd26], %rd18;
	st.u32 	[%rd26+8], %r2078;
	mov.u16 	%rs7, 0;
	st.u8 	[%rd26+12], %rs7;
	st.u64 	[%rd26+16], %rd141;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd26;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd20;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r662, [retval0+0];
	} // callseq 12

$L__BB7_27:
	add.s32 	%r2078, %r2078, 1;
	add.s32 	%r2080, %r2080, -1;
	setp.ne.s32 	%p19, %r2080, 0;
	@%p19 bra 	$L__BB7_25;

$L__BB7_28:
	ld.local.u64 	%rd27, [%rd2];
	mov.u32 	%r663, 0;
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r663;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd28, [retval0+0];
	} // callseq 13
	setp.eq.s64 	%p20, %rd28, 0;
	@%p20 bra 	$L__BB7_30;

	st.u64 	[%rd28], %rd17;
	st.u64 	[%rd28+8], %rd19;
	mov.u32 	%r664, -1;
	shl.b32 	%r665, %r664, %r1;
	not.b32 	%r666, %r665;
	st.u32 	[%rd28+16], %r666;
	st.u64 	[%rd28+24], %rd140;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd28;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r667, [retval0+0];
	} // callseq 14

$L__BB7_30:
	@%p10 bra 	$L__BB7_47;

	and.b32  	%r2085, %r1, 3;
	setp.lt.u32 	%p22, %r627, 3;
	mov.u32 	%r2083, 0;
	@%p22 bra 	$L__BB7_42;

	sub.s32 	%r2082, %r1, %r2085;
	mov.u64 	%rd159, _Z5fnt_iPjjbS_;

$L__BB7_33:
	mov.u32 	%r670, 0;
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r670;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd29, [retval0+0];
	} // callseq 15
	setp.eq.s64 	%p23, %rd29, 0;
	@%p23 bra 	$L__BB7_35;

	st.u64 	[%rd29], %rd19;
	st.u32 	[%rd29+8], %r2083;
	mov.u16 	%rs8, 0;
	st.u8 	[%rd29+12], %rs8;
	st.u64 	[%rd29+16], %rd141;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r671, [retval0+0];
	} // callseq 16

$L__BB7_35:
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r670;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd30, [retval0+0];
	} // callseq 17
	setp.eq.s64 	%p24, %rd30, 0;
	@%p24 bra 	$L__BB7_37;

	add.s32 	%r673, %r2083, 1;
	st.u64 	[%rd30], %rd19;
	st.u32 	[%rd30+8], %r673;
	mov.u16 	%rs9, 0;
	st.u8 	[%rd30+12], %rs9;
	st.u64 	[%rd30+16], %rd141;
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd30;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r674, [retval0+0];
	} // callseq 18

$L__BB7_37:
	mov.u32 	%r675, 0;
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r675;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd31, [retval0+0];
	} // callseq 19
	setp.eq.s64 	%p25, %rd31, 0;
	@%p25 bra 	$L__BB7_39;

	add.s32 	%r676, %r2083, 2;
	st.u64 	[%rd31], %rd19;
	st.u32 	[%rd31+8], %r676;
	mov.u16 	%rs10, 0;
	st.u8 	[%rd31+12], %rs10;
	st.u64 	[%rd31+16], %rd141;
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd31;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r677, [retval0+0];
	} // callseq 20

$L__BB7_39:
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd159;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r675;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd32, [retval0+0];
	} // callseq 21
	setp.eq.s64 	%p26, %rd32, 0;
	@%p26 bra 	$L__BB7_41;

	add.s32 	%r679, %r2083, 3;
	st.u64 	[%rd32], %rd19;
	st.u32 	[%rd32+8], %r679;
	mov.u16 	%rs11, 0;
	st.u8 	[%rd32+12], %rs11;
	st.u64 	[%rd32+16], %rd141;
	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd32;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r680, [retval0+0];
	} // callseq 22

$L__BB7_41:
	add.s32 	%r2083, %r2083, 4;
	add.s32 	%r2082, %r2082, -4;
	setp.ne.s32 	%p27, %r2082, 0;
	@%p27 bra 	$L__BB7_33;

$L__BB7_42:
	setp.eq.s32 	%p28, %r2085, 0;
	@%p28 bra 	$L__BB7_47;

	mov.u64 	%rd163, _Z5fnt_iPjjbS_;

$L__BB7_44:
	.pragma "nounroll";
	mov.u32 	%r681, 0;
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd163;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r681;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd33, [retval0+0];
	} // callseq 23
	setp.eq.s64 	%p29, %rd33, 0;
	@%p29 bra 	$L__BB7_46;

	st.u64 	[%rd33], %rd19;
	st.u32 	[%rd33+8], %r2083;
	mov.u16 	%rs12, 0;
	st.u8 	[%rd33+12], %rs12;
	st.u64 	[%rd33+16], %rd141;
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd33;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd27;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r682, [retval0+0];
	} // callseq 24

$L__BB7_46:
	add.s32 	%r2083, %r2083, 1;
	add.s32 	%r2085, %r2085, -1;
	setp.ne.s32 	%p30, %r2085, 0;
	@%p30 bra 	$L__BB7_44;

$L__BB7_47:
	setp.lt.u32 	%p31, %r1, 6;
	and.b32  	%r683, %r1, 1;
	shr.u32 	%r684, %r1, 1;
	add.s32 	%r685, %r684, %r683;
	sub.s32 	%r686, %r1, %r685;
	mov.u32 	%r35, 1;
	shl.b32 	%r687, %r35, %r686;
	selp.b32 	%r688, %r1, %r685, %p31;
	selp.b32 	%r34, 1, %r687, %p31;
	shl.b32 	%r37, %r35, %r688;
	mov.u64 	%rd164, _Z14g_vector_mul_iPjS_S_;
	mov.u32 	%r689, 0;
	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd164;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r34;
	st.param.b32 	[param1+4], %r35;
	st.param.b32 	[param1+8], %r35;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r37;
	st.param.b32 	[param2+4], %r35;
	st.param.b32 	[param2+8], %r35;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r689;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd34, [retval0+0];
	} // callseq 25
	setp.eq.s64 	%p32, %rd34, 0;
	@%p32 bra 	$L__BB7_49;

	st.u64 	[%rd34], %rd18;
	st.u64 	[%rd34+8], %rd19;
	st.u64 	[%rd34+16], %rd18;
	ld.local.u64 	%rd165, [%rd2];
	{ // callseq 26, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd34;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd165;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r690, [retval0+0];
	} // callseq 26

$L__BB7_49:
	ld.local.u64 	%rd35, [%rd2];
	shl.b32 	%r40, %r35, %r1;
	{ // callseq 27, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd152;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r34;
	st.param.b32 	[param1+4], %r35;
	st.param.b32 	[param1+8], %r35;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r37;
	st.param.b32 	[param2+4], %r35;
	st.param.b32 	[param2+8], %r35;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r689;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd36, [retval0+0];
	} // callseq 27
	setp.eq.s64 	%p33, %rd36, 0;
	@%p33 bra 	$L__BB7_51;

	st.u64 	[%rd36], %rd18;
	st.u64 	[%rd36+8], %rd16;
	add.s32 	%r693, %r40, -1;
	st.u32 	[%rd36+16], %r693;
	st.u64 	[%rd36+24], %rd140;
	{ // callseq 28, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r694, [retval0+0];
	} // callseq 28

$L__BB7_51:
	@%p10 bra 	$L__BB7_68;

	and.b32  	%r2090, %r1, 3;
	setp.lt.u32 	%p35, %r627, 3;
	mov.u32 	%r2088, 0;
	@%p35 bra 	$L__BB7_63;

	sub.s32 	%r2087, %r1, %r2090;
	mov.u64 	%rd167, _Z5fnt_iPjjbS_;

$L__BB7_54:
	mov.u32 	%r697, 0;
	{ // callseq 29, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd167;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r697;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd37, [retval0+0];
	} // callseq 29
	setp.eq.s64 	%p36, %rd37, 0;
	@%p36 bra 	$L__BB7_56;

	st.u64 	[%rd37], %rd16;
	st.u32 	[%rd37+8], %r2088;
	mov.u16 	%rs13, 1;
	st.u8 	[%rd37+12], %rs13;
	st.u64 	[%rd37+16], %rd141;
	{ // callseq 30, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd37;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r698, [retval0+0];
	} // callseq 30

$L__BB7_56:
	{ // callseq 31, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd167;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r697;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd38, [retval0+0];
	} // callseq 31
	setp.eq.s64 	%p37, %rd38, 0;
	@%p37 bra 	$L__BB7_58;

	add.s32 	%r700, %r2088, 1;
	st.u64 	[%rd38], %rd16;
	st.u32 	[%rd38+8], %r700;
	mov.u16 	%rs14, 1;
	st.u8 	[%rd38+12], %rs14;
	st.u64 	[%rd38+16], %rd141;
	{ // callseq 32, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd38;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r701, [retval0+0];
	} // callseq 32

$L__BB7_58:
	mov.u32 	%r702, 0;
	{ // callseq 33, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd167;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r702;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd39, [retval0+0];
	} // callseq 33
	setp.eq.s64 	%p38, %rd39, 0;
	@%p38 bra 	$L__BB7_60;

	add.s32 	%r703, %r2088, 2;
	st.u64 	[%rd39], %rd16;
	st.u32 	[%rd39+8], %r703;
	mov.u16 	%rs15, 1;
	st.u8 	[%rd39+12], %rs15;
	st.u64 	[%rd39+16], %rd141;
	{ // callseq 34, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd39;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r704, [retval0+0];
	} // callseq 34

$L__BB7_60:
	{ // callseq 35, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd167;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r702;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd40, [retval0+0];
	} // callseq 35
	setp.eq.s64 	%p39, %rd40, 0;
	@%p39 bra 	$L__BB7_62;

	add.s32 	%r706, %r2088, 3;
	st.u64 	[%rd40], %rd16;
	st.u32 	[%rd40+8], %r706;
	mov.u16 	%rs16, 1;
	st.u8 	[%rd40+12], %rs16;
	st.u64 	[%rd40+16], %rd141;
	{ // callseq 36, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd40;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r707, [retval0+0];
	} // callseq 36

$L__BB7_62:
	add.s32 	%r2088, %r2088, 4;
	add.s32 	%r2087, %r2087, -4;
	setp.ne.s32 	%p40, %r2087, 0;
	@%p40 bra 	$L__BB7_54;

$L__BB7_63:
	setp.eq.s32 	%p41, %r2090, 0;
	@%p41 bra 	$L__BB7_68;

	mov.u64 	%rd171, _Z5fnt_iPjjbS_;

$L__BB7_65:
	.pragma "nounroll";
	mov.u32 	%r708, 0;
	{ // callseq 37, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd171;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r708;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd41, [retval0+0];
	} // callseq 37
	setp.eq.s64 	%p42, %rd41, 0;
	@%p42 bra 	$L__BB7_67;

	st.u64 	[%rd41], %rd16;
	st.u32 	[%rd41+8], %r2088;
	mov.u16 	%rs17, 1;
	st.u8 	[%rd41+12], %rs17;
	st.u64 	[%rd41+16], %rd141;
	{ // callseq 38, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd41;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r709, [retval0+0];
	} // callseq 38

$L__BB7_67:
	add.s32 	%r2088, %r2088, 1;
	add.s32 	%r2090, %r2090, -1;
	setp.ne.s32 	%p43, %r2090, 0;
	@%p43 bra 	$L__BB7_65;

$L__BB7_68:
	mov.u64 	%rd172, _Z7end_fntPjjS_;
	mov.u32 	%r710, 0;
	{ // callseq 39, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd172;
	.param .align 4 .b8 param1[12];
	st.param.b32 	[param1+0], %r6;
	st.param.b32 	[param1+4], %r7;
	st.param.b32 	[param1+8], %r7;
	.param .align 4 .b8 param2[12];
	st.param.b32 	[param2+0], %r9;
	st.param.b32 	[param2+4], %r7;
	st.param.b32 	[param2+8], %r7;
	.param .b32 param3;
	st.param.b32 	[param3+0], %r710;
	.param .b64 retval0;
	call.uni (retval0), 
	cudaGetParameterBufferV2, 
	(
	param0, 
	param1, 
	param2, 
	param3
	);
	ld.param.b64 	%rd42, [retval0+0];
	} // callseq 39
	setp.eq.s64 	%p44, %rd42, 0;
	@%p44 bra 	$L__BB7_78;

	st.u64 	[%rd42], %rd16;
	st.u32 	[%rd42+8], %r40;
	st.u64 	[%rd42+16], %rd142;
	{ // callseq 40, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd42;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd35;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaLaunchDeviceV2, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r711, [retval0+0];
	} // callseq 40

$L__BB7_78:
	ld.local.u64 	%rd181, [%rd2];
	{ // callseq 49, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd181;
	.param .b32 retval0;
	call.uni (retval0), 
	cudaStreamDestroy, 
	(
	param0
	);
	ld.param.b32 	%r734, [retval0+0];
	} // callseq 49

$L__BB7_380:
	ret;

}
	// .globl	_Z8build_n1PjS_S_S_S_
.visible .entry _Z8build_n1PjS_S_S_S_(
	.param .u64 _Z8build_n1PjS_S_S_S__param_0,
	.param .u64 _Z8build_n1PjS_S_S_S__param_1,
	.param .u64 _Z8build_n1PjS_S_S_S__param_2,
	.param .u64 _Z8build_n1PjS_S_S_S__param_3,
	.param .u64 _Z8build_n1PjS_S_S_S__param_4
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<16>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd2, [_Z8build_n1PjS_S_S_S__param_0];
	ld.param.u64 	%rd3, [_Z8build_n1PjS_S_S_S__param_1];
	ld.param.u64 	%rd4, [_Z8build_n1PjS_S_S_S__param_2];
	ld.param.u64 	%rd5, [_Z8build_n1PjS_S_S_S__param_3];
	ld.param.u64 	%rd6, [_Z8build_n1PjS_S_S_S__param_4];
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %ctaid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r9, %r7, %r6, %r8;
	cvt.u64.u32 	%rd1, %r9;
	cvta.to.global.u64 	%rd7, %rd5;
	mul.wide.u32 	%rd8, %r9, 4;
	add.s64 	%rd9, %rd7, %rd8;
	cvta.to.global.u64 	%rd10, %rd4;
	add.s64 	%rd11, %rd10, %rd8;
	ld.global.u32 	%r10, [%rd11];
	cvta.to.global.u64 	%rd12, %rd3;
	mul.wide.u32 	%rd13, %r10, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.u32 	%r11, [%rd14];
	cvta.to.global.u64 	%rd15, %rd6;
	mul.wide.u32 	%rd16, %r11, 4;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.u32 	%r1, [%rd9];
	setp.eq.s32 	%p1, %r1, 65536;
	ld.global.u32 	%r2, [%rd17];
	setp.eq.s32 	%p2, %r2, 65536;
	and.pred  	%p3, %p1, %p2;
	mov.u32 	%r15, 1;
	@%p3 bra 	$L__BB8_2;

	mul.lo.s32 	%r12, %r2, %r1;
	mul.wide.u32 	%rd18, %r12, -65535;
	shr.u64 	%rd19, %rd18, 48;
	cvt.u32.u64 	%r13, %rd19;
	mul.lo.s32 	%r14, %r13, 65537;
	sub.s32 	%r15, %r12, %r14;

$L__BB8_2:
	cvta.to.global.u64 	%rd20, %rd2;
	shl.b64 	%rd21, %rd1, 2;
	add.s64 	%rd22, %rd20, %rd21;
	st.global.u32 	[%rd22], %r15;
	ret;

}
	// .globl	_Z8build_n2PjS_S_
.visible .entry _Z8build_n2PjS_S_(
	.param .u64 _Z8build_n2PjS_S__param_0,
	.param .u64 _Z8build_n2PjS_S__param_1,
	.param .u64 _Z8build_n2PjS_S__param_2
)
{
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd1, [_Z8build_n2PjS_S__param_0];
	ld.param.u64 	%rd2, [_Z8build_n2PjS_S__param_1];
	ld.param.u64 	%rd3, [_Z8build_n2PjS_S__param_2];
	cvta.to.global.u64 	%rd4, %rd1;
	cvta.to.global.u64 	%rd5, %rd3;
	cvta.to.global.u64 	%rd6, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mul.wide.u32 	%rd7, %r4, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r5, [%rd8];
	add.s64 	%rd9, %rd5, %rd7;
	ld.global.u32 	%r6, [%rd9];
	mul.wide.u32 	%rd10, %r6, 4;
	add.s64 	%rd11, %rd4, %rd10;
	st.global.u32 	[%rd11], %r5;
	ret;

}
	// .globl	_Z8build_n3PjS_
.visible .entry _Z8build_n3PjS_(
	.param .u64 _Z8build_n3PjS__param_0,
	.param .u64 _Z8build_n3PjS__param_1
)
{
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [_Z8build_n3PjS__param_0];
	ld.param.u64 	%rd2, [_Z8build_n3PjS__param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r1, %r2, %r3;
	mul.wide.u32 	%rd5, %r4, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r5, [%rd6+4];
	mov.u32 	%r6, 65537;
	sub.s32 	%r7, %r6, %r5;
	mul.wide.u32 	%rd7, %r7, -65535;
	shr.u64 	%rd8, %rd7, 48;
	cvt.u32.u64 	%r8, %rd8;
	mul.lo.s32 	%r9, %r8, 65537;
	sub.s32 	%r10, %r7, %r9;
	add.s64 	%rd9, %rd3, %rd5;
	st.global.u32 	[%rd9], %r10;
	ret;

}

