Information: Updating design information... (UID-85)
Warning: Design 'rfile' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rfile
Version: U-2022.12
Date   : Mon Jul 31 02:31:39 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: osu018_stdcells
Wire Load Model Mode: top

  Startpoint: rf_reg[0][9]
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: rf_reg[0][9]
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.25       0.25
  clock network delay (ideal)              0.00       0.25
  rf_reg[0][9]/CLK (DFFNEGX1)              0.00 #     0.25 f
  rf_reg[0][9]/Q (DFFNEGX1)                0.17       0.42 r
  U2167/Y (NAND2X1)                        0.05       0.46 f
  U2166/Y (OAI21X1)                        0.06       0.53 r
  rf_reg[0][9]/D (DFFNEGX1)                0.00       0.53 r
  data arrival time                                   0.53

  clock clk (fall edge)                    0.75       0.75
  clock network delay (ideal)              0.00       0.75
  rf_reg[0][9]/CLK (DFFNEGX1)              0.00       0.75 f
  library setup time                      -0.18       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.04


1
