INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Core
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:267]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:268]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:269]
WARNING: [VRFC 10-3380] identifier 'read_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:404]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:537]
WARNING: [VRFC 10-3380] identifier 'write_cntr' is used before its declaration [C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/FFT_Core.v:538]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/imports/new/codec_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module codec_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/coeff_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/dsp_25x18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dsp_25x18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/fft_to_dB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_to_dB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/log2_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module log2_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/mul_24x24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_24x24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sources_1/new/smpl_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smpl_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/test_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcell/Desktop/BME/MSc/LogTerv/LogTervHF/LogTervHF.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
