<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: nds_sync_fifo_data</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_nds_sync_fifo_data'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_nds_sync_fifo_data')">nds_sync_fifo_data</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.43</td>
<td class="s10 cl rt"><a href="mod15.html#Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod15.html#Cond" > 96.88</a></td>
<td class="s9 cl rt"><a href="mod15.html#Toggle" > 98.41</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/dashboard_up_sram_fcb/gemini/DV/unit_level/sram_verif_env/results/../../../../design/ip/Andes_N22/andes_ip/macro/nds_sync_fifo_data.v')">/nfs_project/gemini/DV/mahmood/dashboard_up_sram_fcb/gemini/DV/unit_level/sram_verif_env/results/../../../../design/ip/Andes_N22/andes_ip/macro/nds_sync_fifo_data.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_38"  onclick="showContent('inst_tag_38')">testbench.sram_inst.bank1_cntl.ar_cntl_fifo</a></td>
<td class="s9 cl rt"> 92.47</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_38_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_38_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_38_Toggle" > 96.15</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_41"  onclick="showContent('inst_tag_41')">testbench.sram_inst.bank2_cntl.aw_cntl_fifo</a></td>
<td class="s9 cl rt"> 92.47</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_41_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_41_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_41_Toggle" > 96.15</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_37"  onclick="showContent('inst_tag_37')">testbench.sram_inst.bank1_cntl.aw_cntl_fifo</a></td>
<td class="s9 cl rt"> 92.65</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_37_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_37_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_37_Toggle" > 96.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_43"  onclick="showContent('inst_tag_43')">testbench.sram_inst.bank2_cntl.w_data_fifo</a></td>
<td class="s9 cl rt"> 93.19</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_43_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_43_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_43_Toggle" > 98.32</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_47"  onclick="showContent('inst_tag_47')">testbench.sram_inst.bank3_cntl.w_data_fifo</a></td>
<td class="s9 cl rt"> 93.19</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_47_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_47_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_47_Toggle" > 98.32</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_39"  onclick="showContent('inst_tag_39')">testbench.sram_inst.bank1_cntl.w_data_fifo</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_39_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_39_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_39_Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_45"  onclick="showContent('inst_tag_45')">testbench.sram_inst.bank3_cntl.aw_cntl_fifo</a></td>
<td class="s9 cl rt"> 94.73</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_45_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_45_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_45_Toggle" > 96.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_46"  onclick="showContent('inst_tag_46')">testbench.sram_inst.bank3_cntl.ar_cntl_fifo</a></td>
<td class="s9 cl rt"> 94.73</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_46_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_46_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_46_Toggle" > 96.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_42"  onclick="showContent('inst_tag_42')">testbench.sram_inst.bank2_cntl.ar_cntl_fifo</a></td>
<td class="s9 cl rt"> 94.92</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_42_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_42_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_42_Toggle" > 97.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_36"  onclick="showContent('inst_tag_36')">testbench.sram_inst.bank0_cntl.r_data_fifo</a></td>
<td class="s9 cl rt"> 94.96</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_36_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_36_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_36_Toggle" > 97.39</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_44"  onclick="showContent('inst_tag_44')">testbench.sram_inst.bank2_cntl.r_data_fifo</a></td>
<td class="s9 cl rt"> 94.96</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_44_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_44_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_44_Toggle" > 97.39</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_40"  onclick="showContent('inst_tag_40')">testbench.sram_inst.bank1_cntl.r_data_fifo</a></td>
<td class="s9 cl rt"> 95.11</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_40_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_40_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_40_Toggle" > 97.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_48"  onclick="showContent('inst_tag_48')">testbench.sram_inst.bank3_cntl.r_data_fifo</a></td>
<td class="s9 cl rt"> 95.11</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_48_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_48_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_48_Toggle" > 97.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_33"  onclick="showContent('inst_tag_33')">testbench.sram_inst.bank0_cntl.aw_cntl_fifo</a></td>
<td class="s9 cl rt"> 97.00</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_33_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_33_Cond" > 93.75</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_33_Toggle" > 97.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_34"  onclick="showContent('inst_tag_34')">testbench.sram_inst.bank0_cntl.ar_cntl_fifo</a></td>
<td class="s9 cl rt"> 97.00</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_34_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_34_Cond" > 93.75</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_34_Toggle" > 97.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod15.html#inst_tag_35"  onclick="showContent('inst_tag_35')">testbench.sram_inst.bank0_cntl.w_data_fifo</a></td>
<td class="s9 cl rt"> 99.72</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_35_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_35_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_35_Toggle" > 99.16</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_38'>
<hr>
<a name="inst_tag_38"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_38" >testbench.sram_inst.bank1_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.47</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_38_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_38_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_38_Toggle" > 96.15</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.47</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 96.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_2" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_41'>
<hr>
<a name="inst_tag_41"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_41" >testbench.sram_inst.bank2_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.47</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_41_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_41_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_41_Toggle" > 96.15</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.47</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 96.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_3" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_37'>
<hr>
<a name="inst_tag_37"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_37" >testbench.sram_inst.bank1_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.65</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_37_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_37_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_37_Toggle" > 96.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 96.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_2" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43'>
<hr>
<a name="inst_tag_43"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_43" >testbench.sram_inst.bank2_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_43_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_43_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_43_Toggle" > 98.32</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 98.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_3" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_47'>
<hr>
<a name="inst_tag_47"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_47" >testbench.sram_inst.bank3_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_47_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_47_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_47_Toggle" > 98.32</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 98.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_4" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39'>
<hr>
<a name="inst_tag_39"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_39" >testbench.sram_inst.bank1_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_39_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_39_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_39_Toggle" > 98.74</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 98.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_2" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_45'>
<hr>
<a name="inst_tag_45"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_45" >testbench.sram_inst.bank3_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.73</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_45_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_45_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_45_Toggle" > 96.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s9 cl rt"> 96.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_4" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_46'>
<hr>
<a name="inst_tag_46"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_46" >testbench.sram_inst.bank3_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.73</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_46_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_46_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_46_Toggle" > 96.70</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s9 cl rt"> 96.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_4" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_42'>
<hr>
<a name="inst_tag_42"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_42" >testbench.sram_inst.bank2_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.92</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_42_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_42_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_42_Toggle" > 97.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.92</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s9 cl rt"> 97.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_3" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_36'>
<hr>
<a name="inst_tag_36"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_36" >testbench.sram_inst.bank0_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_36_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_36_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_36_Toggle" > 97.39</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s9 cl rt"> 97.39</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_1" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44'>
<hr>
<a name="inst_tag_44"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_44" >testbench.sram_inst.bank2_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_44_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_44_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_44_Toggle" > 97.39</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s9 cl rt"> 97.39</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_3" >bank2_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_40'>
<hr>
<a name="inst_tag_40"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_40" >testbench.sram_inst.bank1_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_40_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_40_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_40_Toggle" > 97.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s9 cl rt"> 97.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_2" >bank1_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_48'>
<hr>
<a name="inst_tag_48"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_48" >testbench.sram_inst.bank3_cntl.r_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_48_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod15.html#inst_tag_48_Cond" > 87.50</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_48_Toggle" > 97.83</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s9 cl rt"> 97.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_4" >bank3_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33'>
<hr>
<a name="inst_tag_33"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_33" >testbench.sram_inst.bank0_cntl.aw_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.00</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_33_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_33_Cond" > 93.75</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_33_Toggle" > 97.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s9 cl rt"> 97.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_1" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34'>
<hr>
<a name="inst_tag_34"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_34" >testbench.sram_inst.bank0_cntl.ar_cntl_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.00</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_34_Line" >100.00</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_34_Cond" > 93.75</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_34_Toggle" > 97.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s9 cl rt"> 97.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_1" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_35'>
<hr>
<a name="inst_tag_35"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_35" >testbench.sram_inst.bank0_cntl.w_data_fifo</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.72</td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_35_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod15.html#inst_tag_35_Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod15.html#inst_tag_35_Toggle" > 99.16</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 99.72</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 99.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1.html#inst_tag_1" >bank0_cntl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_nds_sync_fifo_data'>
<a name="Line"></a>
Line Coverage for Module : <a name="261268357"></a>
<a href="mod15.html" >nds_sync_fifo_data</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="330185389"></a>
<a href="mod15.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=30,FIFO_DEPTH=8,POINTER_INDEX_WIDTH=4 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 97.00</td>
<td class="s9 cl rt"> 93.75</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_33_Cond" >testbench.sram_inst.bank0_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 97.00</td>
<td class="s9 cl rt"> 93.75</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_34_Cond" >testbench.sram_inst.bank0_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 92.65</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_37_Cond" >testbench.sram_inst.bank1_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 92.47</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_38_Cond" >testbench.sram_inst.bank1_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 92.47</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_41_Cond" >testbench.sram_inst.bank2_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 94.92</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_42_Cond" >testbench.sram_inst.bank2_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 94.73</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_45_Cond" >testbench.sram_inst.bank3_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 94.73</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_46_Cond" >testbench.sram_inst.bank3_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="241446323"></a>
<a href="mod15.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=41,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 + DATA_WIDTH=39,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 99.72</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_35_Cond" >testbench.sram_inst.bank0_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_39_Cond" >testbench.sram_inst.bank1_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_43_Cond" >testbench.sram_inst.bank2_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s8 cl rt"> 81.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_47_Cond" >testbench.sram_inst.bank3_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_36_Cond" >testbench.sram_inst.bank0_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_40_Cond" >testbench.sram_inst.bank1_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_44_Cond" >testbench.sram_inst.bank2_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s8 cl rt"> 87.50</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_48_Cond" >testbench.sram_inst.bank3_cntl.r_data_fifo</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="330185389"></a>
<a href="mod15.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=30,FIFO_DEPTH=8,POINTER_INDEX_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.00</td>
<td class="s9 cl rt"> 97.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_33_Toggle" >testbench.sram_inst.bank0_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 97.00</td>
<td class="s9 cl rt"> 97.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_34_Toggle" >testbench.sram_inst.bank0_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.65</td>
<td class="s9 cl rt"> 96.70</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_37_Toggle" >testbench.sram_inst.bank1_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.47</td>
<td class="s9 cl rt"> 96.15</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_38_Toggle" >testbench.sram_inst.bank1_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.47</td>
<td class="s9 cl rt"> 96.15</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_41_Toggle" >testbench.sram_inst.bank2_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 94.92</td>
<td class="s9 cl rt"> 97.25</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_42_Toggle" >testbench.sram_inst.bank2_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 94.73</td>
<td class="s9 cl rt"> 96.70</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_45_Toggle" >testbench.sram_inst.bank3_cntl.aw_cntl_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 94.73</td>
<td class="s9 cl rt"> 96.70</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_46_Toggle" >testbench.sram_inst.bank3_cntl.ar_cntl_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">178</td>
<td class="rt">97.80 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">134</td>
<td class="rt">97.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">67</td>
<td class="rt">97.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">67</td>
<td class="rt">97.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1392082608"></a>
<a href="mod15.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=39,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s9 cl rt"> 97.39</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_36_Toggle" >testbench.sram_inst.bank0_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s9 cl rt"> 97.83</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_40_Toggle" >testbench.sram_inst.bank1_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 94.96</td>
<td class="s9 cl rt"> 97.39</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_44_Toggle" >testbench.sram_inst.bank2_cntl.r_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s9 cl rt"> 97.83</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_48_Toggle" >testbench.sram_inst.bank3_cntl.r_data_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">226</td>
<td class="rt">98.26 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">113</td>
<td class="rt">98.26 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">113</td>
<td class="rt">98.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">170</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="551002745"></a>
<a href="mod15.html" >nds_sync_fifo_data ( parameter DATA_WIDTH=41,FIFO_DEPTH=16,POINTER_INDEX_WIDTH=5 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 99.72</td>
<td class="s9 cl rt"> 99.16</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_35_Toggle" >testbench.sram_inst.bank0_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.33</td>
<td class="s9 cl rt"> 98.74</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_39_Toggle" >testbench.sram_inst.bank1_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s9 cl rt"> 98.32</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_43_Toggle" >testbench.sram_inst.bank2_cntl.w_data_fifo</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.19</td>
<td class="s9 cl rt"> 98.32</td>
</tr></table>
<span class=inst><a href="mod15.html#inst_tag_47_Toggle" >testbench.sram_inst.bank3_cntl.w_data_fifo</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">15</td>
<td class="rt">88.24 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">236</td>
<td class="rt">99.16 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">119</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">117</td>
<td class="rt">98.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">180</td>
<td class="rt">98.90 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">91</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_38'>
<a name="inst_tag_38_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_38" >testbench.sram_inst.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_38_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_38" >testbench.sram_inst.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_38_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_38" >testbench.sram_inst.bank1_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">175</td>
<td class="rt">96.15 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">131</td>
<td class="rt">94.93 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">65</td>
<td class="rt">94.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_41'>
<a name="inst_tag_41_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_41" >testbench.sram_inst.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_41_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_41" >testbench.sram_inst.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_41_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_41" >testbench.sram_inst.bank2_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">175</td>
<td class="rt">96.15 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">131</td>
<td class="rt">94.93 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">65</td>
<td class="rt">94.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37'>
<a name="inst_tag_37_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_37" >testbench.sram_inst.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_37_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_37" >testbench.sram_inst.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_37" >testbench.sram_inst.bank1_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">176</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">132</td>
<td class="rt">95.65 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_43'>
<a name="inst_tag_43_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_43" >testbench.sram_inst.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_43_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_43" >testbench.sram_inst.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_43_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_43" >testbench.sram_inst.bank2_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">234</td>
<td class="rt">98.32 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">118</td>
<td class="rt">99.16 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">116</td>
<td class="rt">97.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">178</td>
<td class="rt">97.80 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">90</td>
<td class="rt">98.90 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_47'>
<a name="inst_tag_47_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_47" >testbench.sram_inst.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_47_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_47" >testbench.sram_inst.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_47_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_47" >testbench.sram_inst.bank3_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">234</td>
<td class="rt">98.32 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">118</td>
<td class="rt">99.16 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">116</td>
<td class="rt">97.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">178</td>
<td class="rt">97.80 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">90</td>
<td class="rt">98.90 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39'>
<a name="inst_tag_39_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_39" >testbench.sram_inst.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_39_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_39" >testbench.sram_inst.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_39" >testbench.sram_inst.bank1_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">235</td>
<td class="rt">98.74 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">118</td>
<td class="rt">99.16 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">117</td>
<td class="rt">98.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">179</td>
<td class="rt">98.35 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">90</td>
<td class="rt">98.90 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_45'>
<a name="inst_tag_45_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_45" >testbench.sram_inst.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_45_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_45" >testbench.sram_inst.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_45_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_45" >testbench.sram_inst.bank3_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">176</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">132</td>
<td class="rt">95.65 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">67</td>
<td class="rt">97.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">65</td>
<td class="rt">94.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_46'>
<a name="inst_tag_46_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_46" >testbench.sram_inst.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_46_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_46" >testbench.sram_inst.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_46_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_46" >testbench.sram_inst.bank3_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">13</td>
<td class="rt">76.47 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">176</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">132</td>
<td class="rt">95.65 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_42'>
<a name="inst_tag_42_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_42" >testbench.sram_inst.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_42_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_42" >testbench.sram_inst.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_42_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_42" >testbench.sram_inst.bank2_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">177</td>
<td class="rt">97.25 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">133</td>
<td class="rt">96.38 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">67</td>
<td class="rt">97.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_36'>
<a name="inst_tag_36_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_36" >testbench.sram_inst.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_36_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_36" >testbench.sram_inst.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_36_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_36" >testbench.sram_inst.bank0_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">224</td>
<td class="rt">97.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">113</td>
<td class="rt">98.26 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">111</td>
<td class="rt">96.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">168</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">83</td>
<td class="rt">95.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_44'>
<a name="inst_tag_44_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_44" >testbench.sram_inst.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_44_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_44" >testbench.sram_inst.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_44_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_44" >testbench.sram_inst.bank2_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">224</td>
<td class="rt">97.39 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">113</td>
<td class="rt">98.26 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">111</td>
<td class="rt">96.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">168</td>
<td class="rt">96.55 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">83</td>
<td class="rt">95.40 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_40'>
<a name="inst_tag_40_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_40" >testbench.sram_inst.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_40_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_40" >testbench.sram_inst.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_40_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_40" >testbench.sram_inst.bank1_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">225</td>
<td class="rt">97.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">113</td>
<td class="rt">98.26 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">112</td>
<td class="rt">97.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">169</td>
<td class="rt">97.13 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">84</td>
<td class="rt">96.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_48'>
<a name="inst_tag_48_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_48" >testbench.sram_inst.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_48_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_48" >testbench.sram_inst.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>16</td><td>14</td><td>87.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_48_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_48" >testbench.sram_inst.bank3_cntl.r_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">230</td>
<td class="rt">225</td>
<td class="rt">97.83 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">115</td>
<td class="rt">113</td>
<td class="rt">98.26 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">115</td>
<td class="rt">112</td>
<td class="rt">97.39 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">174</td>
<td class="rt">169</td>
<td class="rt">97.13 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">87</td>
<td class="rt">85</td>
<td class="rt">97.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">87</td>
<td class="rt">84</td>
<td class="rt">96.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[32]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[38:34]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[38:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33'>
<a name="inst_tag_33_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_33" >testbench.sram_inst.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_33_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_33" >testbench.sram_inst.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_33" >testbench.sram_inst.bank0_cntl.aw_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">177</td>
<td class="rt">97.25 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">133</td>
<td class="rt">96.38 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">67</td>
<td class="rt">97.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34'>
<a name="inst_tag_34_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_34" >testbench.sram_inst.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_34_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_34" >testbench.sram_inst.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>16</td><td>15</td><td>93.75</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_34_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_34" >testbench.sram_inst.bank0_cntl.ar_cntl_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">14</td>
<td class="rt">82.35 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">177</td>
<td class="rt">97.25 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">138</td>
<td class="rt">133</td>
<td class="rt">96.38 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">69</td>
<td class="rt">67</td>
<td class="rt">97.10 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">69</td>
<td class="rt">66</td>
<td class="rt">95.65 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">44</td>
<td class="rt">44</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">22</td>
<td class="rt">22</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[28:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[29]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[29:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_35'>
<a name="inst_tag_35_Line"></a>
<b>Line Coverage for Instance : <a href="mod15.html#inst_tag_35" >testbench.sram_inst.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>17</td><td>17</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>55</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>68</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>76</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>84</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>99</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>107</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
54                      begin
55         1/1          	if (wr &amp;&amp; !full)
56         1/1          	    mem[index] &lt;= wr_data;
                        MISSING_ELSE
57                      end
58                      
59                      `ifdef NO_TIMESCALE
60                      assign next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
61                      `else
62                      assign #1 next_wr_ptr = ( (wr &amp;&amp; !full) ? wr_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : wr_ptr);
63                      `endif
64                      
65                      
66                      always @(negedge w_reset_n or posedge w_clk)
67                      begin
68         1/1               if (!w_reset_n)
69         1/1          	     wr_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
70                           else
71         1/1          	     wr_ptr &lt;= next_wr_ptr;
72                      end
73                      
74                      always @(negedge w_reset_n or posedge w_clk)
75                      begin
76         1/1               if (!w_reset_n)
77         1/1                  w_clk_empty &lt;= 1'b1;
78                           else
79         1/1                  w_clk_empty &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-1:0] == rd_ptr[POINTER_INDEX_WIDTH-1:0]);
80                      end
81                      
82                      always @(negedge w_reset_n or posedge w_clk)
83                      begin
84         1/1               if (!w_reset_n)
85         1/1                  full &lt;= 1'b0;
86                           else
87         1/1                  full &lt;= (next_wr_ptr[POINTER_INDEX_WIDTH-2:0] == rd_ptr[POINTER_INDEX_WIDTH-2:0]) &amp;&amp;
88                                      (next_wr_ptr[POINTER_INDEX_WIDTH-1] != rd_ptr[POINTER_INDEX_WIDTH-1]);
89                      end
90                      
91                      
92                      `ifdef NO_TIMESCALE
93                      assign next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
94                      `else
95                      assign #1 next_rd_ptr = ( (rd &amp;&amp; !empty) ? rd_ptr + { {(POINTER_INDEX_WIDTH-1) {1'b0} }, 1'b1 } : rd_ptr);
96                      `endif
97                      always @(negedge r_reset_n or posedge r_clk)
98                      begin
99         1/1               if (!r_reset_n)
100        1/1          	rd_ptr &lt;=  { POINTER_INDEX_WIDTH { 1'b0 }};
101                          else
102        1/1          	rd_ptr &lt;= next_rd_ptr;
103                     end
104                     
105                     always @(negedge r_reset_n or posedge r_clk)
106                     begin
107        1/1               if (!r_reset_n)
108        1/1                  empty &lt;= 1'b1;
109                          else
110        1/1                  empty &lt;= (next_rd_ptr[POINTER_INDEX_WIDTH-1:0] == wr_ptr[POINTER_INDEX_WIDTH-1:0]);
</pre>
<hr>
<a name="inst_tag_35_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod15.html#inst_tag_35" >testbench.sram_inst.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       55
 EXPRESSION (wr &amp;&amp; ((!full)))
             -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 EXPRESSION ((wr &amp;&amp; ((!full))) ? ((wr_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : wr_ptr)
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62
 SUB-EXPRESSION (wr &amp;&amp; ((!full)))
                 -1    ----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       87
 EXPRESSION 
 Number  Term
      1  (next_wr_ptr[(POINTER_INDEX_WIDTH - 2):0] == rd_ptr[(POINTER_INDEX_WIDTH - 2):0]) &amp;&amp; 
      2  (next_wr_ptr[(POINTER_INDEX_WIDTH - 1)] != rd_ptr[(POINTER_INDEX_WIDTH - 1)]))
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 EXPRESSION ((rd &amp;&amp; ((!empty))) ? ((rd_ptr + {{(POINTER_INDEX_WIDTH - 1) {1'b0}}, 1'b1})) : rd_ptr)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       95
 SUB-EXPRESSION (rd &amp;&amp; ((!empty)))
                 -1    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_35_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod15.html#inst_tag_35" >testbench.sram_inst.bank0_cntl.w_data_fifo</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">15</td>
<td class="rt">88.24 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">238</td>
<td class="rt">236</td>
<td class="rt">99.16 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">119</td>
<td class="rt">119</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">119</td>
<td class="rt">117</td>
<td class="rt">98.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">180</td>
<td class="rt">98.90 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">91</td>
<td class="rt">100.00</td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">89</td>
<td class="rt">97.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>w_clk_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_rd_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>next_wr_ptr[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>index[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_33">
    <li>
      <a href="#inst_tag_33_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_34">
    <li>
      <a href="#inst_tag_34_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_34_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_35">
    <li>
      <a href="#inst_tag_35_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_35_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_35_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_36">
    <li>
      <a href="#inst_tag_36_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_36_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_36_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_37">
    <li>
      <a href="#inst_tag_37_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_38">
    <li>
      <a href="#inst_tag_38_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_38_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_38_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_39">
    <li>
      <a href="#inst_tag_39_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_40">
    <li>
      <a href="#inst_tag_40_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_40_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_40_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_41">
    <li>
      <a href="#inst_tag_41_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_41_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_41_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_42">
    <li>
      <a href="#inst_tag_42_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_42_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_42_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_43">
    <li>
      <a href="#inst_tag_43_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_43_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_44">
    <li>
      <a href="#inst_tag_44_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_44_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_45">
    <li>
      <a href="#inst_tag_45_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_45_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_45_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_46">
    <li>
      <a href="#inst_tag_46_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_46_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_46_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_47">
    <li>
      <a href="#inst_tag_47_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_47_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_47_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_48">
    <li>
      <a href="#inst_tag_48_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_48_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_48_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_nds_sync_fifo_data">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
