/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  reg [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[104] & in_data[141]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_3z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z | in_data[84]) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_1z = ~((in_data[24] | celloutsig_0_0z) & (in_data[4] | in_data[11]));
  assign celloutsig_1_13z = { celloutsig_1_3z[7:0], celloutsig_1_11z, celloutsig_1_0z } + in_data[169:160];
  assign celloutsig_1_18z = { celloutsig_1_5z[10:6], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z } == { celloutsig_1_4z[4:1], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_17z = in_data[50:18] == { in_data[13:2], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[45:44], celloutsig_0_1z } == { in_data[42:41], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[144:131] === in_data[131:118];
  assign celloutsig_0_0z = in_data[47:43] > in_data[35:31];
  assign celloutsig_0_6z = { in_data[95:87], celloutsig_0_1z, celloutsig_0_1z } > { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[7:0], celloutsig_1_0z, celloutsig_1_0z } < { celloutsig_1_5z[8:0], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_0_10z = celloutsig_0_5z & ~(celloutsig_0_6z);
  assign celloutsig_0_13z = in_data[16] & ~(celloutsig_0_6z);
  assign celloutsig_0_20z = celloutsig_0_17z & ~(celloutsig_0_17z);
  assign celloutsig_1_10z = celloutsig_1_6z & ~(celloutsig_1_1z);
  assign celloutsig_1_11z = celloutsig_1_1z & ~(in_data[140]);
  assign celloutsig_1_14z = { in_data[183:180], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z } % { 1'h1, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_1_3z = { in_data[165:158], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[107:106], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z = - { in_data[40], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_4z = - { celloutsig_1_3z[6:3], celloutsig_1_2z };
  assign celloutsig_1_7z = - { celloutsig_1_5z[5:4], celloutsig_1_6z };
  assign celloutsig_0_3z = & in_data[77:63];
  assign celloutsig_1_19z = ~^ celloutsig_1_13z;
  assign celloutsig_0_14z = ^ { celloutsig_0_11z[1:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_1_0z = ^ in_data[119:116];
  assign celloutsig_1_15z = { celloutsig_1_14z[9:8], celloutsig_1_2z } <<< celloutsig_1_3z[6:4];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_1z } <<< in_data[163:153];
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 5'h00;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_9z[5:3], celloutsig_0_4z, celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_19z = 3'h0;
    else if (celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_9z[0], celloutsig_0_4z, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
