<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Basic_Computer.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ALU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ALU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ALU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ALU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ALU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Data_Subsystem.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Data_Subsystem.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Data_Subsystem.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Subsystem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Data_Subsystem.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Data_Subsystem.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Data_Subsystem.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Data_Subsystem_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_Subsystem_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Subsystem_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Data_Subsystem_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Data_Subsystem_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Extender.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Extender.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Extender.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoryTest.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MemoryTest.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MemoryTest.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoryTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MemoryTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MemoryTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MemoryTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg_File.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg_File.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg_File.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Switch32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Switch32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Switch32.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1494636272" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-7950462353738718727" xil_pn:start_ts="1494636271">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494609329" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1494609329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494798407" xil_pn:in_ck="2457237300411861664" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1494798407">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Data_Subsystem.v"/>
      <outfile xil_pn:name="Extender.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MemoryTest.v"/>
      <outfile xil_pn:name="Mux24.v"/>
      <outfile xil_pn:name="Mux32.v"/>
      <outfile xil_pn:name="Reg.v"/>
      <outfile xil_pn:name="Reg_File.v"/>
      <outfile xil_pn:name="Register24.v"/>
      <outfile xil_pn:name="Register4.v"/>
      <outfile xil_pn:name="Switch32.v"/>
    </transform>
    <transform xil_pn:end_ts="1494787531" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4637862171933570416" xil_pn:start_ts="1494787531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494787531" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2180619441745917650" xil_pn:start_ts="1494787531">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494636166" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5898797752510489169" xil_pn:start_ts="1494636166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494798417" xil_pn:in_ck="2457237300411861664" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1494798417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Data_Subsystem.v"/>
      <outfile xil_pn:name="Extender.v"/>
      <outfile xil_pn:name="Memory.v"/>
      <outfile xil_pn:name="MemoryTest.v"/>
      <outfile xil_pn:name="Mux24.v"/>
      <outfile xil_pn:name="Mux32.v"/>
      <outfile xil_pn:name="Reg.v"/>
      <outfile xil_pn:name="Reg_File.v"/>
      <outfile xil_pn:name="Register24.v"/>
      <outfile xil_pn:name="Register4.v"/>
      <outfile xil_pn:name="Switch32.v"/>
    </transform>
    <transform xil_pn:end_ts="1494798419" xil_pn:in_ck="2457237300411861664" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2340920150470382047" xil_pn:start_ts="1494798417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoryTest_beh.prj"/>
      <outfile xil_pn:name="MemoryTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1494798419" xil_pn:in_ck="5299247604727458983" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2842832889961586404" xil_pn:start_ts="1494798419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MemoryTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1494609393" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1494609393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494636061" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5883395591586834657" xil_pn:start_ts="1494636061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494636061" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5898797752510489169" xil_pn:start_ts="1494636061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494609393" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1494609393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494636061" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6426103535158417377" xil_pn:start_ts="1494636061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494609393" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1494609393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494636061" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3383357839621545691" xil_pn:start_ts="1494636061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494798415" xil_pn:in_ck="2457237300411861664" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="655089351203665496" xil_pn:start_ts="1494798409">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="Data_Subsystem.lso"/>
      <outfile xil_pn:name="Data_Subsystem.ngr"/>
      <outfile xil_pn:name="Data_Subsystem.prj"/>
      <outfile xil_pn:name="Data_Subsystem.syr"/>
      <outfile xil_pn:name="Data_Subsystem.xst"/>
      <outfile xil_pn:name="Data_Subsystem_stx_beh.prj"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1494636064" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="534973992323073098" xil_pn:start_ts="1494636064">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494609403" xil_pn:in_ck="87022287528" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3249952641659547410" xil_pn:start_ts="1494609398">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="ALU.bld"/>
      <outfile xil_pn:name="ALU.ngd"/>
      <outfile xil_pn:name="ALU_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1494609418" xil_pn:in_ck="87022287529" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="113730145005983477" xil_pn:start_ts="1494609416">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ALU.pcf"/>
      <outfile xil_pn:name="ALU_map.map"/>
      <outfile xil_pn:name="ALU_map.mrp"/>
      <outfile xil_pn:name="ALU_map.ncd"/>
      <outfile xil_pn:name="ALU_map.ngm"/>
      <outfile xil_pn:name="ALU_map.xrpt"/>
      <outfile xil_pn:name="ALU_summary.xml"/>
      <outfile xil_pn:name="ALU_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
