{"vcs1":{"timestamp_begin":1681600750.613908843, "rt":0.72, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681600751.368829954, "rt":1.05, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681600752.446981110, "rt":0.58, "ut":0.06, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681600750.315034012}
{"VCS_COMP_START_TIME": 1681600750.315034012}
{"VCS_COMP_END_TIME": 1681600753.567101502}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222604}}
