{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628735537710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628735537710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 23:32:17 2021 " "Processing started: Wed Aug 11 23:32:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628735537710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628735537710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registers_bank_simulation -c registers_bank_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off registers_bank_simulation -c registers_bank_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628735537710 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628735538030 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registers_bank.v(18) " "Verilog HDL information at registers_bank.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../registers_bank/registers_bank.v" "" { Text "C:/Users/darme/Desktop/registers_bank/registers_bank.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628735538072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darme/desktop/registers_bank/registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darme/desktop/registers_bank/registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "../registers_bank/registers_bank.v" "" { Text "C:/Users/darme/Desktop/registers_bank/registers_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628735538074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628735538074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Clock clock registers_bank_simulation.v(2) " "Verilog HDL Declaration information at registers_bank_simulation.v(2): object \"Clock\" differs only in case from object \"clock\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735538076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegWrite regwrite registers_bank_simulation.v(2) " "Verilog HDL Declaration information at registers_bank_simulation.v(2): object \"RegWrite\" differs only in case from object \"regwrite\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735538076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset reset registers_bank_simulation.v(2) " "Verilog HDL Declaration information at registers_bank_simulation.v(2): object \"Reset\" differs only in case from object \"reset\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735538076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg1_read reg1_read registers_bank_simulation.v(3) " "Verilog HDL Declaration information at registers_bank_simulation.v(3): object \"Reg1_read\" differs only in case from object \"reg1_read\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735538077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reg2_read reg2_read registers_bank_simulation.v(4) " "Verilog HDL Declaration information at registers_bank_simulation.v(4): object \"Reg2_read\" differs only in case from object \"reg2_read\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735538077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Address address registers_bank_simulation.v(5) " "Verilog HDL Declaration information at registers_bank_simulation.v(5): object \"Address\" differs only in case from object \"address\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735538077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WriteData writedata registers_bank_simulation.v(6) " "Verilog HDL Declaration information at registers_bank_simulation.v(6): object \"WriteData\" differs only in case from object \"writedata\" in the same scope" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628735538077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank_simulation " "Found entity 1: registers_bank_simulation" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628735538077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628735538077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registers_bank_simulation " "Elaborating entity \"registers_bank_simulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628735538106 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Clock registers_bank_simulation.v(27) " "Verilog HDL warning at registers_bank_simulation.v(27): assignments to Clock create a combinational loop" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 27 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1628735538108 "|registers_bank_simulation"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "registers_bank_simulation.v(45) " "Verilog HDL warning at registers_bank_simulation.v(45): ignoring unsupported system task" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 45 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1628735538108 "|registers_bank_simulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_bank registers_bank:rb " "Elaborating entity \"registers_bank\" for hierarchy \"registers_bank:rb\"" {  } { { "registers_bank_simulation.v" "rb" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628735538120 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clock " "Net \"clock\" is missing source, defaulting to GND" {  } { { "registers_bank_simulation.v" "clock" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1628735538130 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1628735538130 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/darme/Desktop/registers_bank_simulation/output_files/registers_bank_simulation.map.smsg " "Generated suppressed messages file C:/Users/darme/Desktop/registers_bank_simulation/output_files/registers_bank_simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628735538386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628735538467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628735538467 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628735538492 "|registers_bank_simulation|a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b " "No output dependent on input pin \"b\"" {  } { { "registers_bank_simulation.v" "" { Text "C:/Users/darme/Desktop/registers_bank_simulation/registers_bank_simulation.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628735538492 "|registers_bank_simulation|b"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1628735538492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628735538493 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628735538493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628735538493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4593 " "Peak virtual memory: 4593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628735538510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 23:32:18 2021 " "Processing ended: Wed Aug 11 23:32:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628735538510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628735538510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628735538510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628735538510 ""}
