{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 30 14:43:59 2016 " "Info: Processing started: Sat Jan 30 14:43:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD -c LCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD -c LCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_25mhz " "Info: Assuming node \"clk_25mhz\" is an undefined clock" {  } { { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_25mhz memory ROM1:inst3\|altsyncram:altsyncram_component\|altsyncram_ds61:auto_generated\|q_a\[4\] register LCD_Display:inst\|char_cnt\[0\] 193.16 MHz 5.177 ns Internal " "Info: Clock \"clk_25mhz\" has Internal fmax of 193.16 MHz between source memory \"ROM1:inst3\|altsyncram:altsyncram_component\|altsyncram_ds61:auto_generated\|q_a\[4\]\" and destination register \"LCD_Display:inst\|char_cnt\[0\]\" (period= 5.177 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.886 ns + Longest memory register " "Info: + Longest memory to register delay is 4.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns ROM1:inst3\|altsyncram:altsyncram_component\|altsyncram_ds61:auto_generated\|q_a\[4\] 1 MEM M4K_X11_Y8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y8; Fanout = 3; MEM Node = 'ROM1:inst3\|altsyncram:altsyncram_component\|altsyncram_ds61:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_ds61.tdf" "" { Text "G:/1/q2/q2/LCD/db/altsyncram_ds61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.614 ns) 2.190 ns LCD_Display:inst\|Equal1~54 2 COMB LCCOMB_X8_Y12_N22 1 " "Info: 2: + IC(1.467 ns) + CELL(0.614 ns) = 2.190 ns; Loc. = LCCOMB_X8_Y12_N22; Fanout = 1; COMB Node = 'LCD_Display:inst\|Equal1~54'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] LCD_Display:inst|Equal1~54 } "NODE_NAME" } } { "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.206 ns) 3.887 ns LCD_Display:inst\|process_1~1 3 COMB LCCOMB_X12_Y8_N10 7 " "Info: 3: + IC(1.491 ns) + CELL(0.206 ns) = 3.887 ns; Loc. = LCCOMB_X12_Y8_N10; Fanout = 7; COMB Node = 'LCD_Display:inst\|process_1~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { LCD_Display:inst|Equal1~54 LCD_Display:inst|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.660 ns) 4.886 ns LCD_Display:inst\|char_cnt\[0\] 4 REG LCFF_X12_Y8_N15 4 " "Info: 4: + IC(0.339 ns) + CELL(0.660 ns) = 4.886 ns; Loc. = LCFF_X12_Y8_N15; Fanout = 4; REG Node = 'LCD_Display:inst\|char_cnt\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { LCD_Display:inst|process_1~1 LCD_Display:inst|char_cnt[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.589 ns ( 32.52 % ) " "Info: Total cell delay = 1.589 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.297 ns ( 67.48 % ) " "Info: Total interconnect delay = 3.297 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] LCD_Display:inst|Equal1~54 LCD_Display:inst|process_1~1 LCD_Display:inst|char_cnt[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.886 ns" { ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] {} LCD_Display:inst|Equal1~54 {} LCD_Display:inst|process_1~1 {} LCD_Display:inst|char_cnt[0] {} } { 0.000ns 1.467ns 1.491ns 0.339ns } { 0.109ns 0.614ns 0.206ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.071 ns - Smallest " "Info: - Smallest clock skew is -0.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz destination 2.788 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_25mhz\" to destination register is 2.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_25mhz 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk_25mhz~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'clk_25mhz~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk_25mhz clk_25mhz~clkctrl } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.788 ns LCD_Display:inst\|char_cnt\[0\] 3 REG LCFF_X12_Y8_N15 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.788 ns; Loc. = LCFF_X12_Y8_N15; Fanout = 4; REG Node = 'LCD_Display:inst\|char_cnt\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_25mhz~clkctrl LCD_Display:inst|char_cnt[0] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.63 % ) " "Info: Total cell delay = 1.746 ns ( 62.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 37.37 % ) " "Info: Total interconnect delay = 1.042 ns ( 37.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|char_cnt[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|char_cnt[0] {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz source 2.859 ns - Longest memory " "Info: - Longest clock path from clock \"clk_25mhz\" to source memory is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_25mhz 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk_25mhz~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'clk_25mhz~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk_25mhz clk_25mhz~clkctrl } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.815 ns) 2.859 ns ROM1:inst3\|altsyncram:altsyncram_component\|altsyncram_ds61:auto_generated\|q_a\[4\] 3 MEM M4K_X11_Y8 3 " "Info: 3: + IC(0.825 ns) + CELL(0.815 ns) = 2.859 ns; Loc. = M4K_X11_Y8; Fanout = 3; MEM Node = 'ROM1:inst3\|altsyncram:altsyncram_component\|altsyncram_ds61:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { clk_25mhz~clkctrl ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_ds61.tdf" "" { Text "G:/1/q2/q2/LCD/db/altsyncram_ds61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.895 ns ( 66.28 % ) " "Info: Total cell delay = 1.895 ns ( 66.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.964 ns ( 33.72 % ) " "Info: Total interconnect delay = 0.964 ns ( 33.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk_25mhz clk_25mhz~clkctrl ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.139ns 0.825ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|char_cnt[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|char_cnt[0] {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk_25mhz clk_25mhz~clkctrl ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.139ns 0.825ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_ds61.tdf" "" { Text "G:/1/q2/q2/LCD/db/altsyncram_ds61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.886 ns" { ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] LCD_Display:inst|Equal1~54 LCD_Display:inst|process_1~1 LCD_Display:inst|char_cnt[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.886 ns" { ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] {} LCD_Display:inst|Equal1~54 {} LCD_Display:inst|process_1~1 {} LCD_Display:inst|char_cnt[0] {} } { 0.000ns 1.467ns 1.491ns 0.339ns } { 0.109ns 0.614ns 0.206ns 0.660ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|char_cnt[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.788 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|char_cnt[0] {} } { 0.000ns 0.000ns 0.139ns 0.903ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk_25mhz clk_25mhz~clkctrl ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} ROM1:inst3|altsyncram:altsyncram_component|altsyncram_ds61:auto_generated|q_a[4] {} } { 0.000ns 0.000ns 0.139ns 0.825ns } { 0.000ns 1.080ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25mhz lcd_d\[7\] LCD_Display:inst\|data_to_lcd_VALUE\[7\] 9.991 ns register " "Info: tco from clock \"clk_25mhz\" to destination pin \"lcd_d\[7\]\" through register \"LCD_Display:inst\|data_to_lcd_VALUE\[7\]\" is 9.991 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25mhz source 2.771 ns + Longest register " "Info: + Longest clock path from clock \"clk_25mhz\" to source register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_25mhz 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_25mhz'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25mhz } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk_25mhz~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'clk_25mhz~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk_25mhz clk_25mhz~clkctrl } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 192 -8 160 208 "clk_25mhz" "" } { 424 384 464 440 "clk_25mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.666 ns) 2.771 ns LCD_Display:inst\|data_to_lcd_VALUE\[7\] 3 REG LCFF_X8_Y11_N13 2 " "Info: 3: + IC(0.886 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'LCD_Display:inst\|data_to_lcd_VALUE\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[7] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 63.01 % ) " "Info: Total cell delay = 1.746 ns ( 63.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 36.99 % ) " "Info: Total interconnect delay = 1.025 ns ( 36.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|data_to_lcd_VALUE[7] {} } { 0.000ns 0.000ns 0.139ns 0.886ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.916 ns + Longest register pin " "Info: + Longest register to pin delay is 6.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst\|data_to_lcd_VALUE\[7\] 1 REG LCFF_X8_Y11_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y11_N13; Fanout = 2; REG Node = 'LCD_Display:inst\|data_to_lcd_VALUE\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst|data_to_lcd_VALUE[7] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "G:/1/q2/q2/LCD/LCD_Display.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.720 ns) + CELL(3.196 ns) 6.916 ns lcd_d\[7\] 2 PIN PIN_N11 0 " "Info: 2: + IC(3.720 ns) + CELL(3.196 ns) = 6.916 ns; Loc. = PIN_N11; Fanout = 0; PIN Node = 'lcd_d\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.916 ns" { LCD_Display:inst|data_to_lcd_VALUE[7] lcd_d[7] } "NODE_NAME" } } { "LCD.bdf" "" { Schematic "G:/1/q2/q2/LCD/LCD.bdf" { { 224 512 688 240 "lcd_d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.196 ns ( 46.21 % ) " "Info: Total cell delay = 3.196 ns ( 46.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.720 ns ( 53.79 % ) " "Info: Total interconnect delay = 3.720 ns ( 53.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.916 ns" { LCD_Display:inst|data_to_lcd_VALUE[7] lcd_d[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.916 ns" { LCD_Display:inst|data_to_lcd_VALUE[7] {} lcd_d[7] {} } { 0.000ns 3.720ns } { 0.000ns 3.196ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk_25mhz clk_25mhz~clkctrl LCD_Display:inst|data_to_lcd_VALUE[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk_25mhz {} clk_25mhz~combout {} clk_25mhz~clkctrl {} LCD_Display:inst|data_to_lcd_VALUE[7] {} } { 0.000ns 0.000ns 0.139ns 0.886ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.916 ns" { LCD_Display:inst|data_to_lcd_VALUE[7] lcd_d[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.916 ns" { LCD_Display:inst|data_to_lcd_VALUE[7] {} lcd_d[7] {} } { 0.000ns 3.720ns } { 0.000ns 3.196ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 30 14:44:00 2016 " "Info: Processing ended: Sat Jan 30 14:44:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
