
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00026d74  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017b8  08026eb4  08026eb4  00036eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000030  0802866c  0802866c  0003866c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000d8  0802869c  0802869c  0003869c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08028774  08028774  00040240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08028774  08028774  00038774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802877c  0802877c  0003877c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  08028780  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fcc  20000240  080289c0  00040240  2**2
                  ALLOC
 10 ._user_heap_stack 00000a04  2000420c  080289c0  0004420c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00040240  2**0
                  CONTENTS, READONLY
 12 .debug_info   00068417  00000000  00000000  0004026a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000c592  00000000  00000000  000a8681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000047e8  00000000  00000000  000b4c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000042e8  00000000  00000000  000b9400  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003577e  00000000  00000000  000bd6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0005583c  00000000  00000000  000f2e66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc5f9  00000000  00000000  001486a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00244c9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00013d5c  00000000  00000000  00244cec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000240 	.word	0x20000240
 800015c:	00000000 	.word	0x00000000
 8000160:	08026e9c 	.word	0x08026e9c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000244 	.word	0x20000244
 800017c:	08026e9c 	.word	0x08026e9c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_d2iz>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae4:	d215      	bcs.n	8000b12 <__aeabi_d2iz+0x36>
 8000ae6:	d511      	bpl.n	8000b0c <__aeabi_d2iz+0x30>
 8000ae8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af0:	d912      	bls.n	8000b18 <__aeabi_d2iz+0x3c>
 8000af2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000afa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b16:	d105      	bne.n	8000b24 <__aeabi_d2iz+0x48>
 8000b18:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	bf08      	it	eq
 8000b1e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_frsub>:
 8000b6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b70:	e002      	b.n	8000b78 <__addsf3>
 8000b72:	bf00      	nop

08000b74 <__aeabi_fsub>:
 8000b74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b78 <__addsf3>:
 8000b78:	0042      	lsls	r2, r0, #1
 8000b7a:	bf1f      	itttt	ne
 8000b7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b80:	ea92 0f03 	teqne	r2, r3
 8000b84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8c:	d06a      	beq.n	8000c64 <__addsf3+0xec>
 8000b8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b96:	bfc1      	itttt	gt
 8000b98:	18d2      	addgt	r2, r2, r3
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	4048      	eorgt	r0, r1
 8000b9e:	4041      	eorgt	r1, r0
 8000ba0:	bfb8      	it	lt
 8000ba2:	425b      	neglt	r3, r3
 8000ba4:	2b19      	cmp	r3, #25
 8000ba6:	bf88      	it	hi
 8000ba8:	4770      	bxhi	lr
 8000baa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb6:	bf18      	it	ne
 8000bb8:	4240      	negne	r0, r0
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bc2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4249      	negne	r1, r1
 8000bca:	ea92 0f03 	teq	r2, r3
 8000bce:	d03f      	beq.n	8000c50 <__addsf3+0xd8>
 8000bd0:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd4:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd8:	eb10 000c 	adds.w	r0, r0, ip
 8000bdc:	f1c3 0320 	rsb	r3, r3, #32
 8000be0:	fa01 f103 	lsl.w	r1, r1, r3
 8000be4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be8:	d502      	bpl.n	8000bf0 <__addsf3+0x78>
 8000bea:	4249      	negs	r1, r1
 8000bec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bf0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf4:	d313      	bcc.n	8000c1e <__addsf3+0xa6>
 8000bf6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bfa:	d306      	bcc.n	8000c0a <__addsf3+0x92>
 8000bfc:	0840      	lsrs	r0, r0, #1
 8000bfe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c02:	f102 0201 	add.w	r2, r2, #1
 8000c06:	2afe      	cmp	r2, #254	; 0xfe
 8000c08:	d251      	bcs.n	8000cae <__addsf3+0x136>
 8000c0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c12:	bf08      	it	eq
 8000c14:	f020 0001 	biceq.w	r0, r0, #1
 8000c18:	ea40 0003 	orr.w	r0, r0, r3
 8000c1c:	4770      	bx	lr
 8000c1e:	0049      	lsls	r1, r1, #1
 8000c20:	eb40 0000 	adc.w	r0, r0, r0
 8000c24:	3a01      	subs	r2, #1
 8000c26:	bf28      	it	cs
 8000c28:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c2c:	d2ed      	bcs.n	8000c0a <__addsf3+0x92>
 8000c2e:	fab0 fc80 	clz	ip, r0
 8000c32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c36:	ebb2 020c 	subs.w	r2, r2, ip
 8000c3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3e:	bfaa      	itet	ge
 8000c40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c44:	4252      	neglt	r2, r2
 8000c46:	4318      	orrge	r0, r3
 8000c48:	bfbc      	itt	lt
 8000c4a:	40d0      	lsrlt	r0, r2
 8000c4c:	4318      	orrlt	r0, r3
 8000c4e:	4770      	bx	lr
 8000c50:	f092 0f00 	teq	r2, #0
 8000c54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c58:	bf06      	itte	eq
 8000c5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5e:	3201      	addeq	r2, #1
 8000c60:	3b01      	subne	r3, #1
 8000c62:	e7b5      	b.n	8000bd0 <__addsf3+0x58>
 8000c64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c6c:	bf18      	it	ne
 8000c6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c72:	d021      	beq.n	8000cb8 <__addsf3+0x140>
 8000c74:	ea92 0f03 	teq	r2, r3
 8000c78:	d004      	beq.n	8000c84 <__addsf3+0x10c>
 8000c7a:	f092 0f00 	teq	r2, #0
 8000c7e:	bf08      	it	eq
 8000c80:	4608      	moveq	r0, r1
 8000c82:	4770      	bx	lr
 8000c84:	ea90 0f01 	teq	r0, r1
 8000c88:	bf1c      	itt	ne
 8000c8a:	2000      	movne	r0, #0
 8000c8c:	4770      	bxne	lr
 8000c8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c92:	d104      	bne.n	8000c9e <__addsf3+0x126>
 8000c94:	0040      	lsls	r0, r0, #1
 8000c96:	bf28      	it	cs
 8000c98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c9c:	4770      	bx	lr
 8000c9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ca2:	bf3c      	itt	cc
 8000ca4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca8:	4770      	bxcc	lr
 8000caa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb6:	4770      	bx	lr
 8000cb8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cbc:	bf16      	itet	ne
 8000cbe:	4608      	movne	r0, r1
 8000cc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc4:	4601      	movne	r1, r0
 8000cc6:	0242      	lsls	r2, r0, #9
 8000cc8:	bf06      	itte	eq
 8000cca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cce:	ea90 0f01 	teqeq	r0, r1
 8000cd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_ui2f>:
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e004      	b.n	8000ce8 <__aeabi_i2f+0x8>
 8000cde:	bf00      	nop

08000ce0 <__aeabi_i2f>:
 8000ce0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce4:	bf48      	it	mi
 8000ce6:	4240      	negmi	r0, r0
 8000ce8:	ea5f 0c00 	movs.w	ip, r0
 8000cec:	bf08      	it	eq
 8000cee:	4770      	bxeq	lr
 8000cf0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf4:	4601      	mov	r1, r0
 8000cf6:	f04f 0000 	mov.w	r0, #0
 8000cfa:	e01c      	b.n	8000d36 <__aeabi_l2f+0x2a>

08000cfc <__aeabi_ul2f>:
 8000cfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000d00:	bf08      	it	eq
 8000d02:	4770      	bxeq	lr
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e00a      	b.n	8000d20 <__aeabi_l2f+0x14>
 8000d0a:	bf00      	nop

08000d0c <__aeabi_l2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d18:	d502      	bpl.n	8000d20 <__aeabi_l2f+0x14>
 8000d1a:	4240      	negs	r0, r0
 8000d1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d20:	ea5f 0c01 	movs.w	ip, r1
 8000d24:	bf02      	ittt	eq
 8000d26:	4684      	moveq	ip, r0
 8000d28:	4601      	moveq	r1, r0
 8000d2a:	2000      	moveq	r0, #0
 8000d2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d30:	bf08      	it	eq
 8000d32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d3a:	fabc f28c 	clz	r2, ip
 8000d3e:	3a08      	subs	r2, #8
 8000d40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d44:	db10      	blt.n	8000d68 <__aeabi_l2f+0x5c>
 8000d46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d50:	f1c2 0220 	rsb	r2, r2, #32
 8000d54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d58:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5c:	eb43 0002 	adc.w	r0, r3, r2
 8000d60:	bf08      	it	eq
 8000d62:	f020 0001 	biceq.w	r0, r0, #1
 8000d66:	4770      	bx	lr
 8000d68:	f102 0220 	add.w	r2, r2, #32
 8000d6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d70:	f1c2 0220 	rsb	r2, r2, #32
 8000d74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d78:	fa21 f202 	lsr.w	r2, r1, r2
 8000d7c:	eb43 0002 	adc.w	r0, r3, r2
 8000d80:	bf08      	it	eq
 8000d82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_fmul>:
 8000d88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d90:	bf1e      	ittt	ne
 8000d92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d96:	ea92 0f0c 	teqne	r2, ip
 8000d9a:	ea93 0f0c 	teqne	r3, ip
 8000d9e:	d06f      	beq.n	8000e80 <__aeabi_fmul+0xf8>
 8000da0:	441a      	add	r2, r3
 8000da2:	ea80 0c01 	eor.w	ip, r0, r1
 8000da6:	0240      	lsls	r0, r0, #9
 8000da8:	bf18      	it	ne
 8000daa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dae:	d01e      	beq.n	8000dee <__aeabi_fmul+0x66>
 8000db0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dbc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc8:	bf3e      	ittt	cc
 8000dca:	0049      	lslcc	r1, r1, #1
 8000dcc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dd0:	005b      	lslcc	r3, r3, #1
 8000dd2:	ea40 0001 	orr.w	r0, r0, r1
 8000dd6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dda:	2afd      	cmp	r2, #253	; 0xfd
 8000ddc:	d81d      	bhi.n	8000e1a <__aeabi_fmul+0x92>
 8000dde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000de2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de6:	bf08      	it	eq
 8000de8:	f020 0001 	biceq.w	r0, r0, #1
 8000dec:	4770      	bx	lr
 8000dee:	f090 0f00 	teq	r0, #0
 8000df2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df6:	bf08      	it	eq
 8000df8:	0249      	lsleq	r1, r1, #9
 8000dfa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e02:	3a7f      	subs	r2, #127	; 0x7f
 8000e04:	bfc2      	ittt	gt
 8000e06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0e:	4770      	bxgt	lr
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	3a01      	subs	r2, #1
 8000e1a:	dc5d      	bgt.n	8000ed8 <__aeabi_fmul+0x150>
 8000e1c:	f112 0f19 	cmn.w	r2, #25
 8000e20:	bfdc      	itt	le
 8000e22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e26:	4770      	bxle	lr
 8000e28:	f1c2 0200 	rsb	r2, r2, #0
 8000e2c:	0041      	lsls	r1, r0, #1
 8000e2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e32:	f1c2 0220 	rsb	r2, r2, #32
 8000e36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3e:	f140 0000 	adc.w	r0, r0, #0
 8000e42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e46:	bf08      	it	eq
 8000e48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e4c:	4770      	bx	lr
 8000e4e:	f092 0f00 	teq	r2, #0
 8000e52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e56:	bf02      	ittt	eq
 8000e58:	0040      	lsleq	r0, r0, #1
 8000e5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5e:	3a01      	subeq	r2, #1
 8000e60:	d0f9      	beq.n	8000e56 <__aeabi_fmul+0xce>
 8000e62:	ea40 000c 	orr.w	r0, r0, ip
 8000e66:	f093 0f00 	teq	r3, #0
 8000e6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6e:	bf02      	ittt	eq
 8000e70:	0049      	lsleq	r1, r1, #1
 8000e72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e76:	3b01      	subeq	r3, #1
 8000e78:	d0f9      	beq.n	8000e6e <__aeabi_fmul+0xe6>
 8000e7a:	ea41 010c 	orr.w	r1, r1, ip
 8000e7e:	e78f      	b.n	8000da0 <__aeabi_fmul+0x18>
 8000e80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e84:	ea92 0f0c 	teq	r2, ip
 8000e88:	bf18      	it	ne
 8000e8a:	ea93 0f0c 	teqne	r3, ip
 8000e8e:	d00a      	beq.n	8000ea6 <__aeabi_fmul+0x11e>
 8000e90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e94:	bf18      	it	ne
 8000e96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e9a:	d1d8      	bne.n	8000e4e <__aeabi_fmul+0xc6>
 8000e9c:	ea80 0001 	eor.w	r0, r0, r1
 8000ea0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea4:	4770      	bx	lr
 8000ea6:	f090 0f00 	teq	r0, #0
 8000eaa:	bf17      	itett	ne
 8000eac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eb0:	4608      	moveq	r0, r1
 8000eb2:	f091 0f00 	teqne	r1, #0
 8000eb6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eba:	d014      	beq.n	8000ee6 <__aeabi_fmul+0x15e>
 8000ebc:	ea92 0f0c 	teq	r2, ip
 8000ec0:	d101      	bne.n	8000ec6 <__aeabi_fmul+0x13e>
 8000ec2:	0242      	lsls	r2, r0, #9
 8000ec4:	d10f      	bne.n	8000ee6 <__aeabi_fmul+0x15e>
 8000ec6:	ea93 0f0c 	teq	r3, ip
 8000eca:	d103      	bne.n	8000ed4 <__aeabi_fmul+0x14c>
 8000ecc:	024b      	lsls	r3, r1, #9
 8000ece:	bf18      	it	ne
 8000ed0:	4608      	movne	r0, r1
 8000ed2:	d108      	bne.n	8000ee6 <__aeabi_fmul+0x15e>
 8000ed4:	ea80 0001 	eor.w	r0, r0, r1
 8000ed8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000edc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee4:	4770      	bx	lr
 8000ee6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eee:	4770      	bx	lr

08000ef0 <__aeabi_fdiv>:
 8000ef0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef8:	bf1e      	ittt	ne
 8000efa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efe:	ea92 0f0c 	teqne	r2, ip
 8000f02:	ea93 0f0c 	teqne	r3, ip
 8000f06:	d069      	beq.n	8000fdc <__aeabi_fdiv+0xec>
 8000f08:	eba2 0203 	sub.w	r2, r2, r3
 8000f0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f10:	0249      	lsls	r1, r1, #9
 8000f12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f16:	d037      	beq.n	8000f88 <__aeabi_fdiv+0x98>
 8000f18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f28:	428b      	cmp	r3, r1
 8000f2a:	bf38      	it	cc
 8000f2c:	005b      	lslcc	r3, r3, #1
 8000f2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f36:	428b      	cmp	r3, r1
 8000f38:	bf24      	itt	cs
 8000f3a:	1a5b      	subcs	r3, r3, r1
 8000f3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f44:	bf24      	itt	cs
 8000f46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f52:	bf24      	itt	cs
 8000f54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f60:	bf24      	itt	cs
 8000f62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f6a:	011b      	lsls	r3, r3, #4
 8000f6c:	bf18      	it	ne
 8000f6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f72:	d1e0      	bne.n	8000f36 <__aeabi_fdiv+0x46>
 8000f74:	2afd      	cmp	r2, #253	; 0xfd
 8000f76:	f63f af50 	bhi.w	8000e1a <__aeabi_fmul+0x92>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f80:	bf08      	it	eq
 8000f82:	f020 0001 	biceq.w	r0, r0, #1
 8000f86:	4770      	bx	lr
 8000f88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f90:	327f      	adds	r2, #127	; 0x7f
 8000f92:	bfc2      	ittt	gt
 8000f94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f9c:	4770      	bxgt	lr
 8000f9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fa2:	f04f 0300 	mov.w	r3, #0
 8000fa6:	3a01      	subs	r2, #1
 8000fa8:	e737      	b.n	8000e1a <__aeabi_fmul+0x92>
 8000faa:	f092 0f00 	teq	r2, #0
 8000fae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fb2:	bf02      	ittt	eq
 8000fb4:	0040      	lsleq	r0, r0, #1
 8000fb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fba:	3a01      	subeq	r2, #1
 8000fbc:	d0f9      	beq.n	8000fb2 <__aeabi_fdiv+0xc2>
 8000fbe:	ea40 000c 	orr.w	r0, r0, ip
 8000fc2:	f093 0f00 	teq	r3, #0
 8000fc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fca:	bf02      	ittt	eq
 8000fcc:	0049      	lsleq	r1, r1, #1
 8000fce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fd2:	3b01      	subeq	r3, #1
 8000fd4:	d0f9      	beq.n	8000fca <__aeabi_fdiv+0xda>
 8000fd6:	ea41 010c 	orr.w	r1, r1, ip
 8000fda:	e795      	b.n	8000f08 <__aeabi_fdiv+0x18>
 8000fdc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fe0:	ea92 0f0c 	teq	r2, ip
 8000fe4:	d108      	bne.n	8000ff8 <__aeabi_fdiv+0x108>
 8000fe6:	0242      	lsls	r2, r0, #9
 8000fe8:	f47f af7d 	bne.w	8000ee6 <__aeabi_fmul+0x15e>
 8000fec:	ea93 0f0c 	teq	r3, ip
 8000ff0:	f47f af70 	bne.w	8000ed4 <__aeabi_fmul+0x14c>
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e776      	b.n	8000ee6 <__aeabi_fmul+0x15e>
 8000ff8:	ea93 0f0c 	teq	r3, ip
 8000ffc:	d104      	bne.n	8001008 <__aeabi_fdiv+0x118>
 8000ffe:	024b      	lsls	r3, r1, #9
 8001000:	f43f af4c 	beq.w	8000e9c <__aeabi_fmul+0x114>
 8001004:	4608      	mov	r0, r1
 8001006:	e76e      	b.n	8000ee6 <__aeabi_fmul+0x15e>
 8001008:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800100c:	bf18      	it	ne
 800100e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001012:	d1ca      	bne.n	8000faa <__aeabi_fdiv+0xba>
 8001014:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001018:	f47f af5c 	bne.w	8000ed4 <__aeabi_fmul+0x14c>
 800101c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001020:	f47f af3c 	bne.w	8000e9c <__aeabi_fmul+0x114>
 8001024:	e75f      	b.n	8000ee6 <__aeabi_fmul+0x15e>
 8001026:	bf00      	nop

08001028 <__aeabi_f2uiz>:
 8001028:	0042      	lsls	r2, r0, #1
 800102a:	d20e      	bcs.n	800104a <__aeabi_f2uiz+0x22>
 800102c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001030:	d30b      	bcc.n	800104a <__aeabi_f2uiz+0x22>
 8001032:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001036:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800103a:	d409      	bmi.n	8001050 <__aeabi_f2uiz+0x28>
 800103c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001040:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001044:	fa23 f002 	lsr.w	r0, r3, r2
 8001048:	4770      	bx	lr
 800104a:	f04f 0000 	mov.w	r0, #0
 800104e:	4770      	bx	lr
 8001050:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001054:	d101      	bne.n	800105a <__aeabi_f2uiz+0x32>
 8001056:	0242      	lsls	r2, r0, #9
 8001058:	d102      	bne.n	8001060 <__aeabi_f2uiz+0x38>
 800105a:	f04f 30ff 	mov.w	r0, #4294967295
 800105e:	4770      	bx	lr
 8001060:	f04f 0000 	mov.w	r0, #0
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <__aeabi_uldivmod>:
 8001068:	b953      	cbnz	r3, 8001080 <__aeabi_uldivmod+0x18>
 800106a:	b94a      	cbnz	r2, 8001080 <__aeabi_uldivmod+0x18>
 800106c:	2900      	cmp	r1, #0
 800106e:	bf08      	it	eq
 8001070:	2800      	cmpeq	r0, #0
 8001072:	bf1c      	itt	ne
 8001074:	f04f 31ff 	movne.w	r1, #4294967295
 8001078:	f04f 30ff 	movne.w	r0, #4294967295
 800107c:	f001 b8de 	b.w	800223c <__aeabi_idiv0>
 8001080:	f1ad 0c08 	sub.w	ip, sp, #8
 8001084:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001088:	f000 f806 	bl	8001098 <__udivmoddi4>
 800108c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001090:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001094:	b004      	add	sp, #16
 8001096:	4770      	bx	lr

08001098 <__udivmoddi4>:
 8001098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800109c:	9e08      	ldr	r6, [sp, #32]
 800109e:	460d      	mov	r5, r1
 80010a0:	4604      	mov	r4, r0
 80010a2:	4688      	mov	r8, r1
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d14d      	bne.n	8001144 <__udivmoddi4+0xac>
 80010a8:	428a      	cmp	r2, r1
 80010aa:	4694      	mov	ip, r2
 80010ac:	d968      	bls.n	8001180 <__udivmoddi4+0xe8>
 80010ae:	fab2 f282 	clz	r2, r2
 80010b2:	b152      	cbz	r2, 80010ca <__udivmoddi4+0x32>
 80010b4:	fa01 f302 	lsl.w	r3, r1, r2
 80010b8:	f1c2 0120 	rsb	r1, r2, #32
 80010bc:	fa20 f101 	lsr.w	r1, r0, r1
 80010c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80010c4:	ea41 0803 	orr.w	r8, r1, r3
 80010c8:	4094      	lsls	r4, r2
 80010ca:	ea4f 451c 	mov.w	r5, ip, lsr #16
 80010ce:	0c21      	lsrs	r1, r4, #16
 80010d0:	fbb8 fef5 	udiv	lr, r8, r5
 80010d4:	fa1f f78c 	uxth.w	r7, ip
 80010d8:	fb05 831e 	mls	r3, r5, lr, r8
 80010dc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80010e0:	fb0e f107 	mul.w	r1, lr, r7
 80010e4:	4299      	cmp	r1, r3
 80010e6:	d90b      	bls.n	8001100 <__udivmoddi4+0x68>
 80010e8:	eb1c 0303 	adds.w	r3, ip, r3
 80010ec:	f10e 30ff 	add.w	r0, lr, #4294967295
 80010f0:	f080 811e 	bcs.w	8001330 <__udivmoddi4+0x298>
 80010f4:	4299      	cmp	r1, r3
 80010f6:	f240 811b 	bls.w	8001330 <__udivmoddi4+0x298>
 80010fa:	f1ae 0e02 	sub.w	lr, lr, #2
 80010fe:	4463      	add	r3, ip
 8001100:	1a5b      	subs	r3, r3, r1
 8001102:	b2a4      	uxth	r4, r4
 8001104:	fbb3 f0f5 	udiv	r0, r3, r5
 8001108:	fb05 3310 	mls	r3, r5, r0, r3
 800110c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001110:	fb00 f707 	mul.w	r7, r0, r7
 8001114:	42a7      	cmp	r7, r4
 8001116:	d90a      	bls.n	800112e <__udivmoddi4+0x96>
 8001118:	eb1c 0404 	adds.w	r4, ip, r4
 800111c:	f100 33ff 	add.w	r3, r0, #4294967295
 8001120:	f080 8108 	bcs.w	8001334 <__udivmoddi4+0x29c>
 8001124:	42a7      	cmp	r7, r4
 8001126:	f240 8105 	bls.w	8001334 <__udivmoddi4+0x29c>
 800112a:	4464      	add	r4, ip
 800112c:	3802      	subs	r0, #2
 800112e:	1be4      	subs	r4, r4, r7
 8001130:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8001134:	2100      	movs	r1, #0
 8001136:	b11e      	cbz	r6, 8001140 <__udivmoddi4+0xa8>
 8001138:	40d4      	lsrs	r4, r2
 800113a:	2300      	movs	r3, #0
 800113c:	e9c6 4300 	strd	r4, r3, [r6]
 8001140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001144:	428b      	cmp	r3, r1
 8001146:	d908      	bls.n	800115a <__udivmoddi4+0xc2>
 8001148:	2e00      	cmp	r6, #0
 800114a:	f000 80ee 	beq.w	800132a <__udivmoddi4+0x292>
 800114e:	2100      	movs	r1, #0
 8001150:	e9c6 0500 	strd	r0, r5, [r6]
 8001154:	4608      	mov	r0, r1
 8001156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115a:	fab3 f183 	clz	r1, r3
 800115e:	2900      	cmp	r1, #0
 8001160:	d14a      	bne.n	80011f8 <__udivmoddi4+0x160>
 8001162:	42ab      	cmp	r3, r5
 8001164:	d302      	bcc.n	800116c <__udivmoddi4+0xd4>
 8001166:	4282      	cmp	r2, r0
 8001168:	f200 80f9 	bhi.w	800135e <__udivmoddi4+0x2c6>
 800116c:	1a84      	subs	r4, r0, r2
 800116e:	eb65 0303 	sbc.w	r3, r5, r3
 8001172:	2001      	movs	r0, #1
 8001174:	4698      	mov	r8, r3
 8001176:	2e00      	cmp	r6, #0
 8001178:	d0e2      	beq.n	8001140 <__udivmoddi4+0xa8>
 800117a:	e9c6 4800 	strd	r4, r8, [r6]
 800117e:	e7df      	b.n	8001140 <__udivmoddi4+0xa8>
 8001180:	b902      	cbnz	r2, 8001184 <__udivmoddi4+0xec>
 8001182:	deff      	udf	#255	; 0xff
 8001184:	fab2 f282 	clz	r2, r2
 8001188:	2a00      	cmp	r2, #0
 800118a:	f040 8091 	bne.w	80012b0 <__udivmoddi4+0x218>
 800118e:	eba1 050c 	sub.w	r5, r1, ip
 8001192:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001196:	fa1f fe8c 	uxth.w	lr, ip
 800119a:	2101      	movs	r1, #1
 800119c:	fbb5 f3f7 	udiv	r3, r5, r7
 80011a0:	fb07 5013 	mls	r0, r7, r3, r5
 80011a4:	0c25      	lsrs	r5, r4, #16
 80011a6:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80011aa:	fb0e f003 	mul.w	r0, lr, r3
 80011ae:	42a8      	cmp	r0, r5
 80011b0:	d908      	bls.n	80011c4 <__udivmoddi4+0x12c>
 80011b2:	eb1c 0505 	adds.w	r5, ip, r5
 80011b6:	f103 38ff 	add.w	r8, r3, #4294967295
 80011ba:	d202      	bcs.n	80011c2 <__udivmoddi4+0x12a>
 80011bc:	42a8      	cmp	r0, r5
 80011be:	f200 80cb 	bhi.w	8001358 <__udivmoddi4+0x2c0>
 80011c2:	4643      	mov	r3, r8
 80011c4:	1a2d      	subs	r5, r5, r0
 80011c6:	b2a4      	uxth	r4, r4
 80011c8:	fbb5 f0f7 	udiv	r0, r5, r7
 80011cc:	fb07 5510 	mls	r5, r7, r0, r5
 80011d0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80011d4:	fb0e fe00 	mul.w	lr, lr, r0
 80011d8:	45a6      	cmp	lr, r4
 80011da:	d908      	bls.n	80011ee <__udivmoddi4+0x156>
 80011dc:	eb1c 0404 	adds.w	r4, ip, r4
 80011e0:	f100 35ff 	add.w	r5, r0, #4294967295
 80011e4:	d202      	bcs.n	80011ec <__udivmoddi4+0x154>
 80011e6:	45a6      	cmp	lr, r4
 80011e8:	f200 80bb 	bhi.w	8001362 <__udivmoddi4+0x2ca>
 80011ec:	4628      	mov	r0, r5
 80011ee:	eba4 040e 	sub.w	r4, r4, lr
 80011f2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80011f6:	e79e      	b.n	8001136 <__udivmoddi4+0x9e>
 80011f8:	f1c1 0720 	rsb	r7, r1, #32
 80011fc:	408b      	lsls	r3, r1
 80011fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8001202:	ea4c 0c03 	orr.w	ip, ip, r3
 8001206:	fa20 f407 	lsr.w	r4, r0, r7
 800120a:	fa05 f301 	lsl.w	r3, r5, r1
 800120e:	431c      	orrs	r4, r3
 8001210:	40fd      	lsrs	r5, r7
 8001212:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001216:	fa00 f301 	lsl.w	r3, r0, r1
 800121a:	fbb5 f8f9 	udiv	r8, r5, r9
 800121e:	0c20      	lsrs	r0, r4, #16
 8001220:	fa1f fe8c 	uxth.w	lr, ip
 8001224:	fb09 5518 	mls	r5, r9, r8, r5
 8001228:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 800122c:	fb08 f00e 	mul.w	r0, r8, lr
 8001230:	42a8      	cmp	r0, r5
 8001232:	fa02 f201 	lsl.w	r2, r2, r1
 8001236:	d90b      	bls.n	8001250 <__udivmoddi4+0x1b8>
 8001238:	eb1c 0505 	adds.w	r5, ip, r5
 800123c:	f108 3aff 	add.w	sl, r8, #4294967295
 8001240:	f080 8088 	bcs.w	8001354 <__udivmoddi4+0x2bc>
 8001244:	42a8      	cmp	r0, r5
 8001246:	f240 8085 	bls.w	8001354 <__udivmoddi4+0x2bc>
 800124a:	f1a8 0802 	sub.w	r8, r8, #2
 800124e:	4465      	add	r5, ip
 8001250:	1a2d      	subs	r5, r5, r0
 8001252:	b2a4      	uxth	r4, r4
 8001254:	fbb5 f0f9 	udiv	r0, r5, r9
 8001258:	fb09 5510 	mls	r5, r9, r0, r5
 800125c:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8001260:	fb00 fe0e 	mul.w	lr, r0, lr
 8001264:	45ae      	cmp	lr, r5
 8001266:	d908      	bls.n	800127a <__udivmoddi4+0x1e2>
 8001268:	eb1c 0505 	adds.w	r5, ip, r5
 800126c:	f100 34ff 	add.w	r4, r0, #4294967295
 8001270:	d26c      	bcs.n	800134c <__udivmoddi4+0x2b4>
 8001272:	45ae      	cmp	lr, r5
 8001274:	d96a      	bls.n	800134c <__udivmoddi4+0x2b4>
 8001276:	3802      	subs	r0, #2
 8001278:	4465      	add	r5, ip
 800127a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800127e:	fba0 9402 	umull	r9, r4, r0, r2
 8001282:	eba5 050e 	sub.w	r5, r5, lr
 8001286:	42a5      	cmp	r5, r4
 8001288:	46c8      	mov	r8, r9
 800128a:	46a6      	mov	lr, r4
 800128c:	d356      	bcc.n	800133c <__udivmoddi4+0x2a4>
 800128e:	d053      	beq.n	8001338 <__udivmoddi4+0x2a0>
 8001290:	b15e      	cbz	r6, 80012aa <__udivmoddi4+0x212>
 8001292:	ebb3 0208 	subs.w	r2, r3, r8
 8001296:	eb65 050e 	sbc.w	r5, r5, lr
 800129a:	fa05 f707 	lsl.w	r7, r5, r7
 800129e:	fa22 f301 	lsr.w	r3, r2, r1
 80012a2:	40cd      	lsrs	r5, r1
 80012a4:	431f      	orrs	r7, r3
 80012a6:	e9c6 7500 	strd	r7, r5, [r6]
 80012aa:	2100      	movs	r1, #0
 80012ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012b0:	f1c2 0320 	rsb	r3, r2, #32
 80012b4:	fa20 f103 	lsr.w	r1, r0, r3
 80012b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80012bc:	fa25 f303 	lsr.w	r3, r5, r3
 80012c0:	4095      	lsls	r5, r2
 80012c2:	430d      	orrs	r5, r1
 80012c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012c8:	fa1f fe8c 	uxth.w	lr, ip
 80012cc:	fbb3 f1f7 	udiv	r1, r3, r7
 80012d0:	fb07 3011 	mls	r0, r7, r1, r3
 80012d4:	0c2b      	lsrs	r3, r5, #16
 80012d6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80012da:	fb01 f00e 	mul.w	r0, r1, lr
 80012de:	4298      	cmp	r0, r3
 80012e0:	fa04 f402 	lsl.w	r4, r4, r2
 80012e4:	d908      	bls.n	80012f8 <__udivmoddi4+0x260>
 80012e6:	eb1c 0303 	adds.w	r3, ip, r3
 80012ea:	f101 38ff 	add.w	r8, r1, #4294967295
 80012ee:	d22f      	bcs.n	8001350 <__udivmoddi4+0x2b8>
 80012f0:	4298      	cmp	r0, r3
 80012f2:	d92d      	bls.n	8001350 <__udivmoddi4+0x2b8>
 80012f4:	3902      	subs	r1, #2
 80012f6:	4463      	add	r3, ip
 80012f8:	1a1b      	subs	r3, r3, r0
 80012fa:	b2ad      	uxth	r5, r5
 80012fc:	fbb3 f0f7 	udiv	r0, r3, r7
 8001300:	fb07 3310 	mls	r3, r7, r0, r3
 8001304:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001308:	fb00 f30e 	mul.w	r3, r0, lr
 800130c:	42ab      	cmp	r3, r5
 800130e:	d908      	bls.n	8001322 <__udivmoddi4+0x28a>
 8001310:	eb1c 0505 	adds.w	r5, ip, r5
 8001314:	f100 38ff 	add.w	r8, r0, #4294967295
 8001318:	d216      	bcs.n	8001348 <__udivmoddi4+0x2b0>
 800131a:	42ab      	cmp	r3, r5
 800131c:	d914      	bls.n	8001348 <__udivmoddi4+0x2b0>
 800131e:	3802      	subs	r0, #2
 8001320:	4465      	add	r5, ip
 8001322:	1aed      	subs	r5, r5, r3
 8001324:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001328:	e738      	b.n	800119c <__udivmoddi4+0x104>
 800132a:	4631      	mov	r1, r6
 800132c:	4630      	mov	r0, r6
 800132e:	e707      	b.n	8001140 <__udivmoddi4+0xa8>
 8001330:	4686      	mov	lr, r0
 8001332:	e6e5      	b.n	8001100 <__udivmoddi4+0x68>
 8001334:	4618      	mov	r0, r3
 8001336:	e6fa      	b.n	800112e <__udivmoddi4+0x96>
 8001338:	454b      	cmp	r3, r9
 800133a:	d2a9      	bcs.n	8001290 <__udivmoddi4+0x1f8>
 800133c:	ebb9 0802 	subs.w	r8, r9, r2
 8001340:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001344:	3801      	subs	r0, #1
 8001346:	e7a3      	b.n	8001290 <__udivmoddi4+0x1f8>
 8001348:	4640      	mov	r0, r8
 800134a:	e7ea      	b.n	8001322 <__udivmoddi4+0x28a>
 800134c:	4620      	mov	r0, r4
 800134e:	e794      	b.n	800127a <__udivmoddi4+0x1e2>
 8001350:	4641      	mov	r1, r8
 8001352:	e7d1      	b.n	80012f8 <__udivmoddi4+0x260>
 8001354:	46d0      	mov	r8, sl
 8001356:	e77b      	b.n	8001250 <__udivmoddi4+0x1b8>
 8001358:	3b02      	subs	r3, #2
 800135a:	4465      	add	r5, ip
 800135c:	e732      	b.n	80011c4 <__udivmoddi4+0x12c>
 800135e:	4608      	mov	r0, r1
 8001360:	e709      	b.n	8001176 <__udivmoddi4+0xde>
 8001362:	4464      	add	r4, ip
 8001364:	3802      	subs	r0, #2
 8001366:	e742      	b.n	80011ee <__udivmoddi4+0x156>

08001368 <selfrel_offset31>:
 8001368:	6803      	ldr	r3, [r0, #0]
 800136a:	005a      	lsls	r2, r3, #1
 800136c:	bf4c      	ite	mi
 800136e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8001372:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8001376:	4418      	add	r0, r3
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop

0800137c <search_EIT_table>:
 800137c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001380:	b329      	cbz	r1, 80013ce <search_EIT_table+0x52>
 8001382:	1e4f      	subs	r7, r1, #1
 8001384:	4604      	mov	r4, r0
 8001386:	4615      	mov	r5, r2
 8001388:	463e      	mov	r6, r7
 800138a:	f04f 0800 	mov.w	r8, #0
 800138e:	eb08 0106 	add.w	r1, r8, r6
 8001392:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8001396:	1049      	asrs	r1, r1, #1
 8001398:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 800139c:	4648      	mov	r0, r9
 800139e:	f7ff ffe3 	bl	8001368 <selfrel_offset31>
 80013a2:	4603      	mov	r3, r0
 80013a4:	00c8      	lsls	r0, r1, #3
 80013a6:	3008      	adds	r0, #8
 80013a8:	428f      	cmp	r7, r1
 80013aa:	4420      	add	r0, r4
 80013ac:	d009      	beq.n	80013c2 <search_EIT_table+0x46>
 80013ae:	42ab      	cmp	r3, r5
 80013b0:	d809      	bhi.n	80013c6 <search_EIT_table+0x4a>
 80013b2:	f7ff ffd9 	bl	8001368 <selfrel_offset31>
 80013b6:	3801      	subs	r0, #1
 80013b8:	42a8      	cmp	r0, r5
 80013ba:	d20a      	bcs.n	80013d2 <search_EIT_table+0x56>
 80013bc:	f101 0801 	add.w	r8, r1, #1
 80013c0:	e7e5      	b.n	800138e <search_EIT_table+0x12>
 80013c2:	42ab      	cmp	r3, r5
 80013c4:	d905      	bls.n	80013d2 <search_EIT_table+0x56>
 80013c6:	4588      	cmp	r8, r1
 80013c8:	d001      	beq.n	80013ce <search_EIT_table+0x52>
 80013ca:	1e4e      	subs	r6, r1, #1
 80013cc:	e7df      	b.n	800138e <search_EIT_table+0x12>
 80013ce:	f04f 0900 	mov.w	r9, #0
 80013d2:	4648      	mov	r0, r9
 80013d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080013d8 <__gnu_unwind_get_pr_addr>:
 80013d8:	2801      	cmp	r0, #1
 80013da:	d007      	beq.n	80013ec <__gnu_unwind_get_pr_addr+0x14>
 80013dc:	2802      	cmp	r0, #2
 80013de:	d007      	beq.n	80013f0 <__gnu_unwind_get_pr_addr+0x18>
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <__gnu_unwind_get_pr_addr+0x1c>)
 80013e2:	2800      	cmp	r0, #0
 80013e4:	bf0c      	ite	eq
 80013e6:	4618      	moveq	r0, r3
 80013e8:	2000      	movne	r0, #0
 80013ea:	4770      	bx	lr
 80013ec:	4802      	ldr	r0, [pc, #8]	; (80013f8 <__gnu_unwind_get_pr_addr+0x20>)
 80013ee:	4770      	bx	lr
 80013f0:	4802      	ldr	r0, [pc, #8]	; (80013fc <__gnu_unwind_get_pr_addr+0x24>)
 80013f2:	4770      	bx	lr
 80013f4:	08001ab1 	.word	0x08001ab1
 80013f8:	08001ab5 	.word	0x08001ab5
 80013fc:	08001ab9 	.word	0x08001ab9

08001400 <get_eit_entry>:
 8001400:	b530      	push	{r4, r5, lr}
 8001402:	4b23      	ldr	r3, [pc, #140]	; (8001490 <get_eit_entry+0x90>)
 8001404:	b083      	sub	sp, #12
 8001406:	4604      	mov	r4, r0
 8001408:	1e8d      	subs	r5, r1, #2
 800140a:	b33b      	cbz	r3, 800145c <get_eit_entry+0x5c>
 800140c:	a901      	add	r1, sp, #4
 800140e:	4628      	mov	r0, r5
 8001410:	f3af 8000 	nop.w
 8001414:	b1e8      	cbz	r0, 8001452 <get_eit_entry+0x52>
 8001416:	9901      	ldr	r1, [sp, #4]
 8001418:	462a      	mov	r2, r5
 800141a:	f7ff ffaf 	bl	800137c <search_EIT_table>
 800141e:	4601      	mov	r1, r0
 8001420:	b1b8      	cbz	r0, 8001452 <get_eit_entry+0x52>
 8001422:	f7ff ffa1 	bl	8001368 <selfrel_offset31>
 8001426:	684b      	ldr	r3, [r1, #4]
 8001428:	64a0      	str	r0, [r4, #72]	; 0x48
 800142a:	2b01      	cmp	r3, #1
 800142c:	d02c      	beq.n	8001488 <get_eit_entry+0x88>
 800142e:	2b00      	cmp	r3, #0
 8001430:	f101 0004 	add.w	r0, r1, #4
 8001434:	db24      	blt.n	8001480 <get_eit_entry+0x80>
 8001436:	f7ff ff97 	bl	8001368 <selfrel_offset31>
 800143a:	2300      	movs	r3, #0
 800143c:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8001440:	6803      	ldr	r3, [r0, #0]
 8001442:	2b00      	cmp	r3, #0
 8001444:	db11      	blt.n	800146a <get_eit_entry+0x6a>
 8001446:	f7ff ff8f 	bl	8001368 <selfrel_offset31>
 800144a:	6120      	str	r0, [r4, #16]
 800144c:	2000      	movs	r0, #0
 800144e:	b003      	add	sp, #12
 8001450:	bd30      	pop	{r4, r5, pc}
 8001452:	2300      	movs	r3, #0
 8001454:	2009      	movs	r0, #9
 8001456:	6123      	str	r3, [r4, #16]
 8001458:	b003      	add	sp, #12
 800145a:	bd30      	pop	{r4, r5, pc}
 800145c:	4b0d      	ldr	r3, [pc, #52]	; (8001494 <get_eit_entry+0x94>)
 800145e:	490e      	ldr	r1, [pc, #56]	; (8001498 <get_eit_entry+0x98>)
 8001460:	1ac9      	subs	r1, r1, r3
 8001462:	10c9      	asrs	r1, r1, #3
 8001464:	4618      	mov	r0, r3
 8001466:	9101      	str	r1, [sp, #4]
 8001468:	e7d6      	b.n	8001418 <get_eit_entry+0x18>
 800146a:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800146e:	f7ff ffb3 	bl	80013d8 <__gnu_unwind_get_pr_addr>
 8001472:	2800      	cmp	r0, #0
 8001474:	6120      	str	r0, [r4, #16]
 8001476:	bf14      	ite	ne
 8001478:	2000      	movne	r0, #0
 800147a:	2009      	moveq	r0, #9
 800147c:	b003      	add	sp, #12
 800147e:	bd30      	pop	{r4, r5, pc}
 8001480:	2301      	movs	r3, #1
 8001482:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8001486:	e7db      	b.n	8001440 <get_eit_entry+0x40>
 8001488:	2300      	movs	r3, #0
 800148a:	6123      	str	r3, [r4, #16]
 800148c:	2005      	movs	r0, #5
 800148e:	e7de      	b.n	800144e <get_eit_entry+0x4e>
 8001490:	00000000 	.word	0x00000000
 8001494:	0802869c 	.word	0x0802869c
 8001498:	08028774 	.word	0x08028774

0800149c <restore_non_core_regs>:
 800149c:	6803      	ldr	r3, [r0, #0]
 800149e:	07da      	lsls	r2, r3, #31
 80014a0:	b510      	push	{r4, lr}
 80014a2:	4604      	mov	r4, r0
 80014a4:	d406      	bmi.n	80014b4 <restore_non_core_regs+0x18>
 80014a6:	079b      	lsls	r3, r3, #30
 80014a8:	f100 0048 	add.w	r0, r0, #72	; 0x48
 80014ac:	d509      	bpl.n	80014c2 <restore_non_core_regs+0x26>
 80014ae:	f000 fc5b 	bl	8001d68 <__gnu_Unwind_Restore_VFP_D>
 80014b2:	6823      	ldr	r3, [r4, #0]
 80014b4:	0759      	lsls	r1, r3, #29
 80014b6:	d509      	bpl.n	80014cc <restore_non_core_regs+0x30>
 80014b8:	071a      	lsls	r2, r3, #28
 80014ba:	d50e      	bpl.n	80014da <restore_non_core_regs+0x3e>
 80014bc:	06db      	lsls	r3, r3, #27
 80014be:	d513      	bpl.n	80014e8 <restore_non_core_regs+0x4c>
 80014c0:	bd10      	pop	{r4, pc}
 80014c2:	f000 fc49 	bl	8001d58 <__gnu_Unwind_Restore_VFP>
 80014c6:	6823      	ldr	r3, [r4, #0]
 80014c8:	0759      	lsls	r1, r3, #29
 80014ca:	d4f5      	bmi.n	80014b8 <restore_non_core_regs+0x1c>
 80014cc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80014d0:	f000 fc52 	bl	8001d78 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80014d4:	6823      	ldr	r3, [r4, #0]
 80014d6:	071a      	lsls	r2, r3, #28
 80014d8:	d4f0      	bmi.n	80014bc <restore_non_core_regs+0x20>
 80014da:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 80014de:	f000 fc53 	bl	8001d88 <__gnu_Unwind_Restore_WMMXD>
 80014e2:	6823      	ldr	r3, [r4, #0]
 80014e4:	06db      	lsls	r3, r3, #27
 80014e6:	d4eb      	bmi.n	80014c0 <restore_non_core_regs+0x24>
 80014e8:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 80014ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80014f0:	f000 bc8e 	b.w	8001e10 <__gnu_Unwind_Restore_WMMXC>

080014f4 <__gnu_unwind_24bit.constprop.0>:
 80014f4:	2009      	movs	r0, #9
 80014f6:	4770      	bx	lr

080014f8 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 80014f8:	4603      	mov	r3, r0
 80014fa:	6800      	ldr	r0, [r0, #0]
 80014fc:	b100      	cbz	r0, 8001500 <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 80014fe:	4418      	add	r0, r3
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop

08001504 <_Unwind_DebugHook>:
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop

08001508 <unwind_phase2>:
 8001508:	b570      	push	{r4, r5, r6, lr}
 800150a:	4604      	mov	r4, r0
 800150c:	460e      	mov	r6, r1
 800150e:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8001510:	4620      	mov	r0, r4
 8001512:	f7ff ff75 	bl	8001400 <get_eit_entry>
 8001516:	4605      	mov	r5, r0
 8001518:	b988      	cbnz	r0, 800153e <unwind_phase2+0x36>
 800151a:	6c32      	ldr	r2, [r6, #64]	; 0x40
 800151c:	6162      	str	r2, [r4, #20]
 800151e:	6923      	ldr	r3, [r4, #16]
 8001520:	4632      	mov	r2, r6
 8001522:	4621      	mov	r1, r4
 8001524:	2001      	movs	r0, #1
 8001526:	4798      	blx	r3
 8001528:	2808      	cmp	r0, #8
 800152a:	d0f0      	beq.n	800150e <unwind_phase2+0x6>
 800152c:	2807      	cmp	r0, #7
 800152e:	d106      	bne.n	800153e <unwind_phase2+0x36>
 8001530:	4628      	mov	r0, r5
 8001532:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8001534:	f7ff ffe6 	bl	8001504 <_Unwind_DebugHook>
 8001538:	1d30      	adds	r0, r6, #4
 800153a:	f000 fc01 	bl	8001d40 <__restore_core_regs>
 800153e:	f025 fc61 	bl	8026e04 <abort>
 8001542:	bf00      	nop

08001544 <unwind_phase2_forced>:
 8001544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001548:	1d0d      	adds	r5, r1, #4
 800154a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800154e:	f8d0 9018 	ldr.w	r9, [r0, #24]
 8001552:	4607      	mov	r7, r0
 8001554:	4614      	mov	r4, r2
 8001556:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001558:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 800155c:	f10d 0c0c 	add.w	ip, sp, #12
 8001560:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001564:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001566:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800156a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800156c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001570:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001574:	ae02      	add	r6, sp, #8
 8001576:	f04f 0e00 	mov.w	lr, #0
 800157a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800157e:	f8c6 e000 	str.w	lr, [r6]
 8001582:	e020      	b.n	80015c6 <unwind_phase2_forced+0x82>
 8001584:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8001586:	617b      	str	r3, [r7, #20]
 8001588:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800158c:	4631      	mov	r1, r6
 800158e:	a87a      	add	r0, sp, #488	; 0x1e8
 8001590:	f025 fbba 	bl	8026d08 <memcpy>
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001598:	4639      	mov	r1, r7
 800159a:	4650      	mov	r0, sl
 800159c:	4798      	blx	r3
 800159e:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80015a0:	6473      	str	r3, [r6, #68]	; 0x44
 80015a2:	4621      	mov	r1, r4
 80015a4:	e9cd 6900 	strd	r6, r9, [sp]
 80015a8:	4605      	mov	r5, r0
 80015aa:	463b      	mov	r3, r7
 80015ac:	463a      	mov	r2, r7
 80015ae:	2001      	movs	r0, #1
 80015b0:	47c0      	blx	r8
 80015b2:	4604      	mov	r4, r0
 80015b4:	b9e0      	cbnz	r0, 80015f0 <unwind_phase2_forced+0xac>
 80015b6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80015ba:	a97a      	add	r1, sp, #488	; 0x1e8
 80015bc:	4630      	mov	r0, r6
 80015be:	f025 fba3 	bl	8026d08 <memcpy>
 80015c2:	2d08      	cmp	r5, #8
 80015c4:	d11a      	bne.n	80015fc <unwind_phase2_forced+0xb8>
 80015c6:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80015c8:	4638      	mov	r0, r7
 80015ca:	f7ff ff19 	bl	8001400 <get_eit_entry>
 80015ce:	3409      	adds	r4, #9
 80015d0:	fa5f fa84 	uxtb.w	sl, r4
 80015d4:	4605      	mov	r5, r0
 80015d6:	2800      	cmp	r0, #0
 80015d8:	d0d4      	beq.n	8001584 <unwind_phase2_forced+0x40>
 80015da:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80015dc:	6473      	str	r3, [r6, #68]	; 0x44
 80015de:	463a      	mov	r2, r7
 80015e0:	e9cd 6900 	strd	r6, r9, [sp]
 80015e4:	463b      	mov	r3, r7
 80015e6:	f04a 0110 	orr.w	r1, sl, #16
 80015ea:	2001      	movs	r0, #1
 80015ec:	47c0      	blx	r8
 80015ee:	b100      	cbz	r0, 80015f2 <unwind_phase2_forced+0xae>
 80015f0:	2509      	movs	r5, #9
 80015f2:	4628      	mov	r0, r5
 80015f4:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80015f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80015fc:	2d07      	cmp	r5, #7
 80015fe:	d1f7      	bne.n	80015f0 <unwind_phase2_forced+0xac>
 8001600:	4620      	mov	r0, r4
 8001602:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8001604:	f7ff ff7e 	bl	8001504 <_Unwind_DebugHook>
 8001608:	a803      	add	r0, sp, #12
 800160a:	f000 fb99 	bl	8001d40 <__restore_core_regs>
 800160e:	bf00      	nop

08001610 <_Unwind_GetCFA>:
 8001610:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8001612:	4770      	bx	lr

08001614 <__gnu_Unwind_RaiseException>:
 8001614:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001616:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001618:	640b      	str	r3, [r1, #64]	; 0x40
 800161a:	f101 0c04 	add.w	ip, r1, #4
 800161e:	460e      	mov	r6, r1
 8001620:	4605      	mov	r5, r0
 8001622:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001626:	b0f9      	sub	sp, #484	; 0x1e4
 8001628:	ac01      	add	r4, sp, #4
 800162a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800162c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001630:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001632:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001636:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001638:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800163c:	f04f 37ff 	mov.w	r7, #4294967295
 8001640:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001644:	9700      	str	r7, [sp, #0]
 8001646:	e006      	b.n	8001656 <__gnu_Unwind_RaiseException+0x42>
 8001648:	692b      	ldr	r3, [r5, #16]
 800164a:	466a      	mov	r2, sp
 800164c:	4629      	mov	r1, r5
 800164e:	4798      	blx	r3
 8001650:	2808      	cmp	r0, #8
 8001652:	4604      	mov	r4, r0
 8001654:	d108      	bne.n	8001668 <__gnu_Unwind_RaiseException+0x54>
 8001656:	9910      	ldr	r1, [sp, #64]	; 0x40
 8001658:	4628      	mov	r0, r5
 800165a:	f7ff fed1 	bl	8001400 <get_eit_entry>
 800165e:	2800      	cmp	r0, #0
 8001660:	d0f2      	beq.n	8001648 <__gnu_Unwind_RaiseException+0x34>
 8001662:	2009      	movs	r0, #9
 8001664:	b079      	add	sp, #484	; 0x1e4
 8001666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001668:	4668      	mov	r0, sp
 800166a:	f7ff ff17 	bl	800149c <restore_non_core_regs>
 800166e:	2c06      	cmp	r4, #6
 8001670:	d1f7      	bne.n	8001662 <__gnu_Unwind_RaiseException+0x4e>
 8001672:	4631      	mov	r1, r6
 8001674:	4628      	mov	r0, r5
 8001676:	f7ff ff47 	bl	8001508 <unwind_phase2>
 800167a:	bf00      	nop

0800167c <__gnu_Unwind_ForcedUnwind>:
 800167c:	60c1      	str	r1, [r0, #12]
 800167e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001680:	6182      	str	r2, [r0, #24]
 8001682:	6419      	str	r1, [r3, #64]	; 0x40
 8001684:	2200      	movs	r2, #0
 8001686:	4619      	mov	r1, r3
 8001688:	e75c      	b.n	8001544 <unwind_phase2_forced>
 800168a:	bf00      	nop

0800168c <__gnu_Unwind_Resume>:
 800168c:	b570      	push	{r4, r5, r6, lr}
 800168e:	68c6      	ldr	r6, [r0, #12]
 8001690:	6943      	ldr	r3, [r0, #20]
 8001692:	640b      	str	r3, [r1, #64]	; 0x40
 8001694:	b9ae      	cbnz	r6, 80016c2 <__gnu_Unwind_Resume+0x36>
 8001696:	6903      	ldr	r3, [r0, #16]
 8001698:	460a      	mov	r2, r1
 800169a:	4604      	mov	r4, r0
 800169c:	460d      	mov	r5, r1
 800169e:	4601      	mov	r1, r0
 80016a0:	2002      	movs	r0, #2
 80016a2:	4798      	blx	r3
 80016a4:	2807      	cmp	r0, #7
 80016a6:	d005      	beq.n	80016b4 <__gnu_Unwind_Resume+0x28>
 80016a8:	2808      	cmp	r0, #8
 80016aa:	d10f      	bne.n	80016cc <__gnu_Unwind_Resume+0x40>
 80016ac:	4629      	mov	r1, r5
 80016ae:	4620      	mov	r0, r4
 80016b0:	f7ff ff2a 	bl	8001508 <unwind_phase2>
 80016b4:	4630      	mov	r0, r6
 80016b6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80016b8:	f7ff ff24 	bl	8001504 <_Unwind_DebugHook>
 80016bc:	1d28      	adds	r0, r5, #4
 80016be:	f000 fb3f 	bl	8001d40 <__restore_core_regs>
 80016c2:	2201      	movs	r2, #1
 80016c4:	f7ff ff3e 	bl	8001544 <unwind_phase2_forced>
 80016c8:	f025 fb9c 	bl	8026e04 <abort>
 80016cc:	f025 fb9a 	bl	8026e04 <abort>

080016d0 <__gnu_Unwind_Resume_or_Rethrow>:
 80016d0:	68c2      	ldr	r2, [r0, #12]
 80016d2:	b11a      	cbz	r2, 80016dc <__gnu_Unwind_Resume_or_Rethrow+0xc>
 80016d4:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 80016d6:	640a      	str	r2, [r1, #64]	; 0x40
 80016d8:	2200      	movs	r2, #0
 80016da:	e733      	b.n	8001544 <unwind_phase2_forced>
 80016dc:	e79a      	b.n	8001614 <__gnu_Unwind_RaiseException>
 80016de:	bf00      	nop

080016e0 <_Unwind_Complete>:
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop

080016e4 <_Unwind_DeleteException>:
 80016e4:	6883      	ldr	r3, [r0, #8]
 80016e6:	4601      	mov	r1, r0
 80016e8:	b10b      	cbz	r3, 80016ee <_Unwind_DeleteException+0xa>
 80016ea:	2001      	movs	r0, #1
 80016ec:	4718      	bx	r3
 80016ee:	4770      	bx	lr

080016f0 <_Unwind_VRS_Get>:
 80016f0:	2901      	cmp	r1, #1
 80016f2:	d012      	beq.n	800171a <_Unwind_VRS_Get+0x2a>
 80016f4:	d809      	bhi.n	800170a <_Unwind_VRS_Get+0x1a>
 80016f6:	b973      	cbnz	r3, 8001716 <_Unwind_VRS_Get+0x26>
 80016f8:	2a0f      	cmp	r2, #15
 80016fa:	d80c      	bhi.n	8001716 <_Unwind_VRS_Get+0x26>
 80016fc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001700:	4618      	mov	r0, r3
 8001702:	6853      	ldr	r3, [r2, #4]
 8001704:	9a00      	ldr	r2, [sp, #0]
 8001706:	6013      	str	r3, [r2, #0]
 8001708:	4770      	bx	lr
 800170a:	3903      	subs	r1, #3
 800170c:	2901      	cmp	r1, #1
 800170e:	bf94      	ite	ls
 8001710:	2001      	movls	r0, #1
 8001712:	2002      	movhi	r0, #2
 8001714:	4770      	bx	lr
 8001716:	2002      	movs	r0, #2
 8001718:	4770      	bx	lr
 800171a:	4608      	mov	r0, r1
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop

08001720 <_Unwind_GetGR>:
 8001720:	b500      	push	{lr}
 8001722:	b085      	sub	sp, #20
 8001724:	460a      	mov	r2, r1
 8001726:	2300      	movs	r3, #0
 8001728:	a903      	add	r1, sp, #12
 800172a:	9100      	str	r1, [sp, #0]
 800172c:	4619      	mov	r1, r3
 800172e:	f7ff ffdf 	bl	80016f0 <_Unwind_VRS_Get>
 8001732:	9803      	ldr	r0, [sp, #12]
 8001734:	b005      	add	sp, #20
 8001736:	f85d fb04 	ldr.w	pc, [sp], #4
 800173a:	bf00      	nop

0800173c <_Unwind_VRS_Set>:
 800173c:	2901      	cmp	r1, #1
 800173e:	d012      	beq.n	8001766 <_Unwind_VRS_Set+0x2a>
 8001740:	d809      	bhi.n	8001756 <_Unwind_VRS_Set+0x1a>
 8001742:	b973      	cbnz	r3, 8001762 <_Unwind_VRS_Set+0x26>
 8001744:	2a0f      	cmp	r2, #15
 8001746:	d80c      	bhi.n	8001762 <_Unwind_VRS_Set+0x26>
 8001748:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800174c:	9a00      	ldr	r2, [sp, #0]
 800174e:	6812      	ldr	r2, [r2, #0]
 8001750:	6042      	str	r2, [r0, #4]
 8001752:	4618      	mov	r0, r3
 8001754:	4770      	bx	lr
 8001756:	3903      	subs	r1, #3
 8001758:	2901      	cmp	r1, #1
 800175a:	bf94      	ite	ls
 800175c:	2001      	movls	r0, #1
 800175e:	2002      	movhi	r0, #2
 8001760:	4770      	bx	lr
 8001762:	2002      	movs	r0, #2
 8001764:	4770      	bx	lr
 8001766:	4608      	mov	r0, r1
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop

0800176c <_Unwind_SetGR>:
 800176c:	b510      	push	{r4, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	2300      	movs	r3, #0
 8001772:	ac03      	add	r4, sp, #12
 8001774:	9203      	str	r2, [sp, #12]
 8001776:	9400      	str	r4, [sp, #0]
 8001778:	460a      	mov	r2, r1
 800177a:	4619      	mov	r1, r3
 800177c:	f7ff ffde 	bl	800173c <_Unwind_VRS_Set>
 8001780:	b004      	add	sp, #16
 8001782:	bd10      	pop	{r4, pc}

08001784 <__gnu_Unwind_Backtrace>:
 8001784:	b570      	push	{r4, r5, r6, lr}
 8001786:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001788:	6413      	str	r3, [r2, #64]	; 0x40
 800178a:	f102 0c04 	add.w	ip, r2, #4
 800178e:	4605      	mov	r5, r0
 8001790:	460c      	mov	r4, r1
 8001792:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001796:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 800179a:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 800179e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80017a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80017a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80017aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80017ae:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80017b2:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80017b6:	f04f 36ff 	mov.w	r6, #4294967295
 80017ba:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 80017be:	9616      	str	r6, [sp, #88]	; 0x58
 80017c0:	e010      	b.n	80017e4 <__gnu_Unwind_Backtrace+0x60>
 80017c2:	f7ff ffd3 	bl	800176c <_Unwind_SetGR>
 80017c6:	4621      	mov	r1, r4
 80017c8:	a816      	add	r0, sp, #88	; 0x58
 80017ca:	47a8      	blx	r5
 80017cc:	4603      	mov	r3, r0
 80017ce:	aa16      	add	r2, sp, #88	; 0x58
 80017d0:	4669      	mov	r1, sp
 80017d2:	2008      	movs	r0, #8
 80017d4:	b983      	cbnz	r3, 80017f8 <__gnu_Unwind_Backtrace+0x74>
 80017d6:	9b04      	ldr	r3, [sp, #16]
 80017d8:	4798      	blx	r3
 80017da:	2805      	cmp	r0, #5
 80017dc:	4606      	mov	r6, r0
 80017de:	d00c      	beq.n	80017fa <__gnu_Unwind_Backtrace+0x76>
 80017e0:	2809      	cmp	r0, #9
 80017e2:	d009      	beq.n	80017f8 <__gnu_Unwind_Backtrace+0x74>
 80017e4:	9926      	ldr	r1, [sp, #152]	; 0x98
 80017e6:	4668      	mov	r0, sp
 80017e8:	f7ff fe0a 	bl	8001400 <get_eit_entry>
 80017ec:	4603      	mov	r3, r0
 80017ee:	466a      	mov	r2, sp
 80017f0:	210c      	movs	r1, #12
 80017f2:	a816      	add	r0, sp, #88	; 0x58
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0e4      	beq.n	80017c2 <__gnu_Unwind_Backtrace+0x3e>
 80017f8:	2609      	movs	r6, #9
 80017fa:	a816      	add	r0, sp, #88	; 0x58
 80017fc:	f7ff fe4e 	bl	800149c <restore_non_core_regs>
 8001800:	4630      	mov	r0, r6
 8001802:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 8001806:	bd70      	pop	{r4, r5, r6, pc}

08001808 <__gnu_unwind_pr_common>:
 8001808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800180c:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 800180e:	b089      	sub	sp, #36	; 0x24
 8001810:	461e      	mov	r6, r3
 8001812:	f854 3b04 	ldr.w	r3, [r4], #4
 8001816:	9406      	str	r4, [sp, #24]
 8001818:	460d      	mov	r5, r1
 800181a:	4617      	mov	r7, r2
 800181c:	f000 0803 	and.w	r8, r0, #3
 8001820:	2e00      	cmp	r6, #0
 8001822:	d079      	beq.n	8001918 <__gnu_unwind_pr_common+0x110>
 8001824:	0c1a      	lsrs	r2, r3, #16
 8001826:	041b      	lsls	r3, r3, #16
 8001828:	9305      	str	r3, [sp, #20]
 800182a:	f88d 201d 	strb.w	r2, [sp, #29]
 800182e:	2302      	movs	r3, #2
 8001830:	b2d2      	uxtb	r2, r2
 8001832:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001836:	f88d 301c 	strb.w	r3, [sp, #28]
 800183a:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800183c:	f1b8 0f02 	cmp.w	r8, #2
 8001840:	bf08      	it	eq
 8001842:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8001844:	f013 0301 	ands.w	r3, r3, #1
 8001848:	d00c      	beq.n	8001864 <__gnu_unwind_pr_common+0x5c>
 800184a:	a905      	add	r1, sp, #20
 800184c:	4638      	mov	r0, r7
 800184e:	f000 fb79 	bl	8001f44 <__gnu_unwind_execute>
 8001852:	b918      	cbnz	r0, 800185c <__gnu_unwind_pr_common+0x54>
 8001854:	2008      	movs	r0, #8
 8001856:	b009      	add	sp, #36	; 0x24
 8001858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800185c:	2009      	movs	r0, #9
 800185e:	b009      	add	sp, #36	; 0x24
 8001860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001864:	f8d4 a000 	ldr.w	sl, [r4]
 8001868:	f1ba 0f00 	cmp.w	sl, #0
 800186c:	d0ed      	beq.n	800184a <__gnu_unwind_pr_common+0x42>
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	f000 0308 	and.w	r3, r0, #8
 8001874:	9302      	str	r3, [sp, #8]
 8001876:	2e02      	cmp	r6, #2
 8001878:	d04a      	beq.n	8001910 <__gnu_unwind_pr_common+0x108>
 800187a:	f8b4 a000 	ldrh.w	sl, [r4]
 800187e:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8001882:	3404      	adds	r4, #4
 8001884:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001886:	f029 0b01 	bic.w	fp, r9, #1
 800188a:	210f      	movs	r1, #15
 800188c:	4638      	mov	r0, r7
 800188e:	449b      	add	fp, r3
 8001890:	f7ff ff46 	bl	8001720 <_Unwind_GetGR>
 8001894:	4583      	cmp	fp, r0
 8001896:	d839      	bhi.n	800190c <__gnu_unwind_pr_common+0x104>
 8001898:	f02a 0301 	bic.w	r3, sl, #1
 800189c:	449b      	add	fp, r3
 800189e:	4583      	cmp	fp, r0
 80018a0:	bf94      	ite	ls
 80018a2:	2000      	movls	r0, #0
 80018a4:	2001      	movhi	r0, #1
 80018a6:	ea4f 0349 	mov.w	r3, r9, lsl #1
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	f00a 0a01 	and.w	sl, sl, #1
 80018b2:	ea43 030a 	orr.w	r3, r3, sl
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d049      	beq.n	800194e <__gnu_unwind_pr_common+0x146>
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d032      	beq.n	8001924 <__gnu_unwind_pr_common+0x11c>
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1cc      	bne.n	800185c <__gnu_unwind_pr_common+0x54>
 80018c2:	f1b8 0f00 	cmp.w	r8, #0
 80018c6:	d002      	beq.n	80018ce <__gnu_unwind_pr_common+0xc6>
 80018c8:	2800      	cmp	r0, #0
 80018ca:	f040 80cd 	bne.w	8001a68 <__gnu_unwind_pr_common+0x260>
 80018ce:	3404      	adds	r4, #4
 80018d0:	f8d4 a000 	ldr.w	sl, [r4]
 80018d4:	f1ba 0f00 	cmp.w	sl, #0
 80018d8:	d1cd      	bne.n	8001876 <__gnu_unwind_pr_common+0x6e>
 80018da:	a905      	add	r1, sp, #20
 80018dc:	4638      	mov	r0, r7
 80018de:	f000 fb31 	bl	8001f44 <__gnu_unwind_execute>
 80018e2:	2800      	cmp	r0, #0
 80018e4:	d1ba      	bne.n	800185c <__gnu_unwind_pr_common+0x54>
 80018e6:	9b01      	ldr	r3, [sp, #4]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0b3      	beq.n	8001854 <__gnu_unwind_pr_common+0x4c>
 80018ec:	210f      	movs	r1, #15
 80018ee:	4638      	mov	r0, r7
 80018f0:	f7ff ff16 	bl	8001720 <_Unwind_GetGR>
 80018f4:	210e      	movs	r1, #14
 80018f6:	4602      	mov	r2, r0
 80018f8:	4638      	mov	r0, r7
 80018fa:	f7ff ff37 	bl	800176c <_Unwind_SetGR>
 80018fe:	4638      	mov	r0, r7
 8001900:	4a6a      	ldr	r2, [pc, #424]	; (8001aac <__gnu_unwind_pr_common+0x2a4>)
 8001902:	210f      	movs	r1, #15
 8001904:	f7ff ff32 	bl	800176c <_Unwind_SetGR>
 8001908:	2007      	movs	r0, #7
 800190a:	e7a8      	b.n	800185e <__gnu_unwind_pr_common+0x56>
 800190c:	2000      	movs	r0, #0
 800190e:	e7ca      	b.n	80018a6 <__gnu_unwind_pr_common+0x9e>
 8001910:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8001914:	3408      	adds	r4, #8
 8001916:	e7b5      	b.n	8001884 <__gnu_unwind_pr_common+0x7c>
 8001918:	021b      	lsls	r3, r3, #8
 800191a:	9305      	str	r3, [sp, #20]
 800191c:	2303      	movs	r3, #3
 800191e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8001922:	e78a      	b.n	800183a <__gnu_unwind_pr_common+0x32>
 8001924:	6823      	ldr	r3, [r4, #0]
 8001926:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800192a:	f1b8 0f00 	cmp.w	r8, #0
 800192e:	d145      	bne.n	80019bc <__gnu_unwind_pr_common+0x1b4>
 8001930:	b128      	cbz	r0, 800193e <__gnu_unwind_pr_common+0x136>
 8001932:	9a02      	ldr	r2, [sp, #8]
 8001934:	2a00      	cmp	r2, #0
 8001936:	d05c      	beq.n	80019f2 <__gnu_unwind_pr_common+0x1ea>
 8001938:	f1bb 0f00 	cmp.w	fp, #0
 800193c:	d074      	beq.n	8001a28 <__gnu_unwind_pr_common+0x220>
 800193e:	2b00      	cmp	r3, #0
 8001940:	da00      	bge.n	8001944 <__gnu_unwind_pr_common+0x13c>
 8001942:	3404      	adds	r4, #4
 8001944:	f10b 0b01 	add.w	fp, fp, #1
 8001948:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 800194c:	e7c0      	b.n	80018d0 <__gnu_unwind_pr_common+0xc8>
 800194e:	f1b8 0f00 	cmp.w	r8, #0
 8001952:	d119      	bne.n	8001988 <__gnu_unwind_pr_common+0x180>
 8001954:	b1b0      	cbz	r0, 8001984 <__gnu_unwind_pr_common+0x17c>
 8001956:	6863      	ldr	r3, [r4, #4]
 8001958:	6822      	ldr	r2, [r4, #0]
 800195a:	1c99      	adds	r1, r3, #2
 800195c:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001960:	f43f af7c 	beq.w	800185c <__gnu_unwind_pr_common+0x54>
 8001964:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001968:	3301      	adds	r3, #1
 800196a:	9104      	str	r1, [sp, #16]
 800196c:	f000 8090 	beq.w	8001a90 <__gnu_unwind_pr_common+0x288>
 8001970:	1d20      	adds	r0, r4, #4
 8001972:	f7ff fdc1 	bl	80014f8 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8001976:	ab04      	add	r3, sp, #16
 8001978:	4601      	mov	r1, r0
 800197a:	4628      	mov	r0, r5
 800197c:	f3af 8000 	nop.w
 8001980:	2800      	cmp	r0, #0
 8001982:	d15b      	bne.n	8001a3c <__gnu_unwind_pr_common+0x234>
 8001984:	3408      	adds	r4, #8
 8001986:	e7a3      	b.n	80018d0 <__gnu_unwind_pr_common+0xc8>
 8001988:	210d      	movs	r1, #13
 800198a:	4638      	mov	r0, r7
 800198c:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8001990:	f7ff fec6 	bl	8001720 <_Unwind_GetGR>
 8001994:	4581      	cmp	r9, r0
 8001996:	d1f5      	bne.n	8001984 <__gnu_unwind_pr_common+0x17c>
 8001998:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800199a:	429c      	cmp	r4, r3
 800199c:	d1f2      	bne.n	8001984 <__gnu_unwind_pr_common+0x17c>
 800199e:	4620      	mov	r0, r4
 80019a0:	f7ff fce2 	bl	8001368 <selfrel_offset31>
 80019a4:	210f      	movs	r1, #15
 80019a6:	4602      	mov	r2, r0
 80019a8:	4638      	mov	r0, r7
 80019aa:	f7ff fedf 	bl	800176c <_Unwind_SetGR>
 80019ae:	4638      	mov	r0, r7
 80019b0:	462a      	mov	r2, r5
 80019b2:	2100      	movs	r1, #0
 80019b4:	f7ff feda 	bl	800176c <_Unwind_SetGR>
 80019b8:	2007      	movs	r0, #7
 80019ba:	e750      	b.n	800185e <__gnu_unwind_pr_common+0x56>
 80019bc:	210d      	movs	r1, #13
 80019be:	4638      	mov	r0, r7
 80019c0:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80019c4:	f7ff feac 	bl	8001720 <_Unwind_GetGR>
 80019c8:	4581      	cmp	r9, r0
 80019ca:	d001      	beq.n	80019d0 <__gnu_unwind_pr_common+0x1c8>
 80019cc:	6823      	ldr	r3, [r4, #0]
 80019ce:	e7b6      	b.n	800193e <__gnu_unwind_pr_common+0x136>
 80019d0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80019d2:	429c      	cmp	r4, r3
 80019d4:	d1fa      	bne.n	80019cc <__gnu_unwind_pr_common+0x1c4>
 80019d6:	2304      	movs	r3, #4
 80019d8:	2200      	movs	r2, #0
 80019da:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 80019de:	18e3      	adds	r3, r4, r3
 80019e0:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 80019e4:	636b      	str	r3, [r5, #52]	; 0x34
 80019e6:	6823      	ldr	r3, [r4, #0]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	db59      	blt.n	8001aa0 <__gnu_unwind_pr_common+0x298>
 80019ec:	2301      	movs	r3, #1
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	e7a8      	b.n	8001944 <__gnu_unwind_pr_common+0x13c>
 80019f2:	f105 0358 	add.w	r3, r5, #88	; 0x58
 80019f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80019fa:	f104 0a04 	add.w	sl, r4, #4
 80019fe:	46b0      	mov	r8, r6
 8001a00:	4691      	mov	r9, r2
 8001a02:	461e      	mov	r6, r3
 8001a04:	e00e      	b.n	8001a24 <__gnu_unwind_pr_common+0x21c>
 8001a06:	4650      	mov	r0, sl
 8001a08:	9604      	str	r6, [sp, #16]
 8001a0a:	f7ff fd75 	bl	80014f8 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8001a0e:	2200      	movs	r2, #0
 8001a10:	4601      	mov	r1, r0
 8001a12:	ab04      	add	r3, sp, #16
 8001a14:	4628      	mov	r0, r5
 8001a16:	f109 0901 	add.w	r9, r9, #1
 8001a1a:	f10a 0a04 	add.w	sl, sl, #4
 8001a1e:	f3af 8000 	nop.w
 8001a22:	b9e0      	cbnz	r0, 8001a5e <__gnu_unwind_pr_common+0x256>
 8001a24:	45d9      	cmp	r9, fp
 8001a26:	d1ee      	bne.n	8001a06 <__gnu_unwind_pr_common+0x1fe>
 8001a28:	210d      	movs	r1, #13
 8001a2a:	4638      	mov	r0, r7
 8001a2c:	f7ff fe78 	bl	8001720 <_Unwind_GetGR>
 8001a30:	9b04      	ldr	r3, [sp, #16]
 8001a32:	62ac      	str	r4, [r5, #40]	; 0x28
 8001a34:	e9c5 0308 	strd	r0, r3, [r5, #32]
 8001a38:	2006      	movs	r0, #6
 8001a3a:	e710      	b.n	800185e <__gnu_unwind_pr_common+0x56>
 8001a3c:	4681      	mov	r9, r0
 8001a3e:	210d      	movs	r1, #13
 8001a40:	4638      	mov	r0, r7
 8001a42:	f7ff fe6d 	bl	8001720 <_Unwind_GetGR>
 8001a46:	f1b9 0f02 	cmp.w	r9, #2
 8001a4a:	6228      	str	r0, [r5, #32]
 8001a4c:	d125      	bne.n	8001a9a <__gnu_unwind_pr_common+0x292>
 8001a4e:	462b      	mov	r3, r5
 8001a50:	9a04      	ldr	r2, [sp, #16]
 8001a52:	f843 2f2c 	str.w	r2, [r3, #44]!
 8001a56:	626b      	str	r3, [r5, #36]	; 0x24
 8001a58:	62ac      	str	r4, [r5, #40]	; 0x28
 8001a5a:	2006      	movs	r0, #6
 8001a5c:	e6ff      	b.n	800185e <__gnu_unwind_pr_common+0x56>
 8001a5e:	4646      	mov	r6, r8
 8001a60:	6823      	ldr	r3, [r4, #0]
 8001a62:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8001a66:	e76a      	b.n	800193e <__gnu_unwind_pr_common+0x136>
 8001a68:	4620      	mov	r0, r4
 8001a6a:	f7ff fc7d 	bl	8001368 <selfrel_offset31>
 8001a6e:	3404      	adds	r4, #4
 8001a70:	4602      	mov	r2, r0
 8001a72:	63ac      	str	r4, [r5, #56]	; 0x38
 8001a74:	4628      	mov	r0, r5
 8001a76:	4614      	mov	r4, r2
 8001a78:	f3af 8000 	nop.w
 8001a7c:	2800      	cmp	r0, #0
 8001a7e:	f43f aeed 	beq.w	800185c <__gnu_unwind_pr_common+0x54>
 8001a82:	4638      	mov	r0, r7
 8001a84:	4622      	mov	r2, r4
 8001a86:	210f      	movs	r1, #15
 8001a88:	f7ff fe70 	bl	800176c <_Unwind_SetGR>
 8001a8c:	2007      	movs	r0, #7
 8001a8e:	e6e6      	b.n	800185e <__gnu_unwind_pr_common+0x56>
 8001a90:	210d      	movs	r1, #13
 8001a92:	4638      	mov	r0, r7
 8001a94:	f7ff fe44 	bl	8001720 <_Unwind_GetGR>
 8001a98:	6228      	str	r0, [r5, #32]
 8001a9a:	9b04      	ldr	r3, [sp, #16]
 8001a9c:	626b      	str	r3, [r5, #36]	; 0x24
 8001a9e:	e7db      	b.n	8001a58 <__gnu_unwind_pr_common+0x250>
 8001aa0:	f10b 0001 	add.w	r0, fp, #1
 8001aa4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001aa8:	e77a      	b.n	80019a0 <__gnu_unwind_pr_common+0x198>
 8001aaa:	bf00      	nop
 8001aac:	00000000 	.word	0x00000000

08001ab0 <__aeabi_unwind_cpp_pr0>:
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	e6a9      	b.n	8001808 <__gnu_unwind_pr_common>

08001ab4 <__aeabi_unwind_cpp_pr1>:
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e6a7      	b.n	8001808 <__gnu_unwind_pr_common>

08001ab8 <__aeabi_unwind_cpp_pr2>:
 8001ab8:	2302      	movs	r3, #2
 8001aba:	e6a5      	b.n	8001808 <__gnu_unwind_pr_common>

08001abc <_Unwind_VRS_Pop>:
 8001abc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ac0:	4606      	mov	r6, r0
 8001ac2:	b0c3      	sub	sp, #268	; 0x10c
 8001ac4:	4615      	mov	r5, r2
 8001ac6:	461c      	mov	r4, r3
 8001ac8:	2904      	cmp	r1, #4
 8001aca:	f200 80bf 	bhi.w	8001c4c <_Unwind_VRS_Pop+0x190>
 8001ace:	e8df f001 	tbb	[pc, r1]
 8001ad2:	579e      	.short	0x579e
 8001ad4:	2dbd      	.short	0x2dbd
 8001ad6:	03          	.byte	0x03
 8001ad7:	00          	.byte	0x00
 8001ad8:	2c00      	cmp	r4, #0
 8001ada:	f040 80b7 	bne.w	8001c4c <_Unwind_VRS_Pop+0x190>
 8001ade:	2a10      	cmp	r2, #16
 8001ae0:	f200 80b4 	bhi.w	8001c4c <_Unwind_VRS_Pop+0x190>
 8001ae4:	6803      	ldr	r3, [r0, #0]
 8001ae6:	06d8      	lsls	r0, r3, #27
 8001ae8:	f100 80f9 	bmi.w	8001cde <_Unwind_VRS_Pop+0x222>
 8001aec:	af20      	add	r7, sp, #128	; 0x80
 8001aee:	4638      	mov	r0, r7
 8001af0:	f000 f998 	bl	8001e24 <__gnu_Unwind_Save_WMMXC>
 8001af4:	6bb4      	ldr	r4, [r6, #56]	; 0x38
 8001af6:	4639      	mov	r1, r7
 8001af8:	2300      	movs	r3, #0
 8001afa:	f04f 0c01 	mov.w	ip, #1
 8001afe:	fa0c f203 	lsl.w	r2, ip, r3
 8001b02:	422a      	tst	r2, r5
 8001b04:	4620      	mov	r0, r4
 8001b06:	f103 0301 	add.w	r3, r3, #1
 8001b0a:	d003      	beq.n	8001b14 <_Unwind_VRS_Pop+0x58>
 8001b0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8001b10:	600a      	str	r2, [r1, #0]
 8001b12:	4604      	mov	r4, r0
 8001b14:	2b04      	cmp	r3, #4
 8001b16:	f101 0104 	add.w	r1, r1, #4
 8001b1a:	d1f0      	bne.n	8001afe <_Unwind_VRS_Pop+0x42>
 8001b1c:	4638      	mov	r0, r7
 8001b1e:	63b4      	str	r4, [r6, #56]	; 0x38
 8001b20:	f000 f976 	bl	8001e10 <__gnu_Unwind_Restore_WMMXC>
 8001b24:	2000      	movs	r0, #0
 8001b26:	b043      	add	sp, #268	; 0x10c
 8001b28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b2c:	2c03      	cmp	r4, #3
 8001b2e:	f040 808d 	bne.w	8001c4c <_Unwind_VRS_Pop+0x190>
 8001b32:	b294      	uxth	r4, r2
 8001b34:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 8001b38:	2b10      	cmp	r3, #16
 8001b3a:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8001b3e:	f200 8085 	bhi.w	8001c4c <_Unwind_VRS_Pop+0x190>
 8001b42:	6803      	ldr	r3, [r0, #0]
 8001b44:	071f      	lsls	r7, r3, #28
 8001b46:	f100 80d2 	bmi.w	8001cee <_Unwind_VRS_Pop+0x232>
 8001b4a:	af20      	add	r7, sp, #128	; 0x80
 8001b4c:	4638      	mov	r0, r7
 8001b4e:	f000 f93d 	bl	8001dcc <__gnu_Unwind_Save_WMMXD>
 8001b52:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8001b54:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 8001b58:	b154      	cbz	r4, 8001b70 <_Unwind_VRS_Pop+0xb4>
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	1ad0      	subs	r0, r2, r3
 8001b5e:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8001b62:	00e4      	lsls	r4, r4, #3
 8001b64:	581d      	ldr	r5, [r3, r0]
 8001b66:	f843 5b04 	str.w	r5, [r3], #4
 8001b6a:	428b      	cmp	r3, r1
 8001b6c:	d1fa      	bne.n	8001b64 <_Unwind_VRS_Pop+0xa8>
 8001b6e:	4422      	add	r2, r4
 8001b70:	4638      	mov	r0, r7
 8001b72:	63b2      	str	r2, [r6, #56]	; 0x38
 8001b74:	f000 f908 	bl	8001d88 <__gnu_Unwind_Restore_WMMXD>
 8001b78:	2000      	movs	r0, #0
 8001b7a:	b043      	add	sp, #268	; 0x10c
 8001b7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b80:	2c01      	cmp	r4, #1
 8001b82:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8001b86:	b295      	uxth	r5, r2
 8001b88:	d05c      	beq.n	8001c44 <_Unwind_VRS_Pop+0x188>
 8001b8a:	2c05      	cmp	r4, #5
 8001b8c:	d15e      	bne.n	8001c4c <_Unwind_VRS_Pop+0x190>
 8001b8e:	eb08 0905 	add.w	r9, r8, r5
 8001b92:	f1b9 0f20 	cmp.w	r9, #32
 8001b96:	d859      	bhi.n	8001c4c <_Unwind_VRS_Pop+0x190>
 8001b98:	f1b8 0f0f 	cmp.w	r8, #15
 8001b9c:	d979      	bls.n	8001c92 <_Unwind_VRS_Pop+0x1d6>
 8001b9e:	46a9      	mov	r9, r5
 8001ba0:	2d00      	cmp	r5, #0
 8001ba2:	f040 808a 	bne.w	8001cba <_Unwind_VRS_Pop+0x1fe>
 8001ba6:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001ba8:	b36d      	cbz	r5, 8001c06 <_Unwind_VRS_Pop+0x14a>
 8001baa:	af20      	add	r7, sp, #128	; 0x80
 8001bac:	f04f 0900 	mov.w	r9, #0
 8001bb0:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8001bb4:	3f04      	subs	r7, #4
 8001bb6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8001bba:	f853 1b04 	ldr.w	r1, [r3], #4
 8001bbe:	f847 1f04 	str.w	r1, [r7, #4]!
 8001bc2:	42ab      	cmp	r3, r5
 8001bc4:	d1f9      	bne.n	8001bba <_Unwind_VRS_Pop+0xfe>
 8001bc6:	f1b9 0f00 	cmp.w	r9, #0
 8001bca:	d00f      	beq.n	8001bec <_Unwind_VRS_Pop+0x130>
 8001bcc:	466f      	mov	r7, sp
 8001bce:	4641      	mov	r1, r8
 8001bd0:	2910      	cmp	r1, #16
 8001bd2:	bf38      	it	cc
 8001bd4:	2110      	movcc	r1, #16
 8001bd6:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8001bda:	3984      	subs	r1, #132	; 0x84
 8001bdc:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8001be0:	f853 0b04 	ldr.w	r0, [r3], #4
 8001be4:	f841 0f04 	str.w	r0, [r1, #4]!
 8001be8:	42ab      	cmp	r3, r5
 8001bea:	d1f9      	bne.n	8001be0 <_Unwind_VRS_Pop+0x124>
 8001bec:	2c01      	cmp	r4, #1
 8001bee:	f000 8086 	beq.w	8001cfe <_Unwind_VRS_Pop+0x242>
 8001bf2:	f1b8 0f0f 	cmp.w	r8, #15
 8001bf6:	63b5      	str	r5, [r6, #56]	; 0x38
 8001bf8:	d947      	bls.n	8001c8a <_Unwind_VRS_Pop+0x1ce>
 8001bfa:	f1b9 0f00 	cmp.w	r9, #0
 8001bfe:	d002      	beq.n	8001c06 <_Unwind_VRS_Pop+0x14a>
 8001c00:	4668      	mov	r0, sp
 8001c02:	f000 f8b9 	bl	8001d78 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001c06:	2000      	movs	r0, #0
 8001c08:	b043      	add	sp, #268	; 0x10c
 8001c0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c0e:	b9ec      	cbnz	r4, 8001c4c <_Unwind_VRS_Pop+0x190>
 8001c10:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001c12:	4623      	mov	r3, r4
 8001c14:	fa1f fc82 	uxth.w	ip, r2
 8001c18:	2401      	movs	r4, #1
 8001c1a:	1d37      	adds	r7, r6, #4
 8001c1c:	fa04 f203 	lsl.w	r2, r4, r3
 8001c20:	ea12 0f0c 	tst.w	r2, ip
 8001c24:	4601      	mov	r1, r0
 8001c26:	d004      	beq.n	8001c32 <_Unwind_VRS_Pop+0x176>
 8001c28:	f851 2b04 	ldr.w	r2, [r1], #4
 8001c2c:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8001c30:	4608      	mov	r0, r1
 8001c32:	3301      	adds	r3, #1
 8001c34:	2b10      	cmp	r3, #16
 8001c36:	d1f1      	bne.n	8001c1c <_Unwind_VRS_Pop+0x160>
 8001c38:	f415 5500 	ands.w	r5, r5, #8192	; 0x2000
 8001c3c:	d1e3      	bne.n	8001c06 <_Unwind_VRS_Pop+0x14a>
 8001c3e:	63b0      	str	r0, [r6, #56]	; 0x38
 8001c40:	4628      	mov	r0, r5
 8001c42:	e004      	b.n	8001c4e <_Unwind_VRS_Pop+0x192>
 8001c44:	eb08 0305 	add.w	r3, r8, r5
 8001c48:	2b10      	cmp	r3, #16
 8001c4a:	d903      	bls.n	8001c54 <_Unwind_VRS_Pop+0x198>
 8001c4c:	2002      	movs	r0, #2
 8001c4e:	b043      	add	sp, #268	; 0x10c
 8001c50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c54:	f1b8 0f0f 	cmp.w	r8, #15
 8001c58:	d8f8      	bhi.n	8001c4c <_Unwind_VRS_Pop+0x190>
 8001c5a:	6833      	ldr	r3, [r6, #0]
 8001c5c:	07da      	lsls	r2, r3, #31
 8001c5e:	d506      	bpl.n	8001c6e <_Unwind_VRS_Pop+0x1b2>
 8001c60:	4630      	mov	r0, r6
 8001c62:	f023 0303 	bic.w	r3, r3, #3
 8001c66:	f840 3b48 	str.w	r3, [r0], #72
 8001c6a:	f000 f879 	bl	8001d60 <__gnu_Unwind_Save_VFP>
 8001c6e:	af20      	add	r7, sp, #128	; 0x80
 8001c70:	4638      	mov	r0, r7
 8001c72:	f000 f875 	bl	8001d60 <__gnu_Unwind_Save_VFP>
 8001c76:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001c78:	2d00      	cmp	r5, #0
 8001c7a:	d197      	bne.n	8001bac <_Unwind_VRS_Pop+0xf0>
 8001c7c:	461d      	mov	r5, r3
 8001c7e:	3504      	adds	r5, #4
 8001c80:	63b5      	str	r5, [r6, #56]	; 0x38
 8001c82:	4638      	mov	r0, r7
 8001c84:	f000 f868 	bl	8001d58 <__gnu_Unwind_Restore_VFP>
 8001c88:	e7bd      	b.n	8001c06 <_Unwind_VRS_Pop+0x14a>
 8001c8a:	a820      	add	r0, sp, #128	; 0x80
 8001c8c:	f000 f86c 	bl	8001d68 <__gnu_Unwind_Restore_VFP_D>
 8001c90:	e7b3      	b.n	8001bfa <_Unwind_VRS_Pop+0x13e>
 8001c92:	f1b9 0f10 	cmp.w	r9, #16
 8001c96:	d940      	bls.n	8001d1a <_Unwind_VRS_Pop+0x25e>
 8001c98:	f1a9 0910 	sub.w	r9, r9, #16
 8001c9c:	6833      	ldr	r3, [r6, #0]
 8001c9e:	07d9      	lsls	r1, r3, #31
 8001ca0:	d508      	bpl.n	8001cb4 <_Unwind_VRS_Pop+0x1f8>
 8001ca2:	f023 0301 	bic.w	r3, r3, #1
 8001ca6:	4630      	mov	r0, r6
 8001ca8:	f043 0302 	orr.w	r3, r3, #2
 8001cac:	f840 3b48 	str.w	r3, [r0], #72
 8001cb0:	f000 f85e 	bl	8001d70 <__gnu_Unwind_Save_VFP_D>
 8001cb4:	f1b9 0f00 	cmp.w	r9, #0
 8001cb8:	d032      	beq.n	8001d20 <_Unwind_VRS_Pop+0x264>
 8001cba:	6833      	ldr	r3, [r6, #0]
 8001cbc:	075a      	lsls	r2, r3, #29
 8001cbe:	d420      	bmi.n	8001d02 <_Unwind_VRS_Pop+0x246>
 8001cc0:	f1b8 0f0f 	cmp.w	r8, #15
 8001cc4:	d925      	bls.n	8001d12 <_Unwind_VRS_Pop+0x256>
 8001cc6:	466f      	mov	r7, sp
 8001cc8:	4638      	mov	r0, r7
 8001cca:	f1c8 0510 	rsb	r5, r8, #16
 8001cce:	f000 f857 	bl	8001d80 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001cd2:	2d00      	cmp	r5, #0
 8001cd4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001cd6:	f77f af7a 	ble.w	8001bce <_Unwind_VRS_Pop+0x112>
 8001cda:	af20      	add	r7, sp, #128	; 0x80
 8001cdc:	e768      	b.n	8001bb0 <_Unwind_VRS_Pop+0xf4>
 8001cde:	f023 0310 	bic.w	r3, r3, #16
 8001ce2:	6033      	str	r3, [r6, #0]
 8001ce4:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8001ce8:	f000 f89c 	bl	8001e24 <__gnu_Unwind_Save_WMMXC>
 8001cec:	e6fe      	b.n	8001aec <_Unwind_VRS_Pop+0x30>
 8001cee:	f023 0308 	bic.w	r3, r3, #8
 8001cf2:	6003      	str	r3, [r0, #0]
 8001cf4:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8001cf8:	f000 f868 	bl	8001dcc <__gnu_Unwind_Save_WMMXD>
 8001cfc:	e725      	b.n	8001b4a <_Unwind_VRS_Pop+0x8e>
 8001cfe:	af20      	add	r7, sp, #128	; 0x80
 8001d00:	e7bd      	b.n	8001c7e <_Unwind_VRS_Pop+0x1c2>
 8001d02:	4630      	mov	r0, r6
 8001d04:	f023 0304 	bic.w	r3, r3, #4
 8001d08:	f840 3bd0 	str.w	r3, [r0], #208
 8001d0c:	f000 f838 	bl	8001d80 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001d10:	e7d6      	b.n	8001cc0 <_Unwind_VRS_Pop+0x204>
 8001d12:	a820      	add	r0, sp, #128	; 0x80
 8001d14:	f000 f82c 	bl	8001d70 <__gnu_Unwind_Save_VFP_D>
 8001d18:	e7d5      	b.n	8001cc6 <_Unwind_VRS_Pop+0x20a>
 8001d1a:	f04f 0900 	mov.w	r9, #0
 8001d1e:	e7bd      	b.n	8001c9c <_Unwind_VRS_Pop+0x1e0>
 8001d20:	f1b8 0f0f 	cmp.w	r8, #15
 8001d24:	f63f af3f 	bhi.w	8001ba6 <_Unwind_VRS_Pop+0xea>
 8001d28:	af20      	add	r7, sp, #128	; 0x80
 8001d2a:	4638      	mov	r0, r7
 8001d2c:	f000 f820 	bl	8001d70 <__gnu_Unwind_Save_VFP_D>
 8001d30:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001d32:	2d00      	cmp	r5, #0
 8001d34:	f47f af3a 	bne.w	8001bac <_Unwind_VRS_Pop+0xf0>
 8001d38:	4638      	mov	r0, r7
 8001d3a:	f000 f815 	bl	8001d68 <__gnu_Unwind_Restore_VFP_D>
 8001d3e:	e762      	b.n	8001c06 <_Unwind_VRS_Pop+0x14a>

08001d40 <__restore_core_regs>:
 8001d40:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001d44:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001d48:	469c      	mov	ip, r3
 8001d4a:	46a6      	mov	lr, r4
 8001d4c:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001d50:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001d54:	46e5      	mov	sp, ip
 8001d56:	bd00      	pop	{pc}

08001d58 <__gnu_Unwind_Restore_VFP>:
 8001d58:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop

08001d60 <__gnu_Unwind_Save_VFP>:
 8001d60:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 8001d64:	4770      	bx	lr
 8001d66:	bf00      	nop

08001d68 <__gnu_Unwind_Restore_VFP_D>:
 8001d68:	ec90 0b20 	vldmia	r0, {d0-d15}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop

08001d70 <__gnu_Unwind_Save_VFP_D>:
 8001d70:	ec80 0b20 	vstmia	r0, {d0-d15}
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop

08001d78 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 8001d78:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop

08001d80 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8001d80:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop

08001d88 <__gnu_Unwind_Restore_WMMXD>:
 8001d88:	ecf0 0102 	ldfe	f0, [r0], #8
 8001d8c:	ecf0 1102 	ldfe	f1, [r0], #8
 8001d90:	ecf0 2102 	ldfe	f2, [r0], #8
 8001d94:	ecf0 3102 	ldfe	f3, [r0], #8
 8001d98:	ecf0 4102 	ldfe	f4, [r0], #8
 8001d9c:	ecf0 5102 	ldfe	f5, [r0], #8
 8001da0:	ecf0 6102 	ldfe	f6, [r0], #8
 8001da4:	ecf0 7102 	ldfe	f7, [r0], #8
 8001da8:	ecf0 8102 	ldfp	f0, [r0], #8
 8001dac:	ecf0 9102 	ldfp	f1, [r0], #8
 8001db0:	ecf0 a102 	ldfp	f2, [r0], #8
 8001db4:	ecf0 b102 	ldfp	f3, [r0], #8
 8001db8:	ecf0 c102 	ldfp	f4, [r0], #8
 8001dbc:	ecf0 d102 	ldfp	f5, [r0], #8
 8001dc0:	ecf0 e102 	ldfp	f6, [r0], #8
 8001dc4:	ecf0 f102 	ldfp	f7, [r0], #8
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop

08001dcc <__gnu_Unwind_Save_WMMXD>:
 8001dcc:	ece0 0102 	stfe	f0, [r0], #8
 8001dd0:	ece0 1102 	stfe	f1, [r0], #8
 8001dd4:	ece0 2102 	stfe	f2, [r0], #8
 8001dd8:	ece0 3102 	stfe	f3, [r0], #8
 8001ddc:	ece0 4102 	stfe	f4, [r0], #8
 8001de0:	ece0 5102 	stfe	f5, [r0], #8
 8001de4:	ece0 6102 	stfe	f6, [r0], #8
 8001de8:	ece0 7102 	stfe	f7, [r0], #8
 8001dec:	ece0 8102 	stfp	f0, [r0], #8
 8001df0:	ece0 9102 	stfp	f1, [r0], #8
 8001df4:	ece0 a102 	stfp	f2, [r0], #8
 8001df8:	ece0 b102 	stfp	f3, [r0], #8
 8001dfc:	ece0 c102 	stfp	f4, [r0], #8
 8001e00:	ece0 d102 	stfp	f5, [r0], #8
 8001e04:	ece0 e102 	stfp	f6, [r0], #8
 8001e08:	ece0 f102 	stfp	f7, [r0], #8
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop

08001e10 <__gnu_Unwind_Restore_WMMXC>:
 8001e10:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001e14:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001e18:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001e1c:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop

08001e24 <__gnu_Unwind_Save_WMMXC>:
 8001e24:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001e28:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001e2c:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001e30:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop

08001e38 <_Unwind_RaiseException>:
 8001e38:	46ec      	mov	ip, sp
 8001e3a:	b500      	push	{lr}
 8001e3c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001e40:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001e4c:	a901      	add	r1, sp, #4
 8001e4e:	f7ff fbe1 	bl	8001614 <__gnu_Unwind_RaiseException>
 8001e52:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001e56:	b012      	add	sp, #72	; 0x48
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop

08001e5c <_Unwind_Resume>:
 8001e5c:	46ec      	mov	ip, sp
 8001e5e:	b500      	push	{lr}
 8001e60:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001e64:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001e70:	a901      	add	r1, sp, #4
 8001e72:	f7ff fc0b 	bl	800168c <__gnu_Unwind_Resume>
 8001e76:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001e7a:	b012      	add	sp, #72	; 0x48
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop

08001e80 <_Unwind_Resume_or_Rethrow>:
 8001e80:	46ec      	mov	ip, sp
 8001e82:	b500      	push	{lr}
 8001e84:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001e88:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001e8c:	f04f 0300 	mov.w	r3, #0
 8001e90:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001e94:	a901      	add	r1, sp, #4
 8001e96:	f7ff fc1b 	bl	80016d0 <__gnu_Unwind_Resume_or_Rethrow>
 8001e9a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001e9e:	b012      	add	sp, #72	; 0x48
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop

08001ea4 <_Unwind_ForcedUnwind>:
 8001ea4:	46ec      	mov	ip, sp
 8001ea6:	b500      	push	{lr}
 8001ea8:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001eac:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001eb0:	f04f 0300 	mov.w	r3, #0
 8001eb4:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001eb8:	ab01      	add	r3, sp, #4
 8001eba:	f7ff fbdf 	bl	800167c <__gnu_Unwind_ForcedUnwind>
 8001ebe:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001ec2:	b012      	add	sp, #72	; 0x48
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop

08001ec8 <_Unwind_Backtrace>:
 8001ec8:	46ec      	mov	ip, sp
 8001eca:	b500      	push	{lr}
 8001ecc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001ed0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001ed4:	f04f 0300 	mov.w	r3, #0
 8001ed8:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001edc:	aa01      	add	r2, sp, #4
 8001ede:	f7ff fc51 	bl	8001784 <__gnu_Unwind_Backtrace>
 8001ee2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001ee6:	b012      	add	sp, #72	; 0x48
 8001ee8:	4770      	bx	lr
 8001eea:	bf00      	nop

08001eec <next_unwind_byte>:
 8001eec:	7a02      	ldrb	r2, [r0, #8]
 8001eee:	4603      	mov	r3, r0
 8001ef0:	b97a      	cbnz	r2, 8001f12 <next_unwind_byte+0x26>
 8001ef2:	7a42      	ldrb	r2, [r0, #9]
 8001ef4:	b1a2      	cbz	r2, 8001f20 <next_unwind_byte+0x34>
 8001ef6:	6841      	ldr	r1, [r0, #4]
 8001ef8:	3a01      	subs	r2, #1
 8001efa:	b410      	push	{r4}
 8001efc:	7242      	strb	r2, [r0, #9]
 8001efe:	6808      	ldr	r0, [r1, #0]
 8001f00:	2203      	movs	r2, #3
 8001f02:	1d0c      	adds	r4, r1, #4
 8001f04:	721a      	strb	r2, [r3, #8]
 8001f06:	0202      	lsls	r2, r0, #8
 8001f08:	605c      	str	r4, [r3, #4]
 8001f0a:	0e00      	lsrs	r0, r0, #24
 8001f0c:	bc10      	pop	{r4}
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	4770      	bx	lr
 8001f12:	6800      	ldr	r0, [r0, #0]
 8001f14:	3a01      	subs	r2, #1
 8001f16:	721a      	strb	r2, [r3, #8]
 8001f18:	0202      	lsls	r2, r0, #8
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	0e00      	lsrs	r0, r0, #24
 8001f1e:	4770      	bx	lr
 8001f20:	20b0      	movs	r0, #176	; 0xb0
 8001f22:	4770      	bx	lr

08001f24 <_Unwind_GetGR.constprop.0>:
 8001f24:	b500      	push	{lr}
 8001f26:	b085      	sub	sp, #20
 8001f28:	2300      	movs	r3, #0
 8001f2a:	aa03      	add	r2, sp, #12
 8001f2c:	9200      	str	r2, [sp, #0]
 8001f2e:	4619      	mov	r1, r3
 8001f30:	220c      	movs	r2, #12
 8001f32:	f7ff fbdd 	bl	80016f0 <_Unwind_VRS_Get>
 8001f36:	9803      	ldr	r0, [sp, #12]
 8001f38:	b005      	add	sp, #20
 8001f3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f3e:	bf00      	nop

08001f40 <unwind_UCB_from_context>:
 8001f40:	e7f0      	b.n	8001f24 <_Unwind_GetGR.constprop.0>
 8001f42:	bf00      	nop

08001f44 <__gnu_unwind_execute>:
 8001f44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f48:	4605      	mov	r5, r0
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	460e      	mov	r6, r1
 8001f4e:	f04f 0800 	mov.w	r8, #0
 8001f52:	4630      	mov	r0, r6
 8001f54:	f7ff ffca 	bl	8001eec <next_unwind_byte>
 8001f58:	28b0      	cmp	r0, #176	; 0xb0
 8001f5a:	4604      	mov	r4, r0
 8001f5c:	f000 80ba 	beq.w	80020d4 <__gnu_unwind_execute+0x190>
 8001f60:	0607      	lsls	r7, r0, #24
 8001f62:	d520      	bpl.n	8001fa6 <__gnu_unwind_execute+0x62>
 8001f64:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001f68:	2b80      	cmp	r3, #128	; 0x80
 8001f6a:	d04d      	beq.n	8002008 <__gnu_unwind_execute+0xc4>
 8001f6c:	2b90      	cmp	r3, #144	; 0x90
 8001f6e:	d036      	beq.n	8001fde <__gnu_unwind_execute+0x9a>
 8001f70:	2ba0      	cmp	r3, #160	; 0xa0
 8001f72:	d060      	beq.n	8002036 <__gnu_unwind_execute+0xf2>
 8001f74:	2bb0      	cmp	r3, #176	; 0xb0
 8001f76:	d074      	beq.n	8002062 <__gnu_unwind_execute+0x11e>
 8001f78:	2bc0      	cmp	r3, #192	; 0xc0
 8001f7a:	f000 808b 	beq.w	8002094 <__gnu_unwind_execute+0x150>
 8001f7e:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001f82:	2bd0      	cmp	r3, #208	; 0xd0
 8001f84:	d10b      	bne.n	8001f9e <__gnu_unwind_execute+0x5a>
 8001f86:	f000 0207 	and.w	r2, r0, #7
 8001f8a:	3201      	adds	r2, #1
 8001f8c:	2305      	movs	r3, #5
 8001f8e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001f92:	2101      	movs	r1, #1
 8001f94:	4628      	mov	r0, r5
 8001f96:	f7ff fd91 	bl	8001abc <_Unwind_VRS_Pop>
 8001f9a:	2800      	cmp	r0, #0
 8001f9c:	d0d9      	beq.n	8001f52 <__gnu_unwind_execute+0xe>
 8001f9e:	2009      	movs	r0, #9
 8001fa0:	b005      	add	sp, #20
 8001fa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001fa6:	0083      	lsls	r3, r0, #2
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	1d1f      	adds	r7, r3, #4
 8001fac:	f10d 090c 	add.w	r9, sp, #12
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	f8cd 9000 	str.w	r9, [sp]
 8001fb8:	220d      	movs	r2, #13
 8001fba:	4628      	mov	r0, r5
 8001fbc:	f7ff fb98 	bl	80016f0 <_Unwind_VRS_Get>
 8001fc0:	9b03      	ldr	r3, [sp, #12]
 8001fc2:	f8cd 9000 	str.w	r9, [sp]
 8001fc6:	0660      	lsls	r0, r4, #25
 8001fc8:	bf4c      	ite	mi
 8001fca:	1bdf      	submi	r7, r3, r7
 8001fcc:	18ff      	addpl	r7, r7, r3
 8001fce:	2300      	movs	r3, #0
 8001fd0:	220d      	movs	r2, #13
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4628      	mov	r0, r5
 8001fd6:	9703      	str	r7, [sp, #12]
 8001fd8:	f7ff fbb0 	bl	800173c <_Unwind_VRS_Set>
 8001fdc:	e7b9      	b.n	8001f52 <__gnu_unwind_execute+0xe>
 8001fde:	f000 030d 	and.w	r3, r0, #13
 8001fe2:	2b0d      	cmp	r3, #13
 8001fe4:	d0db      	beq.n	8001f9e <__gnu_unwind_execute+0x5a>
 8001fe6:	af03      	add	r7, sp, #12
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f000 020f 	and.w	r2, r0, #15
 8001fee:	4619      	mov	r1, r3
 8001ff0:	9700      	str	r7, [sp, #0]
 8001ff2:	4628      	mov	r0, r5
 8001ff4:	f7ff fb7c 	bl	80016f0 <_Unwind_VRS_Get>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	9700      	str	r7, [sp, #0]
 8001ffc:	220d      	movs	r2, #13
 8001ffe:	4619      	mov	r1, r3
 8002000:	4628      	mov	r0, r5
 8002002:	f7ff fb9b 	bl	800173c <_Unwind_VRS_Set>
 8002006:	e7a4      	b.n	8001f52 <__gnu_unwind_execute+0xe>
 8002008:	4630      	mov	r0, r6
 800200a:	f7ff ff6f 	bl	8001eec <next_unwind_byte>
 800200e:	0224      	lsls	r4, r4, #8
 8002010:	4320      	orrs	r0, r4
 8002012:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8002016:	d0c2      	beq.n	8001f9e <__gnu_unwind_execute+0x5a>
 8002018:	0104      	lsls	r4, r0, #4
 800201a:	2300      	movs	r3, #0
 800201c:	b2a2      	uxth	r2, r4
 800201e:	4619      	mov	r1, r3
 8002020:	4628      	mov	r0, r5
 8002022:	f7ff fd4b 	bl	8001abc <_Unwind_VRS_Pop>
 8002026:	2800      	cmp	r0, #0
 8002028:	d1b9      	bne.n	8001f9e <__gnu_unwind_execute+0x5a>
 800202a:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 800202e:	bf18      	it	ne
 8002030:	f04f 0801 	movne.w	r8, #1
 8002034:	e78d      	b.n	8001f52 <__gnu_unwind_execute+0xe>
 8002036:	43c2      	mvns	r2, r0
 8002038:	f002 0307 	and.w	r3, r2, #7
 800203c:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8002040:	411a      	asrs	r2, r3
 8002042:	0701      	lsls	r1, r0, #28
 8002044:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8002048:	f04f 0300 	mov.w	r3, #0
 800204c:	bf48      	it	mi
 800204e:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8002052:	4619      	mov	r1, r3
 8002054:	4628      	mov	r0, r5
 8002056:	f7ff fd31 	bl	8001abc <_Unwind_VRS_Pop>
 800205a:	2800      	cmp	r0, #0
 800205c:	f43f af79 	beq.w	8001f52 <__gnu_unwind_execute+0xe>
 8002060:	e79d      	b.n	8001f9e <__gnu_unwind_execute+0x5a>
 8002062:	28b1      	cmp	r0, #177	; 0xb1
 8002064:	d03b      	beq.n	80020de <__gnu_unwind_execute+0x19a>
 8002066:	28b2      	cmp	r0, #178	; 0xb2
 8002068:	f000 8093 	beq.w	8002192 <__gnu_unwind_execute+0x24e>
 800206c:	28b3      	cmp	r0, #179	; 0xb3
 800206e:	d041      	beq.n	80020f4 <__gnu_unwind_execute+0x1b0>
 8002070:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8002074:	2bb4      	cmp	r3, #180	; 0xb4
 8002076:	d092      	beq.n	8001f9e <__gnu_unwind_execute+0x5a>
 8002078:	f000 0207 	and.w	r2, r0, #7
 800207c:	3201      	adds	r2, #1
 800207e:	2301      	movs	r3, #1
 8002080:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002084:	4619      	mov	r1, r3
 8002086:	4628      	mov	r0, r5
 8002088:	f7ff fd18 	bl	8001abc <_Unwind_VRS_Pop>
 800208c:	2800      	cmp	r0, #0
 800208e:	f43f af60 	beq.w	8001f52 <__gnu_unwind_execute+0xe>
 8002092:	e784      	b.n	8001f9e <__gnu_unwind_execute+0x5a>
 8002094:	28c6      	cmp	r0, #198	; 0xc6
 8002096:	d04a      	beq.n	800212e <__gnu_unwind_execute+0x1ea>
 8002098:	28c7      	cmp	r0, #199	; 0xc7
 800209a:	d054      	beq.n	8002146 <__gnu_unwind_execute+0x202>
 800209c:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80020a0:	2bc0      	cmp	r3, #192	; 0xc0
 80020a2:	d063      	beq.n	800216c <__gnu_unwind_execute+0x228>
 80020a4:	28c8      	cmp	r0, #200	; 0xc8
 80020a6:	d068      	beq.n	800217a <__gnu_unwind_execute+0x236>
 80020a8:	28c9      	cmp	r0, #201	; 0xc9
 80020aa:	f47f af78 	bne.w	8001f9e <__gnu_unwind_execute+0x5a>
 80020ae:	4630      	mov	r0, r6
 80020b0:	f7ff ff1c 	bl	8001eec <next_unwind_byte>
 80020b4:	0302      	lsls	r2, r0, #12
 80020b6:	f000 000f 	and.w	r0, r0, #15
 80020ba:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 80020be:	3001      	adds	r0, #1
 80020c0:	4302      	orrs	r2, r0
 80020c2:	2101      	movs	r1, #1
 80020c4:	2305      	movs	r3, #5
 80020c6:	4628      	mov	r0, r5
 80020c8:	f7ff fcf8 	bl	8001abc <_Unwind_VRS_Pop>
 80020cc:	2800      	cmp	r0, #0
 80020ce:	f43f af40 	beq.w	8001f52 <__gnu_unwind_execute+0xe>
 80020d2:	e764      	b.n	8001f9e <__gnu_unwind_execute+0x5a>
 80020d4:	f1b8 0f00 	cmp.w	r8, #0
 80020d8:	d018      	beq.n	800210c <__gnu_unwind_execute+0x1c8>
 80020da:	2000      	movs	r0, #0
 80020dc:	e760      	b.n	8001fa0 <__gnu_unwind_execute+0x5c>
 80020de:	4630      	mov	r0, r6
 80020e0:	f7ff ff04 	bl	8001eec <next_unwind_byte>
 80020e4:	4602      	mov	r2, r0
 80020e6:	2800      	cmp	r0, #0
 80020e8:	f43f af59 	beq.w	8001f9e <__gnu_unwind_execute+0x5a>
 80020ec:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80020f0:	d0c8      	beq.n	8002084 <__gnu_unwind_execute+0x140>
 80020f2:	e754      	b.n	8001f9e <__gnu_unwind_execute+0x5a>
 80020f4:	4630      	mov	r0, r6
 80020f6:	f7ff fef9 	bl	8001eec <next_unwind_byte>
 80020fa:	0302      	lsls	r2, r0, #12
 80020fc:	f000 030f 	and.w	r3, r0, #15
 8002100:	3301      	adds	r3, #1
 8002102:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8002106:	431a      	orrs	r2, r3
 8002108:	2301      	movs	r3, #1
 800210a:	e7bb      	b.n	8002084 <__gnu_unwind_execute+0x140>
 800210c:	ac03      	add	r4, sp, #12
 800210e:	4643      	mov	r3, r8
 8002110:	220e      	movs	r2, #14
 8002112:	4641      	mov	r1, r8
 8002114:	9400      	str	r4, [sp, #0]
 8002116:	4628      	mov	r0, r5
 8002118:	f7ff faea 	bl	80016f0 <_Unwind_VRS_Get>
 800211c:	9400      	str	r4, [sp, #0]
 800211e:	4643      	mov	r3, r8
 8002120:	220f      	movs	r2, #15
 8002122:	4641      	mov	r1, r8
 8002124:	4628      	mov	r0, r5
 8002126:	f7ff fb09 	bl	800173c <_Unwind_VRS_Set>
 800212a:	4640      	mov	r0, r8
 800212c:	e738      	b.n	8001fa0 <__gnu_unwind_execute+0x5c>
 800212e:	4630      	mov	r0, r6
 8002130:	f7ff fedc 	bl	8001eec <next_unwind_byte>
 8002134:	0302      	lsls	r2, r0, #12
 8002136:	f000 030f 	and.w	r3, r0, #15
 800213a:	3301      	adds	r3, #1
 800213c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8002140:	431a      	orrs	r2, r3
 8002142:	2303      	movs	r3, #3
 8002144:	e79e      	b.n	8002084 <__gnu_unwind_execute+0x140>
 8002146:	4630      	mov	r0, r6
 8002148:	f7ff fed0 	bl	8001eec <next_unwind_byte>
 800214c:	4602      	mov	r2, r0
 800214e:	2800      	cmp	r0, #0
 8002150:	f43f af25 	beq.w	8001f9e <__gnu_unwind_execute+0x5a>
 8002154:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8002158:	f47f af21 	bne.w	8001f9e <__gnu_unwind_execute+0x5a>
 800215c:	2104      	movs	r1, #4
 800215e:	4628      	mov	r0, r5
 8002160:	f7ff fcac 	bl	8001abc <_Unwind_VRS_Pop>
 8002164:	2800      	cmp	r0, #0
 8002166:	f43f aef4 	beq.w	8001f52 <__gnu_unwind_execute+0xe>
 800216a:	e718      	b.n	8001f9e <__gnu_unwind_execute+0x5a>
 800216c:	f000 020f 	and.w	r2, r0, #15
 8002170:	3201      	adds	r2, #1
 8002172:	2303      	movs	r3, #3
 8002174:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8002178:	e784      	b.n	8002084 <__gnu_unwind_execute+0x140>
 800217a:	4630      	mov	r0, r6
 800217c:	f7ff feb6 	bl	8001eec <next_unwind_byte>
 8002180:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8002184:	f000 030f 	and.w	r3, r0, #15
 8002188:	3210      	adds	r2, #16
 800218a:	3301      	adds	r3, #1
 800218c:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8002190:	e797      	b.n	80020c2 <__gnu_unwind_execute+0x17e>
 8002192:	2300      	movs	r3, #0
 8002194:	f10d 090c 	add.w	r9, sp, #12
 8002198:	220d      	movs	r2, #13
 800219a:	4619      	mov	r1, r3
 800219c:	f8cd 9000 	str.w	r9, [sp]
 80021a0:	4628      	mov	r0, r5
 80021a2:	f7ff faa5 	bl	80016f0 <_Unwind_VRS_Get>
 80021a6:	4630      	mov	r0, r6
 80021a8:	f7ff fea0 	bl	8001eec <next_unwind_byte>
 80021ac:	0602      	lsls	r2, r0, #24
 80021ae:	f04f 0402 	mov.w	r4, #2
 80021b2:	d50c      	bpl.n	80021ce <__gnu_unwind_execute+0x28a>
 80021b4:	9b03      	ldr	r3, [sp, #12]
 80021b6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80021ba:	40a0      	lsls	r0, r4
 80021bc:	4418      	add	r0, r3
 80021be:	9003      	str	r0, [sp, #12]
 80021c0:	4630      	mov	r0, r6
 80021c2:	f7ff fe93 	bl	8001eec <next_unwind_byte>
 80021c6:	0603      	lsls	r3, r0, #24
 80021c8:	f104 0407 	add.w	r4, r4, #7
 80021cc:	d4f2      	bmi.n	80021b4 <__gnu_unwind_execute+0x270>
 80021ce:	9b03      	ldr	r3, [sp, #12]
 80021d0:	f8cd 9000 	str.w	r9, [sp]
 80021d4:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 80021d8:	40a2      	lsls	r2, r4
 80021da:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80021de:	441a      	add	r2, r3
 80021e0:	2300      	movs	r3, #0
 80021e2:	9203      	str	r2, [sp, #12]
 80021e4:	4619      	mov	r1, r3
 80021e6:	220d      	movs	r2, #13
 80021e8:	4628      	mov	r0, r5
 80021ea:	f7ff faa7 	bl	800173c <_Unwind_VRS_Set>
 80021ee:	e6b0      	b.n	8001f52 <__gnu_unwind_execute+0xe>

080021f0 <__gnu_unwind_frame>:
 80021f0:	b510      	push	{r4, lr}
 80021f2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80021f4:	6853      	ldr	r3, [r2, #4]
 80021f6:	b084      	sub	sp, #16
 80021f8:	f04f 0c03 	mov.w	ip, #3
 80021fc:	3208      	adds	r2, #8
 80021fe:	021c      	lsls	r4, r3, #8
 8002200:	4608      	mov	r0, r1
 8002202:	0e1b      	lsrs	r3, r3, #24
 8002204:	a901      	add	r1, sp, #4
 8002206:	9401      	str	r4, [sp, #4]
 8002208:	9202      	str	r2, [sp, #8]
 800220a:	f88d c00c 	strb.w	ip, [sp, #12]
 800220e:	f88d 300d 	strb.w	r3, [sp, #13]
 8002212:	f7ff fe97 	bl	8001f44 <__gnu_unwind_execute>
 8002216:	b004      	add	sp, #16
 8002218:	bd10      	pop	{r4, pc}
 800221a:	bf00      	nop

0800221c <_Unwind_GetRegionStart>:
 800221c:	b508      	push	{r3, lr}
 800221e:	f7ff fe8f 	bl	8001f40 <unwind_UCB_from_context>
 8002222:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8002224:	bd08      	pop	{r3, pc}
 8002226:	bf00      	nop

08002228 <_Unwind_GetLanguageSpecificData>:
 8002228:	b508      	push	{r3, lr}
 800222a:	f7ff fe89 	bl	8001f40 <unwind_UCB_from_context>
 800222e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8002230:	79c3      	ldrb	r3, [r0, #7]
 8002232:	3302      	adds	r3, #2
 8002234:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002238:	bd08      	pop	{r3, pc}
 800223a:	bf00      	nop

0800223c <__aeabi_idiv0>:
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop

08002240 <_ZN15Adafruit_BME680C1Ev>:
  _BME680_SoftwareSPI_SCK = -1;
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
      false;
}*/

Adafruit_BME680::Adafruit_BME680()
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
    : _cs(-1), _meas_start(0), _meas_period(0) {
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	22ff      	movs	r2, #255	; 0xff
 800224c:	771a      	strb	r2, [r3, #28]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	621a      	str	r2, [r3, #32]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	849a      	strh	r2, [r3, #36]	; 0x24
  //_wire = theWire;
  _BME680_SoftwareSPI_MOSI = -1;
 800225a:	4b11      	ldr	r3, [pc, #68]	; (80022a0 <_ZN15Adafruit_BME680C1Ev+0x60>)
 800225c:	22ff      	movs	r2, #255	; 0xff
 800225e:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_MISO = -1;
 8002260:	4b10      	ldr	r3, [pc, #64]	; (80022a4 <_ZN15Adafruit_BME680C1Ev+0x64>)
 8002262:	22ff      	movs	r2, #255	; 0xff
 8002264:	701a      	strb	r2, [r3, #0]
  _BME680_SoftwareSPI_SCK = -1;
 8002266:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <_ZN15Adafruit_BME680C1Ev+0x68>)
 8002268:	22ff      	movs	r2, #255	; 0xff
 800226a:	701a      	strb	r2, [r3, #0]
  _filterEnabled = _tempEnabled = _humEnabled = _presEnabled = _gasEnabled =
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	751a      	strb	r2, [r3, #20]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	7d1a      	ldrb	r2, [r3, #20]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	74da      	strb	r2, [r3, #19]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	7cda      	ldrb	r2, [r3, #19]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	749a      	strb	r2, [r3, #18]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	7c9a      	ldrb	r2, [r3, #18]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	745a      	strb	r2, [r3, #17]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	7c5a      	ldrb	r2, [r3, #17]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	741a      	strb	r2, [r3, #16]
      false;
}
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4618      	mov	r0, r3
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	2000025c 	.word	0x2000025c
 80022a4:	2000025d 	.word	0x2000025d
 80022a8:	2000025e 	.word	0x2000025e

080022ac <_Z5i2cOkv>:
{
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
}

bool i2cOk() {
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
	i2cOk_ii = 0;
 80022b0:	4b06      	ldr	r3, [pc, #24]	; (80022cc <_Z5i2cOkv+0x20>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	601a      	str	r2, [r3, #0]
	i2cOk_ret = true;
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <_Z5i2cOkv+0x24>)
 80022b8:	2201      	movs	r2, #1
 80022ba:	701a      	strb	r2, [r3, #0]
	HAL_Delay(100);
 80022bc:	2064      	movs	r0, #100	; 0x64
 80022be:	f004 f91e 	bl	80064fe <HAL_Delay>
	return(i2cOk_ret);
 80022c2:	4b03      	ldr	r3, [pc, #12]	; (80022d0 <_Z5i2cOkv+0x24>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
//			printf( "i2cOk() i2cOk_ii: %d \n", i2cOk_ii );
			break;
		}
	}
	return(i2cOk_ret);
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	20000260 	.word	0x20000260
 80022d0:	20000000 	.word	0x20000000

080022d4 <_ZN13SFE_UBLOX_GPSC1Ev>:

SFE_UBLOX_GPS::SFE_UBLOX_GPS(void)
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	22ff      	movs	r2, #255	; 0xff
 80022e0:	701a      	strb	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2200      	movs	r2, #0
 80022f6:	f883 2235 	strb.w	r2, [r3, #565]	; 0x235
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2242      	movs	r2, #66	; 0x42
 8002306:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2238 	strb.w	r2, [r3, #568]	; 0x238
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2239 	strb.w	r2, [r3, #569]	; 0x239
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f8a3 2346 	strh.w	r2, [r3, #838]	; 0x346
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f203 223a 	addw	r2, r3, #570	; 0x23a
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f8c3 2348 	str.w	r2, [r3, #840]	; 0x348
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 234c 	strb.w	r2, [r3, #844]	; 0x34c
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 234d 	strb.w	r2, [r3, #845]	; 0x34d
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2202      	movs	r2, #2
 8002362:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2202      	movs	r2, #2
 800236a:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2200      	movs	r2, #0
 800238a:	f8a3 2354 	strh.w	r2, [r3, #852]	; 0x354
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	f503 720f 	add.w	r2, r3, #572	; 0x23c
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f883 235c 	strb.w	r2, [r3, #860]	; 0x35c
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2200      	movs	r2, #0
 80023ae:	f883 235d 	strb.w	r2, [r3, #861]	; 0x35d
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2202      	movs	r2, #2
 80023b6:	f883 235e 	strb.w	r2, [r3, #862]	; 0x35e
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2202      	movs	r2, #2
 80023be:	f883 235f 	strb.w	r2, [r3, #863]	; 0x35f
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f503 724f 	add.w	r2, r3, #828	; 0x33c
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f8c3 2368 	str.w	r2, [r3, #872]	; 0x368
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2202      	movs	r2, #2
 800240a:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2202      	movs	r2, #2
 8002412:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2202      	movs	r2, #2
 8002422:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2264      	movs	r2, #100	; 0x64
 800242a:	f883 2372 	strb.w	r2, [r3, #882]	; 0x372
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2201      	movs	r2, #1
 8002442:	f883 2379 	strb.w	r2, [r3, #889]	; 0x379
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 237a 	strb.w	r2, [r3, #890]	; 0x37a
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2201      	movs	r2, #1
 8002452:	f883 237b 	strb.w	r2, [r3, #891]	; 0x37b
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 237e 	strb.w	r2, [r3, #894]	; 0x37e
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 237f 	strb.w	r2, [r3, #895]	; 0x37f
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2380 	strb.w	r2, [r3, #896]	; 0x380
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2201      	movs	r2, #1
 8002482:	f883 2381 	strb.w	r2, [r3, #897]	; 0x381
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	f883 2382 	strb.w	r2, [r3, #898]	; 0x382
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2201      	movs	r2, #1
 8002492:	f883 2383 	strb.w	r2, [r3, #899]	; 0x383
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2200      	movs	r2, #0
 800249a:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
{
  // Constructor
  currentGeofenceParams.numFences = 0; // Zero the number of geofences currently in use
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	711a      	strb	r2, [r3, #4]
  moduleQueried.versionNumber = false;
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 80024aa:	f36f 03c3 	bfc	r3, #3, #1
 80024ae:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
  // #elif defined(ARDUINO_ARCH_ESP32)

  // i2cTransactionSize = 32; //The ESP32 has an I2C buffer length of 128. We reduce it to 32 bytes to increase stability with the module

  // #endif
}
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4618      	mov	r0, r3
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr

080024be <_ZN13SFE_UBLOX_GPS5beginEh>:

//Initialize the Serial port
//boolean SFE_UBLOX_GPS::begin(TwoWire &wirePort, uint8_t deviceAddress)
boolean SFE_UBLOX_GPS::begin(uint8_t deviceAddress)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b082      	sub	sp, #8
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	460b      	mov	r3, r1
 80024c8:	70fb      	strb	r3, [r7, #3]
  commType = COMM_TYPE_I2C;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2236 	strb.w	r2, [r3, #566]	; 0x236
  //We're moving away from the practice of starting Wire hardware in a library. This is to avoid cross platform issues.
  //ie, there are some platforms that don't handle multiple starts to the wire hardware. Also, every time you start the wire
  //hardware the clock speed reverts back to 100kHz regardless of previous Wire.setClocks().
  //_i2cPort->begin();

  _gpsI2Caddress = deviceAddress; //Store the I2C address from user
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	78fa      	ldrb	r2, [r7, #3]
 80024d6:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237

  return (isConnected());
 80024da:	f240 414c 	movw	r1, #1100	; 0x44c
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f001 fbf6 	bl	8003cd0 <_ZN13SFE_UBLOX_GPS11isConnectedEt>
 80024e4:	4603      	mov	r3, r0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>:
  return checkUbloxInternal(&packetCfg, requestedClass, requestedID);
}

//Called regularly to check for available bytes on the user' specified port
boolean SFE_UBLOX_GPS::checkUbloxInternal(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b084      	sub	sp, #16
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	60f8      	str	r0, [r7, #12]
 80024f6:	60b9      	str	r1, [r7, #8]
 80024f8:	4611      	mov	r1, r2
 80024fa:	461a      	mov	r2, r3
 80024fc:	460b      	mov	r3, r1
 80024fe:	71fb      	strb	r3, [r7, #7]
 8002500:	4613      	mov	r3, r2
 8002502:	71bb      	strb	r3, [r7, #6]
  if (commType == COMM_TYPE_I2C) {
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 800250a:	2b00      	cmp	r3, #0
 800250c:	d107      	bne.n	800251e <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x30>
    return (checkUbloxI2C(incomingUBX, requestedClass, requestedID));
 800250e:	79bb      	ldrb	r3, [r7, #6]
 8002510:	79fa      	ldrb	r2, [r7, #7]
 8002512:	68b9      	ldr	r1, [r7, #8]
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f000 f807 	bl	8002528 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>
 800251a:	4603      	mov	r3, r0
 800251c:	e000      	b.n	8002520 <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh+0x32>
	} else if (commType == COMM_TYPE_SERIAL) {
    //return (checkUbloxSerial(incomingUBX, requestedClass, requestedID));
	}
  return false;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3710      	adds	r7, #16
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh>:

//Polls I2C for data, passing any new bytes to process()
//Returns true if new bytes are available
boolean SFE_UBLOX_GPS::checkUbloxI2C(ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b0aa      	sub	sp, #168	; 0xa8
 800252c:	af02      	add	r7, sp, #8
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	4611      	mov	r1, r2
 8002534:	461a      	mov	r2, r3
 8002536:	460b      	mov	r3, r1
 8002538:	71fb      	strb	r3, [r7, #7]
 800253a:	4613      	mov	r3, r2
 800253c:	71bb      	strb	r3, [r7, #6]
//#define I2CADR  0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[6];
uint8_t i2cDataXX[] = {0,0};
 800253e:	2300      	movs	r3, #0
 8002540:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
uint8_t i2cRecvData[0X80]; // 2 * 16 * 4 bytes
  //if ( millis() - lastCheck >= i2cPollingWait)
  if ( HAL_GetTick() - lastCheck >= i2cPollingWait)
 8002544:	f003 ffd4 	bl	80064f0 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f8d3 3374 	ldr.w	r3, [r3, #884]	; 0x374
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	f892 2372 	ldrb.w	r2, [r2, #882]	; 0x372
 8002558:	4293      	cmp	r3, r2
 800255a:	bf2c      	ite	cs
 800255c:	2301      	movcs	r3, #1
 800255e:	2300      	movcc	r3, #0
 8002560:	b2db      	uxtb	r3, r3
 8002562:	2b00      	cmp	r3, #0
 8002564:	f000 80ae 	beq.w	80026c4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
    //if (_i2cPort->endTransmission(false) != 0) //Send a restart command. Do not release bus.
    //  return (false);                          //Sensor did not ACK

		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
			
		i2cData[0] = 0xFD;
 8002568:	23fd      	movs	r3, #253	; 0xfd
 800256a:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 800256e:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8002572:	2300      	movs	r3, #0
 8002574:	9300      	str	r3, [sp, #0]
 8002576:	2301      	movs	r3, #1
 8002578:	2184      	movs	r1, #132	; 0x84
 800257a:	4855      	ldr	r0, [pc, #340]	; (80026d0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800257c:	f006 ff5c 	bl	8009438 <HAL_I2C_Master_Seq_Transmit_DMA>
 8002580:	4603      	mov	r3, r0
 8002582:	461a      	mov	r2, r3
 8002584:	4b53      	ldr	r3, [pc, #332]	; (80026d4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002586:	701a      	strb	r2, [r3, #0]
		i2cOk();
 8002588:	f7ff fe90 	bl	80022ac <_Z5i2cOkv>
    //if (_i2cPort->available())
    {
      //uint8_t msb = _i2cPort->read();
      //uint8_t lsb = _i2cPort->read();

			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, 2, I2C_LAST_FRAME );
 800258c:	f107 0210 	add.w	r2, r7, #16
 8002590:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	2302      	movs	r3, #2
 8002598:	2185      	movs	r1, #133	; 0x85
 800259a:	484d      	ldr	r0, [pc, #308]	; (80026d0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800259c:	f007 f850 	bl	8009640 <HAL_I2C_Master_Seq_Receive_DMA>
 80025a0:	4603      	mov	r3, r0
 80025a2:	461a      	mov	r2, r3
 80025a4:	4b4b      	ldr	r3, [pc, #300]	; (80026d4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 80025a6:	701a      	strb	r2, [r3, #0]
			i2cOk();
 80025a8:	f7ff fe80 	bl	80022ac <_Z5i2cOkv>

      uint8_t msb = i2cRecvData[0];
 80025ac:	7c3b      	ldrb	r3, [r7, #16]
 80025ae:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
      uint8_t lsb = i2cRecvData[1];
 80025b2:	7c7b      	ldrb	r3, [r7, #17]
 80025b4:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a

      if (lsb == 0xFF)
 80025b8:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 80025bc:	2bff      	cmp	r3, #255	; 0xff
 80025be:	d107      	bne.n	80025d0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xa8>
			{
        //I believe this is a u-blox bug. Device should never present an 0xFF.
        //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
        lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 80025c0:	f003 ff96 	bl	80064f0 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
        return (false);
 80025cc:	2300      	movs	r3, #0
 80025ce:	e07a      	b.n	80026c6 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
      }
      bytesAvailable = (uint16_t)msb << 8 | lsb;
 80025d0:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 80025d4:	021b      	lsls	r3, r3, #8
 80025d6:	b21a      	sxth	r2, r3
 80025d8:	f897 309a 	ldrb.w	r3, [r7, #154]	; 0x9a
 80025dc:	b21b      	sxth	r3, r3
 80025de:	4313      	orrs	r3, r2
 80025e0:	b21b      	sxth	r3, r3
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	4b3c      	ldr	r3, [pc, #240]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80025e6:	801a      	strh	r2, [r3, #0]
    }

    if (bytesAvailable == 0)
 80025e8:	4b3b      	ldr	r3, [pc, #236]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80025ea:	881b      	ldrh	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d107      	bne.n	8002600 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xd8>
    {
      //lastCheck = millis(); //Put off checking to avoid I2C bus traffic
      lastCheck = HAL_GetTick(); //Put off checking to avoid I2C bus traffic
 80025f0:	f003 ff7e 	bl	80064f0 <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f8c3 2374 	str.w	r2, [r3, #884]	; 0x374
      return (false);
 80025fc:	2300      	movs	r3, #0
 80025fe:	e062      	b.n	80026c6 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19e>
    }

    //Check for undocumented bit error. We found this doing logic scans.
    //This error is rare but if we incorrectly interpret the first bit of the two 'data available' bytes as 1
    //then we have far too many bytes to check. May be related to I2C setup time violations: https://github.com/sparkfun/SparkFun_Ublox_Arduino_Library/issues/40
    if (bytesAvailable & ((uint16_t)1 << 15))
 8002600:	4b35      	ldr	r3, [pc, #212]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002602:	881b      	ldrh	r3, [r3, #0]
 8002604:	b21b      	sxth	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	da06      	bge.n	8002618 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0xf0>
    {
      //Clear the MSbit
      bytesAvailable &= ~((uint16_t)1 << 15);
 800260a:	4b33      	ldr	r3, [pc, #204]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002612:	b29a      	uxth	r2, r3
 8002614:	4b30      	ldr	r3, [pc, #192]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002616:	801a      	strh	r2, [r3, #0]
    }

		if (bytesAvailable > 1 && bytesAvailable <= 0xFF ) {
 8002618:	4b2f      	ldr	r3, [pc, #188]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800261a:	881b      	ldrh	r3, [r3, #0]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d944      	bls.n	80026aa <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
 8002620:	4b2d      	ldr	r3, [pc, #180]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002622:	881b      	ldrh	r3, [r3, #0]
 8002624:	2bff      	cmp	r3, #255	; 0xff
 8002626:	d840      	bhi.n	80026aa <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
			i2cData[0] = 0xFF;
 8002628:	23ff      	movs	r3, #255	; 0xff
 800262a:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_FRAME );
 800262e:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8002632:	2300      	movs	r3, #0
 8002634:	9300      	str	r3, [sp, #0]
 8002636:	2301      	movs	r3, #1
 8002638:	2184      	movs	r1, #132	; 0x84
 800263a:	4825      	ldr	r0, [pc, #148]	; (80026d0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800263c:	f006 fefc 	bl	8009438 <HAL_I2C_Master_Seq_Transmit_DMA>
 8002640:	4603      	mov	r3, r0
 8002642:	461a      	mov	r2, r3
 8002644:	4b23      	ldr	r3, [pc, #140]	; (80026d4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002646:	701a      	strb	r2, [r3, #0]
			i2cOk();
 8002648:	f7ff fe30 	bl	80022ac <_Z5i2cOkv>
			
			HalStateX = HAL_I2C_Master_Seq_Receive_DMA( &hi2c1, ( I2CADR << 1 ) | 1, i2cRecvData, bytesAvailable, I2C_LAST_FRAME );
 800264c:	4b22      	ldr	r3, [pc, #136]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 800264e:	881b      	ldrh	r3, [r3, #0]
 8002650:	f107 0210 	add.w	r2, r7, #16
 8002654:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002658:	9100      	str	r1, [sp, #0]
 800265a:	2185      	movs	r1, #133	; 0x85
 800265c:	481c      	ldr	r0, [pc, #112]	; (80026d0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 800265e:	f006 ffef 	bl	8009640 <HAL_I2C_Master_Seq_Receive_DMA>
 8002662:	4603      	mov	r3, r0
 8002664:	461a      	mov	r2, r3
 8002666:	4b1b      	ldr	r3, [pc, #108]	; (80026d4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1ac>)
 8002668:	701a      	strb	r2, [r3, #0]
			if ( ! i2cOk() )
 800266a:	f7ff fe1f 	bl	80022ac <_Z5i2cOkv>
				;
			
			for ( int i = 0; i < bytesAvailable; i++ ) {
 800266e:	2300      	movs	r3, #0
 8002670:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002674:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	461a      	mov	r2, r3
 800267a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800267e:	4293      	cmp	r3, r2
 8002680:	da13      	bge.n	80026aa <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x182>
				process(i2cRecvData[i], incomingUBX, requestedClass, requestedID); //Process this valid character
 8002682:	f107 0210 	add.w	r2, r7, #16
 8002686:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800268a:	4413      	add	r3, r2
 800268c:	7819      	ldrb	r1, [r3, #0]
 800268e:	79fa      	ldrb	r2, [r7, #7]
 8002690:	79bb      	ldrb	r3, [r7, #6]
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	4613      	mov	r3, r2
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	68f8      	ldr	r0, [r7, #12]
 800269a:	f000 f81f 	bl	80026dc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>
			for ( int i = 0; i < bytesAvailable; i++ ) {
 800269e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80026a2:	3301      	adds	r3, #1
 80026a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80026a8:	e7e4      	b.n	8002674 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x14c>
			}
			
		}
		if (bytesAvailable > 0xFF ) {
 80026aa:	4b0b      	ldr	r3, [pc, #44]	; (80026d8 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1b0>)
 80026ac:	881b      	ldrh	r3, [r3, #0]
 80026ae:	2bff      	cmp	r3, #255	; 0xff
 80026b0:	d908      	bls.n	80026c4 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x19c>
			HAL_I2C_Master_Transmit( &hi2c1, ( 0x33 << 1 ), i2cDataXX, 1, 10 );
 80026b2:	f107 0290 	add.w	r2, r7, #144	; 0x90
 80026b6:	230a      	movs	r3, #10
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	2301      	movs	r3, #1
 80026bc:	2166      	movs	r1, #102	; 0x66
 80026be:	4804      	ldr	r0, [pc, #16]	; (80026d0 <_ZN13SFE_UBLOX_GPS13checkUbloxI2CEP9ubxPackethh+0x1a8>)
 80026c0:	f006 fdc6 	bl	8009250 <HAL_I2C_Master_Transmit>

      bytesAvailable -= bytesToRead;
    }*/
  }

  return (true);
 80026c4:	2301      	movs	r3, #1

} //end checkUbloxI2C()
 80026c6:	4618      	mov	r0, r3
 80026c8:	37a0      	adds	r7, #160	; 0xa0
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	200002ec 	.word	0x200002ec
 80026d4:	2000025f 	.word	0x2000025f
 80026d8:	20000264 	.word	0x20000264

080026dc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh>:
*/

//Processes NMEA and UBX binary sentences one byte at a time
//Take a given byte and file it into the proper array
void SFE_UBLOX_GPS::process(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af02      	add	r7, sp, #8
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	607a      	str	r2, [r7, #4]
 80026e6:	461a      	mov	r2, r3
 80026e8:	460b      	mov	r3, r1
 80026ea:	72fb      	strb	r3, [r7, #11]
 80026ec:	4613      	mov	r3, r2
 80026ee:	72bb      	strb	r3, [r7, #10]
  if ((currentSentence == NONE) || (currentSentence == NMEA))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d004      	beq.n	8002704 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002700:	2b01      	cmp	r3, #1
 8002702:	d12a      	bne.n	800275a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
  {
    if (incoming == 0xB5) //UBX binary frames start with 0xB5, aka 
 8002704:	7afb      	ldrb	r3, [r7, #11]
 8002706:	2bb5      	cmp	r3, #181	; 0xb5
 8002708:	d114      	bne.n	8002734 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x58>
    {
      //This is the start of a binary sentence. Reset flags.
      //We still don't know the response class
      ubxFrameCounter = 0;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
      currentSentence = UBX;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2202      	movs	r2, #2
 8002716:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //Reset the packetBuf.counter even though we will need to reset it again when ubxFrameCounter == 2
      packetBuf.counter = 0;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2200      	movs	r2, #0
 800271e:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      ignoreThisPayload = false; //We should not ignore this payload - yet
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
      //Store data in packetBuf until we know if we have a requested class and ID match
      activePacketBuffer = SFE_UBLOX_PACKET_PACKETBUF;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2202      	movs	r2, #2
 800272e:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
 8002732:	e012      	b.n	800275a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == '$')
 8002734:	7afb      	ldrb	r3, [r7, #11]
 8002736:	2b24      	cmp	r3, #36	; 0x24
 8002738:	d104      	bne.n	8002744 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x68>
    {
      currentSentence = NMEA;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8002742:	e00a      	b.n	800275a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    }
    else if (incoming == 0xD3) //RTCM frames start with 0xD3
 8002744:	7afb      	ldrb	r3, [r7, #11]
 8002746:	2bd3      	cmp	r3, #211	; 0xd3
 8002748:	d107      	bne.n	800275a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x7e>
    {
      rtcmFrameCounter = 0;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
      currentSentence = RTCM;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2203      	movs	r2, #3
 8002756:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
      //This character is unknown or we missed the previous start of a sentence
    }
  }

  //Depending on the sentence, pass the character to the individual processor
  if (currentSentence == UBX)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002760:	2b02      	cmp	r3, #2
 8002762:	f040 81b5 	bne.w	8002ad0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3f4>
  {
    //Decide what type of response this is
    if ((ubxFrameCounter == 0) && (incoming != 0xB5))      //ISO ''
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800276c:	2b00      	cmp	r3, #0
 800276e:	d107      	bne.n	8002780 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
 8002770:	7afb      	ldrb	r3, [r7, #11]
 8002772:	2bb5      	cmp	r3, #181	; 0xb5
 8002774:	d004      	beq.n	8002780 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xa4>
      currentSentence = NONE;                              //Something went wrong. Reset.
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 800277e:	e173      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    else if ((ubxFrameCounter == 1) && (incoming != 0x62)) //ASCII 'b'
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002786:	2b01      	cmp	r3, #1
 8002788:	d107      	bne.n	800279a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
 800278a:	7afb      	ldrb	r3, [r7, #11]
 800278c:	2b62      	cmp	r3, #98	; 0x62
 800278e:	d004      	beq.n	800279a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xbe>
      currentSentence = NONE;                              //Something went wrong. Reset.
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
 8002798:	e166      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    // Note to future self:
    // There may be some duplication / redundancy in the next few lines as processUBX will also
    // load information into packetBuf, but we'll do it here too for clarity
    else if (ubxFrameCounter == 2) //Class
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d119      	bne.n	80027d8 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0xfc>
    {
      // Record the class in packetBuf until we know what to do with it
      packetBuf.cls = incoming; // (Duplication)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	7afa      	ldrb	r2, [r7, #11]
 80027a8:	f883 2360 	strb.w	r2, [r3, #864]	; 0x360
      rollingChecksumA = 0;     //Reset our rolling checksums here (not when we receive the 0xB5)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
      rollingChecksumB = 0;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
      packetBuf.counter = 0;                                   //Reset the packetBuf.counter (again)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	f8a3 2364 	strh.w	r2, [r3, #868]	; 0x364
      packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // Reset the packet validity (redundant?)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2202      	movs	r2, #2
 80027c8:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
      packetBuf.startingSpot = incomingUBX->startingSpot;      //Copy the startingSpot
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	88da      	ldrh	r2, [r3, #6]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f8a3 2366 	strh.w	r2, [r3, #870]	; 0x366
 80027d6:	e147      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 3) //ID
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 80027de:	2b03      	cmp	r3, #3
 80027e0:	f040 80a5 	bne.w	800292e <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x252>
    {
      // Record the ID in packetBuf until we know what to do with it
      packetBuf.id = incoming; // (Duplication)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	7afa      	ldrb	r2, [r7, #11]
 80027e8:	f883 2361 	strb.w	r2, [r3, #865]	; 0x361
      //We can now identify the type of response
      //If the packet we are receiving is not an ACK then check for a class and ID match
      if (packetBuf.cls != UBX_CLASS_ACK)
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 80027f2:	2b05      	cmp	r3, #5
 80027f4:	f000 8138 	beq.w	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        //This is not an ACK so check for a class and ID match
        if ((packetBuf.cls == requestedClass) && (packetBuf.id == requestedID))
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 80027fe:	7aba      	ldrb	r2, [r7, #10]
 8002800:	429a      	cmp	r2, r3
 8002802:	d119      	bne.n	8002838 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
 800280a:	7e3a      	ldrb	r2, [r7, #24]
 800280c:	429a      	cmp	r2, r3
 800280e:	d113      	bne.n	8002838 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x15c>
        {
          //This is not an ACK and we have a class and ID match
          //So start diverting data into incomingUBX (usually packetCfg)
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	809a      	strh	r2, [r3, #4]
 8002836:	e117      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        //This is not an ACK and we do not have a complete class and ID match
        //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
        else if ((packetBuf.cls == requestedClass) &&
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 800283e:	7aba      	ldrb	r2, [r7, #10]
 8002840:	429a      	cmp	r2, r3
 8002842:	d134      	bne.n	80028ae <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 800284a:	2b07      	cmp	r3, #7
 800284c:	d105      	bne.n	800285a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x17e>
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 800284e:	7e3b      	ldrb	r3, [r7, #24]
 8002850:	2b14      	cmp	r3, #20
 8002852:	d018      	beq.n	8002886 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 8002854:	7e3b      	ldrb	r3, [r7, #24]
 8002856:	2b04      	cmp	r3, #4
 8002858:	d015      	beq.n	8002886 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002860:	2b14      	cmp	r3, #20
 8002862:	d105      	bne.n	8002870 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x194>
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002864:	7e3b      	ldrb	r3, [r7, #24]
 8002866:	2b07      	cmp	r3, #7
 8002868:	d00d      	beq.n	8002886 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 800286a:	7e3b      	ldrb	r3, [r7, #24]
 800286c:	2b04      	cmp	r3, #4
 800286e:	d00a      	beq.n	8002886 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002876:	2b04      	cmp	r3, #4
 8002878:	d119      	bne.n	80028ae <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
           ((packetBuf.id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 800287a:	7e3b      	ldrb	r3, [r7, #24]
 800287c:	2b07      	cmp	r3, #7
 800287e:	d002      	beq.n	8002886 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1aa>
 8002880:	7e3b      	ldrb	r3, [r7, #24]
 8002882:	2b14      	cmp	r3, #20
 8002884:	d113      	bne.n	80028ae <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1d2>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2200      	movs	r2, #0
 800288a:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 80028ac:	e0dc      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
            //_debugSerial->print(requestedID, HEX);
            //_debugSerial->print(F(" Message ID: 0x"));
            //_debugSerial->println(packetBuf.id, HEX);
          }
        }
        else if ((packetBuf.cls == requestedClass) &&
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 80028b4:	7aba      	ldrb	r2, [r7, #10]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d134      	bne.n	8002924 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
        else if ((packetBuf.cls == requestedClass) &&
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d105      	bne.n	80028d0 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x1f4>
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 80028c4:	7e3b      	ldrb	r3, [r7, #24]
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d018      	beq.n	80028fc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 80028ca:	7e3b      	ldrb	r3, [r7, #24]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d015      	beq.n	80028fc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
          (((packetBuf.id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 80028d6:	2b02      	cmp	r3, #2
 80028d8:	d105      	bne.n	80028e6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x20a>
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 80028da:	7e3b      	ldrb	r3, [r7, #24]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d00d      	beq.n	80028fc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 80028e0:	7e3b      	ldrb	r3, [r7, #24]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00a      	beq.n	80028fc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f893 3361 	ldrb.w	r3, [r3, #865]	; 0x361
           ((packetBuf.id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d119      	bne.n	8002924 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
           ((packetBuf.id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 80028f0:	7e3b      	ldrb	r3, [r7, #24]
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d002      	beq.n	80028fc <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x220>
 80028f6:	7e3b      	ldrb	r3, [r7, #24]
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d113      	bne.n	8002924 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x248>
        {
          //This is not the message we were expecting but we start diverting data into incomingUBX (usually packetCfg) and process it anyway
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETCFG;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          incomingUBX->cls = packetBuf.cls; //Copy the class and ID into incomingUBX (usually packetCfg)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	701a      	strb	r2, [r3, #0]
          incomingUBX->id = packetBuf.id;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	705a      	strb	r2, [r3, #1]
          incomingUBX->counter = packetBuf.counter; //Copy over the .counter too
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	809a      	strh	r2, [r3, #4]
          if (_printDebug == true)
 8002922:	e0a1      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        }
        else
        {
          //This is not an ACK and we do not have a class and ID match
          //so we should keep diverting data into packetBuf and ignore the payload
          ignoreThisPayload = true;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
 800292c:	e09c      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        // This is an ACK so it is to early to do anything with it
        // We need to wait until we have received the length and data bytes
        // So we should keep diverting data into packetBuf
      }
    }
    else if (ubxFrameCounter == 4) //Length LSB
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002934:	2b04      	cmp	r3, #4
 8002936:	d105      	bne.n	8002944 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x268>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len = incoming; // (Duplication)
 8002938:	7afb      	ldrb	r3, [r7, #11]
 800293a:	b29a      	uxth	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 8002942:	e091      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 5) //Length MSB
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800294a:	2b05      	cmp	r3, #5
 800294c:	d10d      	bne.n	800296a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x28e>
    {
      //We should save the length in packetBuf even if activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG
      packetBuf.len |= incoming << 8; // (Duplication)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002954:	b21a      	sxth	r2, r3
 8002956:	7afb      	ldrb	r3, [r7, #11]
 8002958:	021b      	lsls	r3, r3, #8
 800295a:	b21b      	sxth	r3, r3
 800295c:	4313      	orrs	r3, r2
 800295e:	b21b      	sxth	r3, r3
 8002960:	b29a      	uxth	r2, r3
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	f8a3 2362 	strh.w	r2, [r3, #866]	; 0x362
 8002968:	e07e      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    }
    else if (ubxFrameCounter == 6) //This should be the first byte of the payload unless .len is zero
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002970:	2b06      	cmp	r3, #6
 8002972:	d10f      	bne.n	8002994 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2b8>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 800297a:	2b00      	cmp	r3, #0
 800297c:	d104      	bne.n	8002988 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ac>
          //_debugSerial->print(packetBuf.cls, HEX);
          //_debugSerial->print(F(" ID: 0x"));
          //_debugSerial->println(packetBuf.id, HEX);
        }
        //If length is zero (!) this will be the first byte of the checksum so record it
        packetBuf.checksumA = incoming;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	7afa      	ldrb	r2, [r7, #11]
 8002982:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 8002986:	e06f      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
      else
      {
        //The length is not zero so record this byte in the payload
        packetBuf.payload[0] = incoming;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 800298e:	7afa      	ldrb	r2, [r7, #11]
 8002990:	701a      	strb	r2, [r3, #0]
 8002992:	e069      	b.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      }
    }
    else if (ubxFrameCounter == 7) //This should be the second byte of the payload unless .len is zero or one
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 800299a:	2b07      	cmp	r3, #7
 800299c:	d164      	bne.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
    {
      if (packetBuf.len == 0) // Check if length is zero (hopefully this is impossible!)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d104      	bne.n	80029b2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2d6>
      {
        //If length is zero (!) this will be the second byte of the checksum so record it
        packetBuf.checksumB = incoming;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	7afa      	ldrb	r2, [r7, #11]
 80029ac:	f883 236d 	strb.w	r2, [r3, #877]	; 0x36d
 80029b0:	e00f      	b.n	80029d2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else if (packetBuf.len == 1) // Check if length is one
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d104      	bne.n	80029c6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2ea>
      {
        //The length is one so this is the first byte of the checksum
        packetBuf.checksumA = incoming;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	7afa      	ldrb	r2, [r7, #11]
 80029c0:	f883 236c 	strb.w	r2, [r3, #876]	; 0x36c
 80029c4:	e005      	b.n	80029d2 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x2f6>
      }
      else // Length is >= 2 so this must be a payload byte
      {
        packetBuf.payload[1] = incoming;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 80029cc:	3301      	adds	r3, #1
 80029ce:	7afa      	ldrb	r2, [r7, #11]
 80029d0:	701a      	strb	r2, [r3, #0]
      }
      // Now that we have received two payload bytes, we can check for a matching ACK/NACK
      if ((activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF) // If we are not already processing a data packet
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d145      	bne.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.cls == UBX_CLASS_ACK)                // and if this is an ACK/NACK
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f893 3360 	ldrb.w	r3, [r3, #864]	; 0x360
 80029e2:	2b05      	cmp	r3, #5
 80029e4:	d140      	bne.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[0] == requestedClass)        // and if the class matches
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 80029ec:	781b      	ldrb	r3, [r3, #0]
 80029ee:	7aba      	ldrb	r2, [r7, #10]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d139      	bne.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
          && (packetBuf.payload[1] == requestedID))          // and if the ID matches
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	f8d3 3368 	ldr.w	r3, [r3, #872]	; 0x368
 80029fa:	3301      	adds	r3, #1
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	7e3a      	ldrb	r2, [r7, #24]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d131      	bne.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
      {
        if (packetBuf.len == 2) // Check if .len is 2
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f8b3 3362 	ldrh.w	r3, [r3, #866]	; 0x362
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d12c      	bne.n	8002a68 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x38c>
        {
          // Then this is a matching ACK so copy it into packetAck
          activePacketBuffer = SFE_UBLOX_PACKET_PACKETACK;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2371 	strb.w	r2, [r3, #881]	; 0x371
          packetAck.cls = packetBuf.cls;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f893 2360 	ldrb.w	r2, [r3, #864]	; 0x360
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f883 2340 	strb.w	r2, [r3, #832]	; 0x340
          packetAck.id = packetBuf.id;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f893 2361 	ldrb.w	r2, [r3, #865]	; 0x361
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f883 2341 	strb.w	r2, [r3, #833]	; 0x341
          packetAck.len = packetBuf.len;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f8a3 2342 	strh.w	r2, [r3, #834]	; 0x342
          packetAck.counter = packetBuf.counter;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f8a3 2344 	strh.w	r2, [r3, #836]	; 0x344
          packetAck.payload[0] = packetBuf.payload[0];
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8002a52:	7812      	ldrb	r2, [r2, #0]
 8002a54:	701a      	strb	r2, [r3, #0]
          packetAck.payload[1] = packetBuf.payload[1];
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f8d3 2368 	ldr.w	r2, [r3, #872]	; 0x368
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8002a62:	3301      	adds	r3, #1
 8002a64:	7852      	ldrb	r2, [r2, #1]
 8002a66:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    //Divert incoming into the correct buffer
    if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETACK)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d10b      	bne.n	8002a8a <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3ae>
      processUBX(incoming, &packetAck, requestedClass, requestedID);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f503 7250 	add.w	r2, r3, #832	; 0x340
 8002a78:	7ab8      	ldrb	r0, [r7, #10]
 8002a7a:	7af9      	ldrb	r1, [r7, #11]
 8002a7c:	7e3b      	ldrb	r3, [r7, #24]
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	4603      	mov	r3, r0
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f000 f89c 	bl	8002bc0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 8002a88:	e019      	b.n	8002abe <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG)
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d109      	bne.n	8002aa8 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3cc>
      processUBX(incoming, incomingUBX, requestedClass, requestedID);
 8002a94:	7aba      	ldrb	r2, [r7, #10]
 8002a96:	7af9      	ldrb	r1, [r7, #11]
 8002a98:	7e3b      	ldrb	r3, [r7, #24]
 8002a9a:	9300      	str	r3, [sp, #0]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	68f8      	ldr	r0, [r7, #12]
 8002aa2:	f000 f88d 	bl	8002bc0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>
 8002aa6:	e00a      	b.n	8002abe <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x3e2>
    else // if (activePacketBuffer == SFE_UBLOX_PACKET_PACKETBUF)
      processUBX(incoming, &packetBuf, requestedClass, requestedID);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f503 7258 	add.w	r2, r3, #864	; 0x360
 8002aae:	7ab8      	ldrb	r0, [r7, #10]
 8002ab0:	7af9      	ldrb	r1, [r7, #11]
 8002ab2:	7e3b      	ldrb	r3, [r7, #24]
 8002ab4:	9300      	str	r3, [sp, #0]
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f000 f881 	bl	8002bc0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>

    //Finally, increment the frame counter
    ubxFrameCounter++;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f8b3 3384 	ldrh.w	r3, [r3, #900]	; 0x384
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
  }
  else if (currentSentence == RTCM)
  {
    processRTCMframe(incoming); //Deal with RTCM bytes
  }
}
 8002ace:	e014      	b.n	8002afa <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == NMEA)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d105      	bne.n	8002ae6 <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x40a>
    processNMEA(incoming); //Process each NMEA character
 8002ada:	7afb      	ldrb	r3, [r7, #11]
 8002adc:	4619      	mov	r1, r3
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	f000 f80f 	bl	8002b02 <_ZN13SFE_UBLOX_GPS11processNMEAEc>
}
 8002ae4:	e009      	b.n	8002afa <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
  else if (currentSentence == RTCM)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8002aec:	2b03      	cmp	r3, #3
 8002aee:	d104      	bne.n	8002afa <_ZN13SFE_UBLOX_GPS7processEhP9ubxPackethh+0x41e>
    processRTCMframe(incoming); //Deal with RTCM bytes
 8002af0:	7afb      	ldrb	r3, [r7, #11]
 8002af2:	4619      	mov	r1, r3
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	f000 f80f 	bl	8002b18 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>
}
 8002afa:	bf00      	nop
 8002afc:	3710      	adds	r7, #16
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <_ZN13SFE_UBLOX_GPS11processNMEAEc>:

//This is the default or generic NMEA processor. We're only going to pipe the data to serial port so we can see it.
//User could overwrite this function to pipe characters to nmea.process(c) of tinyGPS or MicroNMEA
//Or user could pipe each character to a buffer, radio, etc.
void SFE_UBLOX_GPS::processNMEA(char incoming)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	70fb      	strb	r3, [r7, #3]
  //If user has assigned an output port then pipe the characters there
  //if (_nmeaOutputPort != NULL)
  //  _nmeaOutputPort->write(incoming); //Echo this byte to the serial port
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh>:
//Byte 1: 6-bits of zero
//Byte 2: 10-bits of length of this packet including the first two-ish header bytes, + 6.
//byte 3 + 4 bits: Msg type 12 bits
//Example: D3 00 7C 43 F0 ... / 0x7C = 124+6 = 130 bytes in this packet, 0x43F = Msg type 1087
void SFE_UBLOX_GPS::processRTCMframe(uint8_t incoming)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	460b      	mov	r3, r1
 8002b22:	70fb      	strb	r3, [r7, #3]
  if (rtcmFrameCounter == 1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d109      	bne.n	8002b42 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x2a>
  {
    rtcmLen = (incoming & 0x03) << 8; //Get the last two bits of this byte. Bits 8&9 of 10-bit length
 8002b2e:	78fb      	ldrb	r3, [r7, #3]
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
 8002b40:	e016      	b.n	8002b70 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  }
  else if (rtcmFrameCounter == 2)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d111      	bne.n	8002b70 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x58>
  {
    rtcmLen |= incoming; //Bits 0-7 of packet length
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f8b3 2398 	ldrh.w	r2, [r3, #920]	; 0x398
 8002b52:	78fb      	ldrb	r3, [r7, #3]
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	4313      	orrs	r3, r2
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
    rtcmLen += 6;        //There are 6 additional bytes of what we presume is header, msgType, CRC, and stuff
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 8002b66:	3306      	adds	r3, #6
 8002b68:	b29a      	uxth	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f8a3 2398 	strh.w	r2, [r3, #920]	; 0x398
  else if (rtcmFrameCounter == 4)
  {
    rtcmMsgType |= (incoming >> 4); //Message Type, bits 0-7
  }*/

  rtcmFrameCounter++;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	; 0xf4
 8002b76:	3301      	adds	r3, #1
 8002b78:	b29a      	uxth	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4

  processRTCM(incoming); //Here is where we expose this byte to the user
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	4619      	mov	r1, r3
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	f000 f810 	bl	8002baa <_ZN13SFE_UBLOX_GPS11processRTCMEh>

  if (rtcmFrameCounter == rtcmLen)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f8b3 20f4 	ldrh.w	r2, [r3, #244]	; 0xf4
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f8b3 3398 	ldrh.w	r3, [r3, #920]	; 0x398
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d103      	bne.n	8002ba2 <_ZN13SFE_UBLOX_GPS16processRTCMframeEh+0x8a>
  {
    //We're done!
    currentSentence = NONE; //Reset and start looking for next sentence type
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
  }
}
 8002ba2:	bf00      	nop
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <_ZN13SFE_UBLOX_GPS11processRTCMEh>:

//This function is called for each byte of an RTCM frame
//Ths user can overwrite this function and process the RTCM frame as they please
//Bytes can be piped to Serial or other interface. The consumer could be a radio or the internet (Ntrip broadcaster)
void SFE_UBLOX_GPS::processRTCM(uint8_t incoming)
{
 8002baa:	b480      	push	{r7}
 8002bac:	b083      	sub	sp, #12
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	70fb      	strb	r3, [r7, #3]
  //  _debugSerial->print(F(" "));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  if(incoming < 0x10) _debugSerial->print(F("0"));
  //  _debugSerial->print(incoming, HEX);
  //  if(rtcmFrameCounter % 16 == 0) _debugSerial->println();
}
 8002bb6:	bf00      	nop
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr

08002bc0 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh>:
//Set valid to VALID or NOT_VALID once sentence is completely received and passes or fails CRC
//The payload portion of the packet can be 100s of bytes but the max array
//size is MAX_PAYLOAD_SIZE bytes. startingSpot can be set so we only record
//a subset of bytes within a larger packet.
void SFE_UBLOX_GPS::processUBX(uint8_t incoming, ubxPacket *incomingUBX, uint8_t requestedClass, uint8_t requestedID)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b086      	sub	sp, #24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	461a      	mov	r2, r3
 8002bcc:	460b      	mov	r3, r1
 8002bce:	72fb      	strb	r3, [r7, #11]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	72bb      	strb	r3, [r7, #10]
   size_t max_payload_size = (activePacketBuffer == SFE_UBLOX_PACKET_PACKETCFG) ? MAX_PAYLOAD_SIZE : 2;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f893 3371 	ldrb.w	r3, [r3, #881]	; 0x371
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d102      	bne.n	8002be4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24>
 8002bde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002be2:	e000      	b.n	8002be6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26>
 8002be4:	2302      	movs	r3, #2
 8002be6:	613b      	str	r3, [r7, #16]
   bool overrun = false;
 8002be8:	2300      	movs	r3, #0
 8002bea:	75fb      	strb	r3, [r7, #23]

  //Add all incoming bytes to the rolling checksum
  //Stop at len+4 as this is the checksum bytes to that should not be added to the rolling checksum
  if (incomingUBX->counter < incomingUBX->len + 4)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	885b      	ldrh	r3, [r3, #2]
 8002bf0:	3303      	adds	r3, #3
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	8892      	ldrh	r2, [r2, #4]
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	db04      	blt.n	8002c04 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x44>
    addToChecksum(incoming);
 8002bfa:	7afb      	ldrb	r3, [r7, #11]
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f001 f900 	bl	8003e04 <_ZN13SFE_UBLOX_GPS13addToChecksumEh>

  if (incomingUBX->counter == 0)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	889b      	ldrh	r3, [r3, #4]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d103      	bne.n	8002c14 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x54>
  {
    incomingUBX->cls = incoming;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	7afa      	ldrb	r2, [r7, #11]
 8002c10:	701a      	strb	r2, [r3, #0]
 8002c12:	e15e      	b.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 1)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	889b      	ldrh	r3, [r3, #4]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d103      	bne.n	8002c24 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x64>
  {
    incomingUBX->id = incoming;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	7afa      	ldrb	r2, [r7, #11]
 8002c20:	705a      	strb	r2, [r3, #1]
 8002c22:	e156      	b.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 2) //Len LSB
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	889b      	ldrh	r3, [r3, #4]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d104      	bne.n	8002c36 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x76>
  {
    incomingUBX->len = incoming;
 8002c2c:	7afb      	ldrb	r3, [r7, #11]
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	805a      	strh	r2, [r3, #2]
 8002c34:	e14d      	b.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == 3) //Len MSB
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	889b      	ldrh	r3, [r3, #4]
 8002c3a:	2b03      	cmp	r3, #3
 8002c3c:	d10b      	bne.n	8002c56 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x96>
  {
    incomingUBX->len |= incoming << 8;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	885b      	ldrh	r3, [r3, #2]
 8002c42:	b21a      	sxth	r2, r3
 8002c44:	7afb      	ldrb	r3, [r7, #11]
 8002c46:	021b      	lsls	r3, r3, #8
 8002c48:	b21b      	sxth	r3, r3
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	b21b      	sxth	r3, r3
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	805a      	strh	r2, [r3, #2]
 8002c54:	e13d      	b.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 4) //ChecksumA
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	889b      	ldrh	r3, [r3, #4]
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	885b      	ldrh	r3, [r3, #2]
 8002c60:	3304      	adds	r3, #4
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d103      	bne.n	8002c6e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0xae>
  {
    incomingUBX->checksumA = incoming;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	7afa      	ldrb	r2, [r7, #11]
 8002c6a:	731a      	strb	r2, [r3, #12]
 8002c6c:	e131      	b.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
  }
  else if (incomingUBX->counter == incomingUBX->len + 5) //ChecksumB
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	889b      	ldrh	r3, [r3, #4]
 8002c72:	461a      	mov	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	885b      	ldrh	r3, [r3, #2]
 8002c78:	3305      	adds	r3, #5
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	f040 80fb 	bne.w	8002e76 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2b6>
  {
    incomingUBX->checksumB = incoming;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	7afa      	ldrb	r2, [r7, #11]
 8002c84:	735a      	strb	r2, [r3, #13]

    currentSentence = NONE; //We're done! Reset the sentence to being looking for a new start char
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234

    //Validate this sentence
    if ((incomingUBX->checksumA == rollingChecksumA) && (incomingUBX->checksumB == rollingChecksumB))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	7b1a      	ldrb	r2, [r3, #12]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	f040 80b6 	bne.w	8002e0a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	7b5a      	ldrb	r2, [r3, #13]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	f893 3387 	ldrb.w	r3, [r3, #903]	; 0x387
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	f040 80ae 	bne.w	8002e0a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x24a>
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_VALID; // Flag the packet as valid
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID
      // Remember - this could be a data packet or an ACK packet
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	7aba      	ldrb	r2, [r7, #10]
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d109      	bne.n	8002cd2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	785b      	ldrb	r3, [r3, #1]
 8002cc2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d103      	bne.n	8002cd2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x112>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	73da      	strb	r2, [r3, #15]
 8002cd0:	e088      	b.n	8002de4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	2b05      	cmp	r3, #5
 8002cd8:	d115      	bne.n	8002d06 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	785b      	ldrb	r3, [r3, #1]
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d111      	bne.n	8002d06 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	7aba      	ldrb	r2, [r7, #10]
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d10b      	bne.n	8002d06 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d103      	bne.n	8002d06 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x146>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_VALID; // If we have a match, set the classAndIDmatch flag to valid
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	73da      	strb	r2, [r3, #15]
 8002d04:	e06e      	b.n	8002de4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      }

      // If this is a NACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->id == UBX_ACK_NACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	2b05      	cmp	r3, #5
 8002d0c:	d115      	bne.n	8002d3a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	785b      	ldrb	r3, [r3, #1]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d111      	bne.n	8002d3a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	7aba      	ldrb	r2, [r7, #10]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d10b      	bne.n	8002d3a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	3301      	adds	r3, #1
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d103      	bne.n	8002d3a <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x17a>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_NOTACKNOWLEDGED; // If we have a match, set the classAndIDmatch flag to NOTACKNOWLEDGED
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2203      	movs	r2, #3
 8002d36:	73da      	strb	r2, [r3, #15]
        if (_printDebug == true)
 8002d38:	e054      	b.n	8002de4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        }
      }

      //This is not an ACK and we do not have a complete class and ID match
      //So let's check for an HPPOSLLH message arriving when we were expecting PVT and vice versa
      else if ((incomingUBX->cls == requestedClass) &&
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	7aba      	ldrb	r2, [r7, #10]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d123      	bne.n	8002d8c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 8002d48:	2b07      	cmp	r3, #7
 8002d4a:	d107      	bne.n	8002d5c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x19c>
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002d4c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d50:	2b14      	cmp	r3, #20
 8002d52:	d044      	beq.n	8002dde <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 8002d54:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d040      	beq.n	8002dde <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_NAV_PVT) && (requestedID == UBX_NAV_HPPOSLLH || requestedID == UBX_NAV_DOP)) ||
 8002d60:	2b14      	cmp	r3, #20
 8002d62:	d107      	bne.n	8002d74 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1b4>
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002d64:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d68:	2b07      	cmp	r3, #7
 8002d6a:	d038      	beq.n	8002dde <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 8002d6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d70:	2b04      	cmp	r3, #4
 8002d72:	d034      	beq.n	8002dde <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	785b      	ldrb	r3, [r3, #1]
        ((incomingUBX->id == UBX_NAV_HPPOSLLH) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_DOP)) ||
 8002d78:	2b04      	cmp	r3, #4
 8002d7a:	d107      	bne.n	8002d8c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1cc>
        ((incomingUBX->id == UBX_NAV_DOP) && (requestedID == UBX_NAV_PVT || requestedID == UBX_NAV_HPPOSLLH))))
 8002d7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d80:	2b07      	cmp	r3, #7
 8002d82:	d02c      	beq.n	8002dde <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
 8002d84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002d88:	2b14      	cmp	r3, #20
 8002d8a:	d028      	beq.n	8002dde <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x21e>
          //_debugSerial->print(F(" Message ID: 0x"));
          //_debugSerial->println(incomingUBX->id, HEX);
        }
      }
      // Let's do the same for the HNR messages
      else if ((incomingUBX->cls == requestedClass) &&
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	7aba      	ldrb	r2, [r7, #10]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d126      	bne.n	8002de4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	785b      	ldrb	r3, [r3, #1]
      else if ((incomingUBX->cls == requestedClass) &&
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d107      	bne.n	8002dae <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x1ee>
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002d9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d01d      	beq.n	8002de2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 8002da6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d019      	beq.n	8002de2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	785b      	ldrb	r3, [r3, #1]
        (((incomingUBX->id == UBX_HNR_ATT) && (requestedID == UBX_HNR_INS || requestedID == UBX_HNR_PVT)) ||
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d107      	bne.n	8002dc6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x206>
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002db6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d011      	beq.n	8002de2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
 8002dbe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00d      	beq.n	8002de2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x222>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	785b      	ldrb	r3, [r3, #1]
         ((incomingUBX->id == UBX_HNR_INS) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_PVT)) ||
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10a      	bne.n	8002de4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
         ((incomingUBX->id == UBX_HNR_PVT) && (requestedID == UBX_HNR_ATT || requestedID == UBX_HNR_INS))))
 8002dce:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d006      	beq.n	8002de4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
 8002dd6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	e002      	b.n	8002de4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 8002dde:	bf00      	nop
 8002de0:	e000      	b.n	8002de4 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x224>
      else if ((incomingUBX->cls == requestedClass) &&
 8002de2:	bf00      	nop
           //_debugSerial->print(F(" Message ID: 0x"));
           //_debugSerial->println(incomingUBX->id, HEX);
         }
       }

      if (_printDebug == true)
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d103      	bne.n	8002df6 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x236>
      {
        //_debugSerial->print(F("Incoming: Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	68f8      	ldr	r0, [r7, #12]
 8002df2:	f001 f826 	bl	8003e42 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
          //_debugSerial->println(F("packetAck classAndIDmatch"));
        }
      }

      //We've got a valid packet, now do something with it but only if ignoreThisPayload is false
      if (ignoreThisPayload == false)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d168      	bne.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        processUBXpacket(incomingUBX);
 8002e00:	6879      	ldr	r1, [r7, #4]
 8002e02:	68f8      	ldr	r0, [r7, #12]
 8002e04:	f000 f880 	bl	8002f08 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>
      if (ignoreThisPayload == false)
 8002e08:	e063      	b.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      }
    }
    else // Checksum failure
    {
      incomingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	739a      	strb	r2, [r3, #14]

      // Let's check if the class and ID match the requestedClass and requestedID.
      // This is potentially risky as we are saying that we saw the requested Class and ID
      // but that the packet checksum failed. Potentially it could be the class or ID bytes
      // that caused the checksum error!
      if ((incomingUBX->cls == requestedClass) && (incomingUBX->id == requestedID))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	7aba      	ldrb	r2, [r7, #10]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d109      	bne.n	8002e2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	785b      	ldrb	r3, [r3, #1]
 8002e1e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e22:	429a      	cmp	r2, r3
 8002e24:	d103      	bne.n	8002e2e <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x26e>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	73da      	strb	r2, [r3, #15]
 8002e2c:	e014      	b.n	8002e58 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      }
      // If this is an ACK then let's check if the class and ID match the requestedClass and requestedID
      else if ((incomingUBX->cls == UBX_CLASS_ACK) && (incomingUBX->payload[0] == requestedClass) && (incomingUBX->payload[1] == requestedID))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b05      	cmp	r3, #5
 8002e34:	d110      	bne.n	8002e58 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	7aba      	ldrb	r2, [r7, #10]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d10a      	bne.n	8002e58 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	3301      	adds	r3, #1
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d102      	bne.n	8002e58 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x298>
      {
        incomingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_VALID; // If we have a match, set the classAndIDmatch flag to not valid
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	73da      	strb	r2, [r3, #15]
      }

      if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d004      	beq.n	8002e6c <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2ac>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f893 3239 	ldrb.w	r3, [r3, #569]	; 0x239
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d132      	bne.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>

        //_debugSerial->print(F("Failed  : "));
        //_debugSerial->print(F("Size: "));
        //_debugSerial->print(incomingUBX->len);
        //_debugSerial->print(F(" Received: "));
        printPacket(incomingUBX);
 8002e6c:	6879      	ldr	r1, [r7, #4]
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 ffe7 	bl	8003e42 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
 8002e74:	e02d      	b.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    }
  }
  else //Load this byte into the payload array
  {
    //If a UBX_NAV_PVT packet comes in asynchronously, we need to fudge the startingSpot
    uint16_t startingSpot = incomingUBX->startingSpot;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	88db      	ldrh	r3, [r3, #6]
 8002e7a:	82bb      	strh	r3, [r7, #20]
    if (incomingUBX->cls == UBX_CLASS_NAV && incomingUBX->id == UBX_NAV_PVT)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d105      	bne.n	8002e90 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	785b      	ldrb	r3, [r3, #1]
 8002e88:	2b07      	cmp	r3, #7
 8002e8a:	d101      	bne.n	8002e90 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x2d0>
      startingSpot = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	82bb      	strh	r3, [r7, #20]
    // Check if this is payload data which should be ignored
    if (ignoreThisPayload == false)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d11b      	bne.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
    {
      //Begin recording if counter goes past startingSpot
      if ((incomingUBX->counter - 4) >= startingSpot)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	889b      	ldrh	r3, [r3, #4]
 8002e9e:	1eda      	subs	r2, r3, #3
 8002ea0:	8abb      	ldrh	r3, [r7, #20]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	dd15      	ble.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
      {
        //Check to see if we have room for this byte
        if (((incomingUBX->counter - 4) - startingSpot) < max_payload_size) //If counter = 208, starting spot = 200, we're good to record.
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	889b      	ldrh	r3, [r3, #4]
 8002eaa:	1f1a      	subs	r2, r3, #4
 8002eac:	8abb      	ldrh	r3, [r7, #20]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d90a      	bls.n	8002ece <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x30e>
        {
          incomingUBX->payload[incomingUBX->counter - 4 - startingSpot] = incoming; //Store this byte into payload array
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	8892      	ldrh	r2, [r2, #4]
 8002ec0:	1f11      	subs	r1, r2, #4
 8002ec2:	8aba      	ldrh	r2, [r7, #20]
 8002ec4:	1a8a      	subs	r2, r1, r2
 8002ec6:	4413      	add	r3, r2
 8002ec8:	7afa      	ldrb	r2, [r7, #11]
 8002eca:	701a      	strb	r2, [r3, #0]
 8002ecc:	e001      	b.n	8002ed2 <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x312>
        }
        else
        {
          overrun = true;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  //Increment the counter
  incomingUBX->counter++;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	889b      	ldrh	r3, [r3, #4]
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	809a      	strh	r2, [r3, #4]

  if (overrun || (incomingUBX->counter == MAX_PAYLOAD_SIZE))
 8002ede:	7dfb      	ldrb	r3, [r7, #23]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d104      	bne.n	8002eee <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x32e>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	889b      	ldrh	r3, [r3, #4]
 8002ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eec:	d107      	bne.n	8002efe <_ZN13SFE_UBLOX_GPS10processUBXEhP9ubxPackethh+0x33e>
  {
    //Something has gone very wrong
    currentSentence = NONE; //Reset the sentence to being looking for a new start char
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 2234 	strb.w	r2, [r3, #564]	; 0x234
    if ((_printDebug == true) || (_printLimitedDebug == true)) // Print this if doing limited debugging
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8002efc:	2b01      	cmp	r3, #1
        //_debugSerial->println(F("processUBX: buffer overrun detected"));
      //else
        //_debugSerial->println(F("processUBX: counter hit MAX_PAYLOAD_SIZE"));
    }
  }
}
 8002efe:	bf00      	nop
 8002f00:	3718      	adds	r7, #24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
	...

08002f08 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket>:
//Once a packet has been received and validated, identify this packet's class/id and update internal flags
//Note: if the user requests a PVT or a HPPOSLLH message using a custom packet, the data extraction will
//      not work as expected beacuse extractLong etc are hardwired to packetCfg payloadCfg. Ideally
//      extractLong etc should be updated so they receive a pointer to the packet buffer.
void SFE_UBLOX_GPS::processUBXpacket(ubxPacket *msg)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b086      	sub	sp, #24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  switch (msg->cls)
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d004      	beq.n	8002f24 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x1c>
 8002f1a:	2b28      	cmp	r3, #40	; 0x28
 8002f1c:	f000 83aa 	beq.w	8003674 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x76c>
      hnrPVT.headVehValid = (flags & 0x10) > 0;

      hnrPVTQueried = true;
    }
  }
}
 8002f20:	f000 bd9e 	b.w	8003a60 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
    if (msg->id == UBX_NAV_PVT && msg->len == 92)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	785b      	ldrb	r3, [r3, #1]
 8002f28:	2b07      	cmp	r3, #7
 8002f2a:	f040 825e 	bne.w	80033ea <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4e2>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	885b      	ldrh	r3, [r3, #2]
 8002f32:	2b5c      	cmp	r3, #92	; 0x5c
 8002f34:	f040 8259 	bne.w	80033ea <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x4e2>
      constexpr int startingSpot = 0; //fixed value used in processUBX
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60fb      	str	r3, [r7, #12]
      timeOfWeek = extractLong(0);
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f001 f9ad 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002f44:	4602      	mov	r2, r0
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      gpsMillisecond = extractLong(0) % 1000; //Get last three digits of iTOW
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f001 f9a5 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8002f54:	4602      	mov	r2, r0
 8002f56:	4bc8      	ldr	r3, [pc, #800]	; (8003278 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x370>)
 8002f58:	fba3 1302 	umull	r1, r3, r3, r2
 8002f5c:	099b      	lsrs	r3, r3, #6
 8002f5e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002f62:	fb01 f303 	mul.w	r3, r1, r3
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
      gpsYear = extractInt(4);
 8002f70:	2104      	movs	r1, #4
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f001 f9da 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
      gpsMonth = extractByte(6);
 8002f82:	2106      	movs	r1, #6
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f001 fa08 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	461a      	mov	r2, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
      gpsDay = extractByte(7);
 8002f94:	2107      	movs	r1, #7
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f001 f9ff 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
      gpsHour = extractByte(8);
 8002fa6:	2108      	movs	r1, #8
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f001 f9f6 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
      gpsMinute = extractByte(9);
 8002fb8:	2109      	movs	r1, #9
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f001 f9ed 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
      gpsSecond = extractByte(10);
 8002fca:	210a      	movs	r1, #10
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f001 f9e4 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
      gpsDateValid = extractByte(11) & 0x01;
 8002fdc:	210b      	movs	r1, #11
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f001 f9db 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	bf14      	ite	ne
 8002fee:	2301      	movne	r3, #1
 8002ff0:	2300      	moveq	r3, #0
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      gpsTimeValid = (extractByte(11) & 0x02) >> 1;
 8002ffa:	210b      	movs	r1, #11
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f001 f9cc 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003002:	4603      	mov	r3, r0
 8003004:	085b      	lsrs	r3, r3, #1
 8003006:	b2db      	uxtb	r3, r3
 8003008:	f003 0301 	and.w	r3, r3, #1
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf14      	ite	ne
 8003010:	2301      	movne	r3, #1
 8003012:	2300      	moveq	r3, #0
 8003014:	b2da      	uxtb	r2, r3
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      gpsNanosecond = extractSignedLong(16); //Includes milliseconds
 800301c:	2110      	movs	r1, #16
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f001 f972 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003024:	4602      	mov	r2, r0
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	67da      	str	r2, [r3, #124]	; 0x7c
      fixType = extractByte(20 - startingSpot);
 800302a:	2114      	movs	r1, #20
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f001 f9b4 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003032:	4603      	mov	r3, r0
 8003034:	461a      	mov	r2, r3
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
      gnssFixOk = extractByte(21 - startingSpot) & 0x1; //Get the 1st bit
 800303c:	2115      	movs	r1, #21
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f001 f9ab 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003044:	4603      	mov	r3, r0
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	bf14      	ite	ne
 800304e:	2301      	movne	r3, #1
 8003050:	2300      	moveq	r3, #0
 8003052:	b2da      	uxtb	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
      diffSoln = (extractByte(21 - startingSpot) >> 1) & 0x1; //Get the 2nd bit
 800305a:	2115      	movs	r1, #21
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f001 f99c 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003062:	4603      	mov	r3, r0
 8003064:	085b      	lsrs	r3, r3, #1
 8003066:	b2db      	uxtb	r3, r3
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	2b00      	cmp	r3, #0
 800306e:	bf14      	ite	ne
 8003070:	2301      	movne	r3, #1
 8003072:	2300      	moveq	r3, #0
 8003074:	b2da      	uxtb	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
      carrierSolution = extractByte(21 - startingSpot) >> 6; //Get 6th&7th bits of this byte
 800307c:	2115      	movs	r1, #21
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f001 f98b 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003084:	4603      	mov	r3, r0
 8003086:	099b      	lsrs	r3, r3, #6
 8003088:	b2da      	uxtb	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
      headVehValid = (extractByte(21 - startingSpot) >> 5) & 0x1; // Get the 5th bit
 8003090:	2115      	movs	r1, #21
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f001 f981 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003098:	4603      	mov	r3, r0
 800309a:	095b      	lsrs	r3, r3, #5
 800309c:	b2db      	uxtb	r3, r3
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	bf14      	ite	ne
 80030a6:	2301      	movne	r3, #1
 80030a8:	2300      	moveq	r3, #0
 80030aa:	b2da      	uxtb	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
      SIV = extractByte(23 - startingSpot);
 80030b2:	2117      	movs	r1, #23
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f001 f970 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80030ba:	4603      	mov	r3, r0
 80030bc:	461a      	mov	r2, r3
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
      longitude = extractSignedLong(24 - startingSpot);
 80030c4:	2118      	movs	r1, #24
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f001 f91e 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80030cc:	4602      	mov	r2, r0
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      latitude = extractSignedLong(28 - startingSpot);
 80030d4:	211c      	movs	r1, #28
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f001 f916 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80030dc:	4602      	mov	r2, r0
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      altitude = extractSignedLong(32 - startingSpot);
 80030e4:	2120      	movs	r1, #32
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f001 f90e 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80030ec:	4602      	mov	r2, r0
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      altitudeMSL = extractSignedLong(36 - startingSpot);
 80030f4:	2124      	movs	r1, #36	; 0x24
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f001 f906 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80030fc:	4602      	mov	r2, r0
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      horizontalAccEst = extractLong(40 - startingSpot);
 8003104:	2128      	movs	r1, #40	; 0x28
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f001 f8c9 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800310c:	4602      	mov	r2, r0
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
      verticalAccEst = extractLong(44 - startingSpot);
 8003114:	212c      	movs	r1, #44	; 0x2c
 8003116:	6878      	ldr	r0, [r7, #4]
 8003118:	f001 f8c1 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800311c:	4602      	mov	r2, r0
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      nedNorthVel = extractSignedLong(48 - startingSpot);
 8003124:	2130      	movs	r1, #48	; 0x30
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f001 f8ee 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800312c:	4602      	mov	r2, r0
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      nedEastVel = extractSignedLong(52 - startingSpot);
 8003134:	2134      	movs	r1, #52	; 0x34
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f001 f8e6 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800313c:	4602      	mov	r2, r0
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      nedDownVel = extractSignedLong(56 - startingSpot);
 8003144:	2138      	movs	r1, #56	; 0x38
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f001 f8de 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800314c:	4602      	mov	r2, r0
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      groundSpeed = extractSignedLong(60 - startingSpot);
 8003154:	213c      	movs	r1, #60	; 0x3c
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f001 f8d6 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800315c:	4602      	mov	r2, r0
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      headingOfMotion = extractSignedLong(64 - startingSpot);
 8003164:	2140      	movs	r1, #64	; 0x40
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	f001 f8ce 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800316c:	4602      	mov	r2, r0
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      speedAccEst = extractLong(68 - startingSpot);
 8003174:	2144      	movs	r1, #68	; 0x44
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f001 f891 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800317c:	4602      	mov	r2, r0
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
      headingAccEst = extractLong(72 - startingSpot);
 8003184:	2148      	movs	r1, #72	; 0x48
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f001 f889 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800318c:	4602      	mov	r2, r0
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      pDOP = extractInt(76 - startingSpot);
 8003194:	214c      	movs	r1, #76	; 0x4c
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f001 f8c8 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800319c:	4603      	mov	r3, r0
 800319e:	461a      	mov	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f8a3 20c0 	strh.w	r2, [r3, #192]	; 0xc0
      invalidLlh = extractByte(78 - startingSpot) & 0x1;
 80031a6:	214e      	movs	r1, #78	; 0x4e
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f001 f8f6 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf14      	ite	ne
 80031b8:	2301      	movne	r3, #1
 80031ba:	2300      	moveq	r3, #0
 80031bc:	b2da      	uxtb	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
      headVeh = extractSignedLong(84 - startingSpot);
 80031c4:	2154      	movs	r1, #84	; 0x54
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f001 f89e 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80031cc:	4602      	mov	r2, r0
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      magDec = extractSignedInt(88 - startingSpot);
 80031d4:	2158      	movs	r1, #88	; 0x58
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f001 f8cc 	bl	8004374 <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>
 80031dc:	4603      	mov	r3, r0
 80031de:	461a      	mov	r2, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f8a3 20c8 	strh.w	r2, [r3, #200]	; 0xc8
      magAcc = extractInt(90 - startingSpot);
 80031e6:	215a      	movs	r1, #90	; 0x5a
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f001 f89f 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80031ee:	4603      	mov	r3, r0
 80031f0:	461a      	mov	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
      moduleQueried.gpsiTOW = true;
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 80031fe:	f043 0301 	orr.w	r3, r3, #1
 8003202:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsYear = true;
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 800320c:	f043 0302 	orr.w	r3, r3, #2
 8003210:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMonth = true;
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 800321a:	f043 0304 	orr.w	r3, r3, #4
 800321e:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDay = true;
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003228:	f043 0308 	orr.w	r3, r3, #8
 800322c:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsHour = true;
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003236:	f043 0310 	orr.w	r3, r3, #16
 800323a:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsMinute = true;
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003244:	f043 0320 	orr.w	r3, r3, #32
 8003248:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsSecond = true;
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003256:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsDateValid = true;
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003264:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
      moduleQueried.gpsTimeValid = true;
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 800326e:	f043 0301 	orr.w	r3, r3, #1
 8003272:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
 8003276:	e001      	b.n	800327c <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x374>
 8003278:	10624dd3 	.word	0x10624dd3
      moduleQueried.gpsNanosecond = true;
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8003282:	f043 0302 	orr.w	r3, r3, #2
 8003286:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.all = true;
 800328a:	687a      	ldr	r2, [r7, #4]
 800328c:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 8003290:	f043 0304 	orr.w	r3, r3, #4
 8003294:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.gnssFixOk = true;
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 800329e:	f043 0308 	orr.w	r3, r3, #8
 80032a2:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.diffSoln = true;
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 80032ac:	f043 0310 	orr.w	r3, r3, #16
 80032b0:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.headVehValid = true;
 80032b4:	687a      	ldr	r2, [r7, #4]
 80032b6:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 80032ba:	f043 0320 	orr.w	r3, r3, #32
 80032be:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.longitude = true;
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 80032c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032cc:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.latitude = true;
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	f892 3389 	ldrb.w	r3, [r2, #905]	; 0x389
 80032d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032da:	f882 3389 	strb.w	r3, [r2, #905]	; 0x389
      moduleQueried.altitude = true;
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 80032e4:	f043 0301 	orr.w	r3, r3, #1
 80032e8:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.altitudeMSL = true;
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 80032f2:	f043 0302 	orr.w	r3, r3, #2
 80032f6:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.horizontalAccEst = true;
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8003300:	f043 0304 	orr.w	r3, r3, #4
 8003304:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.verticalAccEst = true;
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 800330e:	f043 0308 	orr.w	r3, r3, #8
 8003312:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedNorthVel = true;
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 800331c:	f043 0310 	orr.w	r3, r3, #16
 8003320:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedEastVel = true;
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 800332a:	f043 0320 	orr.w	r3, r3, #32
 800332e:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.nedDownVel = true;
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8003338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800333c:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.SIV = true;
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	f892 338a 	ldrb.w	r3, [r2, #906]	; 0x38a
 8003346:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800334a:	f882 338a 	strb.w	r3, [r2, #906]	; 0x38a
      moduleQueried.fixType = true;
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8003354:	f043 0301 	orr.w	r3, r3, #1
 8003358:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.carrierSolution = true;
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8003362:	f043 0302 	orr.w	r3, r3, #2
 8003366:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.groundSpeed = true;
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 8003370:	f043 0304 	orr.w	r3, r3, #4
 8003374:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingOfMotion = true;
 8003378:	687a      	ldr	r2, [r7, #4]
 800337a:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 800337e:	f043 0308 	orr.w	r3, r3, #8
 8003382:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.speedAccEst = true;
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 800338c:	f043 0310 	orr.w	r3, r3, #16
 8003390:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headingAccEst = true;
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 800339a:	f043 0320 	orr.w	r3, r3, #32
 800339e:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.pDOP = true;
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 80033a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033ac:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.invalidLlh = true;
 80033b0:	687a      	ldr	r2, [r7, #4]
 80033b2:	f892 338b 	ldrb.w	r3, [r2, #907]	; 0x38b
 80033b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033ba:	f882 338b 	strb.w	r3, [r2, #907]	; 0x38b
      moduleQueried.headVeh = true;
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 80033c4:	f043 0301 	orr.w	r3, r3, #1
 80033c8:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magDec = true;
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 80033d2:	f043 0302 	orr.w	r3, r3, #2
 80033d6:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
      moduleQueried.magAcc = true;
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	f892 338c 	ldrb.w	r3, [r2, #908]	; 0x38c
 80033e0:	f043 0304 	orr.w	r3, r3, #4
 80033e4:	f882 338c 	strb.w	r3, [r2, #908]	; 0x38c
 80033e8:	e143      	b.n	8003672 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x76a>
    else if (msg->id == UBX_NAV_HPPOSLLH && msg->len == 36)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	785b      	ldrb	r3, [r3, #1]
 80033ee:	2b14      	cmp	r3, #20
 80033f0:	f040 80bd 	bne.w	800356e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x666>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	885b      	ldrh	r3, [r3, #2]
 80033f8:	2b24      	cmp	r3, #36	; 0x24
 80033fa:	f040 80b8 	bne.w	800356e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x666>
      timeOfWeek = extractLong(4);
 80033fe:	2104      	movs	r1, #4
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 ff4c 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003406:	4602      	mov	r2, r0
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      highResLongitude = extractSignedLong(8);
 800340e:	2108      	movs	r1, #8
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f000 ff79 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003416:	4602      	mov	r2, r0
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      highResLatitude = extractSignedLong(12);
 800341e:	210c      	movs	r1, #12
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 ff71 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003426:	4602      	mov	r2, r0
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      elipsoid = extractSignedLong(16);
 800342e:	2110      	movs	r1, #16
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 ff69 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003436:	4602      	mov	r2, r0
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
      meanSeaLevel = extractSignedLong(20);
 800343e:	2114      	movs	r1, #20
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 ff61 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003446:	4602      	mov	r2, r0
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
      highResLongitudeHp = extractSignedChar(24);
 800344e:	2118      	movs	r1, #24
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	f000 ffb2 	bl	80043ba <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8003456:	4603      	mov	r3, r0
 8003458:	461a      	mov	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
      highResLatitudeHp = extractSignedChar(25);
 8003460:	2119      	movs	r1, #25
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 ffa9 	bl	80043ba <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 8003468:	4603      	mov	r3, r0
 800346a:	461a      	mov	r2, r3
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
      elipsoidHp = extractSignedChar(26);
 8003472:	211a      	movs	r1, #26
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f000 ffa0 	bl	80043ba <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 800347a:	4603      	mov	r3, r0
 800347c:	461a      	mov	r2, r3
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
      meanSeaLevelHp = extractSignedChar(27);
 8003484:	211b      	movs	r1, #27
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 ff97 	bl	80043ba <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>
 800348c:	4603      	mov	r3, r0
 800348e:	461a      	mov	r2, r3
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
      horizontalAccuracy = extractLong(28);
 8003496:	211c      	movs	r1, #28
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f000 ff00 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800349e:	4602      	mov	r2, r0
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
      verticalAccuracy = extractLong(32);
 80034a6:	2120      	movs	r1, #32
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f000 fef8 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80034ae:	4602      	mov	r2, r0
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
      highResModuleQueried.all = true;
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80034bc:	f043 0301 	orr.w	r3, r3, #1
 80034c0:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitude = true;
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80034ca:	f043 0304 	orr.w	r3, r3, #4
 80034ce:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLatitudeHp = true;
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80034d8:	f043 0308 	orr.w	r3, r3, #8
 80034dc:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.highResLongitude = true;
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 80034e6:	f043 0308 	orr.w	r3, r3, #8
 80034ea:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.highResLongitudeHp = true;
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 80034f4:	f043 0310 	orr.w	r3, r3, #16
 80034f8:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.elipsoid = true;
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003502:	f043 0310 	orr.w	r3, r3, #16
 8003506:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.elipsoidHp = true;
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003510:	f043 0302 	orr.w	r3, r3, #2
 8003514:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.meanSeaLevel = true;
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800351e:	f043 0320 	orr.w	r3, r3, #32
 8003522:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.meanSeaLevelHp = true;
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 800352c:	f043 0304 	orr.w	r3, r3, #4
 8003530:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      highResModuleQueried.geoidSeparation = true;
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 800353a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800353e:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.horizontalAccuracy = true;
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	f892 3390 	ldrb.w	r3, [r2, #912]	; 0x390
 8003548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800354c:	f882 3390 	strb.w	r3, [r2, #912]	; 0x390
      highResModuleQueried.verticalAccuracy = true;
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	f892 3391 	ldrb.w	r3, [r2, #913]	; 0x391
 8003556:	f043 0301 	orr.w	r3, r3, #1
 800355a:	f882 3391 	strb.w	r3, [r2, #913]	; 0x391
      moduleQueried.gpsiTOW = true; // this can arrive via HPPOS too.
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	f892 3388 	ldrb.w	r3, [r2, #904]	; 0x388
 8003564:	f043 0301 	orr.w	r3, r3, #1
 8003568:	f882 3388 	strb.w	r3, [r2, #904]	; 0x388
 800356c:	e081      	b.n	8003672 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x76a>
    else if (msg->id == UBX_NAV_DOP && msg->len == 18)
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	785b      	ldrb	r3, [r3, #1]
 8003572:	2b04      	cmp	r3, #4
 8003574:	f040 8273 	bne.w	8003a5e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb56>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	885b      	ldrh	r3, [r3, #2]
 800357c:	2b12      	cmp	r3, #18
 800357e:	f040 826e 	bne.w	8003a5e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb56>
      geometricDOP = extractInt(4);
 8003582:	2104      	movs	r1, #4
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f000 fed1 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800358a:	4603      	mov	r3, r0
 800358c:	461a      	mov	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
      positionDOP = extractInt(6);
 8003594:	2106      	movs	r1, #6
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fec8 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800359c:	4603      	mov	r3, r0
 800359e:	461a      	mov	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
      timeDOP = extractInt(8);
 80035a6:	2108      	movs	r1, #8
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f000 febf 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80035ae:	4603      	mov	r3, r0
 80035b0:	461a      	mov	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
      verticalDOP = extractInt(10);
 80035b8:	210a      	movs	r1, #10
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 feb6 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80035c0:	4603      	mov	r3, r0
 80035c2:	461a      	mov	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	f8a3 20fc 	strh.w	r2, [r3, #252]	; 0xfc
      horizontalDOP = extractInt(12);
 80035ca:	210c      	movs	r1, #12
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 fead 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80035d2:	4603      	mov	r3, r0
 80035d4:	461a      	mov	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f8a3 20fe 	strh.w	r2, [r3, #254]	; 0xfe
      northingDOP = extractInt(14);
 80035dc:	210e      	movs	r1, #14
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 fea4 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80035e4:	4603      	mov	r3, r0
 80035e6:	461a      	mov	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
      eastingDOP = extractInt(16);
 80035ee:	2110      	movs	r1, #16
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 fe9b 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 80035f6:	4603      	mov	r3, r0
 80035f8:	461a      	mov	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f8a3 2102 	strh.w	r2, [r3, #258]	; 0x102
      dopModuleQueried.all = true;
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003606:	f043 0301 	orr.w	r3, r3, #1
 800360a:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.geometricDOP = true;
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003614:	f043 0302 	orr.w	r3, r3, #2
 8003618:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.positionDOP = true;
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003622:	f043 0304 	orr.w	r3, r3, #4
 8003626:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.timeDOP = true;
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003630:	f043 0308 	orr.w	r3, r3, #8
 8003634:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.verticalDOP = true;
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 800363e:	f043 0310 	orr.w	r3, r3, #16
 8003642:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.horizontalDOP = true;
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 800364c:	f043 0320 	orr.w	r3, r3, #32
 8003650:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.northingDOP = true;
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 800365a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800365e:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
      dopModuleQueried.eastingDOP = true;
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	f892 3392 	ldrb.w	r3, [r2, #914]	; 0x392
 8003668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800366c:	f882 3392 	strb.w	r3, [r2, #914]	; 0x392
    break;
 8003670:	e1f5      	b.n	8003a5e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb56>
 8003672:	e1f4      	b.n	8003a5e <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb56>
    if (msg->id == UBX_HNR_ATT && msg->len == 32)
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	785b      	ldrb	r3, [r3, #1]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d140      	bne.n	80036fe <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7f6>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	885b      	ldrh	r3, [r3, #2]
 8003680:	2b20      	cmp	r3, #32
 8003682:	d13c      	bne.n	80036fe <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x7f6>
      hnrAtt.iTOW = extractLong(0);
 8003684:	2100      	movs	r1, #0
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 fe09 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800368c:	4602      	mov	r2, r0
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
      hnrAtt.roll = extractSignedLong(8);
 8003694:	2108      	movs	r1, #8
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 fe36 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800369c:	4602      	mov	r2, r0
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
      hnrAtt.pitch = extractSignedLong(12);
 80036a4:	210c      	movs	r1, #12
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 fe2e 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80036ac:	4602      	mov	r2, r0
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
      hnrAtt.heading = extractSignedLong(16);
 80036b4:	2110      	movs	r1, #16
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 fe26 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80036bc:	4602      	mov	r2, r0
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
      hnrAtt.accRoll = extractLong(20);
 80036c4:	2114      	movs	r1, #20
 80036c6:	6878      	ldr	r0, [r7, #4]
 80036c8:	f000 fde9 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80036cc:	4602      	mov	r2, r0
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
      hnrAtt.accPitch = extractLong(24);
 80036d4:	2118      	movs	r1, #24
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 fde1 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80036dc:	4602      	mov	r2, r0
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
      hnrAtt.accHeading = extractLong(28);
 80036e4:	211c      	movs	r1, #28
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 fdd9 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 80036ec:	4602      	mov	r2, r0
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
      hnrAttQueried = true;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2394 	strb.w	r2, [r3, #916]	; 0x394
 80036fc:	e1b0      	b.n	8003a60 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
    else if (msg->id == UBX_HNR_INS && msg->len == 36)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	785b      	ldrb	r3, [r3, #1]
 8003702:	2b02      	cmp	r3, #2
 8003704:	f040 8089 	bne.w	800381a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x912>
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	885b      	ldrh	r3, [r3, #2]
 800370c:	2b24      	cmp	r3, #36	; 0x24
 800370e:	f040 8084 	bne.w	800381a <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0x912>
      hnrVehDyn.iTOW = extractLong(8);
 8003712:	2108      	movs	r1, #8
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 fdc2 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800371a:	4602      	mov	r2, r0
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
      hnrVehDyn.xAngRate = extractSignedLong(12);
 8003722:	210c      	movs	r1, #12
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 fdef 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800372a:	4602      	mov	r2, r0
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
      hnrVehDyn.yAngRate = extractSignedLong(16);
 8003732:	2110      	movs	r1, #16
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f000 fde7 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800373a:	4602      	mov	r2, r0
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
      hnrVehDyn.zAngRate = extractSignedLong(20);
 8003742:	2114      	movs	r1, #20
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f000 fddf 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800374a:	4602      	mov	r2, r0
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
      hnrVehDyn.xAccel = extractSignedLong(24);
 8003752:	2118      	movs	r1, #24
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 fdd7 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800375a:	4602      	mov	r2, r0
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
      hnrVehDyn.yAccel = extractSignedLong(28);
 8003762:	211c      	movs	r1, #28
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 fdcf 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800376a:	4602      	mov	r2, r0
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
      hnrVehDyn.zAccel = extractSignedLong(32);
 8003772:	2120      	movs	r1, #32
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 fdc7 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 800377a:	4602      	mov	r2, r0
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
      uint32_t bitfield0 = extractLong(0);
 8003782:	2100      	movs	r1, #0
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f000 fd8a 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800378a:	6178      	str	r0, [r7, #20]
      hnrVehDyn.xAngRateValid = (bitfield0 & 0x00000100) > 0;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003792:	2b00      	cmp	r3, #0
 8003794:	bf14      	ite	ne
 8003796:	2301      	movne	r3, #1
 8003798:	2300      	moveq	r3, #0
 800379a:	b2da      	uxtb	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
      hnrVehDyn.yAngRateValid = (bitfield0 & 0x00000200) > 0;
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	bf14      	ite	ne
 80037ac:	2301      	movne	r3, #1
 80037ae:	2300      	moveq	r3, #0
 80037b0:	b2da      	uxtb	r2, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f883 21c5 	strb.w	r2, [r3, #453]	; 0x1c5
      hnrVehDyn.zAngRateValid = (bitfield0 & 0x00000400) > 0;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037be:	2b00      	cmp	r3, #0
 80037c0:	bf14      	ite	ne
 80037c2:	2301      	movne	r3, #1
 80037c4:	2300      	moveq	r3, #0
 80037c6:	b2da      	uxtb	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	f883 21c6 	strb.w	r2, [r3, #454]	; 0x1c6
      hnrVehDyn.xAccelValid = (bitfield0 & 0x00000800) > 0;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	bf14      	ite	ne
 80037d8:	2301      	movne	r3, #1
 80037da:	2300      	moveq	r3, #0
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
      hnrVehDyn.yAccelValid = (bitfield0 & 0x00001000) > 0;
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	bf14      	ite	ne
 80037ee:	2301      	movne	r3, #1
 80037f0:	2300      	moveq	r3, #0
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8
      hnrVehDyn.zAccelValid = (bitfield0 & 0x00002000) > 0;
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003800:	2b00      	cmp	r3, #0
 8003802:	bf14      	ite	ne
 8003804:	2301      	movne	r3, #1
 8003806:	2300      	moveq	r3, #0
 8003808:	b2da      	uxtb	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f883 21c9 	strb.w	r2, [r3, #457]	; 0x1c9
      hnrDynQueried = true;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2395 	strb.w	r2, [r3, #917]	; 0x395
 8003818:	e122      	b.n	8003a60 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
    else if (msg->id == UBX_HNR_PVT && msg->len == 72)
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	785b      	ldrb	r3, [r3, #1]
 800381e:	2b00      	cmp	r3, #0
 8003820:	f040 811e 	bne.w	8003a60 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	885b      	ldrh	r3, [r3, #2]
 8003828:	2b48      	cmp	r3, #72	; 0x48
 800382a:	f040 8119 	bne.w	8003a60 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
      hnrPVT.iTOW = extractLong(0);
 800382e:	2100      	movs	r1, #0
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 fd34 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003836:	4602      	mov	r2, r0
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
      hnrPVT.year = extractInt(4);
 800383e:	2104      	movs	r1, #4
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 fd73 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 8003846:	4603      	mov	r3, r0
 8003848:	461a      	mov	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
      hnrPVT.month = extractByte(6);
 8003850:	2106      	movs	r1, #6
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 fda1 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003858:	4603      	mov	r3, r0
 800385a:	461a      	mov	r2, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
      hnrPVT.day = extractByte(7);
 8003862:	2107      	movs	r1, #7
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 fd98 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800386a:	4603      	mov	r3, r0
 800386c:	461a      	mov	r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
      hnrPVT.hour = extractByte(8);
 8003874:	2108      	movs	r1, #8
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 fd8f 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800387c:	4603      	mov	r3, r0
 800387e:	461a      	mov	r2, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
      hnrPVT.min = extractByte(9);
 8003886:	2109      	movs	r1, #9
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 fd86 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 800388e:	4603      	mov	r3, r0
 8003890:	461a      	mov	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
      hnrPVT.sec = extractByte(10);
 8003898:	210a      	movs	r1, #10
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 fd7d 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80038a0:	4603      	mov	r3, r0
 80038a2:	461a      	mov	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f883 21f2 	strb.w	r2, [r3, #498]	; 0x1f2
      hnrPVT.nano = extractSignedLong(12);
 80038aa:	210c      	movs	r1, #12
 80038ac:	6878      	ldr	r0, [r7, #4]
 80038ae:	f000 fd2b 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80038b2:	4602      	mov	r2, r0
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
      hnrPVT.gpsFix = extractByte(16);
 80038ba:	2110      	movs	r1, #16
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f000 fd6c 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80038c2:	4603      	mov	r3, r0
 80038c4:	461a      	mov	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
      hnrPVT.lon = extractSignedLong(20);
 80038cc:	2114      	movs	r1, #20
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 fd1a 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80038d4:	4602      	mov	r2, r0
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      hnrPVT.lat = extractSignedLong(24);
 80038dc:	2118      	movs	r1, #24
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f000 fd12 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80038e4:	4602      	mov	r2, r0
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
      hnrPVT.height = extractSignedLong(28);
 80038ec:	211c      	movs	r1, #28
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 fd0a 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 80038f4:	4602      	mov	r2, r0
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
      hnrPVT.hMSL = extractSignedLong(32);
 80038fc:	2120      	movs	r1, #32
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fd02 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003904:	4602      	mov	r2, r0
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
      hnrPVT.gSpeed = extractSignedLong(36);
 800390c:	2124      	movs	r1, #36	; 0x24
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 fcfa 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003914:	4602      	mov	r2, r0
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
      hnrPVT.speed = extractSignedLong(40);
 800391c:	2128      	movs	r1, #40	; 0x28
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 fcf2 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003924:	4602      	mov	r2, r0
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
      hnrPVT.headMot = extractSignedLong(44);
 800392c:	212c      	movs	r1, #44	; 0x2c
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 fcea 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003934:	4602      	mov	r2, r0
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
      hnrPVT.headVeh = extractSignedLong(48);
 800393c:	2130      	movs	r1, #48	; 0x30
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 fce2 	bl	8004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>
 8003944:	4602      	mov	r2, r0
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
      hnrPVT.hAcc = extractLong(52);
 800394c:	2134      	movs	r1, #52	; 0x34
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 fca5 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003954:	4602      	mov	r2, r0
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
      hnrPVT.vAcc = extractLong(56);
 800395c:	2138      	movs	r1, #56	; 0x38
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 fc9d 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003964:	4602      	mov	r2, r0
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
      hnrPVT.sAcc = extractLong(60);
 800396c:	213c      	movs	r1, #60	; 0x3c
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 fc95 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003974:	4602      	mov	r2, r0
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
      hnrPVT.headAcc = extractLong(64);
 800397c:	2140      	movs	r1, #64	; 0x40
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 fc8d 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 8003984:	4602      	mov	r2, r0
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
      uint8_t valid = extractByte(11);
 800398c:	210b      	movs	r1, #11
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 fd03 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 8003994:	4603      	mov	r3, r0
 8003996:	74fb      	strb	r3, [r7, #19]
      hnrPVT.validDate = (valid & 0x01) > 0;
 8003998:	7cfb      	ldrb	r3, [r7, #19]
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	bfcc      	ite	gt
 80039a2:	2301      	movgt	r3, #1
 80039a4:	2300      	movle	r3, #0
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f883 21f3 	strb.w	r2, [r3, #499]	; 0x1f3
      hnrPVT.validTime = (valid & 0x02) > 0;
 80039ae:	7cfb      	ldrb	r3, [r7, #19]
 80039b0:	f003 0302 	and.w	r3, r3, #2
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	bfcc      	ite	gt
 80039b8:	2301      	movgt	r3, #1
 80039ba:	2300      	movle	r3, #0
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	f883 21f4 	strb.w	r2, [r3, #500]	; 0x1f4
      hnrPVT.fullyResolved = (valid & 0x04) > 0;
 80039c4:	7cfb      	ldrb	r3, [r7, #19]
 80039c6:	f003 0304 	and.w	r3, r3, #4
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	bfcc      	ite	gt
 80039ce:	2301      	movgt	r3, #1
 80039d0:	2300      	movle	r3, #0
 80039d2:	b2da      	uxtb	r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f883 21f5 	strb.w	r2, [r3, #501]	; 0x1f5
      uint8_t flags = extractByte(17);
 80039da:	2111      	movs	r1, #17
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 fcdc 	bl	800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>
 80039e2:	4603      	mov	r3, r0
 80039e4:	74bb      	strb	r3, [r7, #18]
      hnrPVT.gpsFixOK = (flags & 0x01) > 0;
 80039e6:	7cbb      	ldrb	r3, [r7, #18]
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	bfcc      	ite	gt
 80039f0:	2301      	movgt	r3, #1
 80039f2:	2300      	movle	r3, #0
 80039f4:	b2da      	uxtb	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
      hnrPVT.diffSoln = (flags & 0x02) > 0;
 80039fc:	7cbb      	ldrb	r3, [r7, #18]
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	bfcc      	ite	gt
 8003a06:	2301      	movgt	r3, #1
 8003a08:	2300      	movle	r3, #0
 8003a0a:	b2da      	uxtb	r2, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      hnrPVT.WKNSET = (flags & 0x04) > 0;
 8003a12:	7cbb      	ldrb	r3, [r7, #18]
 8003a14:	f003 0304 	and.w	r3, r3, #4
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	bfcc      	ite	gt
 8003a1c:	2301      	movgt	r3, #1
 8003a1e:	2300      	movle	r3, #0
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
      hnrPVT.TOWSET = (flags & 0x08) > 0;
 8003a28:	7cbb      	ldrb	r3, [r7, #18]
 8003a2a:	f003 0308 	and.w	r3, r3, #8
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	bfcc      	ite	gt
 8003a32:	2301      	movgt	r3, #1
 8003a34:	2300      	movle	r3, #0
 8003a36:	b2da      	uxtb	r2, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      hnrPVT.headVehValid = (flags & 0x10) > 0;
 8003a3e:	7cbb      	ldrb	r3, [r7, #18]
 8003a40:	f003 0310 	and.w	r3, r3, #16
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	bfcc      	ite	gt
 8003a48:	2301      	movgt	r3, #1
 8003a4a:	2300      	movle	r3, #0
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
      hnrPVTQueried = true;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2396 	strb.w	r2, [r3, #918]	; 0x396
}
 8003a5c:	e000      	b.n	8003a60 <_ZN13SFE_UBLOX_GPS16processUBXpacketEP9ubxPacket+0xb58>
    break;
 8003a5e:	bf00      	nop
}
 8003a60:	bf00      	nop
 8003a62:	3718      	adds	r7, #24
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>:

//Given a packet and payload, send everything including CRC bytes via I2C port
sfe_ublox_status_e SFE_UBLOX_GPS::sendCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b088      	sub	sp, #32
 8003a6c:	af02      	add	r7, sp, #8
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	4613      	mov	r3, r2
 8003a74:	80fb      	strh	r3, [r7, #6]
uint8_t i2cDataXX[] = {0,0};
 8003a76:	2300      	movs	r3, #0
 8003a78:	82bb      	strh	r3, [r7, #20]
  sfe_ublox_status_e retVal = SFE_UBLOX_STATUS_SUCCESS;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	75fb      	strb	r3, [r7, #23]

  calcChecksum(outgoingUBX); //Sets checksum A and B bytes of the packet
 8003a7e:	68b9      	ldr	r1, [r7, #8]
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f000 f94d 	bl	8003d20 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>

  if (_printDebug == true)
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f893 3238 	ldrb.w	r3, [r3, #568]	; 0x238
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d103      	bne.n	8003a98 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x30>
  {
    //_debugSerial->print(F("\nSending: "));
    printPacket(outgoingUBX);
 8003a90:	68b9      	ldr	r1, [r7, #8]
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 f9d5 	bl	8003e42 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>
  }

  if (commType == COMM_TYPE_I2C)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10c      	bne.n	8003abc <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x54>
  {
		//__HAL_RCC_I2C1_FORCE_RESET(); __HAL_RCC_I2C1_RELEASE_RESET();
		//I2C_ClearBusyFlagErratum(&hi2c2, 1000);
		//HalStateX = HAL_I2C_Master_Transmit( &hi2c2, ( 0x30 << 1 ), i2cDataXX, 1, 10 );
    retVal = sendI2cCommand(outgoingUBX, maxWait);
 8003aa2:	88fb      	ldrh	r3, [r7, #6]
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	68b9      	ldr	r1, [r7, #8]
 8003aa8:	68f8      	ldr	r0, [r7, #12]
 8003aaa:	f000 f837 	bl	8003b1c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	75fb      	strb	r3, [r7, #23]
    if (retVal != SFE_UBLOX_STATUS_SUCCESS)
 8003ab2:	7dfb      	ldrb	r3, [r7, #23]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00a      	beq.n	8003ace <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("Send I2C Command failed"));
      }
      return retVal;
 8003ab8:	7dfb      	ldrb	r3, [r7, #23]
 8003aba:	e02b      	b.n	8003b14 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xac>
    }
  }
  else if (commType == COMM_TYPE_SERIAL)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f893 3236 	ldrb.w	r3, [r3, #566]	; 0x236
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d103      	bne.n	8003ace <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x66>
  {
    sendSerialCommand(outgoingUBX);
 8003ac6:	68b9      	ldr	r1, [r7, #8]
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f8eb 	bl	8003ca4 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>
  }

  if (maxWait > 0)
 8003ace:	88fb      	ldrh	r3, [r7, #6]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d01e      	beq.n	8003b12 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
  {
    //Depending on what we just sent, either we need to look for an ACK or not
    if (outgoingUBX->cls == UBX_CLASS_CFG)
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	2b06      	cmp	r3, #6
 8003ada:	d10d      	bne.n	8003af8 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0x90>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for ACK response"));
      }
      retVal = waitForACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	781a      	ldrb	r2, [r3, #0]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	7859      	ldrb	r1, [r3, #1]
 8003ae4:	88fb      	ldrh	r3, [r7, #6]
 8003ae6:	9300      	str	r3, [sp, #0]
 8003ae8:	460b      	mov	r3, r1
 8003aea:	68b9      	ldr	r1, [r7, #8]
 8003aec:	68f8      	ldr	r0, [r7, #12]
 8003aee:	f000 f9b4 	bl	8003e5a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>
 8003af2:	4603      	mov	r3, r0
 8003af4:	75fb      	strb	r3, [r7, #23]
 8003af6:	e00c      	b.n	8003b12 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett+0xaa>
    {
      if (_printDebug == true)
      {
        //_debugSerial->println(F("sendCommand: Waiting for No ACK response"));
      }
      retVal = waitForNoACKResponse(outgoingUBX, outgoingUBX->cls, outgoingUBX->id, maxWait); //Wait for Ack response
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	781a      	ldrb	r2, [r3, #0]
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	7859      	ldrb	r1, [r3, #1]
 8003b00:	88fb      	ldrh	r3, [r7, #6]
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	460b      	mov	r3, r1
 8003b06:	68b9      	ldr	r1, [r7, #8]
 8003b08:	68f8      	ldr	r0, [r7, #12]
 8003b0a:	f000 fa83 	bl	8004014 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	75fb      	strb	r3, [r7, #23]
    }
  }
  return retVal;
 8003b12:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett>:

//Returns false if sensor fails to respond to I2C traffic
sfe_ublox_status_e SFE_UBLOX_GPS::sendI2cCommand(ubxPacket *outgoingUBX, uint16_t maxWait)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b08a      	sub	sp, #40	; 0x28
 8003b20:	af02      	add	r7, sp, #8
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	4613      	mov	r3, r2
 8003b28:	80fb      	strh	r3, [r7, #6]

//#define I2CADR 0x42 // 0x42 // 0x60
//HAL_StatusTypeDef HalState;
uint8_t i2cData[10];

	i2cData[0] = 0xFF;
 8003b2a:	23ff      	movs	r3, #255	; 0xff
 8003b2c:	743b      	strb	r3, [r7, #16]
	//HAL_I2C_Master_Transmit( &hi2c2, ( I2CADR << 1 ), i2cData, 0, 50 );	
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 1, I2C_FIRST_AND_NEXT_FRAME );
 8003b2e:	f107 0210 	add.w	r2, r7, #16
 8003b32:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	2301      	movs	r3, #1
 8003b3a:	2184      	movs	r1, #132	; 0x84
 8003b3c:	4857      	ldr	r0, [pc, #348]	; (8003c9c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003b3e:	f005 fc7b 	bl	8009438 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003b42:	4603      	mov	r3, r0
 8003b44:	461a      	mov	r2, r3
 8003b46:	4b56      	ldr	r3, [pc, #344]	; (8003ca0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003b48:	701a      	strb	r2, [r3, #0]
//	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR), i2cData, 1, I2C_FIRST_FRAME );
	HAL_Delay(4);
 8003b4a:	2004      	movs	r0, #4
 8003b4c:	f002 fcd7 	bl	80064fe <HAL_Delay>
//	APP_LOG(TS_ON, VLEVEL_M, "HalStateMain after First: %d\r\n", HalStateX);

HAL_Delay(4);
 8003b50:	2004      	movs	r0, #4
 8003b52:	f002 fcd4 	bl	80064fe <HAL_Delay>
	i2cOk();
 8003b56:	f7fe fba9 	bl	80022ac <_Z5i2cOkv>
  //_i2cPort->write(outgoingUBX->len >> 8);       //MSB
  //if (_i2cPort->endTransmission(false) != 0)    //Do not release bus
  //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


	i2cData[0] = UBX_SYNCH_1;
 8003b5a:	23b5      	movs	r3, #181	; 0xb5
 8003b5c:	743b      	strb	r3, [r7, #16]
	i2cData[1] = UBX_SYNCH_2;
 8003b5e:	2362      	movs	r3, #98	; 0x62
 8003b60:	747b      	strb	r3, [r7, #17]
	i2cData[2] = outgoingUBX->cls;
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	74bb      	strb	r3, [r7, #18]
	i2cData[3] = outgoingUBX->id;
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	785b      	ldrb	r3, [r3, #1]
 8003b6c:	74fb      	strb	r3, [r7, #19]
	i2cData[4] = outgoingUBX->len & 0xFF;
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	885b      	ldrh	r3, [r3, #2]
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	753b      	strb	r3, [r7, #20]
	i2cData[5] = outgoingUBX->len >> 8;
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	885b      	ldrh	r3, [r3, #2]
 8003b7a:	0a1b      	lsrs	r3, r3, #8
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	757b      	strb	r3, [r7, #21]
//hi2c2.State = HAL_I2C_STATE_READY;
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 6, I2C_NEXT_FRAME );
 8003b82:	f107 0210 	add.w	r2, r7, #16
 8003b86:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	2306      	movs	r3, #6
 8003b8e:	2184      	movs	r1, #132	; 0x84
 8003b90:	4842      	ldr	r0, [pc, #264]	; (8003c9c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003b92:	f005 fc51 	bl	8009438 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003b96:	4603      	mov	r3, r0
 8003b98:	461a      	mov	r2, r3
 8003b9a:	4b41      	ldr	r3, [pc, #260]	; (8003ca0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003b9c:	701a      	strb	r2, [r3, #0]
	i2cOk();
 8003b9e:	f7fe fb85 	bl	80022ac <_Z5i2cOkv>



  //Write payload. Limit the sends into 32 byte chunks
  //This code based on ublox: https://forum.u-blox.com/index.php/20528/how-to-use-i2c-to-get-the-nmea-frames
  uint16_t bytesToSend = outgoingUBX->len;
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	885b      	ldrh	r3, [r3, #2]
 8003ba6:	83fb      	strh	r3, [r7, #30]

  //"The number of data bytes must be at least 2 to properly distinguish
  //from the write access to set the address counter in random read accesses."
  uint16_t startSpot = 0;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	83bb      	strh	r3, [r7, #28]
  while (bytesToSend > 1)
 8003bac:	8bfb      	ldrh	r3, [r7, #30]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d93f      	bls.n	8003c32 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x116>
  {
    uint8_t len = bytesToSend;
 8003bb2:	8bfb      	ldrh	r3, [r7, #30]
 8003bb4:	76fb      	strb	r3, [r7, #27]
    if (len > i2cTransactionSize)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	7efa      	ldrb	r2, [r7, #27]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d902      	bls.n	8003bc6 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xaa>
      len = i2cTransactionSize;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	76fb      	strb	r3, [r7, #27]

    //if (_i2cPort->endTransmission(false) != 0)    //Don't release bus
    //  return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK


		if ( bytesToSend > i2cTransactionSize ) {
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	8bfa      	ldrh	r2, [r7, #30]
 8003bce:	429a      	cmp	r2, r3
 8003bd0:	d911      	bls.n	8003bf6 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xda>
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_NEXT_FRAME );
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	8bbb      	ldrh	r3, [r7, #28]
 8003bd8:	441a      	add	r2, r3
 8003bda:	7efb      	ldrb	r3, [r7, #27]
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8003be2:	9100      	str	r1, [sp, #0]
 8003be4:	2184      	movs	r1, #132	; 0x84
 8003be6:	482d      	ldr	r0, [pc, #180]	; (8003c9c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003be8:	f005 fc26 	bl	8009438 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003bec:	4603      	mov	r3, r0
 8003bee:	461a      	mov	r2, r3
 8003bf0:	4b2b      	ldr	r3, [pc, #172]	; (8003ca0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003bf2:	701a      	strb	r2, [r3, #0]
 8003bf4:	e010      	b.n	8003c18 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0xfc>
		} else {
			HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), & ( outgoingUBX->payload[startSpot] ), len, I2C_LAST_FRAME );
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	689a      	ldr	r2, [r3, #8]
 8003bfa:	8bbb      	ldrh	r3, [r7, #28]
 8003bfc:	441a      	add	r2, r3
 8003bfe:	7efb      	ldrb	r3, [r7, #27]
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003c06:	9100      	str	r1, [sp, #0]
 8003c08:	2184      	movs	r1, #132	; 0x84
 8003c0a:	4824      	ldr	r0, [pc, #144]	; (8003c9c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003c0c:	f005 fc14 	bl	8009438 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003c10:	4603      	mov	r3, r0
 8003c12:	461a      	mov	r2, r3
 8003c14:	4b22      	ldr	r3, [pc, #136]	; (8003ca0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003c16:	701a      	strb	r2, [r3, #0]
		}
		i2cOk();
 8003c18:	f7fe fb48 	bl	80022ac <_Z5i2cOkv>
		
		
    //*outgoingUBX->payload += len; //Move the pointer forward
    startSpot += len; //Move the pointer forward
 8003c1c:	7efb      	ldrb	r3, [r7, #27]
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	8bbb      	ldrh	r3, [r7, #28]
 8003c22:	4413      	add	r3, r2
 8003c24:	83bb      	strh	r3, [r7, #28]
    bytesToSend -= len;
 8003c26:	7efb      	ldrb	r3, [r7, #27]
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	8bfa      	ldrh	r2, [r7, #30]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	83fb      	strh	r3, [r7, #30]
  while (bytesToSend > 1)
 8003c30:	e7bc      	b.n	8003bac <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x90>
  }

  //Write checksum
  //_i2cPort->beginTransmission((uint8_t)_gpsI2Caddress);
  if (bytesToSend == 1) {
 8003c32:	8bfb      	ldrh	r3, [r7, #30]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d10f      	bne.n	8003c58 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x13c>
  //  _i2cPort->write(outgoingUBX->payload, 1);
		HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), outgoingUBX->payload, 1, I2C_NEXT_FRAME );
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	689a      	ldr	r2, [r3, #8]
 8003c3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c40:	9300      	str	r3, [sp, #0]
 8003c42:	2301      	movs	r3, #1
 8003c44:	2184      	movs	r1, #132	; 0x84
 8003c46:	4815      	ldr	r0, [pc, #84]	; (8003c9c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003c48:	f005 fbf6 	bl	8009438 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	461a      	mov	r2, r3
 8003c50:	4b13      	ldr	r3, [pc, #76]	; (8003ca0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003c52:	701a      	strb	r2, [r3, #0]
		i2cOk();
 8003c54:	f7fe fb2a 	bl	80022ac <_Z5i2cOkv>
	}
  //_i2cPort->write(outgoingUBX->checksumA);
  //_i2cPort->write(outgoingUBX->checksumB);

	i2cData[0] = outgoingUBX->checksumA;
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	7b1b      	ldrb	r3, [r3, #12]
 8003c5c:	743b      	strb	r3, [r7, #16]
	i2cData[1] = outgoingUBX->checksumB;
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	7b5b      	ldrb	r3, [r3, #13]
 8003c62:	747b      	strb	r3, [r7, #17]
	HalStateX = HAL_I2C_Master_Seq_Transmit_DMA( &hi2c1, ( I2CADR << 1 ), i2cData, 2, I2C_LAST_FRAME );
 8003c64:	f107 0210 	add.w	r2, r7, #16
 8003c68:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	2302      	movs	r3, #2
 8003c70:	2184      	movs	r1, #132	; 0x84
 8003c72:	480a      	ldr	r0, [pc, #40]	; (8003c9c <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x180>)
 8003c74:	f005 fbe0 	bl	8009438 <HAL_I2C_Master_Seq_Transmit_DMA>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	4b08      	ldr	r3, [pc, #32]	; (8003ca0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003c7e:	701a      	strb	r2, [r3, #0]
	i2cOk();
 8003c80:	f7fe fb14 	bl	80022ac <_Z5i2cOkv>

  //All done transmitting bytes. Release bus.
  //if (_i2cPort->endTransmission() != 0)
	if (HalStateX != HAL_OK ) { 
 8003c84:	4b06      	ldr	r3, [pc, #24]	; (8003ca0 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x184>)
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x174>
    return (SFE_UBLOX_STATUS_I2C_COMM_FAILURE); //Sensor did not ACK
 8003c8c:	230c      	movs	r3, #12
 8003c8e:	e000      	b.n	8003c92 <_ZN13SFE_UBLOX_GPS14sendI2cCommandEP9ubxPackett+0x176>
	}
  return (SFE_UBLOX_STATUS_SUCCESS);
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3720      	adds	r7, #32
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	200002ec 	.word	0x200002ec
 8003ca0:	2000025f 	.word	0x2000025f

08003ca4 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket>:

//Given a packet and payload, send everything including CRC bytesA via Serial port
void SFE_UBLOX_GPS::sendSerialCommand(ubxPacket *outgoingUBX)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  //_serialPort->write(outgoingUBX->id);
  //_serialPort->write(outgoingUBX->len & 0xFF); //LSB
  //_serialPort->write(outgoingUBX->len >> 8);   //MSB

  //Write payload.
  for (int i = 0; i < outgoingUBX->len; i++)
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60fb      	str	r3, [r7, #12]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	885b      	ldrh	r3, [r3, #2]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	da03      	bge.n	8003cc6 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0x22>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	60fb      	str	r3, [r7, #12]
 8003cc4:	e7f5      	b.n	8003cb2 <_ZN13SFE_UBLOX_GPS17sendSerialCommandEP9ubxPacket+0xe>
  }

  //Write checksum
  //_serialPort->write(outgoingUBX->checksumA);
  //_serialPort->write(outgoingUBX->checksumB);
}
 8003cc6:	bf00      	nop
 8003cc8:	3714      	adds	r7, #20
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <_ZN13SFE_UBLOX_GPS11isConnectedEt>:

//Returns true if I2C device ack's
boolean SFE_UBLOX_GPS::isConnected(uint16_t maxWait)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	807b      	strh	r3, [r7, #2]
    //if (_i2cPort->endTransmission() != 0)
    //  return false; //Sensor did not ack
  }

  // Query navigation rate to see whether we get a meaningful response
  packetCfg.cls = UBX_CLASS_CFG;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2206      	movs	r2, #6
 8003ce0:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_RATE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2208      	movs	r2, #8
 8003ce8:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 0;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are polling the RATE so we expect data and an ACK
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003d02:	887a      	ldrh	r2, [r7, #2]
 8003d04:	4619      	mov	r1, r3
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7ff feae 	bl	8003a68 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b0b      	cmp	r3, #11
 8003d10:	bf0c      	ite	eq
 8003d12:	2301      	moveq	r3, #1
 8003d14:	2300      	movne	r3, #0
 8003d16:	b2db      	uxtb	r3, r3
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3708      	adds	r7, #8
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket>:

//Given a message, calc and store the two byte "8-Bit Fletcher" checksum over the entirety of the message
//This is called before we send a command message
void SFE_UBLOX_GPS::calcChecksum(ubxPacket *msg)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  msg->checksumA = 0;
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	731a      	strb	r2, [r3, #12]
  msg->checksumB = 0;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	2200      	movs	r2, #0
 8003d34:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->cls;
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	7b1a      	ldrb	r2, [r3, #12]
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	781b      	ldrb	r3, [r3, #0]
 8003d3e:	4413      	add	r3, r2
 8003d40:	b2da      	uxtb	r2, r3
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	7b5a      	ldrb	r2, [r3, #13]
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	7b1b      	ldrb	r3, [r3, #12]
 8003d4e:	4413      	add	r3, r2
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	735a      	strb	r2, [r3, #13]

  msg->checksumA += msg->id;
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	7b1a      	ldrb	r2, [r3, #12]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	785b      	ldrb	r3, [r3, #1]
 8003d5e:	4413      	add	r3, r2
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	7b5a      	ldrb	r2, [r3, #13]
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	7b1b      	ldrb	r3, [r3, #12]
 8003d6e:	4413      	add	r3, r2
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len & 0xFF);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	7b1a      	ldrb	r2, [r3, #12]
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	885b      	ldrh	r3, [r3, #2]
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	4413      	add	r3, r2
 8003d82:	b2da      	uxtb	r2, r3
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	7b5a      	ldrb	r2, [r3, #13]
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	7b1b      	ldrb	r3, [r3, #12]
 8003d90:	4413      	add	r3, r2
 8003d92:	b2da      	uxtb	r2, r3
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	735a      	strb	r2, [r3, #13]

  msg->checksumA += (msg->len >> 8);
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	7b1a      	ldrb	r2, [r3, #12]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	885b      	ldrh	r3, [r3, #2]
 8003da0:	0a1b      	lsrs	r3, r3, #8
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	4413      	add	r3, r2
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	731a      	strb	r2, [r3, #12]
  msg->checksumB += msg->checksumA;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	7b5a      	ldrb	r2, [r3, #13]
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	7b1b      	ldrb	r3, [r3, #12]
 8003db6:	4413      	add	r3, r2
 8003db8:	b2da      	uxtb	r2, r3
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	735a      	strb	r2, [r3, #13]

  for (uint16_t i = 0; i < msg->len; i++)
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	81fb      	strh	r3, [r7, #14]
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	885b      	ldrh	r3, [r3, #2]
 8003dc6:	89fa      	ldrh	r2, [r7, #14]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d216      	bcs.n	8003dfa <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xda>
  {
    msg->checksumA += msg->payload[i];
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	7b1a      	ldrb	r2, [r3, #12]
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	6899      	ldr	r1, [r3, #8]
 8003dd4:	89fb      	ldrh	r3, [r7, #14]
 8003dd6:	440b      	add	r3, r1
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	4413      	add	r3, r2
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	731a      	strb	r2, [r3, #12]
    msg->checksumB += msg->checksumA;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	7b5a      	ldrb	r2, [r3, #13]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	7b1b      	ldrb	r3, [r3, #12]
 8003dea:	4413      	add	r3, r2
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	735a      	strb	r2, [r3, #13]
  for (uint16_t i = 0; i < msg->len; i++)
 8003df2:	89fb      	ldrh	r3, [r7, #14]
 8003df4:	3301      	adds	r3, #1
 8003df6:	81fb      	strh	r3, [r7, #14]
 8003df8:	e7e3      	b.n	8003dc2 <_ZN13SFE_UBLOX_GPS12calcChecksumEP9ubxPacket+0xa2>
  }
}
 8003dfa:	bf00      	nop
 8003dfc:	3714      	adds	r7, #20
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bc80      	pop	{r7}
 8003e02:	4770      	bx	lr

08003e04 <_ZN13SFE_UBLOX_GPS13addToChecksumEh>:

//Given a message and a byte, add to rolling "8-Bit Fletcher" checksum
//This is used when receiving messages from module
void SFE_UBLOX_GPS::addToChecksum(uint8_t incoming)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	70fb      	strb	r3, [r7, #3]
  rollingChecksumA += incoming;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 2386 	ldrb.w	r2, [r3, #902]	; 0x386
 8003e16:	78fb      	ldrb	r3, [r7, #3]
 8003e18:	4413      	add	r3, r2
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
  rollingChecksumB += rollingChecksumA;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	f893 2387 	ldrb.w	r2, [r3, #903]	; 0x387
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3386 	ldrb.w	r3, [r3, #902]	; 0x386
 8003e2e:	4413      	add	r3, r2
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr

08003e42 <_ZN13SFE_UBLOX_GPS11printPacketEP9ubxPacket>:

//Pretty prints the current ubxPacket
void SFE_UBLOX_GPS::printPacket(ubxPacket *packet)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b082      	sub	sp, #8
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
 8003e4a:	6039      	str	r1, [r7, #0]
	HAL_Delay(1);
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	f002 fb56 	bl	80064fe <HAL_Delay>
      _debugSerial->print(F(" Payload: IGNORED"));
    }
    _debugSerial->println();
  }
*/	
}
 8003e52:	bf00      	nop
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we had a checksum failure
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an ACK and a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b086      	sub	sp, #24
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	60f8      	str	r0, [r7, #12]
 8003e62:	60b9      	str	r1, [r7, #8]
 8003e64:	4611      	mov	r1, r2
 8003e66:	461a      	mov	r2, r3
 8003e68:	460b      	mov	r3, r1
 8003e6a:	71fb      	strb	r3, [r7, #7]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	2202      	movs	r2, #2
 8003e74:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2202      	movs	r2, #2
 8003e7a:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2202      	movs	r2, #2
 8003e82:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2202      	movs	r2, #2
 8003e98:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 8003e9c:	f002 fb28 	bl	80064f0 <HAL_GetTick>
 8003ea0:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 8003ea2:	f002 fb25 	bl	80064f0 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	1ad2      	subs	r2, r2, r3
 8003eac:	8c3b      	ldrh	r3, [r7, #32]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	bf34      	ite	cc
 8003eb2:	2301      	movcc	r3, #1
 8003eb4:	2300      	movcs	r3, #0
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f000 808d 	beq.w	8003fd8 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x17e>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8003ebe:	79bb      	ldrb	r3, [r7, #6]
 8003ec0:	79fa      	ldrb	r2, [r7, #7]
 8003ec2:	68b9      	ldr	r1, [r7, #8]
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	f7fe fb12 	bl	80024ee <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	bf0c      	ite	eq
 8003ed0:	2301      	moveq	r3, #1
 8003ed2:	2300      	movne	r3, #0
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d07a      	beq.n	8003fd0 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
    {
      // If both the outgoingUBX->classAndIDmatch and packetAck.classAndIDmatch are VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	7bdb      	ldrb	r3, [r3, #15]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d114      	bne.n	8003f0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d10f      	bne.n	8003f0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	7b9b      	ldrb	r3, [r3, #14]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d10b      	bne.n	8003f0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	79fa      	ldrb	r2, [r7, #7]
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d106      	bne.n	8003f0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	785b      	ldrb	r3, [r3, #1]
 8003f02:	79ba      	ldrb	r2, [r7, #6]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d101      	bne.n	8003f0c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xb2>
        {
          //_debugSerial->print(F("waitForACKResponse: valid data and valid ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and a correct ACK!
 8003f08:	230b      	movs	r3, #11
 8003f0a:	e07f      	b.n	800400c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // We can be confident that the data packet (if we are going to get one) will always arrive
      // before the matching ACK. So if we sent a config packet which only produces an ACK
      // then outgoingUBX->classAndIDmatch will be NOT_DEFINED and the packetAck.classAndIDmatch will VALID.
      // We should not check outgoingUBX->valid, outgoingUBX->cls or outgoingUBX->id
      // as these may have been changed by a PVT packet.
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID))
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	7bdb      	ldrb	r3, [r3, #15]
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d106      	bne.n	8003f22 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d101      	bne.n	8003f22 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xc8>
        {
          //_debugSerial->print(F("waitForACKResponse: no data and valid ACK after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_SENT); //We got an ACK but no data...
 8003f1e:	230a      	movs	r3, #10
 8003f20:	e074      	b.n	800400c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	7bdb      	ldrb	r3, [r3, #15]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d110      	bne.n	8003f4c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d10b      	bne.n	8003f4c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	79fa      	ldrb	r2, [r7, #7]
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d104      	bne.n	8003f48 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xee>
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	785b      	ldrb	r3, [r3, #1]
 8003f42:	79ba      	ldrb	r2, [r7, #6]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d001      	beq.n	8003f4c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0xf2>
        {
          //_debugSerial->print(F("waitForACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 8003f48:	230d      	movs	r3, #13
 8003f4a:	e05f      	b.n	800400c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If packetAck.classAndIDmatch is VALID but both outgoingUBX->valid and outgoingUBX->classAndIDmatch
      // are NOT_VALID then we can be confident we have had a checksum failure on the data packet
      else if ((packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d109      	bne.n	8003f6a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	7bdb      	ldrb	r3, [r3, #15]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d105      	bne.n	8003f6a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	7b9b      	ldrb	r3, [r3, #14]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d101      	bne.n	8003f6a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x110>
        {
          //_debugSerial->print(F("waitForACKResponse: CRC failed after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //Checksum fail
 8003f66:	2302      	movs	r3, #2
 8003f68:	e050      	b.n	800400c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      // But if a full PVT packet arrives afterwards outgoingUBX->valid could be VALID (or just possibly NOT_VALID)
      // but outgoingUBX->cls and outgoingUBX->id would not match...
      // So I think this is telling us we need a special state for packetAck.classAndIDmatch to tell us
      // the packet was definitely NACK'd otherwise we are possibly just guessing...
      // Note: the addition of packetBuf changes the logic of this, but we'll leave the code as is for now.
      else if (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_NOTACKNOWLEDGED)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003f70:	2b03      	cmp	r3, #3
 8003f72:	d101      	bne.n	8003f78 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x11e>
        {
          //_debugSerial->print(F("waitForACKResponse: data was NOTACKNOWLEDGED (NACK) after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_COMMAND_NACK); //We received a NACK!
 8003f74:	2304      	movs	r3, #4
 8003f76:	e049      	b.n	800400c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID but the packetAck.classAndIDmatch is NOT_VALID
      // then the ack probably had a checksum error. We will take a gamble and return DATA_RECEIVED.
      // If we were playing safe, we should return FAIL instead
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	7bdb      	ldrb	r3, [r3, #15]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d114      	bne.n	8003faa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d10f      	bne.n	8003faa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	7b9b      	ldrb	r3, [r3, #14]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d10b      	bne.n	8003faa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	781b      	ldrb	r3, [r3, #0]
 8003f96:	79fa      	ldrb	r2, [r7, #7]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d106      	bne.n	8003faa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	785b      	ldrb	r3, [r3, #1]
 8003fa0:	79ba      	ldrb	r2, [r7, #6]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d101      	bne.n	8003faa <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x150>
        {
          //_debugSerial->print(F("waitForACKResponse: VALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data and an invalid ACK!
 8003fa6:	230b      	movs	r3, #11
 8003fa8:	e030      	b.n	800400c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID and the packetAck.classAndIDmatch is NOT_VALID
      // then we return a FAIL. This must be a double checksum failure?
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID))
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	7bdb      	ldrb	r3, [r3, #15]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d106      	bne.n	8003fc0 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x166>
        {
          //_debugSerial->print(F("waitForACKResponse: INVALID data and INVALID ACK received after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_FAIL); //We received invalid data and an invalid ACK!
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e025      	b.n	800400c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
      }

      // If the outgoingUBX->classAndIDmatch is VALID and the packetAck.classAndIDmatch is NOT_DEFINED
      // then the ACK has not yet been received and we should keep waiting for it
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED))
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	7bdb      	ldrb	r3, [r3, #15]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d103      	bne.n	8003fd0 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x176>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003fce:	2b02      	cmp	r3, #2
      }

    } //checkUbloxInternal == true

    //delayMicroseconds(500);
		HAL_Delay(1);
 8003fd0:	2001      	movs	r0, #1
 8003fd2:	f002 fa94 	bl	80064fe <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 8003fd6:	e764      	b.n	8003ea2 <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x48>
  } //while (millis() - startTime < maxTime)

  // We have timed out...
  // If the outgoingUBX->classAndIDmatch is VALID then we can take a gamble and return DATA_RECEIVED
  // even though we did not get an ACK
  if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (packetAck.classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	7bdb      	ldrb	r3, [r3, #15]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d114      	bne.n	800400a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 334f 	ldrb.w	r3, [r3, #847]	; 0x34f
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d10f      	bne.n	800400a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	7b9b      	ldrb	r3, [r3, #14]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d10b      	bne.n	800400a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	79fa      	ldrb	r2, [r7, #7]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d106      	bne.n	800400a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	785b      	ldrb	r3, [r3, #1]
 8004000:	79ba      	ldrb	r2, [r7, #6]
 8004002:	429a      	cmp	r2, r3
 8004004:	d101      	bne.n	800400a <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b0>
    {
      //_debugSerial->print(F("waitForACKResponse: TIMEOUT with valid data after "));
      //_debugSerial->print(millis() - startTime);
      //_debugSerial->println(F(" msec. "));
    }
    return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data... But no ACK!
 8004006:	230b      	movs	r3, #11
 8004008:	e000      	b.n	800400c <_ZN13SFE_UBLOX_GPS18waitForACKResponseEP9ubxPackethht+0x1b2>
    //_debugSerial->print(F("waitForACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 800400a:	2303      	movs	r3, #3
}
 800400c:	4618      	mov	r0, r3
 800400e:	3718      	adds	r7, #24
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht>:
//Returns SFE_UBLOX_STATUS_CRC_FAIL if we got a corrupt config packet that has CLS/ID match to our query packet
//Returns SFE_UBLOX_STATUS_TIMEOUT if we timed out
//Returns SFE_UBLOX_STATUS_DATA_OVERWRITTEN if we got an a valid packetCfg but that the packetCfg has been
// or is currently being overwritten (remember that Serial data can arrive very slowly)
sfe_ublox_status_e SFE_UBLOX_GPS::waitForNoACKResponse(ubxPacket *outgoingUBX, uint8_t requestedClass, uint8_t requestedID, uint16_t maxTime)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b086      	sub	sp, #24
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	4611      	mov	r1, r2
 8004020:	461a      	mov	r2, r3
 8004022:	460b      	mov	r3, r1
 8004024:	71fb      	strb	r3, [r7, #7]
 8004026:	4613      	mov	r3, r2
 8004028:	71bb      	strb	r3, [r7, #6]
  outgoingUBX->valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; //This will go VALID (or NOT_VALID) when we receive a response to the packet we sent
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2202      	movs	r2, #2
 800402e:	739a      	strb	r2, [r3, #14]
  packetAck.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2202      	movs	r2, #2
 8004034:	f883 234e 	strb.w	r2, [r3, #846]	; 0x34e
  packetBuf.valid = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2202      	movs	r2, #2
 800403c:	f883 236e 	strb.w	r2, [r3, #878]	; 0x36e
  outgoingUBX->classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED; // This will go VALID (or NOT_VALID) when we receive a packet that matches the requested class and ID
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2202      	movs	r2, #2
 8004044:	73da      	strb	r2, [r3, #15]
  packetAck.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2202      	movs	r2, #2
 800404a:	f883 234f 	strb.w	r2, [r3, #847]	; 0x34f
  packetBuf.classAndIDmatch = SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2202      	movs	r2, #2
 8004052:	f883 236f 	strb.w	r2, [r3, #879]	; 0x36f

  //unsigned long startTime = millis();
  unsigned long startTime = HAL_GetTick();
 8004056:	f002 fa4b 	bl	80064f0 <HAL_GetTick>
 800405a:	6178      	str	r0, [r7, #20]
  //while (millis() - startTime < maxTime)
  while (HAL_GetTick() - startTime < maxTime)
 800405c:	f002 fa48 	bl	80064f0 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	1ad2      	subs	r2, r2, r3
 8004066:	8c3b      	ldrh	r3, [r7, #32]
 8004068:	429a      	cmp	r2, r3
 800406a:	bf34      	ite	cc
 800406c:	2301      	movcc	r3, #1
 800406e:	2300      	movcs	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d043      	beq.n	80040fe <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xea>
  {
    if (checkUbloxInternal(outgoingUBX, requestedClass, requestedID) == true) //See if new data is available. Process bytes as they come in.
 8004076:	79bb      	ldrb	r3, [r7, #6]
 8004078:	79fa      	ldrb	r2, [r7, #7]
 800407a:	68b9      	ldr	r1, [r7, #8]
 800407c:	68f8      	ldr	r0, [r7, #12]
 800407e:	f7fe fa36 	bl	80024ee <_ZN13SFE_UBLOX_GPS18checkUbloxInternalEP9ubxPackethh>
 8004082:	4603      	mov	r3, r0
 8004084:	2b01      	cmp	r3, #1
 8004086:	bf0c      	ite	eq
 8004088:	2301      	moveq	r3, #1
 800408a:	2300      	movne	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b00      	cmp	r3, #0
 8004090:	d031      	beq.n	80040f6 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
    {

      // If outgoingUBX->classAndIDmatch is VALID
      // and outgoingUBX->valid is _still_ VALID and the class and ID _still_ match
      // then we can be confident that the data in outgoingUBX is valid
      if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID) && (outgoingUBX->cls == requestedClass) && (outgoingUBX->id == requestedID))
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	7bdb      	ldrb	r3, [r3, #15]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d10f      	bne.n	80040ba <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	7b9b      	ldrb	r3, [r3, #14]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d10b      	bne.n	80040ba <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	79fa      	ldrb	r2, [r7, #7]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d106      	bne.n	80040ba <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	785b      	ldrb	r3, [r3, #1]
 80040b0:	79ba      	ldrb	r2, [r7, #6]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d101      	bne.n	80040ba <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xa6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: valid data with CLS/ID match after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_RECEIVED); //We received valid data!
 80040b6:	230b      	movs	r3, #11
 80040b8:	e022      	b.n	8004100 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      // valid data but it has been or is currently being overwritten by another packet (e.g. PVT).
      // If (e.g.) a PVT packet is _being_ received: outgoingUBX->valid will be NOT_DEFINED
      // If (e.g.) a PVT packet _has been_ received: outgoingUBX->valid will be VALID (or just possibly NOT_VALID)
      // So we cannot use outgoingUBX->valid as part of this check.
      // Note: the addition of packetBuf should make this check redundant!
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_VALID) && ((outgoingUBX->cls != requestedClass) || (outgoingUBX->id != requestedID)))
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	7bdb      	ldrb	r3, [r3, #15]
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d10b      	bne.n	80040da <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	79fa      	ldrb	r2, [r7, #7]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d104      	bne.n	80040d6 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc2>
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	785b      	ldrb	r3, [r3, #1]
 80040d0:	79ba      	ldrb	r2, [r7, #6]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d001      	beq.n	80040da <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xc6>
        {
          //_debugSerial->print(F("waitForNoACKResponse: data being OVERWRITTEN after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_DATA_OVERWRITTEN); // Data was valid but has been or is being overwritten
 80040d6:	230d      	movs	r3, #13
 80040d8:	e012      	b.n	8004100 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }

      // If outgoingUBX->classAndIDmatch is NOT_DEFINED
      // and outgoingUBX->valid is VALID then this must be (e.g.) a PVT packet
      else if ((outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_DEFINED) && (outgoingUBX->valid == SFE_UBLOX_PACKET_VALIDITY_VALID))
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	7bdb      	ldrb	r3, [r3, #15]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d103      	bne.n	80040ea <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xd6>
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	7b9b      	ldrb	r3, [r3, #14]
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d005      	beq.n	80040f6 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        //   _debugSerial->print(outgoingUBX->id);
        // }
      }

      // If the outgoingUBX->classAndIDmatch is NOT_VALID then we return CRC failure
      else if (outgoingUBX->classAndIDmatch == SFE_UBLOX_PACKET_VALIDITY_NOT_VALID)
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	7bdb      	ldrb	r3, [r3, #15]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xe2>
        {
          //_debugSerial->print(F("waitForNoACKResponse: CLS/ID match but failed CRC after "));
          //_debugSerial->print(millis() - startTime);
          //_debugSerial->println(F(" msec"));
        }
        return (SFE_UBLOX_STATUS_CRC_FAIL); //We received invalid data
 80040f2:	2302      	movs	r3, #2
 80040f4:	e004      	b.n	8004100 <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0xec>
      }
    }

    //delayMicroseconds(500);
		HAL_Delay(1);
 80040f6:	2001      	movs	r0, #1
 80040f8:	f002 fa01 	bl	80064fe <HAL_Delay>
  while (HAL_GetTick() - startTime < maxTime)
 80040fc:	e7ae      	b.n	800405c <_ZN13SFE_UBLOX_GPS20waitForNoACKResponseEP9ubxPackethht+0x48>
    //_debugSerial->print(F("waitForNoACKResponse: TIMEOUT after "));
    //_debugSerial->print(millis() - startTime);
    //_debugSerial->println(F(" msec. No packet received."));
  }

  return (SFE_UBLOX_STATUS_TIMEOUT);
 80040fe:	2303      	movs	r3, #3
}
 8004100:	4618      	mov	r0, r3
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>:

//Save current configuration to flash and BBR (battery backed RAM)
//This still works but it is the old way of configuring ublox modules. See getVal and setVal for the new methods
boolean SFE_UBLOX_GPS::saveConfiguration(uint16_t maxWait)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	807b      	strh	r3, [r7, #2]
  packetCfg.cls = UBX_CLASS_CFG;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2206      	movs	r2, #6
 8004118:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_CFG;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2209      	movs	r2, #9
 8004120:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 12;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	220c      	movs	r2, #12
 8004128:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //Clear packet payload
  for (uint8_t x = 0; x < packetCfg.len; x++)
 8004134:	2300      	movs	r3, #0
 8004136:	73fb      	strb	r3, [r7, #15]
 8004138:	7bfb      	ldrb	r3, [r7, #15]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	f8b2 2352 	ldrh.w	r2, [r2, #850]	; 0x352
 8004140:	4293      	cmp	r3, r2
 8004142:	da0a      	bge.n	800415a <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x52>
    packetCfg.payload[x] = 0;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f8d3 2358 	ldr.w	r2, [r3, #856]	; 0x358
 800414a:	7bfb      	ldrb	r3, [r7, #15]
 800414c:	4413      	add	r3, r2
 800414e:	2200      	movs	r2, #0
 8004150:	701a      	strb	r2, [r3, #0]
  for (uint8_t x = 0; x < packetCfg.len; x++)
 8004152:	7bfb      	ldrb	r3, [r7, #15]
 8004154:	3301      	adds	r3, #1
 8004156:	73fb      	strb	r3, [r7, #15]
 8004158:	e7ee      	b.n	8004138 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt+0x30>

  packetCfg.payload[4] = 0xFF; //Set any bit in the saveMask field to save current config to Flash and BBR
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 8004160:	3304      	adds	r3, #4
 8004162:	22ff      	movs	r2, #255	; 0xff
 8004164:	701a      	strb	r2, [r3, #0]
  packetCfg.payload[5] = 0xFF;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	f8d3 3358 	ldr.w	r3, [r3, #856]	; 0x358
 800416c:	3305      	adds	r3, #5
 800416e:	22ff      	movs	r2, #255	; 0xff
 8004170:	701a      	strb	r2, [r3, #0]

  return (sendCommand(&packetCfg, maxWait) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004178:	887a      	ldrh	r2, [r7, #2]
 800417a:	4619      	mov	r1, r3
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff fc73 	bl	8003a68 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8004182:	4603      	mov	r3, r0
 8004184:	2b0a      	cmp	r3, #10
 8004186:	bf0c      	ite	eq
 8004188:	2301      	moveq	r3, #1
 800418a:	2300      	movne	r3, #0
 800418c:	b2db      	uxtb	r3, r3
}
 800418e:	4618      	mov	r0, r3
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>:
  return (true);
}

//Loads the payloadCfg array with the current protocol bits located the UBX-CFG-PRT register for a given port
boolean SFE_UBLOX_GPS::getPortSettings(uint8_t portID, uint16_t maxWait)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b082      	sub	sp, #8
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	460b      	mov	r3, r1
 80041a0:	70fb      	strb	r3, [r7, #3]
 80041a2:	4613      	mov	r3, r2
 80041a4:	803b      	strh	r3, [r7, #0]
  packetCfg.cls = UBX_CLASS_CFG;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2206      	movs	r2, #6
 80041aa:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 1;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  payloadCfg[0] = portID;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	78fa      	ldrb	r2, [r7, #3]
 80041ca:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_RECEIVED); // We are expecting data and an ACK
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80041d4:	883a      	ldrh	r2, [r7, #0]
 80041d6:	4619      	mov	r1, r3
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f7ff fc45 	bl	8003a68 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b0b      	cmp	r3, #11
 80041e2:	bf0c      	ite	eq
 80041e4:	2301      	moveq	r3, #1
 80041e6:	2300      	movne	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3708      	adds	r7, #8
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>:

//Configure a given port to output UBX, NMEA, RTCM3 or a combination thereof
//Port 0=I2c, 1=UART1, 2=UART2, 3=USB, 4=SPI
//Bit:0 = UBX, :1=NMEA, :5=RTCM3
boolean SFE_UBLOX_GPS::setPortOutput(uint8_t portID, uint8_t outStreamSettings, uint16_t maxWait)
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b082      	sub	sp, #8
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
 80041fa:	4608      	mov	r0, r1
 80041fc:	4611      	mov	r1, r2
 80041fe:	461a      	mov	r2, r3
 8004200:	4603      	mov	r3, r0
 8004202:	70fb      	strb	r3, [r7, #3]
 8004204:	460b      	mov	r3, r1
 8004206:	70bb      	strb	r3, [r7, #2]
 8004208:	4613      	mov	r3, r2
 800420a:	803b      	strh	r3, [r7, #0]
  //Get the current config values for this port ID
  if (getPortSettings(portID, maxWait) == false)
 800420c:	883a      	ldrh	r2, [r7, #0]
 800420e:	78fb      	ldrb	r3, [r7, #3]
 8004210:	4619      	mov	r1, r3
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7ff ffbf 	bl	8004196 <_ZN13SFE_UBLOX_GPS15getPortSettingsEht>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	bf0c      	ite	eq
 800421e:	2301      	moveq	r3, #1
 8004220:	2300      	movne	r3, #0
 8004222:	b2db      	uxtb	r3, r3
 8004224:	2b00      	cmp	r3, #0
 8004226:	d001      	beq.n	800422c <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x3a>
    return (false); //Something went wrong. Bail.
 8004228:	2300      	movs	r3, #0
 800422a:	e021      	b.n	8004270 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht+0x7e>

  packetCfg.cls = UBX_CLASS_CFG;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2206      	movs	r2, #6
 8004230:	f883 2350 	strb.w	r2, [r3, #848]	; 0x350
  packetCfg.id = UBX_CFG_PRT;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 2351 	strb.w	r2, [r3, #849]	; 0x351
  packetCfg.len = 20;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2214      	movs	r2, #20
 8004240:	f8a3 2352 	strh.w	r2, [r3, #850]	; 0x352
  packetCfg.startingSpot = 0;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	f8a3 2356 	strh.w	r2, [r3, #854]	; 0x356

  //payloadCfg is now loaded with current bytes. Change only the ones we need to
  payloadCfg[14] = outStreamSettings; //OutProtocolMask LSB - Set outStream bits
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	78ba      	ldrb	r2, [r7, #2]
 8004250:	f883 224a 	strb.w	r2, [r3, #586]	; 0x24a

  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800425a:	883a      	ldrh	r2, [r7, #0]
 800425c:	4619      	mov	r1, r3
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f7ff fc02 	bl	8003a68 <_ZN13SFE_UBLOX_GPS11sendCommandEP9ubxPackett>
 8004264:	4603      	mov	r3, r0
 8004266:	2b0a      	cmp	r3, #10
 8004268:	bf0c      	ite	eq
 800426a:	2301      	moveq	r3, #1
 800426c:	2300      	movne	r3, #0
 800426e:	b2db      	uxtb	r3, r3
}
 8004270:	4618      	mov	r0, r3
 8004272:	3708      	adds	r7, #8
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <_ZN13SFE_UBLOX_GPS12setI2COutputEht>:
  return ((sendCommand(&packetCfg, maxWait)) == SFE_UBLOX_STATUS_DATA_SENT); // We are only expecting an ACK
}

//Configure a port to output UBX, NMEA, RTCM3 or a combination thereof
boolean SFE_UBLOX_GPS::setI2COutput(uint8_t comSettings, uint16_t maxWait)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	460b      	mov	r3, r1
 8004282:	70fb      	strb	r3, [r7, #3]
 8004284:	4613      	mov	r3, r2
 8004286:	803b      	strh	r3, [r7, #0]
  return (setPortOutput(COM_PORT_I2C, comSettings, maxWait));
 8004288:	883b      	ldrh	r3, [r7, #0]
 800428a:	78fa      	ldrb	r2, [r7, #3]
 800428c:	2100      	movs	r1, #0
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f7ff ffaf 	bl	80041f2 <_ZN13SFE_UBLOX_GPS13setPortOutputEhht>
 8004294:	4603      	mov	r3, r0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3708      	adds	r7, #8
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>:
  return (payloadCfg[2]); // Return the dynamic model
}

//Given a spot in the payload array, extract four bytes and build a long
uint32_t SFE_UBLOX_GPS::extractLong(uint8_t spotToStart)
{
 800429e:	b480      	push	{r7}
 80042a0:	b085      	sub	sp, #20
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
 80042a6:	460b      	mov	r3, r1
 80042a8:	70fb      	strb	r3, [r7, #3]
  uint32_t val = 0;
 80042aa:	2300      	movs	r3, #0
 80042ac:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 0] << 8 * 0;
 80042ae:	78fb      	ldrb	r3, [r7, #3]
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	4413      	add	r3, r2
 80042b4:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80042b8:	461a      	mov	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4313      	orrs	r3, r2
 80042be:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 1] << 8 * 1;
 80042c0:	78fb      	ldrb	r3, [r7, #3]
 80042c2:	3301      	adds	r3, #1
 80042c4:	687a      	ldr	r2, [r7, #4]
 80042c6:	4413      	add	r3, r2
 80042c8:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80042cc:	021b      	lsls	r3, r3, #8
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 2] << 8 * 2;
 80042d4:	78fb      	ldrb	r3, [r7, #3]
 80042d6:	3302      	adds	r3, #2
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	4413      	add	r3, r2
 80042dc:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80042e0:	041b      	lsls	r3, r3, #16
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	60fb      	str	r3, [r7, #12]
  val |= (uint32_t)payloadCfg[spotToStart + 3] << 8 * 3;
 80042e8:	78fb      	ldrb	r3, [r7, #3]
 80042ea:	3303      	adds	r3, #3
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	4413      	add	r3, r2
 80042f0:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80042f4:	061b      	lsls	r3, r3, #24
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	60fb      	str	r3, [r7, #12]
  return (val);
 80042fc:	68fb      	ldr	r3, [r7, #12]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3714      	adds	r7, #20
 8004302:	46bd      	mov	sp, r7
 8004304:	bc80      	pop	{r7}
 8004306:	4770      	bx	lr

08004308 <_ZN13SFE_UBLOX_GPS17extractSignedLongEh>:

//Just so there is no ambiguity about whether a uint32_t will cast to a int32_t correctly...
int32_t SFE_UBLOX_GPS::extractSignedLong(uint8_t spotToStart)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	460b      	mov	r3, r1
 8004312:	70fb      	strb	r3, [r7, #3]
  {
      uint32_t unsignedLong;
      int32_t signedLong;
  } unsignedSigned;

  unsignedSigned.unsignedLong = extractLong(spotToStart);
 8004314:	78fb      	ldrb	r3, [r7, #3]
 8004316:	4619      	mov	r1, r3
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f7ff ffc0 	bl	800429e <_ZN13SFE_UBLOX_GPS11extractLongEh>
 800431e:	4603      	mov	r3, r0
 8004320:	60fb      	str	r3, [r7, #12]
  return (unsignedSigned.signedLong);
 8004322:	68fb      	ldr	r3, [r7, #12]
}
 8004324:	4618      	mov	r0, r3
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>:

//Given a spot in the payload array, extract two bytes and build an int
uint16_t SFE_UBLOX_GPS::extractInt(uint8_t spotToStart)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	460b      	mov	r3, r1
 8004336:	70fb      	strb	r3, [r7, #3]
  uint16_t val = 0;
 8004338:	2300      	movs	r3, #0
 800433a:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 0] << 8 * 0;
 800433c:	78fb      	ldrb	r3, [r7, #3]
 800433e:	687a      	ldr	r2, [r7, #4]
 8004340:	4413      	add	r3, r2
 8004342:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 8004346:	b29a      	uxth	r2, r3
 8004348:	89fb      	ldrh	r3, [r7, #14]
 800434a:	4313      	orrs	r3, r2
 800434c:	81fb      	strh	r3, [r7, #14]
  val |= (uint16_t)payloadCfg[spotToStart + 1] << 8 * 1;
 800434e:	78fb      	ldrb	r3, [r7, #3]
 8004350:	3301      	adds	r3, #1
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	4413      	add	r3, r2
 8004356:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 800435a:	021b      	lsls	r3, r3, #8
 800435c:	b21a      	sxth	r2, r3
 800435e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004362:	4313      	orrs	r3, r2
 8004364:	b21b      	sxth	r3, r3
 8004366:	81fb      	strh	r3, [r7, #14]
  return (val);
 8004368:	89fb      	ldrh	r3, [r7, #14]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr

08004374 <_ZN13SFE_UBLOX_GPS16extractSignedIntEa>:

//Just so there is no ambiguity about whether a uint16_t will cast to a int16_t correctly...
int16_t SFE_UBLOX_GPS::extractSignedInt(int8_t spotToStart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	460b      	mov	r3, r1
 800437e:	70fb      	strb	r3, [r7, #3]
  {
      uint16_t unsignedInt;
      int16_t signedInt;
  } stSignedInt;

  stSignedInt.unsignedInt = extractInt(spotToStart);
 8004380:	78fb      	ldrb	r3, [r7, #3]
 8004382:	4619      	mov	r1, r3
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f7ff ffd1 	bl	800432c <_ZN13SFE_UBLOX_GPS10extractIntEh>
 800438a:	4603      	mov	r3, r0
 800438c:	81bb      	strh	r3, [r7, #12]
  return (stSignedInt.signedInt);
 800438e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <_ZN13SFE_UBLOX_GPS11extractByteEh>:

//Given a spot, extract a byte from the payload
uint8_t SFE_UBLOX_GPS::extractByte(uint8_t spotToStart)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
 80043a2:	460b      	mov	r3, r1
 80043a4:	70fb      	strb	r3, [r7, #3]
  return (payloadCfg[spotToStart]);
 80043a6:	78fb      	ldrb	r3, [r7, #3]
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	4413      	add	r3, r2
 80043ac:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bc80      	pop	{r7}
 80043b8:	4770      	bx	lr

080043ba <_ZN13SFE_UBLOX_GPS17extractSignedCharEh>:

//Given a spot, extract a signed 8-bit value from the payload
int8_t SFE_UBLOX_GPS::extractSignedChar(uint8_t spotToStart)
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
 80043c2:	460b      	mov	r3, r1
 80043c4:	70fb      	strb	r3, [r7, #3]
  return ((int8_t)payloadCfg[spotToStart]);
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	4413      	add	r3, r2
 80043cc:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80043d0:	b25b      	sxtb	r3, r3
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bc80      	pop	{r7}
 80043da:	4770      	bx	lr

080043dc <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80043dc:	b480      	push	{r7}
 80043de:	b085      	sub	sp, #20
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80043e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80043f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043f8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4013      	ands	r3, r2
 80043fe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004400:	68fb      	ldr	r3, [r7, #12]
}
 8004402:	bf00      	nop
 8004404:	3714      	adds	r7, #20
 8004406:	46bd      	mov	sp, r7
 8004408:	bc80      	pop	{r7}
 800440a:	4770      	bx	lr

0800440c <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8004414:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004418:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	43db      	mvns	r3, r3
 800441e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004422:	4013      	ands	r3, r2
 8004424:	660b      	str	r3, [r1, #96]	; 0x60
}
 8004426:	bf00      	nop
 8004428:	370c      	adds	r7, #12
 800442a:	46bd      	mov	sp, r7
 800442c:	bc80      	pop	{r7}
 800442e:	4770      	bx	lr

08004430 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8004434:	4b23      	ldr	r3, [pc, #140]	; (80044c4 <MX_ADC_Init+0x94>)
 8004436:	4a24      	ldr	r2, [pc, #144]	; (80044c8 <MX_ADC_Init+0x98>)
 8004438:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800443a:	4b22      	ldr	r3, [pc, #136]	; (80044c4 <MX_ADC_Init+0x94>)
 800443c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004440:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8004442:	4b20      	ldr	r3, [pc, #128]	; (80044c4 <MX_ADC_Init+0x94>)
 8004444:	2200      	movs	r2, #0
 8004446:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004448:	4b1e      	ldr	r3, [pc, #120]	; (80044c4 <MX_ADC_Init+0x94>)
 800444a:	2200      	movs	r2, #0
 800444c:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800444e:	4b1d      	ldr	r3, [pc, #116]	; (80044c4 <MX_ADC_Init+0x94>)
 8004450:	2200      	movs	r2, #0
 8004452:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004454:	4b1b      	ldr	r3, [pc, #108]	; (80044c4 <MX_ADC_Init+0x94>)
 8004456:	2204      	movs	r2, #4
 8004458:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800445a:	4b1a      	ldr	r3, [pc, #104]	; (80044c4 <MX_ADC_Init+0x94>)
 800445c:	2200      	movs	r2, #0
 800445e:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004460:	4b18      	ldr	r3, [pc, #96]	; (80044c4 <MX_ADC_Init+0x94>)
 8004462:	2200      	movs	r2, #0
 8004464:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8004466:	4b17      	ldr	r3, [pc, #92]	; (80044c4 <MX_ADC_Init+0x94>)
 8004468:	2200      	movs	r2, #0
 800446a:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 800446c:	4b15      	ldr	r3, [pc, #84]	; (80044c4 <MX_ADC_Init+0x94>)
 800446e:	2201      	movs	r2, #1
 8004470:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8004472:	4b14      	ldr	r3, [pc, #80]	; (80044c4 <MX_ADC_Init+0x94>)
 8004474:	2200      	movs	r2, #0
 8004476:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800447a:	4b12      	ldr	r3, [pc, #72]	; (80044c4 <MX_ADC_Init+0x94>)
 800447c:	2200      	movs	r2, #0
 800447e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004480:	4b10      	ldr	r3, [pc, #64]	; (80044c4 <MX_ADC_Init+0x94>)
 8004482:	2200      	movs	r2, #0
 8004484:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004486:	4b0f      	ldr	r3, [pc, #60]	; (80044c4 <MX_ADC_Init+0x94>)
 8004488:	2200      	movs	r2, #0
 800448a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800448e:	4b0d      	ldr	r3, [pc, #52]	; (80044c4 <MX_ADC_Init+0x94>)
 8004490:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004494:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8004496:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <MX_ADC_Init+0x94>)
 8004498:	2207      	movs	r2, #7
 800449a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 800449c:	4b09      	ldr	r3, [pc, #36]	; (80044c4 <MX_ADC_Init+0x94>)
 800449e:	2207      	movs	r2, #7
 80044a0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80044a2:	4b08      	ldr	r3, [pc, #32]	; (80044c4 <MX_ADC_Init+0x94>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80044aa:	4b06      	ldr	r3, [pc, #24]	; (80044c4 <MX_ADC_Init+0x94>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80044b0:	4804      	ldr	r0, [pc, #16]	; (80044c4 <MX_ADC_Init+0x94>)
 80044b2:	f003 f81d 	bl	80074f0 <HAL_ADC_Init>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 80044bc:	f001 fb9a 	bl	8005bf4 <Error_Handler>
  }

}
 80044c0:	bf00      	nop
 80044c2:	bd80      	pop	{r7, pc}
 80044c4:	20000268 	.word	0x20000268
 80044c8:	40012400 	.word	0x40012400

080044cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a05      	ldr	r2, [pc, #20]	; (80044f0 <HAL_ADC_MspInit+0x24>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d103      	bne.n	80044e6 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80044de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80044e2:	f7ff ff7b 	bl	80043dc <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80044e6:	bf00      	nop
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	40012400 	.word	0x40012400

080044f4 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a05      	ldr	r2, [pc, #20]	; (8004518 <HAL_ADC_MspDeInit+0x24>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d103      	bne.n	800450e <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8004506:	f44f 7000 	mov.w	r0, #512	; 0x200
 800450a:	f7ff ff7f 	bl	800440c <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 800450e:	bf00      	nop
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
 8004516:	bf00      	nop
 8004518:	40012400 	.word	0x40012400

0800451c <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 800451c:	b480      	push	{r7}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8004520:	4b03      	ldr	r3, [pc, #12]	; (8004530 <SYS_InitMeasurement+0x14>)
 8004522:	4a04      	ldr	r2, [pc, #16]	; (8004534 <SYS_InitMeasurement+0x18>)
 8004524:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8004526:	bf00      	nop
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	20000268 	.word	0x20000268
 8004534:	40012400 	.word	0x40012400

08004538 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b086      	sub	sp, #24
 800453c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 800453e:	2300      	movs	r3, #0
 8004540:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8004542:	2300      	movs	r3, #0
 8004544:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8004546:	f000 f871 	bl	800462c <SYS_GetBatteryLevel>
 800454a:	4603      	mov	r3, r0
 800454c:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 800454e:	4830      	ldr	r0, [pc, #192]	; (8004610 <SYS_GetTemperatureLevel+0xd8>)
 8004550:	f000 f8a0 	bl	8004694 <ADC_ReadChannels>
 8004554:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8004556:	4b2f      	ldr	r3, [pc, #188]	; (8004614 <SYS_GetTemperatureLevel+0xdc>)
 8004558:	881a      	ldrh	r2, [r3, #0]
 800455a:	4b2f      	ldr	r3, [pc, #188]	; (8004618 <SYS_GetTemperatureLevel+0xe0>)
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	429a      	cmp	r2, r3
 8004560:	d026      	beq.n	80045b0 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8004562:	4b2c      	ldr	r3, [pc, #176]	; (8004614 <SYS_GetTemperatureLevel+0xdc>)
 8004564:	881a      	ldrh	r2, [r3, #0]
 8004566:	4b2c      	ldr	r3, [pc, #176]	; (8004618 <SYS_GetTemperatureLevel+0xe0>)
 8004568:	881b      	ldrh	r3, [r3, #0]
 800456a:	429a      	cmp	r2, r3
 800456c:	d01c      	beq.n	80045a8 <SYS_GetTemperatureLevel+0x70>
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	68ba      	ldr	r2, [r7, #8]
 8004572:	fb02 f303 	mul.w	r3, r2, r3
 8004576:	089b      	lsrs	r3, r3, #2
 8004578:	4a28      	ldr	r2, [pc, #160]	; (800461c <SYS_GetTemperatureLevel+0xe4>)
 800457a:	fba2 2303 	umull	r2, r3, r2, r3
 800457e:	095b      	lsrs	r3, r3, #5
 8004580:	461a      	mov	r2, r3
 8004582:	4b25      	ldr	r3, [pc, #148]	; (8004618 <SYS_GetTemperatureLevel+0xe0>)
 8004584:	881b      	ldrh	r3, [r3, #0]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	2264      	movs	r2, #100	; 0x64
 800458a:	fb03 f202 	mul.w	r2, r3, r2
 800458e:	4b21      	ldr	r3, [pc, #132]	; (8004614 <SYS_GetTemperatureLevel+0xdc>)
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	4619      	mov	r1, r3
 8004594:	4b20      	ldr	r3, [pc, #128]	; (8004618 <SYS_GetTemperatureLevel+0xe0>)
 8004596:	881b      	ldrh	r3, [r3, #0]
 8004598:	1acb      	subs	r3, r1, r3
 800459a:	fb92 f3f3 	sdiv	r3, r2, r3
 800459e:	b29b      	uxth	r3, r3
 80045a0:	331e      	adds	r3, #30
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	b21b      	sxth	r3, r3
 80045a6:	e001      	b.n	80045ac <SYS_GetTemperatureLevel+0x74>
 80045a8:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80045ac:	81fb      	strh	r3, [r7, #14]
 80045ae:	e01c      	b.n	80045ea <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 80045b0:	88fb      	ldrh	r3, [r7, #6]
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	fb03 f202 	mul.w	r2, r3, r2
 80045b8:	4b19      	ldr	r3, [pc, #100]	; (8004620 <SYS_GetTemperatureLevel+0xe8>)
 80045ba:	fba3 1302 	umull	r1, r3, r3, r2
 80045be:	1ad2      	subs	r2, r2, r3
 80045c0:	0852      	lsrs	r2, r2, #1
 80045c2:	4413      	add	r3, r2
 80045c4:	0adb      	lsrs	r3, r3, #11
 80045c6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80045ca:	fb02 f303 	mul.w	r3, r2, r3
 80045ce:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 80045d2:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 80045d6:	4a13      	ldr	r2, [pc, #76]	; (8004624 <SYS_GetTemperatureLevel+0xec>)
 80045d8:	fb82 1203 	smull	r1, r2, r2, r3
 80045dc:	1292      	asrs	r2, r2, #10
 80045de:	17db      	asrs	r3, r3, #31
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	331e      	adds	r3, #30
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 80045ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80045ee:	9300      	str	r3, [sp, #0]
 80045f0:	4b0d      	ldr	r3, [pc, #52]	; (8004628 <SYS_GetTemperatureLevel+0xf0>)
 80045f2:	2201      	movs	r2, #1
 80045f4:	2100      	movs	r1, #0
 80045f6:	2001      	movs	r0, #1
 80045f8:	f020 ff06 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 80045fc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004600:	021b      	lsls	r3, r3, #8
 8004602:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8004604:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8004608:	4618      	mov	r0, r3
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	b0001000 	.word	0xb0001000
 8004614:	1fff75c8 	.word	0x1fff75c8
 8004618:	1fff75a8 	.word	0x1fff75a8
 800461c:	09ee009f 	.word	0x09ee009f
 8004620:	00100101 	.word	0x00100101
 8004624:	68db8bad 	.word	0x68db8bad
 8004628:	08026eb4 	.word	0x08026eb4

0800462c <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b082      	sub	sp, #8
 8004630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8004632:	2300      	movs	r3, #0
 8004634:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8004636:	2300      	movs	r3, #0
 8004638:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800463a:	4813      	ldr	r0, [pc, #76]	; (8004688 <SYS_GetBatteryLevel+0x5c>)
 800463c:	f000 f82a 	bl	8004694 <ADC_ReadChannels>
 8004640:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d102      	bne.n	800464e <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8004648:	2300      	movs	r3, #0
 800464a:	80fb      	strh	r3, [r7, #6]
 800464c:	e016      	b.n	800467c <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800464e:	4b0f      	ldr	r3, [pc, #60]	; (800468c <SYS_GetBatteryLevel+0x60>)
 8004650:	881b      	ldrh	r3, [r3, #0]
 8004652:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004656:	4293      	cmp	r3, r2
 8004658:	d00b      	beq.n	8004672 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 800465a:	4b0c      	ldr	r3, [pc, #48]	; (800468c <SYS_GetBatteryLevel+0x60>)
 800465c:	881b      	ldrh	r3, [r3, #0]
 800465e:	461a      	mov	r2, r3
 8004660:	f640 43e4 	movw	r3, #3300	; 0xce4
 8004664:	fb03 f202 	mul.w	r2, r3, r2
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	fbb2 f3f3 	udiv	r3, r2, r3
 800466e:	80fb      	strh	r3, [r7, #6]
 8004670:	e004      	b.n	800467c <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8004672:	4a07      	ldr	r2, [pc, #28]	; (8004690 <SYS_GetBatteryLevel+0x64>)
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	fbb2 f3f3 	udiv	r3, r2, r3
 800467a:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 800467c:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 800467e:	4618      	mov	r0, r3
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	b4002000 	.word	0xb4002000
 800468c:	1fff75aa 	.word	0x1fff75aa
 8004690:	004c08d8 	.word	0x004c08d8

08004694 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 800469c:	2300      	movs	r3, #0
 800469e:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80046a0:	f107 0308 	add.w	r3, r7, #8
 80046a4:	2200      	movs	r2, #0
 80046a6:	601a      	str	r2, [r3, #0]
 80046a8:	605a      	str	r2, [r3, #4]
 80046aa:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80046ac:	f7ff fec0 	bl	8004430 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80046b0:	481a      	ldr	r0, [pc, #104]	; (800471c <ADC_ReadChannels+0x88>)
 80046b2:	f003 fcde 	bl	8008072 <HAL_ADCEx_Calibration_Start>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d001      	beq.n	80046c0 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80046bc:	f001 fa9a 	bl	8005bf4 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80046c4:	2300      	movs	r3, #0
 80046c6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80046c8:	2300      	movs	r3, #0
 80046ca:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80046cc:	f107 0308 	add.w	r3, r7, #8
 80046d0:	4619      	mov	r1, r3
 80046d2:	4812      	ldr	r0, [pc, #72]	; (800471c <ADC_ReadChannels+0x88>)
 80046d4:	f003 fa5c 	bl	8007b90 <HAL_ADC_ConfigChannel>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80046de:	f001 fa89 	bl	8005bf4 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80046e2:	480e      	ldr	r0, [pc, #56]	; (800471c <ADC_ReadChannels+0x88>)
 80046e4:	f003 f940 	bl	8007968 <HAL_ADC_Start>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d001      	beq.n	80046f2 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 80046ee:	f001 fa81 	bl	8005bf4 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80046f2:	f04f 31ff 	mov.w	r1, #4294967295
 80046f6:	4809      	ldr	r0, [pc, #36]	; (800471c <ADC_ReadChannels+0x88>)
 80046f8:	f003 f9ae 	bl	8007a58 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 80046fc:	4807      	ldr	r0, [pc, #28]	; (800471c <ADC_ReadChannels+0x88>)
 80046fe:	f003 f979 	bl	80079f4 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8004702:	4806      	ldr	r0, [pc, #24]	; (800471c <ADC_ReadChannels+0x88>)
 8004704:	f003 fa38 	bl	8007b78 <HAL_ADC_GetValue>
 8004708:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800470a:	4804      	ldr	r0, [pc, #16]	; (800471c <ADC_ReadChannels+0x88>)
 800470c:	f003 f8b0 	bl	8007870 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8004710:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8004712:	4618      	mov	r0, r3
 8004714:	3718      	adds	r7, #24
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	20000268 	.word	0x20000268

08004720 <LL_AHB2_GRP1_EnableClock>:
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004728:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800472c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800472e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4313      	orrs	r3, r2
 8004736:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004738:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800473c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4013      	ands	r3, r2
 8004742:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004744:	68fb      	ldr	r3, [r7, #12]
}
 8004746:	bf00      	nop
 8004748:	3714      	adds	r7, #20
 800474a:	46bd      	mov	sp, r7
 800474c:	bc80      	pop	{r7}
 800474e:	4770      	bx	lr

08004750 <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b088      	sub	sp, #32
 8004754:	af00      	add	r7, sp, #0
 8004756:	4603      	mov	r3, r0
 8004758:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800475a:	f107 030c 	add.w	r3, r7, #12
 800475e:	2200      	movs	r2, #0
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	605a      	str	r2, [r3, #4]
 8004764:	609a      	str	r2, [r3, #8]
 8004766:	60da      	str	r2, [r3, #12]
 8004768:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 800476a:	2002      	movs	r0, #2
 800476c:	f7ff ffd8 	bl	8004720 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 8004770:	79fb      	ldrb	r3, [r7, #7]
 8004772:	4a12      	ldr	r2, [pc, #72]	; (80047bc <SYS_LED_Init+0x6c>)
 8004774:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004778:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 800477a:	2301      	movs	r3, #1
 800477c:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004782:	2302      	movs	r3, #2
 8004784:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	4a0d      	ldr	r2, [pc, #52]	; (80047c0 <SYS_LED_Init+0x70>)
 800478a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800478e:	f107 020c 	add.w	r2, r7, #12
 8004792:	4611      	mov	r1, r2
 8004794:	4618      	mov	r0, r3
 8004796:	f004 fa55 	bl	8008c44 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 800479a:	79fb      	ldrb	r3, [r7, #7]
 800479c:	4a08      	ldr	r2, [pc, #32]	; (80047c0 <SYS_LED_Init+0x70>)
 800479e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80047a2:	79fb      	ldrb	r3, [r7, #7]
 80047a4:	4a05      	ldr	r2, [pc, #20]	; (80047bc <SYS_LED_Init+0x6c>)
 80047a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047aa:	2200      	movs	r2, #0
 80047ac:	4619      	mov	r1, r3
 80047ae:	f004 fc77 	bl	80090a0 <HAL_GPIO_WritePin>

  return 0;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3720      	adds	r7, #32
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	08027ab4 	.word	0x08027ab4
 80047c0:	20000004 	.word	0x20000004

080047c4 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	4603      	mov	r3, r0
 80047cc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 80047ce:	79fb      	ldrb	r3, [r7, #7]
 80047d0:	4a07      	ldr	r2, [pc, #28]	; (80047f0 <SYS_LED_On+0x2c>)
 80047d2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80047d6:	79fb      	ldrb	r3, [r7, #7]
 80047d8:	4a06      	ldr	r2, [pc, #24]	; (80047f4 <SYS_LED_On+0x30>)
 80047da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047de:	2201      	movs	r2, #1
 80047e0:	4619      	mov	r1, r3
 80047e2:	f004 fc5d 	bl	80090a0 <HAL_GPIO_WritePin>

  return 0;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3708      	adds	r7, #8
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	20000004 	.word	0x20000004
 80047f4:	08027ab4 	.word	0x08027ab4

080047f8 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b082      	sub	sp, #8
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	4603      	mov	r3, r0
 8004800:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8004802:	79fb      	ldrb	r3, [r7, #7]
 8004804:	4a07      	ldr	r2, [pc, #28]	; (8004824 <SYS_LED_Off+0x2c>)
 8004806:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800480a:	79fb      	ldrb	r3, [r7, #7]
 800480c:	4a06      	ldr	r2, [pc, #24]	; (8004828 <SYS_LED_Off+0x30>)
 800480e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004812:	2200      	movs	r2, #0
 8004814:	4619      	mov	r1, r3
 8004816:	f004 fc43 	bl	80090a0 <HAL_GPIO_WritePin>

  return 0;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	20000004 	.word	0x20000004
 8004828:	08027ab4 	.word	0x08027ab4

0800482c <SYS_LED_Toggle>:

int32_t SYS_LED_Toggle(Sys_Led_TypeDef Led)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	4603      	mov	r3, r0
 8004834:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
 8004836:	79fb      	ldrb	r3, [r7, #7]
 8004838:	4a07      	ldr	r2, [pc, #28]	; (8004858 <SYS_LED_Toggle+0x2c>)
 800483a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800483e:	79fb      	ldrb	r3, [r7, #7]
 8004840:	4906      	ldr	r1, [pc, #24]	; (800485c <SYS_LED_Toggle+0x30>)
 8004842:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004846:	4619      	mov	r1, r3
 8004848:	4610      	mov	r0, r2
 800484a:	f004 fc40 	bl	80090ce <HAL_GPIO_TogglePin>

  return 0;
 800484e:	2300      	movs	r3, #0
}
 8004850:	4618      	mov	r0, r3
 8004852:	3708      	adds	r7, #8
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	20000004 	.word	0x20000004
 800485c:	08027ab4 	.word	0x08027ab4

08004860 <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af00      	add	r7, sp, #0
 8004866:	4603      	mov	r3, r0
 8004868:	460a      	mov	r2, r1
 800486a:	71fb      	strb	r3, [r7, #7]
 800486c:	4613      	mov	r3, r2
 800486e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 8004870:	f107 030c 	add.w	r3, r7, #12
 8004874:	2200      	movs	r2, #0
 8004876:	601a      	str	r2, [r3, #0]
 8004878:	605a      	str	r2, [r3, #4]
 800487a:	609a      	str	r2, [r3, #8]
 800487c:	60da      	str	r2, [r3, #12]
 800487e:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback, SYS_BUTTON2_EXTI_Callback, SYS_BUTTON3_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY, SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE, SYS_BUTTON2_EXTI_LINE, SYS_BUTTON3_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d103      	bne.n	800488e <SYS_PB_Init+0x2e>
 8004886:	2001      	movs	r0, #1
 8004888:	f7ff ff4a 	bl	8004720 <LL_AHB2_GRP1_EnableClock>
 800488c:	e00c      	b.n	80048a8 <SYS_PB_Init+0x48>
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	2b02      	cmp	r3, #2
 8004892:	d103      	bne.n	800489c <SYS_PB_Init+0x3c>
 8004894:	2001      	movs	r0, #1
 8004896:	f7ff ff43 	bl	8004720 <LL_AHB2_GRP1_EnableClock>
 800489a:	e005      	b.n	80048a8 <SYS_PB_Init+0x48>
 800489c:	79fb      	ldrb	r3, [r7, #7]
 800489e:	2b01      	cmp	r3, #1
 80048a0:	d102      	bne.n	80048a8 <SYS_PB_Init+0x48>
 80048a2:	2004      	movs	r0, #4
 80048a4:	f7ff ff3c 	bl	8004720 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	4a29      	ldr	r2, [pc, #164]	; (8004950 <SYS_PB_Init+0xf0>)
 80048ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048b0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80048b2:	2301      	movs	r3, #1
 80048b4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80048b6:	2302      	movs	r3, #2
 80048b8:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 80048ba:	79bb      	ldrb	r3, [r7, #6]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10c      	bne.n	80048da <SYS_PB_Init+0x7a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80048c0:	2300      	movs	r3, #0
 80048c2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 80048c4:	79fb      	ldrb	r3, [r7, #7]
 80048c6:	4a23      	ldr	r2, [pc, #140]	; (8004954 <SYS_PB_Init+0xf4>)
 80048c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048cc:	f107 020c 	add.w	r2, r7, #12
 80048d0:	4611      	mov	r1, r2
 80048d2:	4618      	mov	r0, r3
 80048d4:	f004 f9b6 	bl	8008c44 <HAL_GPIO_Init>
 80048d8:	e034      	b.n	8004944 <SYS_PB_Init+0xe4>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 80048da:	4b1f      	ldr	r3, [pc, #124]	; (8004958 <SYS_PB_Init+0xf8>)
 80048dc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 80048de:	79fb      	ldrb	r3, [r7, #7]
 80048e0:	4a1c      	ldr	r2, [pc, #112]	; (8004954 <SYS_PB_Init+0xf4>)
 80048e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048e6:	f107 020c 	add.w	r2, r7, #12
 80048ea:	4611      	mov	r1, r2
 80048ec:	4618      	mov	r0, r3
 80048ee:	f004 f9a9 	bl	8008c44 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 80048f2:	79fb      	ldrb	r3, [r7, #7]
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	4a19      	ldr	r2, [pc, #100]	; (800495c <SYS_PB_Init+0xfc>)
 80048f8:	441a      	add	r2, r3
 80048fa:	79fb      	ldrb	r3, [r7, #7]
 80048fc:	4918      	ldr	r1, [pc, #96]	; (8004960 <SYS_PB_Init+0x100>)
 80048fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004902:	4619      	mov	r1, r3
 8004904:	4610      	mov	r0, r2
 8004906:	f004 f98a 	bl	8008c1e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 800490a:	79fb      	ldrb	r3, [r7, #7]
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	4a13      	ldr	r2, [pc, #76]	; (800495c <SYS_PB_Init+0xfc>)
 8004910:	1898      	adds	r0, r3, r2
 8004912:	79fb      	ldrb	r3, [r7, #7]
 8004914:	4a13      	ldr	r2, [pc, #76]	; (8004964 <SYS_PB_Init+0x104>)
 8004916:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800491a:	461a      	mov	r2, r3
 800491c:	2100      	movs	r1, #0
 800491e:	f004 f965 	bl	8008bec <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	4a10      	ldr	r2, [pc, #64]	; (8004968 <SYS_PB_Init+0x108>)
 8004926:	56d0      	ldrsb	r0, [r2, r3]
 8004928:	79fb      	ldrb	r3, [r7, #7]
 800492a:	4a10      	ldr	r2, [pc, #64]	; (800496c <SYS_PB_Init+0x10c>)
 800492c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004930:	2200      	movs	r2, #0
 8004932:	4619      	mov	r1, r3
 8004934:	f003 fcf1 	bl	800831a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 8004938:	79fb      	ldrb	r3, [r7, #7]
 800493a:	4a0b      	ldr	r2, [pc, #44]	; (8004968 <SYS_PB_Init+0x108>)
 800493c:	56d3      	ldrsb	r3, [r2, r3]
 800493e:	4618      	mov	r0, r3
 8004940:	f003 fd05 	bl	800834e <HAL_NVIC_EnableIRQ>
  }

  return 0;
 8004944:	2300      	movs	r3, #0
}
 8004946:	4618      	mov	r0, r3
 8004948:	3720      	adds	r7, #32
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	08027abc 	.word	0x08027abc
 8004954:	20000010 	.word	0x20000010
 8004958:	10210000 	.word	0x10210000
 800495c:	200002cc 	.word	0x200002cc
 8004960:	08027ac8 	.word	0x08027ac8
 8004964:	2000001c 	.word	0x2000001c
 8004968:	08027ac4 	.word	0x08027ac4
 800496c:	20000028 	.word	0x20000028

08004970 <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 8004970:	b480      	push	{r7}
 8004972:	b083      	sub	sp, #12
 8004974:	af00      	add	r7, sp, #0
 8004976:	4603      	mov	r3, r0
 8004978:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 800497a:	bf00      	nop
 800497c:	370c      	adds	r7, #12
 800497e:	46bd      	mov	sp, r7
 8004980:	bc80      	pop	{r7}
 8004982:	4770      	bx	lr

08004984 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8004988:	2000      	movs	r0, #0
 800498a:	f7ff fff1 	bl	8004970 <SYS_PB_Callback>
}
 800498e:	bf00      	nop
 8004990:	bd80      	pop	{r7, pc}

08004992 <SYS_BUTTON3_EXTI_Callback>:

static void SYS_BUTTON3_EXTI_Callback(void)
{
 8004992:	b580      	push	{r7, lr}
 8004994:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON3);
 8004996:	2001      	movs	r0, #1
 8004998:	f7ff ffea 	bl	8004970 <SYS_PB_Callback>
}
 800499c:	bf00      	nop
 800499e:	bd80      	pop	{r7, pc}

080049a0 <SYS_BUTTON2_EXTI_Callback>:

static void SYS_BUTTON2_EXTI_Callback(void)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON2);
 80049a4:	2002      	movs	r0, #2
 80049a6:	f7ff ffe3 	bl	8004970 <SYS_PB_Callback>
}
 80049aa:	bf00      	nop
 80049ac:	bd80      	pop	{r7, pc}

080049ae <LL_AHB1_GRP1_EnableClock>:
{
 80049ae:	b480      	push	{r7}
 80049b0:	b085      	sub	sp, #20
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80049b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049ba:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80049c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4013      	ands	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80049d2:	68fb      	ldr	r3, [r7, #12]
}
 80049d4:	bf00      	nop
 80049d6:	3714      	adds	r7, #20
 80049d8:	46bd      	mov	sp, r7
 80049da:	bc80      	pop	{r7}
 80049dc:	4770      	bx	lr

080049de <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80049e2:	2004      	movs	r0, #4
 80049e4:	f7ff ffe3 	bl	80049ae <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80049e8:	2001      	movs	r0, #1
 80049ea:	f7ff ffe0 	bl	80049ae <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80049ee:	2200      	movs	r2, #0
 80049f0:	2100      	movs	r1, #0
 80049f2:	200b      	movs	r0, #11
 80049f4:	f003 fc91 	bl	800831a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80049f8:	200b      	movs	r0, #11
 80049fa:	f003 fca8 	bl	800834e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80049fe:	2200      	movs	r2, #0
 8004a00:	2100      	movs	r1, #0
 8004a02:	200c      	movs	r0, #12
 8004a04:	f003 fc89 	bl	800831a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004a08:	200c      	movs	r0, #12
 8004a0a:	f003 fca0 	bl	800834e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8004a0e:	2200      	movs	r2, #0
 8004a10:	2102      	movs	r1, #2
 8004a12:	200f      	movs	r0, #15
 8004a14:	f003 fc81 	bl	800831a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004a18:	200f      	movs	r0, #15
 8004a1a:	f003 fc98 	bl	800834e <HAL_NVIC_EnableIRQ>

}
 8004a1e:	bf00      	nop
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8004a26:	2200      	movs	r2, #0
 8004a28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a30:	f004 fb36 	bl	80090a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004a34:	2001      	movs	r0, #1
 8004a36:	f001 fd62 	bl	80064fe <HAL_Delay>
}
 8004a3a:	bf00      	nop
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8004a3e:	b580      	push	{r7, lr}
 8004a40:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8004a42:	2201      	movs	r2, #1
 8004a44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004a48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a4c:	f004 fb28 	bl	80090a0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004a50:	2001      	movs	r0, #1
 8004a52:	f001 fd54 	bl	80064fe <HAL_Delay>
}
 8004a56:	bf00      	nop
 8004a58:	bd80      	pop	{r7, pc}
	...

08004a5c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	4603      	mov	r3, r0
 8004a64:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8004a66:	bf00      	nop
 8004a68:	4b08      	ldr	r3, [pc, #32]	; (8004a8c <SPI_TxByte+0x30>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d1f8      	bne.n	8004a68 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8004a76:	1df9      	adds	r1, r7, #7
 8004a78:	2364      	movs	r3, #100	; 0x64
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	4803      	ldr	r0, [pc, #12]	; (8004a8c <SPI_TxByte+0x30>)
 8004a7e:	f008 fb31 	bl	800d0e4 <HAL_SPI_Transmit>
}
 8004a82:	bf00      	nop
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	20002934 	.word	0x20002934

08004a90 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	460b      	mov	r3, r1
 8004a9a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8004a9c:	bf00      	nop
 8004a9e:	4b08      	ldr	r3, [pc, #32]	; (8004ac0 <SPI_TxBuffer+0x30>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d1f8      	bne.n	8004a9e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8004aac:	887a      	ldrh	r2, [r7, #2]
 8004aae:	2364      	movs	r3, #100	; 0x64
 8004ab0:	6879      	ldr	r1, [r7, #4]
 8004ab2:	4803      	ldr	r0, [pc, #12]	; (8004ac0 <SPI_TxBuffer+0x30>)
 8004ab4:	f008 fb16 	bl	800d0e4 <HAL_SPI_Transmit>
}
 8004ab8:	bf00      	nop
 8004aba:	3708      	adds	r7, #8
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20002934 	.word	0x20002934

08004ac4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8004aca:	23ff      	movs	r3, #255	; 0xff
 8004acc:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8004ace:	bf00      	nop
 8004ad0:	4b09      	ldr	r3, [pc, #36]	; (8004af8 <SPI_RxByte+0x34>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b02      	cmp	r3, #2
 8004adc:	d1f8      	bne.n	8004ad0 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8004ade:	1dba      	adds	r2, r7, #6
 8004ae0:	1df9      	adds	r1, r7, #7
 8004ae2:	2364      	movs	r3, #100	; 0x64
 8004ae4:	9300      	str	r3, [sp, #0]
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	4803      	ldr	r0, [pc, #12]	; (8004af8 <SPI_RxByte+0x34>)
 8004aea:	f008 fc8b 	bl	800d404 <HAL_SPI_TransmitReceive>

	return data;
 8004aee:	79bb      	ldrb	r3, [r7, #6]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3708      	adds	r7, #8
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	20002934 	.word	0x20002934

08004afc <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b082      	sub	sp, #8
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8004b04:	f7ff ffde 	bl	8004ac4 <SPI_RxByte>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	701a      	strb	r2, [r3, #0]
}
 8004b10:	bf00      	nop
 8004b12:	3708      	adds	r7, #8
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bd80      	pop	{r7, pc}

08004b18 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b082      	sub	sp, #8
 8004b1c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8004b1e:	4b0a      	ldr	r3, [pc, #40]	; (8004b48 <SD_ReadyWait+0x30>)
 8004b20:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004b24:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8004b26:	f7ff ffcd 	bl	8004ac4 <SPI_RxByte>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8004b2e:	79fb      	ldrb	r3, [r7, #7]
 8004b30:	2bff      	cmp	r3, #255	; 0xff
 8004b32:	d003      	beq.n	8004b3c <SD_ReadyWait+0x24>
 8004b34:	4b04      	ldr	r3, [pc, #16]	; (8004b48 <SD_ReadyWait+0x30>)
 8004b36:	881b      	ldrh	r3, [r3, #0]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1f4      	bne.n	8004b26 <SD_ReadyWait+0xe>

	return res;
 8004b3c:	79fb      	ldrb	r3, [r7, #7]
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	200002e6 	.word	0x200002e6

08004b4c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8004b52:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8004b56:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8004b58:	f7ff ff71 	bl	8004a3e <DESELECT>
	for(int i = 0; i < 10; i++)
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60bb      	str	r3, [r7, #8]
 8004b60:	e005      	b.n	8004b6e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8004b62:	20ff      	movs	r0, #255	; 0xff
 8004b64:	f7ff ff7a 	bl	8004a5c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	60bb      	str	r3, [r7, #8]
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	2b09      	cmp	r3, #9
 8004b72:	ddf6      	ble.n	8004b62 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8004b74:	f7ff ff55 	bl	8004a22 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8004b78:	2340      	movs	r3, #64	; 0x40
 8004b7a:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8004b80:	2300      	movs	r3, #0
 8004b82:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8004b84:	2300      	movs	r3, #0
 8004b86:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 8004b8c:	2395      	movs	r3, #149	; 0x95
 8004b8e:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8004b90:	463b      	mov	r3, r7
 8004b92:	2106      	movs	r1, #6
 8004b94:	4618      	mov	r0, r3
 8004b96:	f7ff ff7b 	bl	8004a90 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 8004b9a:	e002      	b.n	8004ba2 <SD_PowerOn+0x56>
	{
		cnt--;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8004ba2:	f7ff ff8f 	bl	8004ac4 <SPI_RxByte>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d002      	beq.n	8004bb2 <SD_PowerOn+0x66>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1f4      	bne.n	8004b9c <SD_PowerOn+0x50>
	}

	DESELECT();
 8004bb2:	f7ff ff44 	bl	8004a3e <DESELECT>
	SPI_TxByte(0XFF);
 8004bb6:	20ff      	movs	r0, #255	; 0xff
 8004bb8:	f7ff ff50 	bl	8004a5c <SPI_TxByte>

	PowerFlag = 1;
 8004bbc:	4b03      	ldr	r3, [pc, #12]	; (8004bcc <SD_PowerOn+0x80>)
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	701a      	strb	r2, [r3, #0]
}
 8004bc2:	bf00      	nop
 8004bc4:	3710      	adds	r7, #16
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	200002e9 	.word	0x200002e9

08004bd0 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8004bd4:	4b03      	ldr	r3, [pc, #12]	; (8004be4 <SD_PowerOff+0x14>)
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	701a      	strb	r2, [r3, #0]
}
 8004bda:	bf00      	nop
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bc80      	pop	{r7}
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	200002e9 	.word	0x200002e9

08004be8 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8004be8:	b480      	push	{r7}
 8004bea:	af00      	add	r7, sp, #0
	return PowerFlag;
 8004bec:	4b02      	ldr	r3, [pc, #8]	; (8004bf8 <SD_CheckPower+0x10>)
 8004bee:	781b      	ldrb	r3, [r3, #0]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bc80      	pop	{r7}
 8004bf6:	4770      	bx	lr
 8004bf8:	200002e9 	.word	0x200002e9

08004bfc <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8004c06:	4b13      	ldr	r3, [pc, #76]	; (8004c54 <SD_RxDataBlock+0x58>)
 8004c08:	22c8      	movs	r2, #200	; 0xc8
 8004c0a:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8004c0c:	f7ff ff5a 	bl	8004ac4 <SPI_RxByte>
 8004c10:	4603      	mov	r3, r0
 8004c12:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8004c14:	7bfb      	ldrb	r3, [r7, #15]
 8004c16:	2bff      	cmp	r3, #255	; 0xff
 8004c18:	d103      	bne.n	8004c22 <SD_RxDataBlock+0x26>
 8004c1a:	4b0e      	ldr	r3, [pc, #56]	; (8004c54 <SD_RxDataBlock+0x58>)
 8004c1c:	881b      	ldrh	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1f4      	bne.n	8004c0c <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	2bfe      	cmp	r3, #254	; 0xfe
 8004c26:	d001      	beq.n	8004c2c <SD_RxDataBlock+0x30>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	e00f      	b.n	8004c4c <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	1c5a      	adds	r2, r3, #1
 8004c30:	607a      	str	r2, [r7, #4]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7ff ff62 	bl	8004afc <SPI_RxBytePtr>
	} while(len--);
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	1e5a      	subs	r2, r3, #1
 8004c3c:	603a      	str	r2, [r7, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1f4      	bne.n	8004c2c <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8004c42:	f7ff ff3f 	bl	8004ac4 <SPI_RxByte>
	SPI_RxByte();
 8004c46:	f7ff ff3d 	bl	8004ac4 <SPI_RxByte>

	return TRUE;
 8004c4a:	2301      	movs	r3, #1
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3710      	adds	r7, #16
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	200002e4 	.word	0x200002e4

08004c58 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	460b      	mov	r3, r1
 8004c62:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 8004c64:	2300      	movs	r3, #0
 8004c66:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8004c68:	f7ff ff56 	bl	8004b18 <SD_ReadyWait>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2bff      	cmp	r3, #255	; 0xff
 8004c70:	d001      	beq.n	8004c76 <SD_TxDataBlock+0x1e>
 8004c72:	2300      	movs	r3, #0
 8004c74:	e02f      	b.n	8004cd6 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 8004c76:	78fb      	ldrb	r3, [r7, #3]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7ff feef 	bl	8004a5c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8004c7e:	78fb      	ldrb	r3, [r7, #3]
 8004c80:	2bfd      	cmp	r3, #253	; 0xfd
 8004c82:	d020      	beq.n	8004cc6 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8004c84:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f7ff ff01 	bl	8004a90 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8004c8e:	f7ff ff19 	bl	8004ac4 <SPI_RxByte>
		SPI_RxByte();
 8004c92:	f7ff ff17 	bl	8004ac4 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 8004c96:	e00b      	b.n	8004cb0 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8004c98:	f7ff ff14 	bl	8004ac4 <SPI_RxByte>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
 8004ca2:	f003 031f 	and.w	r3, r3, #31
 8004ca6:	2b05      	cmp	r3, #5
 8004ca8:	d006      	beq.n	8004cb8 <SD_TxDataBlock+0x60>
			i++;
 8004caa:	7bbb      	ldrb	r3, [r7, #14]
 8004cac:	3301      	adds	r3, #1
 8004cae:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8004cb0:	7bbb      	ldrb	r3, [r7, #14]
 8004cb2:	2b40      	cmp	r3, #64	; 0x40
 8004cb4:	d9f0      	bls.n	8004c98 <SD_TxDataBlock+0x40>
 8004cb6:	e000      	b.n	8004cba <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8004cb8:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8004cba:	bf00      	nop
 8004cbc:	f7ff ff02 	bl	8004ac4 <SPI_RxByte>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d0fa      	beq.n	8004cbc <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8004cc6:	7bfb      	ldrb	r3, [r7, #15]
 8004cc8:	f003 031f 	and.w	r3, r3, #31
 8004ccc:	2b05      	cmp	r3, #5
 8004cce:	d101      	bne.n	8004cd4 <SD_TxDataBlock+0x7c>
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e000      	b.n	8004cd6 <SD_TxDataBlock+0x7e>

	return FALSE;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8004cde:	b580      	push	{r7, lr}
 8004ce0:	b084      	sub	sp, #16
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	6039      	str	r1, [r7, #0]
 8004ce8:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8004cea:	f7ff ff15 	bl	8004b18 <SD_ReadyWait>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	2bff      	cmp	r3, #255	; 0xff
 8004cf2:	d001      	beq.n	8004cf8 <SD_SendCmd+0x1a>
 8004cf4:	23ff      	movs	r3, #255	; 0xff
 8004cf6:	e042      	b.n	8004d7e <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8004cf8:	79fb      	ldrb	r3, [r7, #7]
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f7ff feae 	bl	8004a5c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	0e1b      	lsrs	r3, r3, #24
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	4618      	mov	r0, r3
 8004d08:	f7ff fea8 	bl	8004a5c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	0c1b      	lsrs	r3, r3, #16
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7ff fea2 	bl	8004a5c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	0a1b      	lsrs	r3, r3, #8
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f7ff fe9c 	bl	8004a5c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff fe97 	bl	8004a5c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8004d2e:	79fb      	ldrb	r3, [r7, #7]
 8004d30:	2b40      	cmp	r3, #64	; 0x40
 8004d32:	d102      	bne.n	8004d3a <SD_SendCmd+0x5c>
 8004d34:	2395      	movs	r3, #149	; 0x95
 8004d36:	73fb      	strb	r3, [r7, #15]
 8004d38:	e007      	b.n	8004d4a <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8004d3a:	79fb      	ldrb	r3, [r7, #7]
 8004d3c:	2b48      	cmp	r3, #72	; 0x48
 8004d3e:	d102      	bne.n	8004d46 <SD_SendCmd+0x68>
 8004d40:	2387      	movs	r3, #135	; 0x87
 8004d42:	73fb      	strb	r3, [r7, #15]
 8004d44:	e001      	b.n	8004d4a <SD_SendCmd+0x6c>
	else crc = 1;
 8004d46:	2301      	movs	r3, #1
 8004d48:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8004d4a:	7bfb      	ldrb	r3, [r7, #15]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7ff fe85 	bl	8004a5c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 8004d52:	79fb      	ldrb	r3, [r7, #7]
 8004d54:	2b4c      	cmp	r3, #76	; 0x4c
 8004d56:	d101      	bne.n	8004d5c <SD_SendCmd+0x7e>
 8004d58:	f7ff feb4 	bl	8004ac4 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8004d5c:	230a      	movs	r3, #10
 8004d5e:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8004d60:	f7ff feb0 	bl	8004ac4 <SPI_RxByte>
 8004d64:	4603      	mov	r3, r0
 8004d66:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8004d68:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	da05      	bge.n	8004d7c <SD_SendCmd+0x9e>
 8004d70:	7bbb      	ldrb	r3, [r7, #14]
 8004d72:	3b01      	subs	r3, #1
 8004d74:	73bb      	strb	r3, [r7, #14]
 8004d76:	7bbb      	ldrb	r3, [r7, #14]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d1f1      	bne.n	8004d60 <SD_SendCmd+0x82>

	return res;
 8004d7c:	7b7b      	ldrb	r3, [r7, #13]
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3710      	adds	r7, #16
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}
	...

08004d88 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8004d88:	b590      	push	{r4, r7, lr}
 8004d8a:	b085      	sub	sp, #20
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8004d92:	79fb      	ldrb	r3, [r7, #7]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d001      	beq.n	8004d9c <SD_disk_initialize+0x14>
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e0d1      	b.n	8004f40 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8004d9c:	4b6a      	ldr	r3, [pc, #424]	; (8004f48 <SD_disk_initialize+0x1c0>)
 8004d9e:	781b      	ldrb	r3, [r3, #0]
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f003 0302 	and.w	r3, r3, #2
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <SD_disk_initialize+0x2a>
 8004daa:	4b67      	ldr	r3, [pc, #412]	; (8004f48 <SD_disk_initialize+0x1c0>)
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	e0c6      	b.n	8004f40 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8004db2:	f7ff fecb 	bl	8004b4c <SD_PowerOn>

	/* slave select */
	SELECT();
 8004db6:	f7ff fe34 	bl	8004a22 <SELECT>

	/* check disk type */
	type = 0;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	2040      	movs	r0, #64	; 0x40
 8004dc2:	f7ff ff8c 	bl	8004cde <SD_SendCmd>
 8004dc6:	4603      	mov	r3, r0
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	f040 80a1 	bne.w	8004f10 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8004dce:	4b5f      	ldr	r3, [pc, #380]	; (8004f4c <SD_disk_initialize+0x1c4>)
 8004dd0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004dd4:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8004dd6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004dda:	2048      	movs	r0, #72	; 0x48
 8004ddc:	f7ff ff7f 	bl	8004cde <SD_SendCmd>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d155      	bne.n	8004e92 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8004de6:	2300      	movs	r3, #0
 8004de8:	73fb      	strb	r3, [r7, #15]
 8004dea:	e00c      	b.n	8004e06 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8004dec:	7bfc      	ldrb	r4, [r7, #15]
 8004dee:	f7ff fe69 	bl	8004ac4 <SPI_RxByte>
 8004df2:	4603      	mov	r3, r0
 8004df4:	461a      	mov	r2, r3
 8004df6:	f104 0310 	add.w	r3, r4, #16
 8004dfa:	443b      	add	r3, r7
 8004dfc:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8004e00:	7bfb      	ldrb	r3, [r7, #15]
 8004e02:	3301      	adds	r3, #1
 8004e04:	73fb      	strb	r3, [r7, #15]
 8004e06:	7bfb      	ldrb	r3, [r7, #15]
 8004e08:	2b03      	cmp	r3, #3
 8004e0a:	d9ef      	bls.n	8004dec <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8004e0c:	7abb      	ldrb	r3, [r7, #10]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d17e      	bne.n	8004f10 <SD_disk_initialize+0x188>
 8004e12:	7afb      	ldrb	r3, [r7, #11]
 8004e14:	2baa      	cmp	r3, #170	; 0xaa
 8004e16:	d17b      	bne.n	8004f10 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8004e18:	2100      	movs	r1, #0
 8004e1a:	2077      	movs	r0, #119	; 0x77
 8004e1c:	f7ff ff5f 	bl	8004cde <SD_SendCmd>
 8004e20:	4603      	mov	r3, r0
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d807      	bhi.n	8004e36 <SD_disk_initialize+0xae>
 8004e26:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004e2a:	2069      	movs	r0, #105	; 0x69
 8004e2c:	f7ff ff57 	bl	8004cde <SD_SendCmd>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d004      	beq.n	8004e40 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8004e36:	4b45      	ldr	r3, [pc, #276]	; (8004f4c <SD_disk_initialize+0x1c4>)
 8004e38:	881b      	ldrh	r3, [r3, #0]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1ec      	bne.n	8004e18 <SD_disk_initialize+0x90>
 8004e3e:	e000      	b.n	8004e42 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8004e40:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8004e42:	4b42      	ldr	r3, [pc, #264]	; (8004f4c <SD_disk_initialize+0x1c4>)
 8004e44:	881b      	ldrh	r3, [r3, #0]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d062      	beq.n	8004f10 <SD_disk_initialize+0x188>
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	207a      	movs	r0, #122	; 0x7a
 8004e4e:	f7ff ff46 	bl	8004cde <SD_SendCmd>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d15b      	bne.n	8004f10 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8004e58:	2300      	movs	r3, #0
 8004e5a:	73fb      	strb	r3, [r7, #15]
 8004e5c:	e00c      	b.n	8004e78 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 8004e5e:	7bfc      	ldrb	r4, [r7, #15]
 8004e60:	f7ff fe30 	bl	8004ac4 <SPI_RxByte>
 8004e64:	4603      	mov	r3, r0
 8004e66:	461a      	mov	r2, r3
 8004e68:	f104 0310 	add.w	r3, r4, #16
 8004e6c:	443b      	add	r3, r7
 8004e6e:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8004e72:	7bfb      	ldrb	r3, [r7, #15]
 8004e74:	3301      	adds	r3, #1
 8004e76:	73fb      	strb	r3, [r7, #15]
 8004e78:	7bfb      	ldrb	r3, [r7, #15]
 8004e7a:	2b03      	cmp	r3, #3
 8004e7c:	d9ef      	bls.n	8004e5e <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8004e7e:	7a3b      	ldrb	r3, [r7, #8]
 8004e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d001      	beq.n	8004e8c <SD_disk_initialize+0x104>
 8004e88:	230c      	movs	r3, #12
 8004e8a:	e000      	b.n	8004e8e <SD_disk_initialize+0x106>
 8004e8c:	2304      	movs	r3, #4
 8004e8e:	73bb      	strb	r3, [r7, #14]
 8004e90:	e03e      	b.n	8004f10 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8004e92:	2100      	movs	r1, #0
 8004e94:	2077      	movs	r0, #119	; 0x77
 8004e96:	f7ff ff22 	bl	8004cde <SD_SendCmd>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d808      	bhi.n	8004eb2 <SD_disk_initialize+0x12a>
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	2069      	movs	r0, #105	; 0x69
 8004ea4:	f7ff ff1b 	bl	8004cde <SD_SendCmd>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d801      	bhi.n	8004eb2 <SD_disk_initialize+0x12a>
 8004eae:	2302      	movs	r3, #2
 8004eb0:	e000      	b.n	8004eb4 <SD_disk_initialize+0x12c>
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8004eb6:	7bbb      	ldrb	r3, [r7, #14]
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d10e      	bne.n	8004eda <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	2077      	movs	r0, #119	; 0x77
 8004ec0:	f7ff ff0d 	bl	8004cde <SD_SendCmd>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d80e      	bhi.n	8004ee8 <SD_disk_initialize+0x160>
 8004eca:	2100      	movs	r1, #0
 8004ecc:	2069      	movs	r0, #105	; 0x69
 8004ece:	f7ff ff06 	bl	8004cde <SD_SendCmd>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d107      	bne.n	8004ee8 <SD_disk_initialize+0x160>
 8004ed8:	e00c      	b.n	8004ef4 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8004eda:	2100      	movs	r1, #0
 8004edc:	2041      	movs	r0, #65	; 0x41
 8004ede:	f7ff fefe 	bl	8004cde <SD_SendCmd>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d004      	beq.n	8004ef2 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8004ee8:	4b18      	ldr	r3, [pc, #96]	; (8004f4c <SD_disk_initialize+0x1c4>)
 8004eea:	881b      	ldrh	r3, [r3, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1e2      	bne.n	8004eb6 <SD_disk_initialize+0x12e>
 8004ef0:	e000      	b.n	8004ef4 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8004ef2:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8004ef4:	4b15      	ldr	r3, [pc, #84]	; (8004f4c <SD_disk_initialize+0x1c4>)
 8004ef6:	881b      	ldrh	r3, [r3, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d007      	beq.n	8004f0c <SD_disk_initialize+0x184>
 8004efc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f00:	2050      	movs	r0, #80	; 0x50
 8004f02:	f7ff feec 	bl	8004cde <SD_SendCmd>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <SD_disk_initialize+0x188>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8004f10:	4a0f      	ldr	r2, [pc, #60]	; (8004f50 <SD_disk_initialize+0x1c8>)
 8004f12:	7bbb      	ldrb	r3, [r7, #14]
 8004f14:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8004f16:	f7ff fd92 	bl	8004a3e <DESELECT>
	SPI_RxByte();
 8004f1a:	f7ff fdd3 	bl	8004ac4 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8004f1e:	7bbb      	ldrb	r3, [r7, #14]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d008      	beq.n	8004f36 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8004f24:	4b08      	ldr	r3, [pc, #32]	; (8004f48 <SD_disk_initialize+0x1c0>)
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	f023 0301 	bic.w	r3, r3, #1
 8004f2e:	b2da      	uxtb	r2, r3
 8004f30:	4b05      	ldr	r3, [pc, #20]	; (8004f48 <SD_disk_initialize+0x1c0>)
 8004f32:	701a      	strb	r2, [r3, #0]
 8004f34:	e001      	b.n	8004f3a <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8004f36:	f7ff fe4b 	bl	8004bd0 <SD_PowerOff>
	}

	return Stat;
 8004f3a:	4b03      	ldr	r3, [pc, #12]	; (8004f48 <SD_disk_initialize+0x1c0>)
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	b2db      	uxtb	r3, r3
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3714      	adds	r7, #20
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd90      	pop	{r4, r7, pc}
 8004f48:	20000034 	.word	0x20000034
 8004f4c:	200002e4 	.word	0x200002e4
 8004f50:	200002e8 	.word	0x200002e8

08004f54 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8004f5e:	79fb      	ldrb	r3, [r7, #7]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <SD_disk_status+0x14>
 8004f64:	2301      	movs	r3, #1
 8004f66:	e002      	b.n	8004f6e <SD_disk_status+0x1a>
	return Stat;
 8004f68:	4b03      	ldr	r3, [pc, #12]	; (8004f78 <SD_disk_status+0x24>)
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	b2db      	uxtb	r3, r3
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	370c      	adds	r7, #12
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bc80      	pop	{r7}
 8004f76:	4770      	bx	lr
 8004f78:	20000034 	.word	0x20000034

08004f7c <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60b9      	str	r1, [r7, #8]
 8004f84:	607a      	str	r2, [r7, #4]
 8004f86:	603b      	str	r3, [r7, #0]
 8004f88:	4603      	mov	r3, r0
 8004f8a:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d102      	bne.n	8004f98 <SD_disk_read+0x1c>
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <SD_disk_read+0x20>
 8004f98:	2304      	movs	r3, #4
 8004f9a:	e051      	b.n	8005040 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004f9c:	4b2a      	ldr	r3, [pc, #168]	; (8005048 <SD_disk_read+0xcc>)
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <SD_disk_read+0x32>
 8004faa:	2303      	movs	r3, #3
 8004fac:	e048      	b.n	8005040 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8004fae:	4b27      	ldr	r3, [pc, #156]	; (800504c <SD_disk_read+0xd0>)
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	f003 0304 	and.w	r3, r3, #4
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d102      	bne.n	8004fc0 <SD_disk_read+0x44>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	025b      	lsls	r3, r3, #9
 8004fbe:	607b      	str	r3, [r7, #4]

	SELECT();
 8004fc0:	f7ff fd2f 	bl	8004a22 <SELECT>

	if (count == 1)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d111      	bne.n	8004fee <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8004fca:	6879      	ldr	r1, [r7, #4]
 8004fcc:	2051      	movs	r0, #81	; 0x51
 8004fce:	f7ff fe86 	bl	8004cde <SD_SendCmd>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d129      	bne.n	800502c <SD_disk_read+0xb0>
 8004fd8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004fdc:	68b8      	ldr	r0, [r7, #8]
 8004fde:	f7ff fe0d 	bl	8004bfc <SD_RxDataBlock>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d021      	beq.n	800502c <SD_disk_read+0xb0>
 8004fe8:	2300      	movs	r3, #0
 8004fea:	603b      	str	r3, [r7, #0]
 8004fec:	e01e      	b.n	800502c <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8004fee:	6879      	ldr	r1, [r7, #4]
 8004ff0:	2052      	movs	r0, #82	; 0x52
 8004ff2:	f7ff fe74 	bl	8004cde <SD_SendCmd>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d117      	bne.n	800502c <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8004ffc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005000:	68b8      	ldr	r0, [r7, #8]
 8005002:	f7ff fdfb 	bl	8004bfc <SD_RxDataBlock>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00a      	beq.n	8005022 <SD_disk_read+0xa6>
				buff += 512;
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005012:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	3b01      	subs	r3, #1
 8005018:	603b      	str	r3, [r7, #0]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1ed      	bne.n	8004ffc <SD_disk_read+0x80>
 8005020:	e000      	b.n	8005024 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8005022:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8005024:	2100      	movs	r1, #0
 8005026:	204c      	movs	r0, #76	; 0x4c
 8005028:	f7ff fe59 	bl	8004cde <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 800502c:	f7ff fd07 	bl	8004a3e <DESELECT>
	SPI_RxByte();
 8005030:	f7ff fd48 	bl	8004ac4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	bf14      	ite	ne
 800503a:	2301      	movne	r3, #1
 800503c:	2300      	moveq	r3, #0
 800503e:	b2db      	uxtb	r3, r3
}
 8005040:	4618      	mov	r0, r3
 8005042:	3710      	adds	r7, #16
 8005044:	46bd      	mov	sp, r7
 8005046:	bd80      	pop	{r7, pc}
 8005048:	20000034 	.word	0x20000034
 800504c:	200002e8 	.word	0x200002e8

08005050 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	60b9      	str	r1, [r7, #8]
 8005058:	607a      	str	r2, [r7, #4]
 800505a:	603b      	str	r3, [r7, #0]
 800505c:	4603      	mov	r3, r0
 800505e:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8005060:	7bfb      	ldrb	r3, [r7, #15]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d102      	bne.n	800506c <SD_disk_write+0x1c>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d101      	bne.n	8005070 <SD_disk_write+0x20>
 800506c:	2304      	movs	r3, #4
 800506e:	e06b      	b.n	8005148 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005070:	4b37      	ldr	r3, [pc, #220]	; (8005150 <SD_disk_write+0x100>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	b2db      	uxtb	r3, r3
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	d001      	beq.n	8005082 <SD_disk_write+0x32>
 800507e:	2303      	movs	r3, #3
 8005080:	e062      	b.n	8005148 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8005082:	4b33      	ldr	r3, [pc, #204]	; (8005150 <SD_disk_write+0x100>)
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	b2db      	uxtb	r3, r3
 8005088:	f003 0304 	and.w	r3, r3, #4
 800508c:	2b00      	cmp	r3, #0
 800508e:	d001      	beq.n	8005094 <SD_disk_write+0x44>
 8005090:	2302      	movs	r3, #2
 8005092:	e059      	b.n	8005148 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8005094:	4b2f      	ldr	r3, [pc, #188]	; (8005154 <SD_disk_write+0x104>)
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	f003 0304 	and.w	r3, r3, #4
 800509c:	2b00      	cmp	r3, #0
 800509e:	d102      	bne.n	80050a6 <SD_disk_write+0x56>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	025b      	lsls	r3, r3, #9
 80050a4:	607b      	str	r3, [r7, #4]

	SELECT();
 80050a6:	f7ff fcbc 	bl	8004a22 <SELECT>

	if (count == 1)
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d110      	bne.n	80050d2 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80050b0:	6879      	ldr	r1, [r7, #4]
 80050b2:	2058      	movs	r0, #88	; 0x58
 80050b4:	f7ff fe13 	bl	8004cde <SD_SendCmd>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d13a      	bne.n	8005134 <SD_disk_write+0xe4>
 80050be:	21fe      	movs	r1, #254	; 0xfe
 80050c0:	68b8      	ldr	r0, [r7, #8]
 80050c2:	f7ff fdc9 	bl	8004c58 <SD_TxDataBlock>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d033      	beq.n	8005134 <SD_disk_write+0xe4>
			count = 0;
 80050cc:	2300      	movs	r3, #0
 80050ce:	603b      	str	r3, [r7, #0]
 80050d0:	e030      	b.n	8005134 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 80050d2:	4b20      	ldr	r3, [pc, #128]	; (8005154 <SD_disk_write+0x104>)
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	f003 0302 	and.w	r3, r3, #2
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d007      	beq.n	80050ee <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 80050de:	2100      	movs	r1, #0
 80050e0:	2077      	movs	r0, #119	; 0x77
 80050e2:	f7ff fdfc 	bl	8004cde <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 80050e6:	6839      	ldr	r1, [r7, #0]
 80050e8:	2057      	movs	r0, #87	; 0x57
 80050ea:	f7ff fdf8 	bl	8004cde <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 80050ee:	6879      	ldr	r1, [r7, #4]
 80050f0:	2059      	movs	r0, #89	; 0x59
 80050f2:	f7ff fdf4 	bl	8004cde <SD_SendCmd>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d11b      	bne.n	8005134 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 80050fc:	21fc      	movs	r1, #252	; 0xfc
 80050fe:	68b8      	ldr	r0, [r7, #8]
 8005100:	f7ff fdaa 	bl	8004c58 <SD_TxDataBlock>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00a      	beq.n	8005120 <SD_disk_write+0xd0>
				buff += 512;
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005110:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	3b01      	subs	r3, #1
 8005116:	603b      	str	r3, [r7, #0]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1ee      	bne.n	80050fc <SD_disk_write+0xac>
 800511e:	e000      	b.n	8005122 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8005120:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8005122:	21fd      	movs	r1, #253	; 0xfd
 8005124:	2000      	movs	r0, #0
 8005126:	f7ff fd97 	bl	8004c58 <SD_TxDataBlock>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d101      	bne.n	8005134 <SD_disk_write+0xe4>
			{
				count = 1;
 8005130:	2301      	movs	r3, #1
 8005132:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8005134:	f7ff fc83 	bl	8004a3e <DESELECT>
	SPI_RxByte();
 8005138:	f7ff fcc4 	bl	8004ac4 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	2b00      	cmp	r3, #0
 8005140:	bf14      	ite	ne
 8005142:	2301      	movne	r3, #1
 8005144:	2300      	moveq	r3, #0
 8005146:	b2db      	uxtb	r3, r3
}
 8005148:	4618      	mov	r0, r3
 800514a:	3710      	adds	r7, #16
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	20000034 	.word	0x20000034
 8005154:	200002e8 	.word	0x200002e8

08005158 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8005158:	b590      	push	{r4, r7, lr}
 800515a:	b08b      	sub	sp, #44	; 0x2c
 800515c:	af00      	add	r7, sp, #0
 800515e:	4603      	mov	r3, r0
 8005160:	603a      	str	r2, [r7, #0]
 8005162:	71fb      	strb	r3, [r7, #7]
 8005164:	460b      	mov	r3, r1
 8005166:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 800516c:	79fb      	ldrb	r3, [r7, #7]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <SD_disk_ioctl+0x1e>
 8005172:	2304      	movs	r3, #4
 8005174:	e115      	b.n	80053a2 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 800517c:	79bb      	ldrb	r3, [r7, #6]
 800517e:	2b05      	cmp	r3, #5
 8005180:	d124      	bne.n	80051cc <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	2b02      	cmp	r3, #2
 8005188:	d012      	beq.n	80051b0 <SD_disk_ioctl+0x58>
 800518a:	2b02      	cmp	r3, #2
 800518c:	dc1a      	bgt.n	80051c4 <SD_disk_ioctl+0x6c>
 800518e:	2b00      	cmp	r3, #0
 8005190:	d002      	beq.n	8005198 <SD_disk_ioctl+0x40>
 8005192:	2b01      	cmp	r3, #1
 8005194:	d006      	beq.n	80051a4 <SD_disk_ioctl+0x4c>
 8005196:	e015      	b.n	80051c4 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8005198:	f7ff fd1a 	bl	8004bd0 <SD_PowerOff>
			res = RES_OK;
 800519c:	2300      	movs	r3, #0
 800519e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80051a2:	e0fc      	b.n	800539e <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 80051a4:	f7ff fcd2 	bl	8004b4c <SD_PowerOn>
			res = RES_OK;
 80051a8:	2300      	movs	r3, #0
 80051aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80051ae:	e0f6      	b.n	800539e <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 80051b0:	6a3b      	ldr	r3, [r7, #32]
 80051b2:	1c5c      	adds	r4, r3, #1
 80051b4:	f7ff fd18 	bl	8004be8 <SD_CheckPower>
 80051b8:	4603      	mov	r3, r0
 80051ba:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 80051bc:	2300      	movs	r3, #0
 80051be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80051c2:	e0ec      	b.n	800539e <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 80051c4:	2304      	movs	r3, #4
 80051c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80051ca:	e0e8      	b.n	800539e <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 80051cc:	4b77      	ldr	r3, [pc, #476]	; (80053ac <SD_disk_ioctl+0x254>)
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <SD_disk_ioctl+0x86>
 80051da:	2303      	movs	r3, #3
 80051dc:	e0e1      	b.n	80053a2 <SD_disk_ioctl+0x24a>

		SELECT();
 80051de:	f7ff fc20 	bl	8004a22 <SELECT>

		switch (ctrl)
 80051e2:	79bb      	ldrb	r3, [r7, #6]
 80051e4:	2b0d      	cmp	r3, #13
 80051e6:	f200 80cb 	bhi.w	8005380 <SD_disk_ioctl+0x228>
 80051ea:	a201      	add	r2, pc, #4	; (adr r2, 80051f0 <SD_disk_ioctl+0x98>)
 80051ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f0:	080052eb 	.word	0x080052eb
 80051f4:	08005229 	.word	0x08005229
 80051f8:	080052db 	.word	0x080052db
 80051fc:	08005381 	.word	0x08005381
 8005200:	08005381 	.word	0x08005381
 8005204:	08005381 	.word	0x08005381
 8005208:	08005381 	.word	0x08005381
 800520c:	08005381 	.word	0x08005381
 8005210:	08005381 	.word	0x08005381
 8005214:	08005381 	.word	0x08005381
 8005218:	08005381 	.word	0x08005381
 800521c:	080052fd 	.word	0x080052fd
 8005220:	08005321 	.word	0x08005321
 8005224:	08005345 	.word	0x08005345
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8005228:	2100      	movs	r1, #0
 800522a:	2049      	movs	r0, #73	; 0x49
 800522c:	f7ff fd57 	bl	8004cde <SD_SendCmd>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	f040 80a8 	bne.w	8005388 <SD_disk_ioctl+0x230>
 8005238:	f107 030c 	add.w	r3, r7, #12
 800523c:	2110      	movs	r1, #16
 800523e:	4618      	mov	r0, r3
 8005240:	f7ff fcdc 	bl	8004bfc <SD_RxDataBlock>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	f000 809e 	beq.w	8005388 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 800524c:	7b3b      	ldrb	r3, [r7, #12]
 800524e:	099b      	lsrs	r3, r3, #6
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b01      	cmp	r3, #1
 8005254:	d10e      	bne.n	8005274 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8005256:	7d7b      	ldrb	r3, [r7, #21]
 8005258:	b29a      	uxth	r2, r3
 800525a:	7d3b      	ldrb	r3, [r7, #20]
 800525c:	b29b      	uxth	r3, r3
 800525e:	021b      	lsls	r3, r3, #8
 8005260:	b29b      	uxth	r3, r3
 8005262:	4413      	add	r3, r2
 8005264:	b29b      	uxth	r3, r3
 8005266:	3301      	adds	r3, #1
 8005268:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 800526a:	8bfb      	ldrh	r3, [r7, #30]
 800526c:	029a      	lsls	r2, r3, #10
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	601a      	str	r2, [r3, #0]
 8005272:	e02e      	b.n	80052d2 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8005274:	7c7b      	ldrb	r3, [r7, #17]
 8005276:	f003 030f 	and.w	r3, r3, #15
 800527a:	b2da      	uxtb	r2, r3
 800527c:	7dbb      	ldrb	r3, [r7, #22]
 800527e:	09db      	lsrs	r3, r3, #7
 8005280:	b2db      	uxtb	r3, r3
 8005282:	4413      	add	r3, r2
 8005284:	b2da      	uxtb	r2, r3
 8005286:	7d7b      	ldrb	r3, [r7, #21]
 8005288:	005b      	lsls	r3, r3, #1
 800528a:	b2db      	uxtb	r3, r3
 800528c:	f003 0306 	and.w	r3, r3, #6
 8005290:	b2db      	uxtb	r3, r3
 8005292:	4413      	add	r3, r2
 8005294:	b2db      	uxtb	r3, r3
 8005296:	3302      	adds	r3, #2
 8005298:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800529c:	7d3b      	ldrb	r3, [r7, #20]
 800529e:	099b      	lsrs	r3, r3, #6
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	7cfb      	ldrb	r3, [r7, #19]
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	009b      	lsls	r3, r3, #2
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	4413      	add	r3, r2
 80052ae:	b29a      	uxth	r2, r3
 80052b0:	7cbb      	ldrb	r3, [r7, #18]
 80052b2:	029b      	lsls	r3, r3, #10
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	4413      	add	r3, r2
 80052be:	b29b      	uxth	r3, r3
 80052c0:	3301      	adds	r3, #1
 80052c2:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 80052c4:	8bfa      	ldrh	r2, [r7, #30]
 80052c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80052ca:	3b09      	subs	r3, #9
 80052cc:	409a      	lsls	r2, r3
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 80052d2:	2300      	movs	r3, #0
 80052d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 80052d8:	e056      	b.n	8005388 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052e0:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 80052e2:	2300      	movs	r3, #0
 80052e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80052e8:	e055      	b.n	8005396 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 80052ea:	f7ff fc15 	bl	8004b18 <SD_ReadyWait>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2bff      	cmp	r3, #255	; 0xff
 80052f2:	d14b      	bne.n	800538c <SD_disk_ioctl+0x234>
 80052f4:	2300      	movs	r3, #0
 80052f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80052fa:	e047      	b.n	800538c <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80052fc:	2100      	movs	r1, #0
 80052fe:	2049      	movs	r0, #73	; 0x49
 8005300:	f7ff fced 	bl	8004cde <SD_SendCmd>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d142      	bne.n	8005390 <SD_disk_ioctl+0x238>
 800530a:	2110      	movs	r1, #16
 800530c:	6a38      	ldr	r0, [r7, #32]
 800530e:	f7ff fc75 	bl	8004bfc <SD_RxDataBlock>
 8005312:	4603      	mov	r3, r0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d03b      	beq.n	8005390 <SD_disk_ioctl+0x238>
 8005318:	2300      	movs	r3, #0
 800531a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800531e:	e037      	b.n	8005390 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8005320:	2100      	movs	r1, #0
 8005322:	204a      	movs	r0, #74	; 0x4a
 8005324:	f7ff fcdb 	bl	8004cde <SD_SendCmd>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d132      	bne.n	8005394 <SD_disk_ioctl+0x23c>
 800532e:	2110      	movs	r1, #16
 8005330:	6a38      	ldr	r0, [r7, #32]
 8005332:	f7ff fc63 	bl	8004bfc <SD_RxDataBlock>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d02b      	beq.n	8005394 <SD_disk_ioctl+0x23c>
 800533c:	2300      	movs	r3, #0
 800533e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8005342:	e027      	b.n	8005394 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8005344:	2100      	movs	r1, #0
 8005346:	207a      	movs	r0, #122	; 0x7a
 8005348:	f7ff fcc9 	bl	8004cde <SD_SendCmd>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d116      	bne.n	8005380 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8005352:	2300      	movs	r3, #0
 8005354:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8005358:	e00b      	b.n	8005372 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 800535a:	6a3c      	ldr	r4, [r7, #32]
 800535c:	1c63      	adds	r3, r4, #1
 800535e:	623b      	str	r3, [r7, #32]
 8005360:	f7ff fbb0 	bl	8004ac4 <SPI_RxByte>
 8005364:	4603      	mov	r3, r0
 8005366:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8005368:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800536c:	3301      	adds	r3, #1
 800536e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8005372:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005376:	2b03      	cmp	r3, #3
 8005378:	d9ef      	bls.n	800535a <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 800537a:	2300      	movs	r3, #0
 800537c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8005380:	2304      	movs	r3, #4
 8005382:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005386:	e006      	b.n	8005396 <SD_disk_ioctl+0x23e>
			break;
 8005388:	bf00      	nop
 800538a:	e004      	b.n	8005396 <SD_disk_ioctl+0x23e>
			break;
 800538c:	bf00      	nop
 800538e:	e002      	b.n	8005396 <SD_disk_ioctl+0x23e>
			break;
 8005390:	bf00      	nop
 8005392:	e000      	b.n	8005396 <SD_disk_ioctl+0x23e>
			break;
 8005394:	bf00      	nop
		}

		DESELECT();
 8005396:	f7ff fb52 	bl	8004a3e <DESELECT>
		SPI_RxByte();
 800539a:	f7ff fb93 	bl	8004ac4 <SPI_RxByte>
	}

	return res;
 800539e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	372c      	adds	r7, #44	; 0x2c
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd90      	pop	{r4, r7, pc}
 80053aa:	bf00      	nop
 80053ac:	20000034 	.word	0x20000034

080053b0 <LL_AHB2_GRP1_EnableClock>:
{
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80053b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80053c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4013      	ands	r3, r2
 80053d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80053d4:	68fb      	ldr	r3, [r7, #12]
}
 80053d6:	bf00      	nop
 80053d8:	3714      	adds	r7, #20
 80053da:	46bd      	mov	sp, r7
 80053dc:	bc80      	pop	{r7}
 80053de:	4770      	bx	lr

080053e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053e6:	1d3b      	adds	r3, r7, #4
 80053e8:	2200      	movs	r2, #0
 80053ea:	601a      	str	r2, [r3, #0]
 80053ec:	605a      	str	r2, [r3, #4]
 80053ee:	609a      	str	r2, [r3, #8]
 80053f0:	60da      	str	r2, [r3, #12]
 80053f2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80053f4:	2001      	movs	r0, #1
 80053f6:	f7ff ffdb 	bl	80053b0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80053fa:	2002      	movs	r0, #2
 80053fc:	f7ff ffd8 	bl	80053b0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005400:	2004      	movs	r0, #4
 8005402:	f7ff ffd5 	bl	80053b0 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8005406:	2201      	movs	r2, #1
 8005408:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800540c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005410:	f003 fe46 	bl	80090a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 8005414:	2200      	movs	r2, #0
 8005416:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 800541a:	482e      	ldr	r0, [pc, #184]	; (80054d4 <MX_GPIO_Init+0xf4>)
 800541c:	f003 fe40 	bl	80090a0 <HAL_GPIO_WritePin>
                          |DBG1_Pin|LED3_Pin|DBG4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin, GPIO_PIN_RESET);
 8005420:	2200      	movs	r2, #0
 8005422:	2138      	movs	r1, #56	; 0x38
 8005424:	482c      	ldr	r0, [pc, #176]	; (80054d8 <MX_GPIO_Init+0xf8>)
 8005426:	f003 fe3b 	bl	80090a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800542a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800542e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005430:	2301      	movs	r3, #1
 8005432:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8005438:	2301      	movs	r3, #1
 800543a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800543c:	1d3b      	adds	r3, r7, #4
 800543e:	4619      	mov	r1, r3
 8005440:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005444:	f003 fbfe 	bl	8008c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|DBG3_Pin|DBG2_Pin
 8005448:	f44f 437e 	mov.w	r3, #65024	; 0xfe00
 800544c:	607b      	str	r3, [r7, #4]
                          |DBG1_Pin|LED3_Pin|DBG4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800544e:	2301      	movs	r3, #1
 8005450:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005456:	2300      	movs	r3, #0
 8005458:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800545a:	1d3b      	adds	r3, r7, #4
 800545c:	4619      	mov	r1, r3
 800545e:	481d      	ldr	r0, [pc, #116]	; (80054d4 <MX_GPIO_Init+0xf4>)
 8005460:	f003 fbf0 	bl	8008c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RF_CTRL3_Pin|RF_CTRL2_Pin|RF_CTRL1_Pin;
 8005464:	2338      	movs	r3, #56	; 0x38
 8005466:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005468:	2301      	movs	r3, #1
 800546a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546c:	2300      	movs	r3, #0
 800546e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005470:	2300      	movs	r3, #0
 8005472:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005474:	1d3b      	adds	r3, r7, #4
 8005476:	4619      	mov	r1, r3
 8005478:	4817      	ldr	r0, [pc, #92]	; (80054d8 <MX_GPIO_Init+0xf8>)
 800547a:	f003 fbe3 	bl	8008c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 800547e:	2303      	movs	r3, #3
 8005480:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005482:	4b16      	ldr	r3, [pc, #88]	; (80054dc <MX_GPIO_Init+0xfc>)
 8005484:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005486:	2300      	movs	r3, #0
 8005488:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800548a:	1d3b      	adds	r3, r7, #4
 800548c:	4619      	mov	r1, r3
 800548e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005492:	f003 fbd7 	bl	8008c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 8005496:	2340      	movs	r3, #64	; 0x40
 8005498:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800549a:	4b10      	ldr	r3, [pc, #64]	; (80054dc <MX_GPIO_Init+0xfc>)
 800549c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800549e:	2300      	movs	r3, #0
 80054a0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 80054a2:	1d3b      	adds	r3, r7, #4
 80054a4:	4619      	mov	r1, r3
 80054a6:	480c      	ldr	r0, [pc, #48]	; (80054d8 <MX_GPIO_Init+0xf8>)
 80054a8:	f003 fbcc 	bl	8008c44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80054ac:	2200      	movs	r2, #0
 80054ae:	2100      	movs	r1, #0
 80054b0:	2006      	movs	r0, #6
 80054b2:	f002 ff32 	bl	800831a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80054b6:	2006      	movs	r0, #6
 80054b8:	f002 ff49 	bl	800834e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80054bc:	2200      	movs	r2, #0
 80054be:	2100      	movs	r1, #0
 80054c0:	2007      	movs	r0, #7
 80054c2:	f002 ff2a 	bl	800831a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80054c6:	2007      	movs	r0, #7
 80054c8:	f002 ff41 	bl	800834e <HAL_NVIC_EnableIRQ>

}
 80054cc:	bf00      	nop
 80054ce:	3718      	adds	r7, #24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	48000400 	.word	0x48000400
 80054d8:	48000800 	.word	0x48000800
 80054dc:	10110000 	.word	0x10110000

080054e0 <LL_AHB2_GRP1_EnableClock>:
{
 80054e0:	b480      	push	{r7}
 80054e2:	b085      	sub	sp, #20
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80054e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80054f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80054fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4013      	ands	r3, r2
 8005502:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005504:	68fb      	ldr	r3, [r7, #12]
}
 8005506:	bf00      	nop
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	bc80      	pop	{r7}
 800550e:	4770      	bx	lr

08005510 <LL_APB1_GRP1_EnableClock>:
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800551c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800551e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4313      	orrs	r3, r2
 8005526:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005528:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800552c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	4013      	ands	r3, r2
 8005532:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005534:	68fb      	ldr	r3, [r7, #12]
}
 8005536:	bf00      	nop
 8005538:	3714      	adds	r7, #20
 800553a:	46bd      	mov	sp, r7
 800553c:	bc80      	pop	{r7}
 800553e:	4770      	bx	lr

08005540 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8005544:	4b1b      	ldr	r3, [pc, #108]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005546:	4a1c      	ldr	r2, [pc, #112]	; (80055b8 <MX_I2C1_Init+0x78>)
 8005548:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 800554a:	4b1a      	ldr	r3, [pc, #104]	; (80055b4 <MX_I2C1_Init+0x74>)
 800554c:	4a1b      	ldr	r2, [pc, #108]	; (80055bc <MX_I2C1_Init+0x7c>)
 800554e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005550:	4b18      	ldr	r3, [pc, #96]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005552:	2200      	movs	r2, #0
 8005554:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005556:	4b17      	ldr	r3, [pc, #92]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005558:	2201      	movs	r2, #1
 800555a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800555c:	4b15      	ldr	r3, [pc, #84]	; (80055b4 <MX_I2C1_Init+0x74>)
 800555e:	2200      	movs	r2, #0
 8005560:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005562:	4b14      	ldr	r3, [pc, #80]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005564:	2200      	movs	r2, #0
 8005566:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005568:	4b12      	ldr	r3, [pc, #72]	; (80055b4 <MX_I2C1_Init+0x74>)
 800556a:	2200      	movs	r2, #0
 800556c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800556e:	4b11      	ldr	r3, [pc, #68]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005570:	2200      	movs	r2, #0
 8005572:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005574:	4b0f      	ldr	r3, [pc, #60]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005576:	2200      	movs	r2, #0
 8005578:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800557a:	480e      	ldr	r0, [pc, #56]	; (80055b4 <MX_I2C1_Init+0x74>)
 800557c:	f003 fdd8 	bl	8009130 <HAL_I2C_Init>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005586:	f000 fb35 	bl	8005bf4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800558a:	2100      	movs	r1, #0
 800558c:	4809      	ldr	r0, [pc, #36]	; (80055b4 <MX_I2C1_Init+0x74>)
 800558e:	f005 fd88 	bl	800b0a2 <HAL_I2CEx_ConfigAnalogFilter>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d001      	beq.n	800559c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005598:	f000 fb2c 	bl	8005bf4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800559c:	2100      	movs	r1, #0
 800559e:	4805      	ldr	r0, [pc, #20]	; (80055b4 <MX_I2C1_Init+0x74>)
 80055a0:	f005 fdc9 	bl	800b136 <HAL_I2CEx_ConfigDigitalFilter>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80055aa:	f000 fb23 	bl	8005bf4 <Error_Handler>
  }

}
 80055ae:	bf00      	nop
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	200002ec 	.word	0x200002ec
 80055b8:	40005400 	.word	0x40005400
 80055bc:	20303e5d 	.word	0x20303e5d

080055c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b096      	sub	sp, #88	; 0x58
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055c8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80055cc:	2200      	movs	r2, #0
 80055ce:	601a      	str	r2, [r3, #0]
 80055d0:	605a      	str	r2, [r3, #4]
 80055d2:	609a      	str	r2, [r3, #8]
 80055d4:	60da      	str	r2, [r3, #12]
 80055d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80055d8:	f107 030c 	add.w	r3, r7, #12
 80055dc:	2238      	movs	r2, #56	; 0x38
 80055de:	2100      	movs	r1, #0
 80055e0:	4618      	mov	r0, r3
 80055e2:	f020 fa2f 	bl	8025a44 <memset>
  if(i2cHandle->Instance==I2C1)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a5c      	ldr	r2, [pc, #368]	; (800575c <HAL_I2C_MspInit+0x19c>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	f040 80b0 	bne.w	8005752 <HAL_I2C_MspInit+0x192>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80055f2:	2340      	movs	r3, #64	; 0x40
 80055f4:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80055f6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80055fa:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055fc:	f107 030c 	add.w	r3, r7, #12
 8005600:	4618      	mov	r0, r3
 8005602:	f007 f811 	bl	800c628 <HAL_RCCEx_PeriphCLKConfig>
 8005606:	4603      	mov	r3, r0
 8005608:	2b00      	cmp	r3, #0
 800560a:	d001      	beq.n	8005610 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 800560c:	f000 faf2 	bl	8005bf4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005610:	2001      	movs	r0, #1
 8005612:	f7ff ff65 	bl	80054e0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005616:	2002      	movs	r0, #2
 8005618:	f7ff ff62 	bl	80054e0 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PA10     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800561c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005620:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005622:	2312      	movs	r3, #18
 8005624:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005626:	2301      	movs	r3, #1
 8005628:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800562a:	2300      	movs	r3, #0
 800562c:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800562e:	2304      	movs	r3, #4
 8005630:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005632:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005636:	4619      	mov	r1, r3
 8005638:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800563c:	f003 fb02 	bl	8008c44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005640:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005644:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005646:	2312      	movs	r3, #18
 8005648:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800564a:	2301      	movs	r3, #1
 800564c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800564e:	2300      	movs	r3, #0
 8005650:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005652:	2304      	movs	r3, #4
 8005654:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005656:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800565a:	4619      	mov	r1, r3
 800565c:	4840      	ldr	r0, [pc, #256]	; (8005760 <HAL_I2C_MspInit+0x1a0>)
 800565e:	f003 faf1 	bl	8008c44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005662:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005666:	f7ff ff53 	bl	8005510 <LL_APB1_GRP1_EnableClock>

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel1;
 800566a:	4b3e      	ldr	r3, [pc, #248]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 800566c:	4a3e      	ldr	r2, [pc, #248]	; (8005768 <HAL_I2C_MspInit+0x1a8>)
 800566e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8005670:	4b3c      	ldr	r3, [pc, #240]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 8005672:	220b      	movs	r2, #11
 8005674:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005676:	4b3b      	ldr	r3, [pc, #236]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 8005678:	2200      	movs	r2, #0
 800567a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800567c:	4b39      	ldr	r3, [pc, #228]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 800567e:	2200      	movs	r2, #0
 8005680:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005682:	4b38      	ldr	r3, [pc, #224]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 8005684:	2280      	movs	r2, #128	; 0x80
 8005686:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005688:	4b36      	ldr	r3, [pc, #216]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 800568a:	2200      	movs	r2, #0
 800568c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800568e:	4b35      	ldr	r3, [pc, #212]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 8005690:	2200      	movs	r2, #0
 8005692:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8005694:	4b33      	ldr	r3, [pc, #204]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 8005696:	2200      	movs	r2, #0
 8005698:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800569a:	4b32      	ldr	r3, [pc, #200]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 800569c:	2200      	movs	r2, #0
 800569e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80056a0:	4830      	ldr	r0, [pc, #192]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 80056a2:	f002 fe7d 	bl	80083a0 <HAL_DMA_Init>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 80056ac:	f000 faa2 	bl	8005bf4 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80056b0:	2110      	movs	r1, #16
 80056b2:	482c      	ldr	r0, [pc, #176]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 80056b4:	f003 f9c1 	bl	8008a3a <HAL_DMA_ConfigChannelAttributes>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <HAL_I2C_MspInit+0x102>
    {
      Error_Handler();
 80056be:	f000 fa99 	bl	8005bf4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a27      	ldr	r2, [pc, #156]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 80056c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80056c8:	4a26      	ldr	r2, [pc, #152]	; (8005764 <HAL_I2C_MspInit+0x1a4>)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 80056ce:	4b27      	ldr	r3, [pc, #156]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 80056d0:	4a27      	ldr	r2, [pc, #156]	; (8005770 <HAL_I2C_MspInit+0x1b0>)
 80056d2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 80056d4:	4b25      	ldr	r3, [pc, #148]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 80056d6:	220c      	movs	r2, #12
 80056d8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80056da:	4b24      	ldr	r3, [pc, #144]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 80056dc:	2210      	movs	r2, #16
 80056de:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80056e0:	4b22      	ldr	r3, [pc, #136]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 80056e2:	2200      	movs	r2, #0
 80056e4:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80056e6:	4b21      	ldr	r3, [pc, #132]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 80056e8:	2280      	movs	r2, #128	; 0x80
 80056ea:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80056ec:	4b1f      	ldr	r3, [pc, #124]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056f2:	4b1e      	ldr	r3, [pc, #120]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80056f8:	4b1c      	ldr	r3, [pc, #112]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80056fe:	4b1b      	ldr	r3, [pc, #108]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 8005700:	2200      	movs	r2, #0
 8005702:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005704:	4819      	ldr	r0, [pc, #100]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 8005706:	f002 fe4b 	bl	80083a0 <HAL_DMA_Init>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d001      	beq.n	8005714 <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 8005710:	f000 fa70 	bl	8005bf4 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_i2c1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8005714:	2110      	movs	r1, #16
 8005716:	4815      	ldr	r0, [pc, #84]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 8005718:	f003 f98f 	bl	8008a3a <HAL_DMA_ConfigChannelAttributes>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <HAL_I2C_MspInit+0x166>
    {
      Error_Handler();
 8005722:	f000 fa67 	bl	8005bf4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a10      	ldr	r2, [pc, #64]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 800572a:	639a      	str	r2, [r3, #56]	; 0x38
 800572c:	4a0f      	ldr	r2, [pc, #60]	; (800576c <HAL_I2C_MspInit+0x1ac>)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005732:	2200      	movs	r2, #0
 8005734:	2100      	movs	r1, #0
 8005736:	201e      	movs	r0, #30
 8005738:	f002 fdef 	bl	800831a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800573c:	201e      	movs	r0, #30
 800573e:	f002 fe06 	bl	800834e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8005742:	2200      	movs	r2, #0
 8005744:	2100      	movs	r1, #0
 8005746:	201f      	movs	r0, #31
 8005748:	f002 fde7 	bl	800831a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800574c:	201f      	movs	r0, #31
 800574e:	f002 fdfe 	bl	800834e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8005752:	bf00      	nop
 8005754:	3758      	adds	r7, #88	; 0x58
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	40005400 	.word	0x40005400
 8005760:	48000400 	.word	0x48000400
 8005764:	20000338 	.word	0x20000338
 8005768:	40020008 	.word	0x40020008
 800576c:	20000398 	.word	0x20000398
 8005770:	4002001c 	.word	0x4002001c

08005774 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800577c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005784:	f023 0218 	bic.w	r2, r3, #24
 8005788:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4313      	orrs	r3, r2
 8005790:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	bc80      	pop	{r7}
 800579c:	4770      	bx	lr
	...

080057a0 <_Z8setupGPSv>:


//void setupGPS();
//void loopGPS();

void setupGPS() {
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b082      	sub	sp, #8
 80057a4:	af02      	add	r7, sp, #8

	HAL_I2C_Master_Transmit( &hi2c1, ( 0x15 << 1 ), i2cDataXX, 1, 10 );
 80057a6:	230a      	movs	r3, #10
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	2301      	movs	r3, #1
 80057ac:	4a10      	ldr	r2, [pc, #64]	; (80057f0 <_Z8setupGPSv+0x50>)
 80057ae:	212a      	movs	r1, #42	; 0x2a
 80057b0:	4810      	ldr	r0, [pc, #64]	; (80057f4 <_Z8setupGPSv+0x54>)
 80057b2:	f003 fd4d 	bl	8009250 <HAL_I2C_Master_Transmit>
  while (myUblox.begin(0x42) == false) //Connect to the Ublox module using Wire port
 80057b6:	2142      	movs	r1, #66	; 0x42
 80057b8:	480f      	ldr	r0, [pc, #60]	; (80057f8 <_Z8setupGPSv+0x58>)
 80057ba:	f7fc fe80 	bl	80024be <_ZN13SFE_UBLOX_GPS5beginEh>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	bf0c      	ite	eq
 80057c4:	2301      	moveq	r3, #1
 80057c6:	2300      	movne	r3, #0
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <_Z8setupGPSv+0x36>
  {
    HAL_Delay(1);
 80057ce:	2001      	movs	r0, #1
 80057d0:	f000 fe95 	bl	80064fe <HAL_Delay>
  while (myUblox.begin(0x42) == false) //Connect to the Ublox module using Wire port
 80057d4:	e7ef      	b.n	80057b6 <_Z8setupGPSv+0x16>
//	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS in function \r\n");
		//HAL_I2C_Master_Transmit( &hi2c2, ( 0x16 << 1 ), i2cDataXX, 1, 10 );
  }

  myUblox.setI2COutput(COM_TYPE_UBX); //Set the I2C port to output UBX only (turn off NMEA noise)
 80057d6:	22fa      	movs	r2, #250	; 0xfa
 80057d8:	2101      	movs	r1, #1
 80057da:	4807      	ldr	r0, [pc, #28]	; (80057f8 <_Z8setupGPSv+0x58>)
 80057dc:	f7fe fd4c 	bl	8004278 <_ZN13SFE_UBLOX_GPS12setI2COutputEht>

  myUblox.saveConfiguration(); //Save the current settings to flash and BBR
 80057e0:	f240 414c 	movw	r1, #1100	; 0x44c
 80057e4:	4804      	ldr	r0, [pc, #16]	; (80057f8 <_Z8setupGPSv+0x58>)
 80057e6:	f7fe fc8f 	bl	8004108 <_ZN13SFE_UBLOX_GPS17saveConfigurationEt>

}
 80057ea:	bf00      	nop
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	20000794 	.word	0x20000794
 80057f4:	200002ec 	.word	0x200002ec
 80057f8:	200003f8 	.word	0x200003f8

080057fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b0a8      	sub	sp, #160	; 0xa0
 8005800:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005802:	f001 fca9 	bl	8007158 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005806:	f000 f995 	bl	8005b34 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800580a:	f7ff fde9 	bl	80053e0 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 800580e:	f00a ff71 	bl	80106f4 <MX_LoRaWAN_Init>
  MX_I2C1_Init();
 8005812:	f7ff fe95 	bl	8005540 <MX_I2C1_Init>
  MX_TIM1_Init();
 8005816:	f000 ffc7 	bl	80067a8 <MX_TIM1_Init>
  MX_SPI1_Init();
 800581a:	f000 fafb 	bl	8005e14 <MX_SPI1_Init>
//  testFunktion();
  MX_FATFS_Init();
 800581e:	f00a fef5 	bl	801060c <MX_FATFS_Init>
//HAL_Delay(100);
//APP_LOG(TS_ON, VLEVEL_M, "test: %d\r\n", test);
//}

//  /* Waiting for the Micro SD module to initialize */
		HAL_Delay(500);
 8005822:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005826:	f000 fe6a 	bl	80064fe <HAL_Delay>

		fres = f_mount(&fs, "", 0);
 800582a:	2200      	movs	r2, #0
 800582c:	49a4      	ldr	r1, [pc, #656]	; (8005ac0 <main+0x2c4>)
 800582e:	48a5      	ldr	r0, [pc, #660]	; (8005ac4 <main+0x2c8>)
 8005830:	f00d fdf0 	bl	8013414 <f_mount>
 8005834:	4603      	mov	r3, r0
 8005836:	461a      	mov	r2, r3
 8005838:	4ba3      	ldr	r3, [pc, #652]	; (8005ac8 <main+0x2cc>)
 800583a:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 800583c:	4ba2      	ldr	r3, [pc, #648]	; (8005ac8 <main+0x2cc>)
 800583e:	781b      	ldrb	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d106      	bne.n	8005852 <main+0x56>
//			transmit_uart("Micro SD card is mounted successfully!\n");
			  APP_LOG(TS_ON, VLEVEL_M, "Micro SD card is mounted successfully! \r\n");
 8005844:	4ba1      	ldr	r3, [pc, #644]	; (8005acc <main+0x2d0>)
 8005846:	2201      	movs	r2, #1
 8005848:	2100      	movs	r1, #0
 800584a:	2002      	movs	r0, #2
 800584c:	f01f fddc 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 8005850:	e009      	b.n	8005866 <main+0x6a>

		} else if (fres != FR_OK) {
 8005852:	4b9d      	ldr	r3, [pc, #628]	; (8005ac8 <main+0x2cc>)
 8005854:	781b      	ldrb	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d005      	beq.n	8005866 <main+0x6a>
//			transmit_uart("Micro SD card's mount error!\n");
			APP_LOG(TS_ON, VLEVEL_M, "Micro SD card's mount error! \r\n");
 800585a:	4b9d      	ldr	r3, [pc, #628]	; (8005ad0 <main+0x2d4>)
 800585c:	2201      	movs	r2, #1
 800585e:	2100      	movs	r1, #0
 8005860:	2002      	movs	r0, #2
 8005862:	f01f fdd1 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
		}

		// FA_OPEN_APPEND opens file if it exists and if not then creates it,
		// the pointer is set at the end of the file for appending
		fres = f_open(&fil, "log-file.txt", FA_OPEN_APPEND | FA_WRITE | FA_READ);
 8005866:	2233      	movs	r2, #51	; 0x33
 8005868:	499a      	ldr	r1, [pc, #616]	; (8005ad4 <main+0x2d8>)
 800586a:	489b      	ldr	r0, [pc, #620]	; (8005ad8 <main+0x2dc>)
 800586c:	f00d fe18 	bl	80134a0 <f_open>
 8005870:	4603      	mov	r3, r0
 8005872:	461a      	mov	r2, r3
 8005874:	4b94      	ldr	r3, [pc, #592]	; (8005ac8 <main+0x2cc>)
 8005876:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 8005878:	4b93      	ldr	r3, [pc, #588]	; (8005ac8 <main+0x2cc>)
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d106      	bne.n	800588e <main+0x92>
//			transmit_uart("File opened for reading and checking the free space.\n");
			APP_LOG(TS_ON, VLEVEL_M, "File opened for reading and checking the free space. \r\n");
 8005880:	4b96      	ldr	r3, [pc, #600]	; (8005adc <main+0x2e0>)
 8005882:	2201      	movs	r2, #1
 8005884:	2100      	movs	r1, #0
 8005886:	2002      	movs	r0, #2
 8005888:	f01f fdbe 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 800588c:	e009      	b.n	80058a2 <main+0xa6>
		} else if (fres != FR_OK) {
 800588e:	4b8e      	ldr	r3, [pc, #568]	; (8005ac8 <main+0x2cc>)
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d005      	beq.n	80058a2 <main+0xa6>
//			transmit_uart("File was not opened for reading and checking the free space!\n");
			APP_LOG(TS_ON, VLEVEL_M, "File was not opened for reading and checking the free space! \r\n");
 8005896:	4b92      	ldr	r3, [pc, #584]	; (8005ae0 <main+0x2e4>)
 8005898:	2201      	movs	r2, #1
 800589a:	2100      	movs	r1, #0
 800589c:	2002      	movs	r0, #2
 800589e:	f01f fdb3 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
		}

		fres = f_getfree("", &fre_clust, &pfs);
 80058a2:	4a90      	ldr	r2, [pc, #576]	; (8005ae4 <main+0x2e8>)
 80058a4:	4990      	ldr	r1, [pc, #576]	; (8005ae8 <main+0x2ec>)
 80058a6:	4886      	ldr	r0, [pc, #536]	; (8005ac0 <main+0x2c4>)
 80058a8:	f00e fb61 	bl	8013f6e <f_getfree>
 80058ac:	4603      	mov	r3, r0
 80058ae:	461a      	mov	r2, r3
 80058b0:	4b85      	ldr	r3, [pc, #532]	; (8005ac8 <main+0x2cc>)
 80058b2:	701a      	strb	r2, [r3, #0]
		totalSpace = (uint32_t) ((pfs->n_fatent - 2) * pfs->csize * 0.5);
 80058b4:	4b8b      	ldr	r3, [pc, #556]	; (8005ae4 <main+0x2e8>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	69db      	ldr	r3, [r3, #28]
 80058ba:	3b02      	subs	r3, #2
 80058bc:	4a89      	ldr	r2, [pc, #548]	; (8005ae4 <main+0x2e8>)
 80058be:	6812      	ldr	r2, [r2, #0]
 80058c0:	8952      	ldrh	r2, [r2, #10]
 80058c2:	fb02 f303 	mul.w	r3, r2, r3
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7fa fdf4 	bl	80004b4 <__aeabi_ui2d>
 80058cc:	f04f 0200 	mov.w	r2, #0
 80058d0:	4b86      	ldr	r3, [pc, #536]	; (8005aec <main+0x2f0>)
 80058d2:	f7fa fe69 	bl	80005a8 <__aeabi_dmul>
 80058d6:	4602      	mov	r2, r0
 80058d8:	460b      	mov	r3, r1
 80058da:	4610      	mov	r0, r2
 80058dc:	4619      	mov	r1, r3
 80058de:	f7fb f925 	bl	8000b2c <__aeabi_d2uiz>
 80058e2:	4603      	mov	r3, r0
 80058e4:	4a82      	ldr	r2, [pc, #520]	; (8005af0 <main+0x2f4>)
 80058e6:	6013      	str	r3, [r2, #0]
		freeSpace = (uint32_t) (fre_clust * pfs->csize * 0.5);
 80058e8:	4b7e      	ldr	r3, [pc, #504]	; (8005ae4 <main+0x2e8>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	895b      	ldrh	r3, [r3, #10]
 80058ee:	461a      	mov	r2, r3
 80058f0:	4b7d      	ldr	r3, [pc, #500]	; (8005ae8 <main+0x2ec>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	fb02 f303 	mul.w	r3, r2, r3
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7fa fddb 	bl	80004b4 <__aeabi_ui2d>
 80058fe:	f04f 0200 	mov.w	r2, #0
 8005902:	4b7a      	ldr	r3, [pc, #488]	; (8005aec <main+0x2f0>)
 8005904:	f7fa fe50 	bl	80005a8 <__aeabi_dmul>
 8005908:	4602      	mov	r2, r0
 800590a:	460b      	mov	r3, r1
 800590c:	4610      	mov	r0, r2
 800590e:	4619      	mov	r1, r3
 8005910:	f7fb f90c 	bl	8000b2c <__aeabi_d2uiz>
 8005914:	4603      	mov	r3, r0
 8005916:	4a77      	ldr	r2, [pc, #476]	; (8005af4 <main+0x2f8>)
 8005918:	6013      	str	r3, [r2, #0]
		char mSz[12];
		sprintf(mSz, "%lu", freeSpace);
 800591a:	4b76      	ldr	r3, [pc, #472]	; (8005af4 <main+0x2f8>)
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005922:	4975      	ldr	r1, [pc, #468]	; (8005af8 <main+0x2fc>)
 8005924:	4618      	mov	r0, r3
 8005926:	f020 f923 	bl	8025b70 <siprintf>
		if (fres == FR_OK) {
 800592a:	4b67      	ldr	r3, [pc, #412]	; (8005ac8 <main+0x2cc>)
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d109      	bne.n	8005946 <main+0x14a>
//			transmit_uart("The free space is: ");
//			transmit_uart(mSz);
//			transmit_uart("\n");
			APP_LOG(TS_ON, VLEVEL_M, "The free space is: %d \r\n", mSz);
 8005932:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005936:	9300      	str	r3, [sp, #0]
 8005938:	4b70      	ldr	r3, [pc, #448]	; (8005afc <main+0x300>)
 800593a:	2201      	movs	r2, #1
 800593c:	2100      	movs	r1, #0
 800593e:	2002      	movs	r0, #2
 8005940:	f01f fd62 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 8005944:	e009      	b.n	800595a <main+0x15e>
		} else if (fres != FR_OK) {
 8005946:	4b60      	ldr	r3, [pc, #384]	; (8005ac8 <main+0x2cc>)
 8005948:	781b      	ldrb	r3, [r3, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d005      	beq.n	800595a <main+0x15e>
//			transmit_uart("The free space could not be determined!\n");
			APP_LOG(TS_ON, VLEVEL_M, "The free space could not be determined! \r\n");
 800594e:	4b6c      	ldr	r3, [pc, #432]	; (8005b00 <main+0x304>)
 8005950:	2201      	movs	r2, #1
 8005952:	2100      	movs	r1, #0
 8005954:	2002      	movs	r0, #2
 8005956:	f01f fd57 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
		}

		for (uint8_t i = 0; i < 10; i++) {
 800595a:	2300      	movs	r3, #0
 800595c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8005960:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8005964:	2b09      	cmp	r3, #9
 8005966:	d809      	bhi.n	800597c <main+0x180>
			f_puts("This text is written in the file.\n", &fil);
 8005968:	495b      	ldr	r1, [pc, #364]	; (8005ad8 <main+0x2dc>)
 800596a:	4866      	ldr	r0, [pc, #408]	; (8005b04 <main+0x308>)
 800596c:	f00e fc67 	bl	801423e <f_puts>
		for (uint8_t i = 0; i < 10; i++) {
 8005970:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8005974:	3301      	adds	r3, #1
 8005976:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800597a:	e7f1      	b.n	8005960 <main+0x164>
		}

		fres = f_close(&fil);
 800597c:	4856      	ldr	r0, [pc, #344]	; (8005ad8 <main+0x2dc>)
 800597e:	f00e facc 	bl	8013f1a <f_close>
 8005982:	4603      	mov	r3, r0
 8005984:	461a      	mov	r2, r3
 8005986:	4b50      	ldr	r3, [pc, #320]	; (8005ac8 <main+0x2cc>)
 8005988:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 800598a:	4b4f      	ldr	r3, [pc, #316]	; (8005ac8 <main+0x2cc>)
 800598c:	781b      	ldrb	r3, [r3, #0]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d106      	bne.n	80059a0 <main+0x1a4>
//			transmit_uart("The file is closed.\n");
			APP_LOG(TS_ON, VLEVEL_M, "The file is closed. \r\n");
 8005992:	4b5d      	ldr	r3, [pc, #372]	; (8005b08 <main+0x30c>)
 8005994:	2201      	movs	r2, #1
 8005996:	2100      	movs	r1, #0
 8005998:	2002      	movs	r0, #2
 800599a:	f01f fd35 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 800599e:	e009      	b.n	80059b4 <main+0x1b8>
		} else if (fres != FR_OK) {
 80059a0:	4b49      	ldr	r3, [pc, #292]	; (8005ac8 <main+0x2cc>)
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d005      	beq.n	80059b4 <main+0x1b8>
//			transmit_uart("The file was not closed.\n");
			APP_LOG(TS_ON, VLEVEL_M, "The file was not closed. \r\n");
 80059a8:	4b58      	ldr	r3, [pc, #352]	; (8005b0c <main+0x310>)
 80059aa:	2201      	movs	r2, #1
 80059ac:	2100      	movs	r1, #0
 80059ae:	2002      	movs	r0, #2
 80059b0:	f01f fd2a 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
		}

		/* Open file to read */
		fres = f_open(&fil, "log-file.txt", FA_READ);
 80059b4:	2201      	movs	r2, #1
 80059b6:	4947      	ldr	r1, [pc, #284]	; (8005ad4 <main+0x2d8>)
 80059b8:	4847      	ldr	r0, [pc, #284]	; (8005ad8 <main+0x2dc>)
 80059ba:	f00d fd71 	bl	80134a0 <f_open>
 80059be:	4603      	mov	r3, r0
 80059c0:	461a      	mov	r2, r3
 80059c2:	4b41      	ldr	r3, [pc, #260]	; (8005ac8 <main+0x2cc>)
 80059c4:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 80059c6:	4b40      	ldr	r3, [pc, #256]	; (8005ac8 <main+0x2cc>)
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d106      	bne.n	80059dc <main+0x1e0>
//			transmit_uart("File opened for reading.\n");
			APP_LOG(TS_ON, VLEVEL_M, "File opened for reading. \r\n");
 80059ce:	4b50      	ldr	r3, [pc, #320]	; (8005b10 <main+0x314>)
 80059d0:	2201      	movs	r2, #1
 80059d2:	2100      	movs	r1, #0
 80059d4:	2002      	movs	r0, #2
 80059d6:	f01f fd17 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 80059da:	e009      	b.n	80059f0 <main+0x1f4>
		} else if (fres != FR_OK) {
 80059dc:	4b3a      	ldr	r3, [pc, #232]	; (8005ac8 <main+0x2cc>)
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d005      	beq.n	80059f0 <main+0x1f4>
//			transmit_uart("File was not opened for reading!\n");
			APP_LOG(TS_ON, VLEVEL_M, "File not opened for reading! \r\n");
 80059e4:	4b4b      	ldr	r3, [pc, #300]	; (8005b14 <main+0x318>)
 80059e6:	2201      	movs	r2, #1
 80059e8:	2100      	movs	r1, #0
 80059ea:	2002      	movs	r0, #2
 80059ec:	f01f fd0c 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
		}

		while (f_gets(buffer, sizeof(buffer), &fil)) {
 80059f0:	4a39      	ldr	r2, [pc, #228]	; (8005ad8 <main+0x2dc>)
 80059f2:	2164      	movs	r1, #100	; 0x64
 80059f4:	4848      	ldr	r0, [pc, #288]	; (8005b18 <main+0x31c>)
 80059f6:	f00e fb6f 	bl	80140d8 <f_gets>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	bf14      	ite	ne
 8005a00:	2301      	movne	r3, #1
 8005a02:	2300      	moveq	r3, #0
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00e      	beq.n	8005a28 <main+0x22c>
			char mRd[100];
			sprintf(mRd, "%s", buffer);
 8005a0a:	463b      	mov	r3, r7
 8005a0c:	4a42      	ldr	r2, [pc, #264]	; (8005b18 <main+0x31c>)
 8005a0e:	4943      	ldr	r1, [pc, #268]	; (8005b1c <main+0x320>)
 8005a10:	4618      	mov	r0, r3
 8005a12:	f020 f8ad 	bl	8025b70 <siprintf>
//			transmit_uart(mRd);
			APP_LOG(TS_ON, VLEVEL_M, "mRd: %d \r\n", mRd);
 8005a16:	463b      	mov	r3, r7
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	4b41      	ldr	r3, [pc, #260]	; (8005b20 <main+0x324>)
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	2100      	movs	r1, #0
 8005a20:	2002      	movs	r0, #2
 8005a22:	f01f fcf1 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
		while (f_gets(buffer, sizeof(buffer), &fil)) {
 8005a26:	e7e3      	b.n	80059f0 <main+0x1f4>

		}

		/* Close file */
		fres = f_close(&fil);
 8005a28:	482b      	ldr	r0, [pc, #172]	; (8005ad8 <main+0x2dc>)
 8005a2a:	f00e fa76 	bl	8013f1a <f_close>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	461a      	mov	r2, r3
 8005a32:	4b25      	ldr	r3, [pc, #148]	; (8005ac8 <main+0x2cc>)
 8005a34:	701a      	strb	r2, [r3, #0]
		if (fres == FR_OK) {
 8005a36:	4b24      	ldr	r3, [pc, #144]	; (8005ac8 <main+0x2cc>)
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d106      	bne.n	8005a4c <main+0x250>
//			transmit_uart("The file is closed.\n");
			APP_LOG(TS_ON, VLEVEL_M, "The file is closed. \r\n");
 8005a3e:	4b32      	ldr	r3, [pc, #200]	; (8005b08 <main+0x30c>)
 8005a40:	2201      	movs	r2, #1
 8005a42:	2100      	movs	r1, #0
 8005a44:	2002      	movs	r0, #2
 8005a46:	f01f fcdf 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 8005a4a:	e009      	b.n	8005a60 <main+0x264>
		} else if (fres != FR_OK) {
 8005a4c:	4b1e      	ldr	r3, [pc, #120]	; (8005ac8 <main+0x2cc>)
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d005      	beq.n	8005a60 <main+0x264>
//			transmit_uart("The file was not closed.\n");
			APP_LOG(TS_ON, VLEVEL_M, "The file was not closed. \r\n");
 8005a54:	4b2d      	ldr	r3, [pc, #180]	; (8005b0c <main+0x310>)
 8005a56:	2201      	movs	r2, #1
 8005a58:	2100      	movs	r1, #0
 8005a5a:	2002      	movs	r0, #2
 8005a5c:	f01f fcd4 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
		}

		f_mount(NULL, "", 1);
 8005a60:	2201      	movs	r2, #1
 8005a62:	4917      	ldr	r1, [pc, #92]	; (8005ac0 <main+0x2c4>)
 8005a64:	2000      	movs	r0, #0
 8005a66:	f00d fcd5 	bl	8013414 <f_mount>
		if (fres == FR_OK) {
 8005a6a:	4b17      	ldr	r3, [pc, #92]	; (8005ac8 <main+0x2cc>)
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d106      	bne.n	8005a80 <main+0x284>
//			transmit_uart("The Micro SD card is unmounted!\n");
			APP_LOG(TS_ON, VLEVEL_M, "The Micro SD card is unmounted! \r\n");
 8005a72:	4b2c      	ldr	r3, [pc, #176]	; (8005b24 <main+0x328>)
 8005a74:	2201      	movs	r2, #1
 8005a76:	2100      	movs	r1, #0
 8005a78:	2002      	movs	r0, #2
 8005a7a:	f01f fcc5 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 8005a7e:	e009      	b.n	8005a94 <main+0x298>
		} else if (fres != FR_OK) {
 8005a80:	4b11      	ldr	r3, [pc, #68]	; (8005ac8 <main+0x2cc>)
 8005a82:	781b      	ldrb	r3, [r3, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d005      	beq.n	8005a94 <main+0x298>
//			transmit_uart("The Micro SD was not unmounted!");
			APP_LOG(TS_ON, VLEVEL_M, "The Micro SD was not unmounted! \r\n");
 8005a88:	4b27      	ldr	r3, [pc, #156]	; (8005b28 <main+0x32c>)
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	2002      	movs	r0, #2
 8005a90:	f01f fcba 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
		}


#if doGPS == 1
	APP_LOG(TS_ON, VLEVEL_M, "Enters SETUP GPS \r\n");
 8005a94:	4b25      	ldr	r3, [pc, #148]	; (8005b2c <main+0x330>)
 8005a96:	2201      	movs	r2, #1
 8005a98:	2100      	movs	r1, #0
 8005a9a:	2002      	movs	r0, #2
 8005a9c:	f01f fcb4 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
	setupGPS();
 8005aa0:	f7ff fe7e 	bl	80057a0 <_Z8setupGPSv>
	APP_LOG(TS_ON, VLEVEL_M, "EXIT SETUP GPS \r\n");
 8005aa4:	4b22      	ldr	r3, [pc, #136]	; (8005b30 <main+0x334>)
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	2002      	movs	r0, #2
 8005aac:	f01f fcac 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>

	long latitude, longitude;

//	long arrlatitude[10];
//	long arrlong[10];
	float distance = 0;
 8005ab0:	f04f 0300 	mov.w	r3, #0
 8005ab4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
//	int arrInd = 0;
	bool firstrun = true;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8005abe:	e7fe      	b.n	8005abe <main+0x2c2>
 8005ac0:	08026edc 	.word	0x08026edc
 8005ac4:	20000798 	.word	0x20000798
 8005ac8:	20002804 	.word	0x20002804
 8005acc:	08026ee0 	.word	0x08026ee0
 8005ad0:	08026f0c 	.word	0x08026f0c
 8005ad4:	08026f2c 	.word	0x08026f2c
 8005ad8:	200017d4 	.word	0x200017d4
 8005adc:	08026f3c 	.word	0x08026f3c
 8005ae0:	08026f74 	.word	0x08026f74
 8005ae4:	200017d0 	.word	0x200017d0
 8005ae8:	20002808 	.word	0x20002808
 8005aec:	3fe00000 	.word	0x3fe00000
 8005af0:	2000280c 	.word	0x2000280c
 8005af4:	20002810 	.word	0x20002810
 8005af8:	08026fb4 	.word	0x08026fb4
 8005afc:	08026fb8 	.word	0x08026fb8
 8005b00:	08026fd4 	.word	0x08026fd4
 8005b04:	08027000 	.word	0x08027000
 8005b08:	08027024 	.word	0x08027024
 8005b0c:	0802703c 	.word	0x0802703c
 8005b10:	08027058 	.word	0x08027058
 8005b14:	08027074 	.word	0x08027074
 8005b18:	20002814 	.word	0x20002814
 8005b1c:	08027094 	.word	0x08027094
 8005b20:	08027098 	.word	0x08027098
 8005b24:	080270a4 	.word	0x080270a4
 8005b28:	080270c8 	.word	0x080270c8
 8005b2c:	080270ec 	.word	0x080270ec
 8005b30:	08027100 	.word	0x08027100

08005b34 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b09a      	sub	sp, #104	; 0x68
 8005b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b3a:	f107 0320 	add.w	r3, r7, #32
 8005b3e:	2248      	movs	r2, #72	; 0x48
 8005b40:	2100      	movs	r1, #0
 8005b42:	4618      	mov	r0, r3
 8005b44:	f01f ff7e 	bl	8025a44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b48:	1d3b      	adds	r3, r7, #4
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	601a      	str	r2, [r3, #0]
 8005b4e:	605a      	str	r2, [r3, #4]
 8005b50:	609a      	str	r2, [r3, #8]
 8005b52:	60da      	str	r2, [r3, #12]
 8005b54:	611a      	str	r2, [r3, #16]
 8005b56:	615a      	str	r2, [r3, #20]
 8005b58:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8005b5a:	2000      	movs	r0, #0
 8005b5c:	f7ff fe0a 	bl	8005774 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005b60:	4b23      	ldr	r3, [pc, #140]	; (8005bf0 <_Z18SystemClock_Configv+0xbc>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005b68:	4a21      	ldr	r2, [pc, #132]	; (8005bf0 <_Z18SystemClock_Configv+0xbc>)
 8005b6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005b6e:	6013      	str	r3, [r2, #0]
 8005b70:	4b1f      	ldr	r3, [pc, #124]	; (8005bf0 <_Z18SystemClock_Configv+0xbc>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005b78:	603b      	str	r3, [r7, #0]
 8005b7a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8005b7c:	2324      	movs	r3, #36	; 0x24
 8005b7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8005b80:	2381      	movs	r3, #129	; 0x81
 8005b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8005b84:	2301      	movs	r3, #1
 8005b86:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8005b8c:	23b0      	movs	r3, #176	; 0xb0
 8005b8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8005b90:	2300      	movs	r3, #0
 8005b92:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b94:	f107 0320 	add.w	r3, r7, #32
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f005 fde9 	bl	800b770 <HAL_RCC_OscConfig>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	bf14      	ite	ne
 8005ba4:	2301      	movne	r3, #1
 8005ba6:	2300      	moveq	r3, #0
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d001      	beq.n	8005bb2 <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 8005bae:	f000 f821 	bl	8005bf4 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8005bb2:	234f      	movs	r3, #79	; 0x4f
 8005bb4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005bba:	2300      	movs	r3, #0
 8005bbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005bca:	1d3b      	adds	r3, r7, #4
 8005bcc:	2102      	movs	r1, #2
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f006 f96a 	bl	800bea8 <HAL_RCC_ClockConfig>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	bf14      	ite	ne
 8005bda:	2301      	movne	r3, #1
 8005bdc:	2300      	moveq	r3, #0
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d001      	beq.n	8005be8 <_Z18SystemClock_Configv+0xb4>
  {
    Error_Handler();
 8005be4:	f000 f806 	bl	8005bf4 <Error_Handler>
  }
}
 8005be8:	bf00      	nop
 8005bea:	3768      	adds	r7, #104	; 0x68
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	58000400 	.word	0x58000400

08005bf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005bf8:	b672      	cpsid	i
}
 8005bfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005bfc:	e7fe      	b.n	8005bfc <Error_Handler+0x8>
	...

08005c00 <_Z41__static_initialization_and_destruction_0ii>:
	}
  /* USER CODE END Error_Handler_Debug */
}
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d10a      	bne.n	8005c26 <_Z41__static_initialization_and_destruction_0ii+0x26>
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d105      	bne.n	8005c26 <_Z41__static_initialization_and_destruction_0ii+0x26>
SFE_UBLOX_GPS myUblox;
 8005c1a:	4805      	ldr	r0, [pc, #20]	; (8005c30 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8005c1c:	f7fc fb5a 	bl	80022d4 <_ZN13SFE_UBLOX_GPSC1Ev>
Adafruit_BME680 bme; // I2C
 8005c20:	4804      	ldr	r0, [pc, #16]	; (8005c34 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8005c22:	f7fc fb0d 	bl	8002240 <_ZN15Adafruit_BME680C1Ev>
}
 8005c26:	bf00      	nop
 8005c28:	3708      	adds	r7, #8
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bd80      	pop	{r7, pc}
 8005c2e:	bf00      	nop
 8005c30:	200003f8 	.word	0x200003f8
 8005c34:	20002878 	.word	0x20002878

08005c38 <_GLOBAL__sub_I_myUblox>:
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005c40:	2001      	movs	r0, #1
 8005c42:	f7ff ffdd 	bl	8005c00 <_Z41__static_initialization_and_destruction_0ii>
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8005c4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c58:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005c60:	bf00      	nop
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bc80      	pop	{r7}
 8005c66:	4770      	bx	lr

08005c68 <LL_APB1_GRP1_EnableClock>:
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b085      	sub	sp, #20
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8005c70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8005c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c84:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4013      	ands	r3, r2
 8005c8a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
}
 8005c8e:	bf00      	nop
 8005c90:	3714      	adds	r7, #20
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bc80      	pop	{r7}
 8005c96:	4770      	bx	lr

08005c98 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b08c      	sub	sp, #48	; 0x30
 8005c9c:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8005c9e:	1d3b      	adds	r3, r7, #4
 8005ca0:	222c      	movs	r2, #44	; 0x2c
 8005ca2:	2100      	movs	r1, #0
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f01f fecd 	bl	8025a44 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005caa:	4b22      	ldr	r3, [pc, #136]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cac:	4a22      	ldr	r2, [pc, #136]	; (8005d38 <MX_RTC_Init+0xa0>)
 8005cae:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8005cb0:	4b20      	ldr	r3, [pc, #128]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cb2:	221f      	movs	r2, #31
 8005cb4:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005cb6:	4b1f      	ldr	r3, [pc, #124]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cb8:	2200      	movs	r2, #0
 8005cba:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005cbc:	4b1d      	ldr	r3, [pc, #116]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8005cc2:	4b1c      	ldr	r3, [pc, #112]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005cc8:	4b1a      	ldr	r3, [pc, #104]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005cce:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8005cd0:	4b18      	ldr	r3, [pc, #96]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8005cd6:	4b17      	ldr	r3, [pc, #92]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cd8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005cdc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005cde:	4815      	ldr	r0, [pc, #84]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005ce0:	f006 fdbc 	bl	800c85c <HAL_RTC_Init>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d001      	beq.n	8005cee <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8005cea:	f7ff ff83 	bl	8005bf4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8005cee:	4811      	ldr	r0, [pc, #68]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005cf0:	f007 f896 	bl	800ce20 <HAL_RTCEx_SetSSRU_IT>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d001      	beq.n	8005cfe <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8005cfa:	f7ff ff7b 	bl	8005bf4 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8005cfe:	2300      	movs	r3, #0
 8005d00:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8005d02:	2300      	movs	r3, #0
 8005d04:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8005d06:	2300      	movs	r3, #0
 8005d08:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8005d0a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8005d0e:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8005d10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d14:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8005d16:	1d3b      	adds	r3, r7, #4
 8005d18:	2201      	movs	r2, #1
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4805      	ldr	r0, [pc, #20]	; (8005d34 <MX_RTC_Init+0x9c>)
 8005d1e:	f006 fe17 	bl	800c950 <HAL_RTC_SetAlarm_IT>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8005d28:	f7ff ff64 	bl	8005bf4 <Error_Handler>
  }

}
 8005d2c:	bf00      	nop
 8005d2e:	3730      	adds	r7, #48	; 0x30
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	200028fc 	.word	0x200028fc
 8005d38:	40002800 	.word	0x40002800

08005d3c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b090      	sub	sp, #64	; 0x40
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005d44:	f107 0308 	add.w	r3, r7, #8
 8005d48:	2238      	movs	r2, #56	; 0x38
 8005d4a:	2100      	movs	r1, #0
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f01f fe79 	bl	8025a44 <memset>
  if(rtcHandle->Instance==RTC)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a16      	ldr	r2, [pc, #88]	; (8005db0 <HAL_RTC_MspInit+0x74>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d125      	bne.n	8005da8 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005d5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d60:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005d62:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d66:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005d68:	f107 0308 	add.w	r3, r7, #8
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f006 fc5b 	bl	800c628 <HAL_RCCEx_PeriphCLKConfig>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8005d78:	f7ff ff3c 	bl	8005bf4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005d7c:	f7ff ff64 	bl	8005c48 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8005d80:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005d84:	f7ff ff70 	bl	8005c68 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8005d88:	2200      	movs	r2, #0
 8005d8a:	2100      	movs	r1, #0
 8005d8c:	2002      	movs	r0, #2
 8005d8e:	f002 fac4 	bl	800831a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8005d92:	2002      	movs	r0, #2
 8005d94:	f002 fadb 	bl	800834e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8005d98:	2200      	movs	r2, #0
 8005d9a:	2100      	movs	r1, #0
 8005d9c:	202a      	movs	r0, #42	; 0x2a
 8005d9e:	f002 fabc 	bl	800831a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8005da2:	202a      	movs	r0, #42	; 0x2a
 8005da4:	f002 fad3 	bl	800834e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8005da8:	bf00      	nop
 8005daa:	3740      	adds	r7, #64	; 0x40
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	40002800 	.word	0x40002800

08005db4 <LL_AHB2_GRP1_EnableClock>:
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8005dbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005dcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4013      	ands	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
}
 8005dda:	bf00      	nop
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bc80      	pop	{r7}
 8005de2:	4770      	bx	lr

08005de4 <LL_APB2_GRP1_EnableClock>:
{
 8005de4:	b480      	push	{r7}
 8005de6:	b085      	sub	sp, #20
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8005dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005df0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005df2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8005dfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e00:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4013      	ands	r3, r2
 8005e06:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005e08:	68fb      	ldr	r3, [r7, #12]
}
 8005e0a:	bf00      	nop
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bc80      	pop	{r7}
 8005e12:	4770      	bx	lr

08005e14 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8005e18:	4b1b      	ldr	r3, [pc, #108]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e1a:	4a1c      	ldr	r2, [pc, #112]	; (8005e8c <MX_SPI1_Init+0x78>)
 8005e1c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005e1e:	4b1a      	ldr	r3, [pc, #104]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005e24:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005e26:	4b18      	ldr	r3, [pc, #96]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e28:	2200      	movs	r2, #0
 8005e2a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005e2c:	4b16      	ldr	r3, [pc, #88]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e2e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005e32:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e34:	4b14      	ldr	r3, [pc, #80]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005e3a:	4b13      	ldr	r3, [pc, #76]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005e40:	4b11      	ldr	r3, [pc, #68]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e46:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8005e48:	4b0f      	ldr	r3, [pc, #60]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e4a:	2208      	movs	r2, #8
 8005e4c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005e4e:	4b0e      	ldr	r3, [pc, #56]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005e54:	4b0c      	ldr	r3, [pc, #48]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e56:	2200      	movs	r2, #0
 8005e58:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e5a:	4b0b      	ldr	r3, [pc, #44]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8005e60:	4b09      	ldr	r3, [pc, #36]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e62:	2207      	movs	r2, #7
 8005e64:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005e66:	4b08      	ldr	r3, [pc, #32]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005e6c:	4b06      	ldr	r3, [pc, #24]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e6e:	2208      	movs	r2, #8
 8005e70:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005e72:	4805      	ldr	r0, [pc, #20]	; (8005e88 <MX_SPI1_Init+0x74>)
 8005e74:	f007 f862 	bl	800cf3c <HAL_SPI_Init>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8005e7e:	f7ff feb9 	bl	8005bf4 <Error_Handler>
  }

}
 8005e82:	bf00      	nop
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	20002934 	.word	0x20002934
 8005e8c:	40013000 	.word	0x40013000

08005e90 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b088      	sub	sp, #32
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e98:	f107 030c 	add.w	r3, r7, #12
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	601a      	str	r2, [r3, #0]
 8005ea0:	605a      	str	r2, [r3, #4]
 8005ea2:	609a      	str	r2, [r3, #8]
 8005ea4:	60da      	str	r2, [r3, #12]
 8005ea6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a0f      	ldr	r2, [pc, #60]	; (8005eec <HAL_SPI_MspInit+0x5c>)
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d118      	bne.n	8005ee4 <HAL_SPI_MspInit+0x54>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005eb2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005eb6:	f7ff ff95 	bl	8005de4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005eba:	2001      	movs	r0, #1
 8005ebc:	f7ff ff7a 	bl	8005db4 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA12     ------> SPI1_MOSI
    PA11     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_5;
 8005ec0:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8005ec4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005ed2:	2305      	movs	r3, #5
 8005ed4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ed6:	f107 030c 	add.w	r3, r7, #12
 8005eda:	4619      	mov	r1, r3
 8005edc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ee0:	f002 feb0 	bl	8008c44 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8005ee4:	bf00      	nop
 8005ee6:	3720      	adds	r7, #32
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	40013000 	.word	0x40013000

08005ef0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005ef4:	bf00      	nop
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bc80      	pop	{r7}
 8005efa:	4770      	bx	lr

08005efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005efc:	b480      	push	{r7}
 8005efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005f00:	e7fe      	b.n	8005f00 <NMI_Handler+0x4>

08005f02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005f02:	b480      	push	{r7}
 8005f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005f06:	e7fe      	b.n	8005f06 <HardFault_Handler+0x4>

08005f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005f0c:	e7fe      	b.n	8005f0c <MemManage_Handler+0x4>

08005f0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005f0e:	b480      	push	{r7}
 8005f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005f12:	e7fe      	b.n	8005f12 <BusFault_Handler+0x4>

08005f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005f14:	b480      	push	{r7}
 8005f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005f18:	e7fe      	b.n	8005f18 <UsageFault_Handler+0x4>

08005f1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005f1a:	b480      	push	{r7}
 8005f1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005f1e:	bf00      	nop
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bc80      	pop	{r7}
 8005f24:	4770      	bx	lr

08005f26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005f26:	b480      	push	{r7}
 8005f28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005f2a:	bf00      	nop
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bc80      	pop	{r7}
 8005f30:	4770      	bx	lr

08005f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005f32:	b480      	push	{r7}
 8005f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005f36:	bf00      	nop
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bc80      	pop	{r7}
 8005f3c:	4770      	bx	lr
	...

08005f40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8005f44:	4b0b      	ldr	r3, [pc, #44]	; (8005f74 <SysTick_Handler+0x34>)
 8005f46:	881b      	ldrh	r3, [r3, #0]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d005      	beq.n	8005f58 <SysTick_Handler+0x18>
		Timer1--;
 8005f4c:	4b09      	ldr	r3, [pc, #36]	; (8005f74 <SysTick_Handler+0x34>)
 8005f4e:	881b      	ldrh	r3, [r3, #0]
 8005f50:	3b01      	subs	r3, #1
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	4b07      	ldr	r3, [pc, #28]	; (8005f74 <SysTick_Handler+0x34>)
 8005f56:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8005f58:	4b07      	ldr	r3, [pc, #28]	; (8005f78 <SysTick_Handler+0x38>)
 8005f5a:	881b      	ldrh	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d005      	beq.n	8005f6c <SysTick_Handler+0x2c>
		Timer2--;
 8005f60:	4b05      	ldr	r3, [pc, #20]	; (8005f78 <SysTick_Handler+0x38>)
 8005f62:	881b      	ldrh	r3, [r3, #0]
 8005f64:	3b01      	subs	r3, #1
 8005f66:	b29a      	uxth	r2, r3
 8005f68:	4b03      	ldr	r3, [pc, #12]	; (8005f78 <SysTick_Handler+0x38>)
 8005f6a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f6c:	f001 f914 	bl	8007198 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f70:	bf00      	nop
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	200002e4 	.word	0x200002e4
 8005f78:	200002e6 	.word	0x200002e6

08005f7c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8005f80:	4803      	ldr	r0, [pc, #12]	; (8005f90 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x14>)
 8005f82:	f006 ff89 	bl	800ce98 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
  	  HAL_SYSTICK_IRQHandler();
 8005f86:	f002 f9fe 	bl	8008386 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8005f8a:	bf00      	nop
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	200028fc 	.word	0x200028fc

08005f94 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI Line 0 Interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005f98:	2001      	movs	r0, #1
 8005f9a:	f003 f8b1 	bl	8009100 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005f9e:	bf00      	nop
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8005fa6:	2002      	movs	r0, #2
 8005fa8:	f003 f8aa 	bl	8009100 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005fac:	bf00      	nop
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8005fb4:	4802      	ldr	r0, [pc, #8]	; (8005fc0 <DMA1_Channel1_IRQHandler+0x10>)
 8005fb6:	f002 fc6d 	bl	8008894 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005fba:	bf00      	nop
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	20000338 	.word	0x20000338

08005fc4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8005fc8:	4802      	ldr	r0, [pc, #8]	; (8005fd4 <DMA1_Channel2_IRQHandler+0x10>)
 8005fca:	f002 fc63 	bl	8008894 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005fce:	bf00      	nop
 8005fd0:	bd80      	pop	{r7, pc}
 8005fd2:	bf00      	nop
 8005fd4:	20000398 	.word	0x20000398

08005fd8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005fdc:	4802      	ldr	r0, [pc, #8]	; (8005fe8 <DMA1_Channel5_IRQHandler+0x10>)
 8005fde:	f002 fc59 	bl	8008894 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8005fe2:	bf00      	nop
 8005fe4:	bd80      	pop	{r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	20002a8c 	.word	0x20002a8c

08005fec <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 Event Interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005ff0:	4802      	ldr	r0, [pc, #8]	; (8005ffc <I2C1_EV_IRQHandler+0x10>)
 8005ff2:	f003 fc29 	bl	8009848 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005ff6:	bf00      	nop
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	200002ec 	.word	0x200002ec

08006000 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 Error Interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8006004:	4802      	ldr	r0, [pc, #8]	; (8006010 <I2C1_ER_IRQHandler+0x10>)
 8006006:	f003 fc39 	bl	800987c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800600a:	bf00      	nop
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	200002ec 	.word	0x200002ec

08006014 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006018:	4802      	ldr	r0, [pc, #8]	; (8006024 <USART2_IRQHandler+0x10>)
 800601a:	f008 fe65 	bl	800ece8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800601e:	bf00      	nop
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	200029fc 	.word	0x200029fc

08006028 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800602c:	4802      	ldr	r0, [pc, #8]	; (8006038 <RTC_Alarm_IRQHandler+0x10>)
 800602e:	f006 fde3 	bl	800cbf8 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8006032:	bf00      	nop
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	200028fc 	.word	0x200028fc

0800603c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8006040:	4802      	ldr	r0, [pc, #8]	; (800604c <SUBGHZ_Radio_IRQHandler+0x10>)
 8006042:	f008 f929 	bl	800e298 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8006046:	bf00      	nop
 8006048:	bd80      	pop	{r7, pc}
 800604a:	bf00      	nop
 800604c:	20002998 	.word	0x20002998

08006050 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8006058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800605c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800605e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4313      	orrs	r3, r2
 8006066:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8006068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800606c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4013      	ands	r3, r2
 8006072:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006074:	68fb      	ldr	r3, [r7, #12]
}
 8006076:	bf00      	nop
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	bc80      	pop	{r7}
 800607e:	4770      	bx	lr

08006080 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8006084:	4b06      	ldr	r3, [pc, #24]	; (80060a0 <MX_SUBGHZ_Init+0x20>)
 8006086:	2208      	movs	r2, #8
 8006088:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 800608a:	4805      	ldr	r0, [pc, #20]	; (80060a0 <MX_SUBGHZ_Init+0x20>)
 800608c:	f007 fe88 	bl	800dda0 <HAL_SUBGHZ_Init>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8006096:	f7ff fdad 	bl	8005bf4 <Error_Handler>
  }

}
 800609a:	bf00      	nop
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	20002998 	.word	0x20002998

080060a4 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 80060ac:	2001      	movs	r0, #1
 80060ae:	f7ff ffcf 	bl	8006050 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 80060b2:	2200      	movs	r2, #0
 80060b4:	2100      	movs	r1, #0
 80060b6:	2032      	movs	r0, #50	; 0x32
 80060b8:	f002 f92f 	bl	800831a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80060bc:	2032      	movs	r0, #50	; 0x32
 80060be:	f002 f946 	bl	800834e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80060c2:	bf00      	nop
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <LL_RCC_SetClkAfterWakeFromStop>:
{
 80060ca:	b480      	push	{r7}
 80060cc:	b083      	sub	sp, #12
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80060d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80060dc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	608b      	str	r3, [r1, #8]
}
 80060e6:	bf00      	nop
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bc80      	pop	{r7}
 80060ee:	4770      	bx	lr

080060f0 <LL_AHB2_GRP1_EnableClock>:
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80060f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80060fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4313      	orrs	r3, r2
 8006106:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006108:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800610c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4013      	ands	r3, r2
 8006112:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006114:	68fb      	ldr	r3, [r7, #12]
}
 8006116:	bf00      	nop
 8006118:	3714      	adds	r7, #20
 800611a:	46bd      	mov	sp, r7
 800611c:	bc80      	pop	{r7}
 800611e:	4770      	bx	lr

08006120 <LL_AHB2_GRP1_DisableClock>:
{
 8006120:	b480      	push	{r7}
 8006122:	b083      	sub	sp, #12
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8006128:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800612c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	43db      	mvns	r3, r3
 8006132:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006136:	4013      	ands	r3, r2
 8006138:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 800613a:	bf00      	nop
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	bc80      	pop	{r7}
 8006142:	4770      	bx	lr

08006144 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8006144:	b480      	push	{r7}
 8006146:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8006148:	4b02      	ldr	r3, [pc, #8]	; (8006154 <LL_FLASH_GetUDN+0x10>)
 800614a:	681b      	ldr	r3, [r3, #0]
}
 800614c:	4618      	mov	r0, r3
 800614e:	46bd      	mov	sp, r7
 8006150:	bc80      	pop	{r7}
 8006152:	4770      	bx	lr
 8006154:	1fff7580 	.word	0x1fff7580

08006158 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8006158:	b480      	push	{r7}
 800615a:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800615c:	4b03      	ldr	r3, [pc, #12]	; (800616c <LL_FLASH_GetDeviceID+0x14>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	b2db      	uxtb	r3, r3
}
 8006162:	4618      	mov	r0, r3
 8006164:	46bd      	mov	sp, r7
 8006166:	bc80      	pop	{r7}
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	1fff7584 	.word	0x1fff7584

08006170 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8006170:	b480      	push	{r7}
 8006172:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8006174:	4b03      	ldr	r3, [pc, #12]	; (8006184 <LL_FLASH_GetSTCompanyID+0x14>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	0a1b      	lsrs	r3, r3, #8
}
 800617a:	4618      	mov	r0, r3
 800617c:	46bd      	mov	sp, r7
 800617e:	bc80      	pop	{r7}
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	1fff7584 	.word	0x1fff7584

08006188 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */
  printf( "... SystemApp_Init() ... \n" );
 800618c:	4811      	ldr	r0, [pc, #68]	; (80061d4 <SystemApp_Init+0x4c>)
 800618e:	f01f fce7 	bl	8025b60 <puts>

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8006192:	2000      	movs	r0, #0
 8006194:	f7ff ff99 	bl	80060ca <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8006198:	f01e fe8a 	bl	8024eb0 <UTIL_TIMER_Init>

  Gpio_PreInit();
 800619c:	f000 f924 	bl	80063e8 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 80061a0:	f000 f9d1 	bl	8006546 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80061a4:	f01f f914 	bl	80253d0 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80061a8:	480b      	ldr	r0, [pc, #44]	; (80061d8 <SystemApp_Init+0x50>)
 80061aa:	f01f f9ad 	bl	8025508 <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80061ae:	2002      	movs	r0, #2
 80061b0:	f01f f9b8 	bl	8025524 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 80061b4:	f7fe f9b2 	bl	800451c <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 80061b8:	f000 fa12 	bl	80065e0 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80061bc:	f01e f9e6 	bl	802458c <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80061c0:	2101      	movs	r1, #1
 80061c2:	2001      	movs	r0, #1
 80061c4:	f01e fa22 	bl	802460c <UTIL_LPM_SetOffMode>
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
#elif !defined (LOW_POWER_DISABLE)
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */
  printf( "... ENDE ... SystemApp_Init() ... \n" );
 80061c8:	4804      	ldr	r0, [pc, #16]	; (80061dc <SystemApp_Init+0x54>)
 80061ca:	f01f fcc9 	bl	8025b60 <puts>

  /* USER CODE END SystemApp_Init_2 */
}
 80061ce:	bf00      	nop
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	08027114 	.word	0x08027114
 80061d8:	080063a9 	.word	0x080063a9
 80061dc:	08027130 	.word	0x08027130

080061e0 <GetBatteryLevel>:

  /* USER CODE END UTIL_SEQ_Idle_2 */
}

uint8_t GetBatteryLevel(void)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 80061e6:	2300      	movs	r3, #0
 80061e8:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 80061ea:	f7fe fa1f 	bl	800462c <SYS_GetBatteryLevel>
 80061ee:	4603      	mov	r3, r0
 80061f0:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 80061f2:	88bb      	ldrh	r3, [r7, #4]
 80061f4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d902      	bls.n	8006202 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 80061fc:	23fe      	movs	r3, #254	; 0xfe
 80061fe:	71fb      	strb	r3, [r7, #7]
 8006200:	e014      	b.n	800622c <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8006202:	88bb      	ldrh	r3, [r7, #4]
 8006204:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8006208:	d202      	bcs.n	8006210 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 800620a:	2300      	movs	r3, #0
 800620c:	71fb      	strb	r3, [r7, #7]
 800620e:	e00d      	b.n	800622c <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8006210:	88bb      	ldrh	r3, [r7, #4]
 8006212:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8006216:	461a      	mov	r2, r3
 8006218:	4613      	mov	r3, r2
 800621a:	01db      	lsls	r3, r3, #7
 800621c:	1a9b      	subs	r3, r3, r2
 800621e:	005b      	lsls	r3, r3, #1
 8006220:	461a      	mov	r2, r3
 8006222:	4b09      	ldr	r3, [pc, #36]	; (8006248 <GetBatteryLevel+0x68>)
 8006224:	fba3 2302 	umull	r2, r3, r3, r2
 8006228:	09db      	lsrs	r3, r3, #7
 800622a:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 800622c:	79fb      	ldrb	r3, [r7, #7]
 800622e:	9300      	str	r3, [sp, #0]
 8006230:	4b06      	ldr	r3, [pc, #24]	; (800624c <GetBatteryLevel+0x6c>)
 8006232:	2201      	movs	r2, #1
 8006234:	2100      	movs	r1, #0
 8006236:	2002      	movs	r0, #2
 8006238:	f01f f8e6 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 800623c:	79fb      	ldrb	r3, [r7, #7]
}
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}
 8006246:	bf00      	nop
 8006248:	1b4e81b5 	.word	0x1b4e81b5
 800624c:	08027154 	.word	0x08027154

08006250 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8006256:	2300      	movs	r3, #0
 8006258:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 800625a:	f7fe f96d 	bl	8004538 <SYS_GetTemperatureLevel>
 800625e:	4603      	mov	r3, r0
 8006260:	2b00      	cmp	r3, #0
 8006262:	da00      	bge.n	8006266 <GetTemperatureLevel+0x16>
 8006264:	33ff      	adds	r3, #255	; 0xff
 8006266:	121b      	asrs	r3, r3, #8
 8006268:	b21b      	sxth	r3, r3
 800626a:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 800626c:	88fb      	ldrh	r3, [r7, #6]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8006276:	b590      	push	{r4, r7, lr}
 8006278:	b087      	sub	sp, #28
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 800627e:	2300      	movs	r3, #0
 8006280:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8006282:	f7ff ff5f 	bl	8006144 <LL_FLASH_GetUDN>
 8006286:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800628e:	d138      	bne.n	8006302 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8006290:	f000 ff94 	bl	80071bc <HAL_GetUIDw0>
 8006294:	4604      	mov	r4, r0
 8006296:	f000 ffa5 	bl	80071e4 <HAL_GetUIDw2>
 800629a:	4603      	mov	r3, r0
 800629c:	4423      	add	r3, r4
 800629e:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 80062a0:	f000 ff96 	bl	80071d0 <HAL_GetUIDw1>
 80062a4:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	0e1a      	lsrs	r2, r3, #24
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	3307      	adds	r3, #7
 80062ae:	b2d2      	uxtb	r2, r2
 80062b0:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	0c1a      	lsrs	r2, r3, #16
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	3306      	adds	r3, #6
 80062ba:	b2d2      	uxtb	r2, r2
 80062bc:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	0a1a      	lsrs	r2, r3, #8
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	3305      	adds	r3, #5
 80062c6:	b2d2      	uxtb	r2, r2
 80062c8:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	3304      	adds	r3, #4
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	b2d2      	uxtb	r2, r2
 80062d2:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	0e1a      	lsrs	r2, r3, #24
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	3303      	adds	r3, #3
 80062dc:	b2d2      	uxtb	r2, r2
 80062de:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	0c1a      	lsrs	r2, r3, #16
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	3302      	adds	r3, #2
 80062e8:	b2d2      	uxtb	r2, r2
 80062ea:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	0a1a      	lsrs	r2, r3, #8
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	3301      	adds	r3, #1
 80062f4:	b2d2      	uxtb	r2, r2
 80062f6:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	b2da      	uxtb	r2, r3
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8006300:	e031      	b.n	8006366 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	3307      	adds	r3, #7
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	b2d2      	uxtb	r2, r2
 800630a:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	0a1a      	lsrs	r2, r3, #8
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	3306      	adds	r3, #6
 8006314:	b2d2      	uxtb	r2, r2
 8006316:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	0c1a      	lsrs	r2, r3, #16
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	3305      	adds	r3, #5
 8006320:	b2d2      	uxtb	r2, r2
 8006322:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	0e1a      	lsrs	r2, r3, #24
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	3304      	adds	r3, #4
 800632c:	b2d2      	uxtb	r2, r2
 800632e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8006330:	f7ff ff12 	bl	8006158 <LL_FLASH_GetDeviceID>
 8006334:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	3303      	adds	r3, #3
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	b2d2      	uxtb	r2, r2
 800633e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8006340:	f7ff ff16 	bl	8006170 <LL_FLASH_GetSTCompanyID>
 8006344:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	3302      	adds	r3, #2
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	b2d2      	uxtb	r2, r2
 800634e:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	0a1a      	lsrs	r2, r3, #8
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	3301      	adds	r3, #1
 8006358:	b2d2      	uxtb	r2, r2
 800635a:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	0c1b      	lsrs	r3, r3, #16
 8006360:	b2da      	uxtb	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	701a      	strb	r2, [r3, #0]
}
 8006366:	bf00      	nop
 8006368:	371c      	adds	r7, #28
 800636a:	46bd      	mov	sp, r7
 800636c:	bd90      	pop	{r4, r7, pc}

0800636e <GetDevAddr>:

uint32_t GetDevAddr(void)
{
 800636e:	b590      	push	{r4, r7, lr}
 8006370:	b083      	sub	sp, #12
 8006372:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8006374:	2300      	movs	r3, #0
 8006376:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8006378:	f7ff fee4 	bl	8006144 <LL_FLASH_GetUDN>
 800637c:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006384:	d10b      	bne.n	800639e <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8006386:	f000 ff19 	bl	80071bc <HAL_GetUIDw0>
 800638a:	4604      	mov	r4, r0
 800638c:	f000 ff20 	bl	80071d0 <HAL_GetUIDw1>
 8006390:	4603      	mov	r3, r0
 8006392:	405c      	eors	r4, r3
 8006394:	f000 ff26 	bl	80071e4 <HAL_GetUIDw2>
 8006398:	4603      	mov	r3, r0
 800639a:	4063      	eors	r3, r4
 800639c:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 800639e:	687b      	ldr	r3, [r7, #4]

}
 80063a0:	4618      	mov	r0, r3
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd90      	pop	{r4, r7, pc}

080063a8 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b086      	sub	sp, #24
 80063ac:	af02      	add	r7, sp, #8
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80063b2:	f107 0308 	add.w	r3, r7, #8
 80063b6:	4618      	mov	r0, r3
 80063b8:	f01e fa32 	bl	8024820 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80063c2:	9200      	str	r2, [sp, #0]
 80063c4:	4a07      	ldr	r2, [pc, #28]	; (80063e4 <TimestampNow+0x3c>)
 80063c6:	2110      	movs	r1, #16
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 f871 	bl	80064b0 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f7f9 fed6 	bl	8000180 <strlen>
 80063d4:	4603      	mov	r3, r0
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 80063dc:	bf00      	nop
 80063de:	3710      	adds	r7, #16
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	08027160 	.word	0x08027160

080063e8 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b086      	sub	sp, #24
 80063ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 80063ee:	4824      	ldr	r0, [pc, #144]	; (8006480 <Gpio_PreInit+0x98>)
 80063f0:	f01f fbb6 	bl	8025b60 <puts>

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063f4:	1d3b      	adds	r3, r7, #4
 80063f6:	2200      	movs	r2, #0
 80063f8:	601a      	str	r2, [r3, #0]
 80063fa:	605a      	str	r2, [r3, #4]
 80063fc:	609a      	str	r2, [r3, #8]
 80063fe:	60da      	str	r2, [r3, #12]
 8006400:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006402:	2001      	movs	r0, #1
 8006404:	f7ff fe74 	bl	80060f0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006408:	2002      	movs	r0, #2
 800640a:	f7ff fe71 	bl	80060f0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800640e:	2004      	movs	r0, #4
 8006410:	f7ff fe6e 	bl	80060f0 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006414:	2080      	movs	r0, #128	; 0x80
 8006416:	f7ff fe6b 	bl	80060f0 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800641a:	2303      	movs	r3, #3
 800641c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800641e:	2300      	movs	r3, #0
 8006420:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8006422:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8006426:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006428:	1d3b      	adds	r3, r7, #4
 800642a:	4619      	mov	r1, r3
 800642c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006430:	f002 fc08 	bl	8008c44 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8006434:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006438:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800643a:	1d3b      	adds	r3, r7, #4
 800643c:	4619      	mov	r1, r3
 800643e:	4811      	ldr	r0, [pc, #68]	; (8006484 <Gpio_PreInit+0x9c>)
 8006440:	f002 fc00 	bl	8008c44 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006444:	1d3b      	adds	r3, r7, #4
 8006446:	4619      	mov	r1, r3
 8006448:	480f      	ldr	r0, [pc, #60]	; (8006488 <Gpio_PreInit+0xa0>)
 800644a:	f002 fbfb 	bl	8008c44 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800644e:	1d3b      	adds	r3, r7, #4
 8006450:	4619      	mov	r1, r3
 8006452:	480e      	ldr	r0, [pc, #56]	; (800648c <Gpio_PreInit+0xa4>)
 8006454:	f002 fbf6 	bl	8008c44 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8006458:	2001      	movs	r0, #1
 800645a:	f7ff fe61 	bl	8006120 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 800645e:	2002      	movs	r0, #2
 8006460:	f7ff fe5e 	bl	8006120 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8006464:	2004      	movs	r0, #4
 8006466:	f7ff fe5b 	bl	8006120 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 800646a:	2080      	movs	r0, #128	; 0x80
 800646c:	f7ff fe58 	bl	8006120 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */
  printf( "... ENDE ... Gpio_PreInit() ... \n" );
 8006470:	4803      	ldr	r0, [pc, #12]	; (8006480 <Gpio_PreInit+0x98>)
 8006472:	f01f fb75 	bl	8025b60 <puts>

  /* USER CODE END Gpio_PreInit_2 */
}
 8006476:	bf00      	nop
 8006478:	3718      	adds	r7, #24
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}
 800647e:	bf00      	nop
 8006480:	0802716c 	.word	0x0802716c
 8006484:	48000400 	.word	0x48000400
 8006488:	48000800 	.word	0x48000800
 800648c:	48001c00 	.word	0x48001c00

08006490 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8006494:	2101      	movs	r1, #1
 8006496:	2002      	movs	r0, #2
 8006498:	f01e f888 	bl	80245ac <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 800649c:	bf00      	nop
 800649e:	bd80      	pop	{r7, pc}

080064a0 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80064a4:	2100      	movs	r1, #0
 80064a6:	2002      	movs	r0, #2
 80064a8:	f01e f880 	bl	80245ac <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80064ac:	bf00      	nop
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80064b0:	b40c      	push	{r2, r3}
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b084      	sub	sp, #16
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
 80064ba:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80064bc:	f107 031c 	add.w	r3, r7, #28
 80064c0:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80064c2:	6839      	ldr	r1, [r7, #0]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	69ba      	ldr	r2, [r7, #24]
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f01e fb15 	bl	8024af8 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80064ce:	bf00      	nop
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80064d8:	b002      	add	sp, #8
 80064da:	4770      	bx	lr

080064dc <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80064e4:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	370c      	adds	r7, #12
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bc80      	pop	{r7}
 80064ee:	4770      	bx	lr

080064f0 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 80064f4:	f000 fa74 	bl	80069e0 <TIMER_IF_GetTimerValue>
 80064f8:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	bd80      	pop	{r7, pc}

080064fe <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b082      	sub	sp, #8
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4618      	mov	r0, r3
 800650a:	f000 fade 	bl	8006aca <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800650e:	bf00      	nop
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}

08006516 <LL_AHB2_GRP1_EnableClock>:
{
 8006516:	b480      	push	{r7}
 8006518:	b085      	sub	sp, #20
 800651a:	af00      	add	r7, sp, #0
 800651c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800651e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006522:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006524:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4313      	orrs	r3, r2
 800652c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800652e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006532:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4013      	ands	r3, r2
 8006538:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800653a:	68fb      	ldr	r3, [r7, #12]
}
 800653c:	bf00      	nop
 800653e:	3714      	adds	r7, #20
 8006540:	46bd      	mov	sp, r7
 8006542:	bc80      	pop	{r7}
 8006544:	4770      	bx	lr

08006546 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b086      	sub	sp, #24
 800654a:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode();

#elif defined (DEBUGGER_ON) && (DEBUGGER_ON == 0) /* DEBUGGER_OFF */
  /* Put the debugger pin PA13 and P14 in analog for LowPower*/
  /* The 4 debug lines above are simply not set in this case */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800654c:	1d3b      	adds	r3, r7, #4
 800654e:	2200      	movs	r2, #0
 8006550:	601a      	str	r2, [r3, #0]
 8006552:	605a      	str	r2, [r3, #4]
 8006554:	609a      	str	r2, [r3, #8]
 8006556:	60da      	str	r2, [r3, #12]
 8006558:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 800655a:	2303      	movs	r3, #3
 800655c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 800655e:	2300      	movs	r3, #0
 8006560:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8006562:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8006566:	607b      	str	r3, [r7, #4]
  /* make sure clock is enabled before setting the pins with HAL_GPIO_Init() */
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8006568:	2001      	movs	r0, #1
 800656a:	f7ff ffd4 	bl	8006516 <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800656e:	1d3b      	adds	r3, r7, #4
 8006570:	4619      	mov	r1, r3
 8006572:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006576:	f002 fb65 	bl	8008c44 <HAL_GPIO_Init>

  HAL_DBGMCU_DisableDBGSleepMode();
 800657a:	f000 fe3d 	bl	80071f8 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 800657e:	f000 fe41 	bl	8007204 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 8006582:	f000 fe45 	bl	8007210 <HAL_DBGMCU_DisableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8006586:	bf00      	nop
 8006588:	3718      	adds	r7, #24
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
	...

08006590 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8006598:	4b0c      	ldr	r3, [pc, #48]	; (80065cc <EnvSensors_Read+0x3c>)
 800659a:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 800659c:	4b0c      	ldr	r3, [pc, #48]	; (80065d0 <EnvSensors_Read+0x40>)
 800659e:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80065a0:	4b0c      	ldr	r3, [pc, #48]	; (80065d4 <EnvSensors_Read+0x44>)
 80065a2:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	697a      	ldr	r2, [r7, #20]
 80065a8:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a07      	ldr	r2, [pc, #28]	; (80065d8 <EnvSensors_Read+0x48>)
 80065ba:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	4a07      	ldr	r2, [pc, #28]	; (80065dc <EnvSensors_Read+0x4c>)
 80065c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 80065c2:	bf00      	nop
 80065c4:	371c      	adds	r7, #28
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bc80      	pop	{r7}
 80065ca:	4770      	bx	lr
 80065cc:	42480000 	.word	0x42480000
 80065d0:	41900000 	.word	0x41900000
 80065d4:	447a0000 	.word	0x447a0000
 80065d8:	003e090d 	.word	0x003e090d
 80065dc:	000503ab 	.word	0x000503ab

080065e0 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 80065e0:	b480      	push	{r7}
 80065e2:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 80065e4:	bf00      	nop
 80065e6:	46bd      	mov	sp, r7
 80065e8:	bc80      	pop	{r7}
 80065ea:	4770      	bx	lr

080065ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80065ec:	b480      	push	{r7}
 80065ee:	af00      	add	r7, sp, #0
	return 1;
 80065f0:	2301      	movs	r3, #1
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bc80      	pop	{r7}
 80065f8:	4770      	bx	lr

080065fa <_kill>:

int _kill(int pid, int sig)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b082      	sub	sp, #8
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
 8006602:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006604:	f01f f9f4 	bl	80259f0 <__errno>
 8006608:	4603      	mov	r3, r0
 800660a:	2216      	movs	r2, #22
 800660c:	601a      	str	r2, [r3, #0]
	return -1;
 800660e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006612:	4618      	mov	r0, r3
 8006614:	3708      	adds	r7, #8
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}

0800661a <_exit>:

void _exit (int status)
{
 800661a:	b580      	push	{r7, lr}
 800661c:	b082      	sub	sp, #8
 800661e:	af00      	add	r7, sp, #0
 8006620:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006622:	f04f 31ff 	mov.w	r1, #4294967295
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f7ff ffe7 	bl	80065fa <_kill>
	while (1) {}		/* Make sure we hang here */
 800662c:	e7fe      	b.n	800662c <_exit+0x12>

0800662e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800662e:	b580      	push	{r7, lr}
 8006630:	b086      	sub	sp, #24
 8006632:	af00      	add	r7, sp, #0
 8006634:	60f8      	str	r0, [r7, #12]
 8006636:	60b9      	str	r1, [r7, #8]
 8006638:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800663a:	2300      	movs	r3, #0
 800663c:	617b      	str	r3, [r7, #20]
 800663e:	e00a      	b.n	8006656 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006640:	f3af 8000 	nop.w
 8006644:	4601      	mov	r1, r0
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	1c5a      	adds	r2, r3, #1
 800664a:	60ba      	str	r2, [r7, #8]
 800664c:	b2ca      	uxtb	r2, r1
 800664e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	3301      	adds	r3, #1
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	429a      	cmp	r2, r3
 800665c:	dbf0      	blt.n	8006640 <_read+0x12>
	}

return len;
 800665e:	687b      	ldr	r3, [r7, #4]
}
 8006660:	4618      	mov	r0, r3
 8006662:	3718      	adds	r7, #24
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006674:	2300      	movs	r3, #0
 8006676:	617b      	str	r3, [r7, #20]
 8006678:	e009      	b.n	800668e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	1c5a      	adds	r2, r3, #1
 800667e:	60ba      	str	r2, [r7, #8]
 8006680:	781b      	ldrb	r3, [r3, #0]
 8006682:	4618      	mov	r0, r3
 8006684:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006688:	697b      	ldr	r3, [r7, #20]
 800668a:	3301      	adds	r3, #1
 800668c:	617b      	str	r3, [r7, #20]
 800668e:	697a      	ldr	r2, [r7, #20]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	429a      	cmp	r2, r3
 8006694:	dbf1      	blt.n	800667a <_write+0x12>
	}
	return len;
 8006696:	687b      	ldr	r3, [r7, #4]
}
 8006698:	4618      	mov	r0, r3
 800669a:	3718      	adds	r7, #24
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <_close>:

int _close(int file)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
	return -1;
 80066a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bc80      	pop	{r7}
 80066b4:	4770      	bx	lr

080066b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b083      	sub	sp, #12
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
 80066be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80066c6:	605a      	str	r2, [r3, #4]
	return 0;
 80066c8:	2300      	movs	r3, #0
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	370c      	adds	r7, #12
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bc80      	pop	{r7}
 80066d2:	4770      	bx	lr

080066d4 <_isatty>:

int _isatty(int file)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b083      	sub	sp, #12
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
	return 1;
 80066dc:	2301      	movs	r3, #1
}
 80066de:	4618      	mov	r0, r3
 80066e0:	370c      	adds	r7, #12
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bc80      	pop	{r7}
 80066e6:	4770      	bx	lr

080066e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b085      	sub	sp, #20
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	607a      	str	r2, [r7, #4]
	return 0;
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bc80      	pop	{r7}
 80066fe:	4770      	bx	lr

08006700 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006708:	4a14      	ldr	r2, [pc, #80]	; (800675c <_sbrk+0x5c>)
 800670a:	4b15      	ldr	r3, [pc, #84]	; (8006760 <_sbrk+0x60>)
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006714:	4b13      	ldr	r3, [pc, #76]	; (8006764 <_sbrk+0x64>)
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d102      	bne.n	8006722 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800671c:	4b11      	ldr	r3, [pc, #68]	; (8006764 <_sbrk+0x64>)
 800671e:	4a12      	ldr	r2, [pc, #72]	; (8006768 <_sbrk+0x68>)
 8006720:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006722:	4b10      	ldr	r3, [pc, #64]	; (8006764 <_sbrk+0x64>)
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4413      	add	r3, r2
 800672a:	693a      	ldr	r2, [r7, #16]
 800672c:	429a      	cmp	r2, r3
 800672e:	d207      	bcs.n	8006740 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006730:	f01f f95e 	bl	80259f0 <__errno>
 8006734:	4603      	mov	r3, r0
 8006736:	220c      	movs	r2, #12
 8006738:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800673a:	f04f 33ff 	mov.w	r3, #4294967295
 800673e:	e009      	b.n	8006754 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006740:	4b08      	ldr	r3, [pc, #32]	; (8006764 <_sbrk+0x64>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006746:	4b07      	ldr	r3, [pc, #28]	; (8006764 <_sbrk+0x64>)
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4413      	add	r3, r2
 800674e:	4a05      	ldr	r2, [pc, #20]	; (8006764 <_sbrk+0x64>)
 8006750:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006752:	68fb      	ldr	r3, [r7, #12]
}
 8006754:	4618      	mov	r0, r3
 8006756:	3718      	adds	r7, #24
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	20008000 	.word	0x20008000
 8006760:	00000800 	.word	0x00000800
 8006764:	200029a4 	.word	0x200029a4
 8006768:	20004210 	.word	0x20004210

0800676c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800676c:	b480      	push	{r7}
 800676e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8006770:	bf00      	nop
 8006772:	46bd      	mov	sp, r7
 8006774:	bc80      	pop	{r7}
 8006776:	4770      	bx	lr

08006778 <LL_APB2_GRP1_EnableClock>:
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006780:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006784:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006786:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4313      	orrs	r3, r2
 800678e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006790:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006794:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	4013      	ands	r3, r2
 800679a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800679c:	68fb      	ldr	r3, [r7, #12]
}
 800679e:	bf00      	nop
 80067a0:	3714      	adds	r7, #20
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bc80      	pop	{r7}
 80067a6:	4770      	bx	lr

080067a8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b088      	sub	sp, #32
 80067ac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80067ae:	f107 0310 	add.w	r3, r7, #16
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]
 80067b6:	605a      	str	r2, [r3, #4]
 80067b8:	609a      	str	r2, [r3, #8]
 80067ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80067bc:	1d3b      	adds	r3, r7, #4
 80067be:	2200      	movs	r2, #0
 80067c0:	601a      	str	r2, [r3, #0]
 80067c2:	605a      	str	r2, [r3, #4]
 80067c4:	609a      	str	r2, [r3, #8]

  htim1.Instance = TIM1;
 80067c6:	4b20      	ldr	r3, [pc, #128]	; (8006848 <MX_TIM1_Init+0xa0>)
 80067c8:	4a20      	ldr	r2, [pc, #128]	; (800684c <MX_TIM1_Init+0xa4>)
 80067ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80067cc:	4b1e      	ldr	r3, [pc, #120]	; (8006848 <MX_TIM1_Init+0xa0>)
 80067ce:	2200      	movs	r2, #0
 80067d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067d2:	4b1d      	ldr	r3, [pc, #116]	; (8006848 <MX_TIM1_Init+0xa0>)
 80067d4:	2200      	movs	r2, #0
 80067d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80067d8:	4b1b      	ldr	r3, [pc, #108]	; (8006848 <MX_TIM1_Init+0xa0>)
 80067da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80067de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80067e0:	4b19      	ldr	r3, [pc, #100]	; (8006848 <MX_TIM1_Init+0xa0>)
 80067e2:	2200      	movs	r2, #0
 80067e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80067e6:	4b18      	ldr	r3, [pc, #96]	; (8006848 <MX_TIM1_Init+0xa0>)
 80067e8:	2200      	movs	r2, #0
 80067ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80067ec:	4b16      	ldr	r3, [pc, #88]	; (8006848 <MX_TIM1_Init+0xa0>)
 80067ee:	2200      	movs	r2, #0
 80067f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80067f2:	4815      	ldr	r0, [pc, #84]	; (8006848 <MX_TIM1_Init+0xa0>)
 80067f4:	f007 fee2 	bl	800e5bc <HAL_TIM_Base_Init>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d001      	beq.n	8006802 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80067fe:	f7ff f9f9 	bl	8005bf4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006802:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006806:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006808:	f107 0310 	add.w	r3, r7, #16
 800680c:	4619      	mov	r1, r3
 800680e:	480e      	ldr	r0, [pc, #56]	; (8006848 <MX_TIM1_Init+0xa0>)
 8006810:	f007 ff2b 	bl	800e66a <HAL_TIM_ConfigClockSource>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800681a:	f7ff f9eb 	bl	8005bf4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800681e:	2300      	movs	r3, #0
 8006820:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8006822:	2300      	movs	r3, #0
 8006824:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006826:	2300      	movs	r3, #0
 8006828:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800682a:	1d3b      	adds	r3, r7, #4
 800682c:	4619      	mov	r1, r3
 800682e:	4806      	ldr	r0, [pc, #24]	; (8006848 <MX_TIM1_Init+0xa0>)
 8006830:	f008 f8dc 	bl	800e9ec <HAL_TIMEx_MasterConfigSynchronization>
 8006834:	4603      	mov	r3, r0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800683a:	f7ff f9db 	bl	8005bf4 <Error_Handler>
  }

}
 800683e:	bf00      	nop
 8006840:	3720      	adds	r7, #32
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	200029a8 	.word	0x200029a8
 800684c:	40012c00 	.word	0x40012c00

08006850 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a05      	ldr	r2, [pc, #20]	; (8006874 <HAL_TIM_Base_MspInit+0x24>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d103      	bne.n	800686a <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006862:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006866:	f7ff ff87 	bl	8006778 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800686a:	bf00      	nop
 800686c:	3708      	adds	r7, #8
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	40012c00 	.word	0x40012c00

08006878 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
}
 8006884:	4618      	mov	r0, r3
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	bc80      	pop	{r7}
 800688c:	4770      	bx	lr
	...

08006890 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b082      	sub	sp, #8
 8006894:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8006896:	2300      	movs	r3, #0
 8006898:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 800689a:	4b14      	ldr	r3, [pc, #80]	; (80068ec <TIMER_IF_Init+0x5c>)
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	f083 0301 	eor.w	r3, r3, #1
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d01b      	beq.n	80068e0 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80068a8:	4b11      	ldr	r3, [pc, #68]	; (80068f0 <TIMER_IF_Init+0x60>)
 80068aa:	f04f 32ff 	mov.w	r2, #4294967295
 80068ae:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 80068b0:	f7ff f9f2 	bl	8005c98 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 80068b4:	f000 f856 	bl	8006964 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80068b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80068bc:	480c      	ldr	r0, [pc, #48]	; (80068f0 <TIMER_IF_Init+0x60>)
 80068be:	f006 f945 	bl	800cb4c <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80068c2:	4b0b      	ldr	r3, [pc, #44]	; (80068f0 <TIMER_IF_Init+0x60>)
 80068c4:	f04f 32ff 	mov.w	r2, #4294967295
 80068c8:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80068ca:	4809      	ldr	r0, [pc, #36]	; (80068f0 <TIMER_IF_Init+0x60>)
 80068cc:	f006 fa76 	bl	800cdbc <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 80068d0:	2000      	movs	r0, #0
 80068d2:	f000 f9ab 	bl	8006c2c <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 80068d6:	f000 f85f 	bl	8006998 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 80068da:	4b04      	ldr	r3, [pc, #16]	; (80068ec <TIMER_IF_Init+0x5c>)
 80068dc:	2201      	movs	r2, #1
 80068de:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80068e0:	79fb      	ldrb	r3, [r7, #7]
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3708      	adds	r7, #8
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	200029f4 	.word	0x200029f4
 80068f0:	200028fc 	.word	0x200028fc

080068f4 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b08e      	sub	sp, #56	; 0x38
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80068fc:	2300      	movs	r3, #0
 80068fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8006902:	f107 0308 	add.w	r3, r7, #8
 8006906:	222c      	movs	r2, #44	; 0x2c
 8006908:	2100      	movs	r1, #0
 800690a:	4618      	mov	r0, r3
 800690c:	f01f f89a 	bl	8025a44 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8006910:	f000 f828 	bl	8006964 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8006914:	4b11      	ldr	r3, [pc, #68]	; (800695c <TIMER_IF_StartTimer+0x68>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	4413      	add	r3, r2
 800691c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800691e:	2300      	movs	r3, #0
 8006920:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	43db      	mvns	r3, r3
 8006926:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8006928:	2300      	movs	r3, #0
 800692a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800692c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8006930:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8006932:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006936:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8006938:	f107 0308 	add.w	r3, r7, #8
 800693c:	2201      	movs	r2, #1
 800693e:	4619      	mov	r1, r3
 8006940:	4807      	ldr	r0, [pc, #28]	; (8006960 <TIMER_IF_StartTimer+0x6c>)
 8006942:	f006 f805 	bl	800c950 <HAL_RTC_SetAlarm_IT>
 8006946:	4603      	mov	r3, r0
 8006948:	2b00      	cmp	r3, #0
 800694a:	d001      	beq.n	8006950 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 800694c:	f7ff f952 	bl	8005bf4 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8006950:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8006954:	4618      	mov	r0, r3
 8006956:	3738      	adds	r7, #56	; 0x38
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	200029f8 	.word	0x200029f8
 8006960:	200028fc 	.word	0x200028fc

08006964 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 800696a:	2300      	movs	r3, #0
 800696c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800696e:	4b08      	ldr	r3, [pc, #32]	; (8006990 <TIMER_IF_StopTimer+0x2c>)
 8006970:	2201      	movs	r2, #1
 8006972:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8006974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006978:	4806      	ldr	r0, [pc, #24]	; (8006994 <TIMER_IF_StopTimer+0x30>)
 800697a:	f006 f8e7 	bl	800cb4c <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800697e:	4b05      	ldr	r3, [pc, #20]	; (8006994 <TIMER_IF_StopTimer+0x30>)
 8006980:	f04f 32ff 	mov.w	r2, #4294967295
 8006984:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8006986:	79fb      	ldrb	r3, [r7, #7]
}
 8006988:	4618      	mov	r0, r3
 800698a:	3708      	adds	r7, #8
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	40002800 	.word	0x40002800
 8006994:	200028fc 	.word	0x200028fc

08006998 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 800699c:	f000 f966 	bl	8006c6c <GetTimerTicks>
 80069a0:	4603      	mov	r3, r0
 80069a2:	4a03      	ldr	r2, [pc, #12]	; (80069b0 <TIMER_IF_SetTimerContext+0x18>)
 80069a4:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80069a6:	4b02      	ldr	r3, [pc, #8]	; (80069b0 <TIMER_IF_SetTimerContext+0x18>)
 80069a8:	681b      	ldr	r3, [r3, #0]
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	200029f8 	.word	0x200029f8

080069b4 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80069b4:	b480      	push	{r7}
 80069b6:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80069b8:	4b02      	ldr	r3, [pc, #8]	; (80069c4 <TIMER_IF_GetTimerContext+0x10>)
 80069ba:	681b      	ldr	r3, [r3, #0]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	46bd      	mov	sp, r7
 80069c0:	bc80      	pop	{r7}
 80069c2:	4770      	bx	lr
 80069c4:	200029f8 	.word	0x200029f8

080069c8 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 80069cc:	f000 f94e 	bl	8006c6c <GetTimerTicks>
 80069d0:	4602      	mov	r2, r0
 80069d2:	4b02      	ldr	r3, [pc, #8]	; (80069dc <TIMER_IF_GetTimerElapsedTime+0x14>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 80069d8:	4618      	mov	r0, r3
 80069da:	bd80      	pop	{r7, pc}
 80069dc:	200029f8 	.word	0x200029f8

080069e0 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80069e4:	4b05      	ldr	r3, [pc, #20]	; (80069fc <TIMER_IF_GetTimerValue+0x1c>)
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d003      	beq.n	80069f4 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 80069ec:	f000 f93e 	bl	8006c6c <GetTimerTicks>
 80069f0:	4603      	mov	r3, r0
 80069f2:	e000      	b.n	80069f6 <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 80069f4:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	bd80      	pop	{r7, pc}
 80069fa:	bf00      	nop
 80069fc:	200029f4 	.word	0x200029f4

08006a00 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8006a00:	b480      	push	{r7}
 8006a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8006a04:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bc80      	pop	{r7}
 8006a0c:	4770      	bx	lr

08006a0e <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8006a0e:	b5b0      	push	{r4, r5, r7, lr}
 8006a10:	b082      	sub	sp, #8
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8006a16:	6879      	ldr	r1, [r7, #4]
 8006a18:	2000      	movs	r0, #0
 8006a1a:	460a      	mov	r2, r1
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	0d95      	lsrs	r5, r2, #22
 8006a20:	0294      	lsls	r4, r2, #10
 8006a22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a26:	f04f 0300 	mov.w	r3, #0
 8006a2a:	4620      	mov	r0, r4
 8006a2c:	4629      	mov	r1, r5
 8006a2e:	f7fa fb1b 	bl	8001068 <__aeabi_uldivmod>
 8006a32:	4602      	mov	r2, r0
 8006a34:	460b      	mov	r3, r1
 8006a36:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3708      	adds	r7, #8
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bdb0      	pop	{r4, r5, r7, pc}

08006a40 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8006a40:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006a44:	b083      	sub	sp, #12
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8006a4a:	6879      	ldr	r1, [r7, #4]
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	460c      	mov	r4, r1
 8006a50:	4605      	mov	r5, r0
 8006a52:	4620      	mov	r0, r4
 8006a54:	4629      	mov	r1, r5
 8006a56:	f04f 0a00 	mov.w	sl, #0
 8006a5a:	f04f 0b00 	mov.w	fp, #0
 8006a5e:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8006a62:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8006a66:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8006a6a:	4650      	mov	r0, sl
 8006a6c:	4659      	mov	r1, fp
 8006a6e:	1b02      	subs	r2, r0, r4
 8006a70:	eb61 0305 	sbc.w	r3, r1, r5
 8006a74:	f04f 0000 	mov.w	r0, #0
 8006a78:	f04f 0100 	mov.w	r1, #0
 8006a7c:	0099      	lsls	r1, r3, #2
 8006a7e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8006a82:	0090      	lsls	r0, r2, #2
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	eb12 0804 	adds.w	r8, r2, r4
 8006a8c:	eb43 0905 	adc.w	r9, r3, r5
 8006a90:	f04f 0200 	mov.w	r2, #0
 8006a94:	f04f 0300 	mov.w	r3, #0
 8006a98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006aa0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006aa4:	4690      	mov	r8, r2
 8006aa6:	4699      	mov	r9, r3
 8006aa8:	4640      	mov	r0, r8
 8006aaa:	4649      	mov	r1, r9
 8006aac:	f04f 0200 	mov.w	r2, #0
 8006ab0:	f04f 0300 	mov.w	r3, #0
 8006ab4:	0a82      	lsrs	r2, r0, #10
 8006ab6:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8006aba:	0a8b      	lsrs	r3, r1, #10
 8006abc:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8006ac8:	4770      	bx	lr

08006aca <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8006aca:	b580      	push	{r7, lr}
 8006acc:	b084      	sub	sp, #16
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f7ff ff9b 	bl	8006a0e <TIMER_IF_Convert_ms2Tick>
 8006ad8:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8006ada:	f000 f8c7 	bl	8006c6c <GetTimerTicks>
 8006ade:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8006ae0:	e000      	b.n	8006ae4 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8006ae2:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8006ae4:	f000 f8c2 	bl	8006c6c <GetTimerTicks>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d8f6      	bhi.n	8006ae2 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8006af4:	bf00      	nop
 8006af6:	bf00      	nop
 8006af8:	3710      	adds	r7, #16
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b082      	sub	sp, #8
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8006b06:	f01e fb21 	bl	802514c <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8006b0a:	bf00      	nop
 8006b0c:	3708      	adds	r7, #8
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}

08006b12 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b084      	sub	sp, #16
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8006b1a:	f000 f897 	bl	8006c4c <TIMER_IF_BkUp_Read_MSBticks>
 8006b1e:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	3301      	adds	r3, #1
 8006b24:	4618      	mov	r0, r3
 8006b26:	f000 f881 	bl	8006c2c <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8006b2a:	bf00      	nop
 8006b2c:	3710      	adds	r7, #16
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8006b32:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b36:	b08c      	sub	sp, #48	; 0x30
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8006b3c:	f000 f896 	bl	8006c6c <GetTimerTicks>
 8006b40:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8006b42:	f000 f883 	bl	8006c4c <TIMER_IF_BkUp_Read_MSBticks>
 8006b46:	62b8      	str	r0, [r7, #40]	; 0x28

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8006b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	60bb      	str	r3, [r7, #8]
 8006b4e:	60fa      	str	r2, [r7, #12]
 8006b50:	f04f 0200 	mov.w	r2, #0
 8006b54:	f04f 0300 	mov.w	r3, #0
 8006b58:	68b9      	ldr	r1, [r7, #8]
 8006b5a:	000b      	movs	r3, r1
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b60:	2000      	movs	r0, #0
 8006b62:	460c      	mov	r4, r1
 8006b64:	4605      	mov	r5, r0
 8006b66:	eb12 0804 	adds.w	r8, r2, r4
 8006b6a:	eb43 0905 	adc.w	r9, r3, r5
 8006b6e:	e9c7 8908 	strd	r8, r9, [r7, #32]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8006b72:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006b76:	f04f 0200 	mov.w	r2, #0
 8006b7a:	f04f 0300 	mov.w	r3, #0
 8006b7e:	0a82      	lsrs	r2, r0, #10
 8006b80:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8006b84:	0a8b      	lsrs	r3, r1, #10
 8006b86:	4613      	mov	r3, r2
 8006b88:	61fb      	str	r3, [r7, #28]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8006b8a:	6a3b      	ldr	r3, [r7, #32]
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	603b      	str	r3, [r7, #0]
 8006b90:	607a      	str	r2, [r7, #4]
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8006b98:	f04f 0b00 	mov.w	fp, #0
 8006b9c:	e9c7 ab08 	strd	sl, fp, [r7, #32]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8006ba0:	6a3b      	ldr	r3, [r7, #32]
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f7ff ff4c 	bl	8006a40 <TIMER_IF_Convert_Tick2ms>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	b29a      	uxth	r2, r3
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	801a      	strh	r2, [r3, #0]

  return seconds;
 8006bb0:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3730      	adds	r7, #48	; 0x30
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006bbc <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b082      	sub	sp, #8
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	2100      	movs	r1, #0
 8006bc8:	4803      	ldr	r0, [pc, #12]	; (8006bd8 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8006bca:	f006 f989 	bl	800cee0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8006bce:	bf00      	nop
 8006bd0:	3708      	adds	r7, #8
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	200028fc 	.word	0x200028fc

08006bdc <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	2101      	movs	r1, #1
 8006be8:	4803      	ldr	r0, [pc, #12]	; (8006bf8 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8006bea:	f006 f979 	bl	800cee0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8006bee:	bf00      	nop
 8006bf0:	3708      	adds	r7, #8
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	200028fc 	.word	0x200028fc

08006bfc <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8006c00:	2100      	movs	r1, #0
 8006c02:	4803      	ldr	r0, [pc, #12]	; (8006c10 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8006c04:	f006 f984 	bl	800cf10 <HAL_RTCEx_BKUPRead>
 8006c08:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	200028fc 	.word	0x200028fc

08006c14 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8006c18:	2101      	movs	r1, #1
 8006c1a:	4803      	ldr	r0, [pc, #12]	; (8006c28 <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8006c1c:	f006 f978 	bl	800cf10 <HAL_RTCEx_BKUPRead>
 8006c20:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	200028fc 	.word	0x200028fc

08006c2c <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	2102      	movs	r1, #2
 8006c38:	4803      	ldr	r0, [pc, #12]	; (8006c48 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8006c3a:	f006 f951 	bl	800cee0 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8006c3e:	bf00      	nop
 8006c40:	3708      	adds	r7, #8
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}
 8006c46:	bf00      	nop
 8006c48:	200028fc 	.word	0x200028fc

08006c4c <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8006c52:	2102      	movs	r1, #2
 8006c54:	4804      	ldr	r0, [pc, #16]	; (8006c68 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8006c56:	f006 f95b 	bl	800cf10 <HAL_RTCEx_BKUPRead>
 8006c5a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8006c5c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3708      	adds	r7, #8
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	200028fc 	.word	0x200028fc

08006c6c <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8006c70:	4803      	ldr	r0, [pc, #12]	; (8006c80 <GetTimerTicks+0x14>)
 8006c72:	f7ff fe01 	bl	8006878 <LL_RTC_TIME_GetSubSecond>
 8006c76:	4603      	mov	r3, r0
 8006c78:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	40002800 	.word	0x40002800

08006c84 <LL_AHB2_GRP1_EnableClock>:
{
 8006c84:	b480      	push	{r7}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006c8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c90:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006c9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ca0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
}
 8006caa:	bf00      	nop
 8006cac:	3714      	adds	r7, #20
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bc80      	pop	{r7}
 8006cb2:	4770      	bx	lr

08006cb4 <LL_APB1_GRP1_EnableClock>:
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cc0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006cc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8006ccc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cd0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
}
 8006cda:	bf00      	nop
 8006cdc:	3714      	adds	r7, #20
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bc80      	pop	{r7}
 8006ce2:	4770      	bx	lr

08006ce4 <LL_APB1_GRP1_DisableClock>:
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b083      	sub	sp, #12
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8006cec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cf0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	43db      	mvns	r3, r3
 8006cf6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	658b      	str	r3, [r1, #88]	; 0x58
}
 8006cfe:	bf00      	nop
 8006d00:	370c      	adds	r7, #12
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bc80      	pop	{r7}
 8006d06:	4770      	bx	lr

08006d08 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8006d0c:	4b22      	ldr	r3, [pc, #136]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d0e:	4a23      	ldr	r2, [pc, #140]	; (8006d9c <MX_USART2_UART_Init+0x94>)
 8006d10:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = USART_BAUDRATE;
 8006d12:	4b21      	ldr	r3, [pc, #132]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006d18:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006d1a:	4b1f      	ldr	r3, [pc, #124]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006d20:	4b1d      	ldr	r3, [pc, #116]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006d26:	4b1c      	ldr	r3, [pc, #112]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006d2c:	4b1a      	ldr	r3, [pc, #104]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d2e:	220c      	movs	r2, #12
 8006d30:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006d32:	4b19      	ldr	r3, [pc, #100]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d34:	2200      	movs	r2, #0
 8006d36:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006d38:	4b17      	ldr	r3, [pc, #92]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006d3e:	4b16      	ldr	r3, [pc, #88]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d40:	2200      	movs	r2, #0
 8006d42:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006d44:	4b14      	ldr	r3, [pc, #80]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d46:	2200      	movs	r2, #0
 8006d48:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006d4a:	4b13      	ldr	r3, [pc, #76]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006d50:	4811      	ldr	r0, [pc, #68]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d52:	f007 feca 	bl	800eaea <HAL_UART_Init>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d001      	beq.n	8006d60 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8006d5c:	f7fe ff4a 	bl	8005bf4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006d60:	2100      	movs	r1, #0
 8006d62:	480d      	ldr	r0, [pc, #52]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d64:	f009 fb52 	bl	801040c <HAL_UARTEx_SetTxFifoThreshold>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d001      	beq.n	8006d72 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8006d6e:	f7fe ff41 	bl	8005bf4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006d72:	2100      	movs	r1, #0
 8006d74:	4808      	ldr	r0, [pc, #32]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d76:	f009 fb87 	bl	8010488 <HAL_UARTEx_SetRxFifoThreshold>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d001      	beq.n	8006d84 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8006d80:	f7fe ff38 	bl	8005bf4 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8006d84:	4804      	ldr	r0, [pc, #16]	; (8006d98 <MX_USART2_UART_Init+0x90>)
 8006d86:	f009 fb06 	bl	8010396 <HAL_UARTEx_EnableFifoMode>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d001      	beq.n	8006d94 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8006d90:	f7fe ff30 	bl	8005bf4 <Error_Handler>
  }

}
 8006d94:	bf00      	nop
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	200029fc 	.word	0x200029fc
 8006d9c:	40004400 	.word	0x40004400

08006da0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b096      	sub	sp, #88	; 0x58
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006da8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006dac:	2200      	movs	r2, #0
 8006dae:	601a      	str	r2, [r3, #0]
 8006db0:	605a      	str	r2, [r3, #4]
 8006db2:	609a      	str	r2, [r3, #8]
 8006db4:	60da      	str	r2, [r3, #12]
 8006db6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006db8:	f107 030c 	add.w	r3, r7, #12
 8006dbc:	2238      	movs	r2, #56	; 0x38
 8006dbe:	2100      	movs	r1, #0
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f01e fe3f 	bl	8025a44 <memset>
  if(uartHandle->Instance==USART2)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a33      	ldr	r2, [pc, #204]	; (8006e98 <HAL_UART_MspInit+0xf8>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d15f      	bne.n	8006e90 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8006dd4:	4b31      	ldr	r3, [pc, #196]	; (8006e9c <HAL_UART_MspInit+0xfc>)
 8006dd6:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006dd8:	f107 030c 	add.w	r3, r7, #12
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f005 fc23 	bl	800c628 <HAL_RCCEx_PeriphCLKConfig>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d001      	beq.n	8006dec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8006de8:	f7fe ff04 	bl	8005bf4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006dec:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006df0:	f7ff ff60 	bl	8006cb4 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006df4:	2001      	movs	r0, #1
 8006df6:	f7ff ff45 	bl	8006c84 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8006dfa:	230c      	movs	r3, #12
 8006dfc:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dfe:	2302      	movs	r3, #2
 8006e00:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e02:	2300      	movs	r3, #0
 8006e04:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e06:	2303      	movs	r3, #3
 8006e08:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006e0a:	2307      	movs	r3, #7
 8006e0c:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006e0e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006e12:	4619      	mov	r1, r3
 8006e14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e18:	f001 ff14 	bl	8008c44 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8006e1c:	4b20      	ldr	r3, [pc, #128]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e1e:	4a21      	ldr	r2, [pc, #132]	; (8006ea4 <HAL_UART_MspInit+0x104>)
 8006e20:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8006e22:	4b1f      	ldr	r3, [pc, #124]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e24:	2214      	movs	r2, #20
 8006e26:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006e28:	4b1d      	ldr	r3, [pc, #116]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e2a:	2210      	movs	r2, #16
 8006e2c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006e2e:	4b1c      	ldr	r3, [pc, #112]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e30:	2200      	movs	r2, #0
 8006e32:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006e34:	4b1a      	ldr	r3, [pc, #104]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e36:	2280      	movs	r2, #128	; 0x80
 8006e38:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006e3a:	4b19      	ldr	r3, [pc, #100]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006e40:	4b17      	ldr	r3, [pc, #92]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e42:	2200      	movs	r2, #0
 8006e44:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006e46:	4b16      	ldr	r3, [pc, #88]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e48:	2200      	movs	r2, #0
 8006e4a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006e4c:	4b14      	ldr	r3, [pc, #80]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e4e:	2200      	movs	r2, #0
 8006e50:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006e52:	4813      	ldr	r0, [pc, #76]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e54:	f001 faa4 	bl	80083a0 <HAL_DMA_Init>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d001      	beq.n	8006e62 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 8006e5e:	f7fe fec9 	bl	8005bf4 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8006e62:	2110      	movs	r1, #16
 8006e64:	480e      	ldr	r0, [pc, #56]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e66:	f001 fde8 	bl	8008a3a <HAL_DMA_ConfigChannelAttributes>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d001      	beq.n	8006e74 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 8006e70:	f7fe fec0 	bl	8005bf4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a0a      	ldr	r2, [pc, #40]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e78:	679a      	str	r2, [r3, #120]	; 0x78
 8006e7a:	4a09      	ldr	r2, [pc, #36]	; (8006ea0 <HAL_UART_MspInit+0x100>)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8006e80:	2200      	movs	r2, #0
 8006e82:	2102      	movs	r1, #2
 8006e84:	2025      	movs	r0, #37	; 0x25
 8006e86:	f001 fa48 	bl	800831a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006e8a:	2025      	movs	r0, #37	; 0x25
 8006e8c:	f001 fa5f 	bl	800834e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006e90:	bf00      	nop
 8006e92:	3758      	adds	r7, #88	; 0x58
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}
 8006e98:	40004400 	.word	0x40004400
 8006e9c:	000c0004 	.word	0x000c0004
 8006ea0:	20002a8c 	.word	0x20002a8c
 8006ea4:	40020058 	.word	0x40020058

08006ea8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a0b      	ldr	r2, [pc, #44]	; (8006ee4 <HAL_UART_MspDeInit+0x3c>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d110      	bne.n	8006edc <HAL_UART_MspDeInit+0x34>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8006eba:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006ebe:	f7ff ff11 	bl	8006ce4 <LL_APB1_GRP1_DisableClock>

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8006ec2:	210c      	movs	r1, #12
 8006ec4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006ec8:	f002 f81c 	bl	8008f04 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f001 fb0d 	bl	80084f0 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8006ed6:	2025      	movs	r0, #37	; 0x25
 8006ed8:	f001 fa47 	bl	800836a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8006edc:	bf00      	nop
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	40004400 	.word	0x40004400

08006ee8 <LL_APB1_GRP1_ForceReset>:
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8006ef0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ef4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ef6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	638b      	str	r3, [r1, #56]	; 0x38
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bc80      	pop	{r7}
 8006f08:	4770      	bx	lr

08006f0a <LL_APB1_GRP1_ReleaseReset>:
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b083      	sub	sp, #12
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8006f12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	43db      	mvns	r3, r3
 8006f1c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006f20:	4013      	ands	r3, r2
 8006f22:	638b      	str	r3, [r1, #56]	; 0x38
}
 8006f24:	bf00      	nop
 8006f26:	370c      	adds	r7, #12
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bc80      	pop	{r7}
 8006f2c:	4770      	bx	lr
	...

08006f30 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b083      	sub	sp, #12
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8006f38:	4b06      	ldr	r3, [pc, #24]	; (8006f54 <LL_EXTI_EnableIT_0_31+0x24>)
 8006f3a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8006f3e:	4905      	ldr	r1, [pc, #20]	; (8006f54 <LL_EXTI_EnableIT_0_31+0x24>)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8006f48:	bf00      	nop
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bc80      	pop	{r7}
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	58000800 	.word	0x58000800

08006f58 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b082      	sub	sp, #8
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8006f60:	4a07      	ldr	r2, [pc, #28]	; (8006f80 <vcom_Init+0x28>)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8006f66:	f7fd fd3a 	bl	80049de <MX_DMA_Init>
  MX_USART2_UART_Init();
 8006f6a:	f7ff fecd 	bl	8006d08 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8006f6e:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8006f72:	f7ff ffdd 	bl	8006f30 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8006f76:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3708      	adds	r7, #8
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	20002af0 	.word	0x20002af0

08006f84 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8006f88:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006f8c:	f7ff ffac 	bl	8006ee8 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8006f90:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006f94:	f7ff ffb9 	bl	8006f0a <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8006f98:	4804      	ldr	r0, [pc, #16]	; (8006fac <vcom_DeInit+0x28>)
 8006f9a:	f7ff ff85 	bl	8006ea8 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8006f9e:	200f      	movs	r0, #15
 8006fa0:	f001 f9e3 	bl	800836a <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8006fa4:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	200029fc 	.word	0x200029fc

08006fb0 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b082      	sub	sp, #8
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	460b      	mov	r3, r1
 8006fba:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8006fbc:	887b      	ldrh	r3, [r7, #2]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	6879      	ldr	r1, [r7, #4]
 8006fc2:	4804      	ldr	r0, [pc, #16]	; (8006fd4 <vcom_Trace_DMA+0x24>)
 8006fc4:	f007 fe10 	bl	800ebe8 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8006fc8:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	200029fc 	.word	0x200029fc

08006fd8 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8006fe0:	4a19      	ldr	r2, [pc, #100]	; (8007048 <vcom_ReceiveInit+0x70>)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8006fe6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006fea:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8006fec:	f107 0308 	add.w	r3, r7, #8
 8006ff0:	e893 0006 	ldmia.w	r3, {r1, r2}
 8006ff4:	4815      	ldr	r0, [pc, #84]	; (800704c <vcom_ReceiveInit+0x74>)
 8006ff6:	f009 f952 	bl	801029e <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8006ffa:	bf00      	nop
 8006ffc:	4b13      	ldr	r3, [pc, #76]	; (800704c <vcom_ReceiveInit+0x74>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800700a:	d0f7      	beq.n	8006ffc <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 800700c:	bf00      	nop
 800700e:	4b0f      	ldr	r3, [pc, #60]	; (800704c <vcom_ReceiveInit+0x74>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	69db      	ldr	r3, [r3, #28]
 8007014:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007018:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800701c:	d1f7      	bne.n	800700e <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 800701e:	4b0b      	ldr	r3, [pc, #44]	; (800704c <vcom_ReceiveInit+0x74>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	689a      	ldr	r2, [r3, #8]
 8007024:	4b09      	ldr	r3, [pc, #36]	; (800704c <vcom_ReceiveInit+0x74>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800702c:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 800702e:	4807      	ldr	r0, [pc, #28]	; (800704c <vcom_ReceiveInit+0x74>)
 8007030:	f009 f990 	bl	8010354 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8007034:	2201      	movs	r2, #1
 8007036:	4906      	ldr	r1, [pc, #24]	; (8007050 <vcom_ReceiveInit+0x78>)
 8007038:	4804      	ldr	r0, [pc, #16]	; (800704c <vcom_ReceiveInit+0x74>)
 800703a:	f007 fda6 	bl	800eb8a <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 800703e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8007040:	4618      	mov	r0, r3
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}
 8007048:	20002af4 	.word	0x20002af4
 800704c:	200029fc 	.word	0x200029fc
 8007050:	20002aec 	.word	0x20002aec

08007054 <HAL_UART_TxCpltCallback>:

  /* USER CODE END vcom_Resume_2 */
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b082      	sub	sp, #8
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 800705c:	4b03      	ldr	r3, [pc, #12]	; (800706c <HAL_UART_TxCpltCallback+0x18>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2000      	movs	r0, #0
 8007062:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8007064:	bf00      	nop
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}
 800706c:	20002af0 	.word	0x20002af0

08007070 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart2->ErrorCode))
 8007078:	4b0b      	ldr	r3, [pc, #44]	; (80070a8 <HAL_UART_RxCpltCallback+0x38>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00a      	beq.n	8007096 <HAL_UART_RxCpltCallback+0x26>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007086:	2b00      	cmp	r3, #0
 8007088:	d105      	bne.n	8007096 <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 800708a:	4b07      	ldr	r3, [pc, #28]	; (80070a8 <HAL_UART_RxCpltCallback+0x38>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2200      	movs	r2, #0
 8007090:	2101      	movs	r1, #1
 8007092:	4806      	ldr	r0, [pc, #24]	; (80070ac <HAL_UART_RxCpltCallback+0x3c>)
 8007094:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart2, &charRx, 1);
 8007096:	2201      	movs	r2, #1
 8007098:	4904      	ldr	r1, [pc, #16]	; (80070ac <HAL_UART_RxCpltCallback+0x3c>)
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f007 fd75 	bl	800eb8a <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80070a0:	bf00      	nop
 80070a2:	3708      	adds	r7, #8
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	20002af4 	.word	0x20002af4
 80070ac:	20002aec 	.word	0x20002aec

080070b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80070b0:	480d      	ldr	r0, [pc, #52]	; (80070e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80070b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80070b4:	f7ff fb5a 	bl	800676c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80070b8:	480c      	ldr	r0, [pc, #48]	; (80070ec <LoopForever+0x6>)
  ldr r1, =_edata
 80070ba:	490d      	ldr	r1, [pc, #52]	; (80070f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80070bc:	4a0d      	ldr	r2, [pc, #52]	; (80070f4 <LoopForever+0xe>)
  movs r3, #0
 80070be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80070c0:	e002      	b.n	80070c8 <LoopCopyDataInit>

080070c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80070c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80070c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80070c6:	3304      	adds	r3, #4

080070c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80070c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80070ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80070cc:	d3f9      	bcc.n	80070c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80070ce:	4a0a      	ldr	r2, [pc, #40]	; (80070f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80070d0:	4c0a      	ldr	r4, [pc, #40]	; (80070fc <LoopForever+0x16>)
  movs r3, #0
 80070d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80070d4:	e001      	b.n	80070da <LoopFillZerobss>

080070d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80070d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80070d8:	3204      	adds	r2, #4

080070da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80070da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80070dc:	d3fb      	bcc.n	80070d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80070de:	f01e fc8d 	bl	80259fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80070e2:	f7fe fb8b 	bl	80057fc <main>

080070e6 <LoopForever>:

LoopForever:
    b LoopForever
 80070e6:	e7fe      	b.n	80070e6 <LoopForever>
  ldr   r0, =_estack
 80070e8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80070ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80070f0:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 80070f4:	08028780 	.word	0x08028780
  ldr r2, =_sbss
 80070f8:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 80070fc:	2000420c 	.word	0x2000420c

08007100 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007100:	e7fe      	b.n	8007100 <ADC_IRQHandler>
	...

08007104 <LL_DBGMCU_DisableDBGSleepMode>:
{
 8007104:	b480      	push	{r7}
 8007106:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8007108:	4b04      	ldr	r3, [pc, #16]	; (800711c <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	4a03      	ldr	r2, [pc, #12]	; (800711c <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 800710e:	f023 0301 	bic.w	r3, r3, #1
 8007112:	6053      	str	r3, [r2, #4]
}
 8007114:	bf00      	nop
 8007116:	46bd      	mov	sp, r7
 8007118:	bc80      	pop	{r7}
 800711a:	4770      	bx	lr
 800711c:	e0042000 	.word	0xe0042000

08007120 <LL_DBGMCU_DisableDBGStopMode>:
{
 8007120:	b480      	push	{r7}
 8007122:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8007124:	4b04      	ldr	r3, [pc, #16]	; (8007138 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	4a03      	ldr	r2, [pc, #12]	; (8007138 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 800712a:	f023 0302 	bic.w	r3, r3, #2
 800712e:	6053      	str	r3, [r2, #4]
}
 8007130:	bf00      	nop
 8007132:	46bd      	mov	sp, r7
 8007134:	bc80      	pop	{r7}
 8007136:	4770      	bx	lr
 8007138:	e0042000 	.word	0xe0042000

0800713c <LL_DBGMCU_DisableDBGStandbyMode>:
{
 800713c:	b480      	push	{r7}
 800713e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8007140:	4b04      	ldr	r3, [pc, #16]	; (8007154 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	4a03      	ldr	r2, [pc, #12]	; (8007154 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8007146:	f023 0304 	bic.w	r3, r3, #4
 800714a:	6053      	str	r3, [r2, #4]
}
 800714c:	bf00      	nop
 800714e:	46bd      	mov	sp, r7
 8007150:	bc80      	pop	{r7}
 8007152:	4770      	bx	lr
 8007154:	e0042000 	.word	0xe0042000

08007158 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800715e:	2300      	movs	r3, #0
 8007160:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007162:	2003      	movs	r0, #3
 8007164:	f001 f8ce 	bl	8008304 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007168:	f005 f880 	bl	800c26c <HAL_RCC_GetHCLKFreq>
 800716c:	4603      	mov	r3, r0
 800716e:	4a09      	ldr	r2, [pc, #36]	; (8007194 <HAL_Init+0x3c>)
 8007170:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007172:	200f      	movs	r0, #15
 8007174:	f7ff f9b2 	bl	80064dc <HAL_InitTick>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d002      	beq.n	8007184 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800717e:	2301      	movs	r3, #1
 8007180:	71fb      	strb	r3, [r7, #7]
 8007182:	e001      	b.n	8007188 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007184:	f7fe feb4 	bl	8005ef0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007188:	79fb      	ldrb	r3, [r7, #7]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3708      	adds	r7, #8
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}
 8007192:	bf00      	nop
 8007194:	20000038 	.word	0x20000038

08007198 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007198:	b480      	push	{r7}
 800719a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800719c:	4b05      	ldr	r3, [pc, #20]	; (80071b4 <HAL_IncTick+0x1c>)
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	461a      	mov	r2, r3
 80071a2:	4b05      	ldr	r3, [pc, #20]	; (80071b8 <HAL_IncTick+0x20>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4413      	add	r3, r2
 80071a8:	4a03      	ldr	r2, [pc, #12]	; (80071b8 <HAL_IncTick+0x20>)
 80071aa:	6013      	str	r3, [r2, #0]
}
 80071ac:	bf00      	nop
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bc80      	pop	{r7}
 80071b2:	4770      	bx	lr
 80071b4:	20000040 	.word	0x20000040
 80071b8:	20002af8 	.word	0x20002af8

080071bc <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80071bc:	b480      	push	{r7}
 80071be:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80071c0:	4b02      	ldr	r3, [pc, #8]	; (80071cc <HAL_GetUIDw0+0x10>)
 80071c2:	681b      	ldr	r3, [r3, #0]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bc80      	pop	{r7}
 80071ca:	4770      	bx	lr
 80071cc:	1fff7590 	.word	0x1fff7590

080071d0 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80071d0:	b480      	push	{r7}
 80071d2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80071d4:	4b02      	ldr	r3, [pc, #8]	; (80071e0 <HAL_GetUIDw1+0x10>)
 80071d6:	681b      	ldr	r3, [r3, #0]
}
 80071d8:	4618      	mov	r0, r3
 80071da:	46bd      	mov	sp, r7
 80071dc:	bc80      	pop	{r7}
 80071de:	4770      	bx	lr
 80071e0:	1fff7594 	.word	0x1fff7594

080071e4 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80071e4:	b480      	push	{r7}
 80071e6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80071e8:	4b02      	ldr	r3, [pc, #8]	; (80071f4 <HAL_GetUIDw2+0x10>)
 80071ea:	681b      	ldr	r3, [r3, #0]
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bc80      	pop	{r7}
 80071f2:	4770      	bx	lr
 80071f4:	1fff7598 	.word	0x1fff7598

080071f8 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80071fc:	f7ff ff82 	bl	8007104 <LL_DBGMCU_DisableDBGSleepMode>
}
 8007200:	bf00      	nop
 8007202:	bd80      	pop	{r7, pc}

08007204 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8007208:	f7ff ff8a 	bl	8007120 <LL_DBGMCU_DisableDBGStopMode>
}
 800720c:	bf00      	nop
 800720e:	bd80      	pop	{r7, pc}

08007210 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8007214:	f7ff ff92 	bl	800713c <LL_DBGMCU_DisableDBGStandbyMode>
}
 8007218:	bf00      	nop
 800721a:	bd80      	pop	{r7, pc}

0800721c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	431a      	orrs	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	601a      	str	r2, [r3, #0]
}
 8007236:	bf00      	nop
 8007238:	370c      	adds	r7, #12
 800723a:	46bd      	mov	sp, r7
 800723c:	bc80      	pop	{r7}
 800723e:	4770      	bx	lr

08007240 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8007250:	4618      	mov	r0, r3
 8007252:	370c      	adds	r7, #12
 8007254:	46bd      	mov	sp, r7
 8007256:	bc80      	pop	{r7}
 8007258:	4770      	bx	lr

0800725a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800725a:	b480      	push	{r7}
 800725c:	b085      	sub	sp, #20
 800725e:	af00      	add	r7, sp, #0
 8007260:	60f8      	str	r0, [r7, #12]
 8007262:	60b9      	str	r1, [r7, #8]
 8007264:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	695a      	ldr	r2, [r3, #20]
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	f003 0304 	and.w	r3, r3, #4
 8007270:	2107      	movs	r1, #7
 8007272:	fa01 f303 	lsl.w	r3, r1, r3
 8007276:	43db      	mvns	r3, r3
 8007278:	401a      	ands	r2, r3
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	f003 0304 	and.w	r3, r3, #4
 8007280:	6879      	ldr	r1, [r7, #4]
 8007282:	fa01 f303 	lsl.w	r3, r1, r3
 8007286:	431a      	orrs	r2, r3
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800728c:	bf00      	nop
 800728e:	3714      	adds	r7, #20
 8007290:	46bd      	mov	sp, r7
 8007292:	bc80      	pop	{r7}
 8007294:	4770      	bx	lr

08007296 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8007296:	b480      	push	{r7}
 8007298:	b083      	sub	sp, #12
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d101      	bne.n	80072ae <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80072aa:	2301      	movs	r3, #1
 80072ac:	e000      	b.n	80072b0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bc80      	pop	{r7}
 80072b8:	4770      	bx	lr

080072ba <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80072ba:	b480      	push	{r7}
 80072bc:	b085      	sub	sp, #20
 80072be:	af00      	add	r7, sp, #0
 80072c0:	60f8      	str	r0, [r7, #12]
 80072c2:	60b9      	str	r1, [r7, #8]
 80072c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	f003 031f 	and.w	r3, r3, #31
 80072d0:	210f      	movs	r1, #15
 80072d2:	fa01 f303 	lsl.w	r3, r1, r3
 80072d6:	43db      	mvns	r3, r3
 80072d8:	401a      	ands	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	0e9b      	lsrs	r3, r3, #26
 80072de:	f003 010f 	and.w	r1, r3, #15
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	f003 031f 	and.w	r3, r3, #31
 80072e8:	fa01 f303 	lsl.w	r3, r1, r3
 80072ec:	431a      	orrs	r2, r3
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80072f2:	bf00      	nop
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bc80      	pop	{r7}
 80072fa:	4770      	bx	lr

080072fc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8007310:	431a      	orrs	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007316:	bf00      	nop
 8007318:	370c      	adds	r7, #12
 800731a:	46bd      	mov	sp, r7
 800731c:	bc80      	pop	{r7}
 800731e:	4770      	bx	lr

08007320 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8007320:	b480      	push	{r7}
 8007322:	b083      	sub	sp, #12
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8007334:	43db      	mvns	r3, r3
 8007336:	401a      	ands	r2, r3
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	bc80      	pop	{r7}
 8007344:	4770      	bx	lr

08007346 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8007346:	b480      	push	{r7}
 8007348:	b085      	sub	sp, #20
 800734a:	af00      	add	r7, sp, #0
 800734c:	60f8      	str	r0, [r7, #12]
 800734e:	60b9      	str	r1, [r7, #8]
 8007350:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	695a      	ldr	r2, [r3, #20]
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	021b      	lsls	r3, r3, #8
 800735a:	43db      	mvns	r3, r3
 800735c:	401a      	ands	r2, r3
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	0219      	lsls	r1, r3, #8
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	400b      	ands	r3, r1
 8007366:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 800736a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800736e:	431a      	orrs	r2, r3
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8007374:	bf00      	nop
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	bc80      	pop	{r7}
 800737c:	4770      	bx	lr

0800737e <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800737e:	b480      	push	{r7}
 8007380:	b083      	sub	sp, #12
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800738e:	f023 0317 	bic.w	r3, r3, #23
 8007392:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800739a:	bf00      	nop
 800739c:	370c      	adds	r7, #12
 800739e:	46bd      	mov	sp, r7
 80073a0:	bc80      	pop	{r7}
 80073a2:	4770      	bx	lr

080073a4 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80073b4:	f023 0317 	bic.w	r3, r3, #23
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	6093      	str	r3, [r2, #8]
}
 80073bc:	bf00      	nop
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bc80      	pop	{r7}
 80073c4:	4770      	bx	lr

080073c6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b083      	sub	sp, #12
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073da:	d101      	bne.n	80073e0 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80073dc:	2301      	movs	r3, #1
 80073de:	e000      	b.n	80073e2 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	370c      	adds	r7, #12
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bc80      	pop	{r7}
 80073ea:	4770      	bx	lr

080073ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80073ec:	b480      	push	{r7}
 80073ee:	b083      	sub	sp, #12
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80073fc:	f023 0317 	bic.w	r3, r3, #23
 8007400:	f043 0201 	orr.w	r2, r3, #1
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007408:	bf00      	nop
 800740a:	370c      	adds	r7, #12
 800740c:	46bd      	mov	sp, r7
 800740e:	bc80      	pop	{r7}
 8007410:	4770      	bx	lr

08007412 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8007412:	b480      	push	{r7}
 8007414:	b083      	sub	sp, #12
 8007416:	af00      	add	r7, sp, #0
 8007418:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007422:	f023 0317 	bic.w	r3, r3, #23
 8007426:	f043 0202 	orr.w	r2, r3, #2
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800742e:	bf00      	nop
 8007430:	370c      	adds	r7, #12
 8007432:	46bd      	mov	sp, r7
 8007434:	bc80      	pop	{r7}
 8007436:	4770      	bx	lr

08007438 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8007438:	b480      	push	{r7}
 800743a:	b083      	sub	sp, #12
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	689b      	ldr	r3, [r3, #8]
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	2b01      	cmp	r3, #1
 800744a:	d101      	bne.n	8007450 <LL_ADC_IsEnabled+0x18>
 800744c:	2301      	movs	r3, #1
 800744e:	e000      	b.n	8007452 <LL_ADC_IsEnabled+0x1a>
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	370c      	adds	r7, #12
 8007456:	46bd      	mov	sp, r7
 8007458:	bc80      	pop	{r7}
 800745a:	4770      	bx	lr

0800745c <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	2b02      	cmp	r3, #2
 800746e:	d101      	bne.n	8007474 <LL_ADC_IsDisableOngoing+0x18>
 8007470:	2301      	movs	r3, #1
 8007472:	e000      	b.n	8007476 <LL_ADC_IsDisableOngoing+0x1a>
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	370c      	adds	r7, #12
 800747a:	46bd      	mov	sp, r7
 800747c:	bc80      	pop	{r7}
 800747e:	4770      	bx	lr

08007480 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007490:	f023 0317 	bic.w	r3, r3, #23
 8007494:	f043 0204 	orr.w	r2, r3, #4
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bc80      	pop	{r7}
 80074a4:	4770      	bx	lr

080074a6 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80074a6:	b480      	push	{r7}
 80074a8:	b083      	sub	sp, #12
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80074b6:	f023 0317 	bic.w	r3, r3, #23
 80074ba:	f043 0210 	orr.w	r2, r3, #16
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80074c2:	bf00      	nop
 80074c4:	370c      	adds	r7, #12
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bc80      	pop	{r7}
 80074ca:	4770      	bx	lr

080074cc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f003 0304 	and.w	r3, r3, #4
 80074dc:	2b04      	cmp	r3, #4
 80074de:	d101      	bne.n	80074e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80074e0:	2301      	movs	r3, #1
 80074e2:	e000      	b.n	80074e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bc80      	pop	{r7}
 80074ee:	4770      	bx	lr

080074f0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b088      	sub	sp, #32
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80074f8:	2300      	movs	r3, #0
 80074fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 80074fc:	2300      	movs	r3, #0
 80074fe:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8007500:	2300      	movs	r3, #0
 8007502:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007504:	2300      	movs	r3, #0
 8007506:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d101      	bne.n	8007512 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	e1a8      	b.n	8007864 <HAL_ADC_Init+0x374>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800751c:	2b00      	cmp	r3, #0
 800751e:	d109      	bne.n	8007534 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f7fc ffd3 	bl	80044cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4618      	mov	r0, r3
 800753a:	f7ff ff44 	bl	80073c6 <LL_ADC_IsInternalRegulatorEnabled>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d114      	bne.n	800756e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4618      	mov	r0, r3
 800754a:	f7ff ff18 	bl	800737e <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800754e:	4b98      	ldr	r3, [pc, #608]	; (80077b0 <HAL_ADC_Init+0x2c0>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	099b      	lsrs	r3, r3, #6
 8007554:	4a97      	ldr	r2, [pc, #604]	; (80077b4 <HAL_ADC_Init+0x2c4>)
 8007556:	fba2 2303 	umull	r2, r3, r2, r3
 800755a:	099b      	lsrs	r3, r3, #6
 800755c:	005b      	lsls	r3, r3, #1
 800755e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007560:	e002      	b.n	8007568 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	3b01      	subs	r3, #1
 8007566:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1f9      	bne.n	8007562 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	4618      	mov	r0, r3
 8007574:	f7ff ff27 	bl	80073c6 <LL_ADC_IsInternalRegulatorEnabled>
 8007578:	4603      	mov	r3, r0
 800757a:	2b00      	cmp	r3, #0
 800757c:	d10d      	bne.n	800759a <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007582:	f043 0210 	orr.w	r2, r3, #16
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800758e:	f043 0201 	orr.w	r2, r3, #1
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4618      	mov	r0, r3
 80075a0:	f7ff ff94 	bl	80074cc <LL_ADC_REG_IsConversionOngoing>
 80075a4:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075aa:	f003 0310 	and.w	r3, r3, #16
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f040 814f 	bne.w	8007852 <HAL_ADC_Init+0x362>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	f040 814b 	bne.w	8007852 <HAL_ADC_Init+0x362>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075c0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80075c4:	f043 0202 	orr.w	r2, r3, #2
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4618      	mov	r0, r3
 80075d2:	f7ff ff31 	bl	8007438 <LL_ADC_IsEnabled>
 80075d6:	4603      	mov	r3, r0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d14a      	bne.n	8007672 <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f023 0118 	bic.w	r1, r3, #24
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	689a      	ldr	r2, [r3, #8]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	430a      	orrs	r2, r1
 80075f0:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80075fe:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 8007604:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 800760a:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8007610:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	4313      	orrs	r3, r2
 8007616:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800761e:	2b01      	cmp	r3, #1
 8007620:	d103      	bne.n	800762a <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f043 0301 	orr.w	r3, r3, #1
 8007628:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	691a      	ldr	r2, [r3, #16]
 8007630:	4b61      	ldr	r3, [pc, #388]	; (80077b8 <HAL_ADC_Init+0x2c8>)
 8007632:	4013      	ands	r3, r2
 8007634:	687a      	ldr	r2, [r7, #4]
 8007636:	6812      	ldr	r2, [r2, #0]
 8007638:	6979      	ldr	r1, [r7, #20]
 800763a:	430b      	orrs	r3, r1
 800763c:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	685b      	ldr	r3, [r3, #4]
 8007642:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8007646:	d014      	beq.n	8007672 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800764c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007650:	d00f      	beq.n	8007672 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8007656:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800765a:	d00a      	beq.n	8007672 <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 800765c:	4b57      	ldr	r3, [pc, #348]	; (80077bc <HAL_ADC_Init+0x2cc>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800766c:	4953      	ldr	r1, [pc, #332]	; (80077bc <HAL_ADC_Init+0x2cc>)
 800766e:	4313      	orrs	r3, r2
 8007670:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	7e1b      	ldrb	r3, [r3, #24]
 8007676:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	7e5b      	ldrb	r3, [r3, #25]
 800767c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800767e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	7e9b      	ldrb	r3, [r3, #26]
 8007684:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8007686:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800768c:	2a00      	cmp	r2, #0
 800768e:	d002      	beq.n	8007696 <HAL_ADC_Init+0x1a6>
 8007690:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007694:	e000      	b.n	8007698 <HAL_ADC_Init+0x1a8>
 8007696:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8007698:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800769e:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	da04      	bge.n	80076b2 <HAL_ADC_Init+0x1c2>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076b0:	e001      	b.n	80076b6 <HAL_ADC_Init+0x1c6>
 80076b2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 80076b6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80076be:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80076c0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80076c2:	69ba      	ldr	r2, [r7, #24]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d114      	bne.n	80076fc <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	7e9b      	ldrb	r3, [r3, #26]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d104      	bne.n	80076e4 <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80076da:	69bb      	ldr	r3, [r7, #24]
 80076dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076e0:	61bb      	str	r3, [r7, #24]
 80076e2:	e00b      	b.n	80076fc <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076e8:	f043 0220 	orr.w	r2, r3, #32
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076f4:	f043 0201 	orr.w	r2, r3, #1
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007700:	2b00      	cmp	r3, #0
 8007702:	d009      	beq.n	8007718 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007708:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8007710:	4313      	orrs	r3, r2
 8007712:	69ba      	ldr	r2, [r7, #24]
 8007714:	4313      	orrs	r3, r2
 8007716:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	68db      	ldr	r3, [r3, #12]
 800771e:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8007722:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	6812      	ldr	r2, [r2, #0]
 800772a:	69b9      	ldr	r1, [r7, #24]
 800772c:	430b      	orrs	r3, r1
 800772e:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	691a      	ldr	r2, [r3, #16]
 8007736:	4b22      	ldr	r3, [pc, #136]	; (80077c0 <HAL_ADC_Init+0x2d0>)
 8007738:	4013      	ands	r3, r2
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	6812      	ldr	r2, [r2, #0]
 800773e:	6979      	ldr	r1, [r7, #20]
 8007740:	430b      	orrs	r3, r1
 8007742:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6818      	ldr	r0, [r3, #0]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800774c:	461a      	mov	r2, r3
 800774e:	2100      	movs	r1, #0
 8007750:	f7ff fd83 	bl	800725a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6818      	ldr	r0, [r3, #0]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800775c:	461a      	mov	r2, r3
 800775e:	4919      	ldr	r1, [pc, #100]	; (80077c4 <HAL_ADC_Init+0x2d4>)
 8007760:	f7ff fd7b 	bl	800725a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	691b      	ldr	r3, [r3, #16]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d108      	bne.n	800777e <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f062 020f 	orn	r2, r2, #15
 800777a:	629a      	str	r2, [r3, #40]	; 0x28
 800777c:	e044      	b.n	8007808 <HAL_ADC_Init+0x318>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007786:	d13f      	bne.n	8007808 <HAL_ADC_Init+0x318>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8007788:	2300      	movs	r3, #0
 800778a:	613b      	str	r3, [r7, #16]
 800778c:	e00c      	b.n	80077a8 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	fa22 f303 	lsr.w	r3, r2, r3
 800779a:	f003 030f 	and.w	r3, r3, #15
 800779e:	2b0f      	cmp	r3, #15
 80077a0:	d012      	beq.n	80077c8 <HAL_ADC_Init+0x2d8>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	3301      	adds	r3, #1
 80077a6:	613b      	str	r3, [r7, #16]
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	2b07      	cmp	r3, #7
 80077ac:	d9ef      	bls.n	800778e <HAL_ADC_Init+0x29e>
 80077ae:	e00c      	b.n	80077ca <HAL_ADC_Init+0x2da>
 80077b0:	20000038 	.word	0x20000038
 80077b4:	053e2d63 	.word	0x053e2d63
 80077b8:	1ffffc02 	.word	0x1ffffc02
 80077bc:	40012708 	.word	0x40012708
 80077c0:	dffffc02 	.word	0xdffffc02
 80077c4:	03ffff04 	.word	0x03ffff04
            ADC_CHSELR_SQ1)
        {
          break;
 80077c8:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d108      	bne.n	80077e2 <HAL_ADC_Init+0x2f2>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f062 020f 	orn	r2, r2, #15
 80077de:	629a      	str	r2, [r3, #40]	; 0x28
 80077e0:	e012      	b.n	8007808 <HAL_ADC_Init+0x318>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	69db      	ldr	r3, [r3, #28]
 80077ec:	3b01      	subs	r3, #1
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	f003 031c 	and.w	r3, r3, #28
 80077f4:	f06f 020f 	mvn.w	r2, #15
 80077f8:	fa02 f103 	lsl.w	r1, r2, r3
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	430a      	orrs	r2, r1
 8007806:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	4b17      	ldr	r3, [pc, #92]	; (800786c <HAL_ADC_Init+0x37c>)
 8007810:	4013      	ands	r3, r2
 8007812:	69ba      	ldr	r2, [r7, #24]
 8007814:	429a      	cmp	r2, r3
 8007816:	d10b      	bne.n	8007830 <HAL_ADC_Init+0x340>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2200      	movs	r2, #0
 800781c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007822:	f023 0303 	bic.w	r3, r3, #3
 8007826:	f043 0201 	orr.w	r2, r3, #1
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800782e:	e018      	b.n	8007862 <HAL_ADC_Init+0x372>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007834:	f023 0312 	bic.w	r3, r3, #18
 8007838:	f043 0210 	orr.w	r2, r3, #16
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007844:	f043 0201 	orr.w	r2, r3, #1
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8007850:	e007      	b.n	8007862 <HAL_ADC_Init+0x372>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007856:	f043 0210 	orr.w	r2, r3, #16
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800785e:	2301      	movs	r3, #1
 8007860:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007862:	7ffb      	ldrb	r3, [r7, #31]
}
 8007864:	4618      	mov	r0, r3
 8007866:	3720      	adds	r7, #32
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}
 800786c:	833fffe7 	.word	0x833fffe7

08007870 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b084      	sub	sp, #16
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d101      	bne.n	8007882 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	e06a      	b.n	8007958 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007886:	f043 0202 	orr.w	r2, r3, #2
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 fab6 	bl	8007e00 <ADC_ConversionStop>
 8007894:	4603      	mov	r3, r0
 8007896:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007898:	7bfb      	ldrb	r3, [r7, #15]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d10f      	bne.n	80078be <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f000 fb6a 	bl	8007f78 <ADC_Disable>
 80078a4:	4603      	mov	r3, r0
 80078a6:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80078a8:	7bfb      	ldrb	r3, [r7, #15]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d102      	bne.n	80078b4 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7ff fd73 	bl	80073a4 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	687a      	ldr	r2, [r7, #4]
 80078c6:	6812      	ldr	r2, [r2, #0]
 80078c8:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 80078cc:	f023 0303 	bic.w	r3, r3, #3
 80078d0:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f240 329f 	movw	r2, #927	; 0x39f
 80078da:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	68d9      	ldr	r1, [r3, #12]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	4b1e      	ldr	r3, [pc, #120]	; (8007960 <HAL_ADC_DeInit+0xf0>)
 80078e8:	400b      	ands	r3, r1
 80078ea:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	691a      	ldr	r2, [r3, #16]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80078fa:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	695a      	ldr	r2, [r3, #20]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f022 0207 	bic.w	r2, r2, #7
 800790a:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	6a1a      	ldr	r2, [r3, #32]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 800791a:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2200      	movs	r2, #0
 8007928:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800792a:	4b0e      	ldr	r3, [pc, #56]	; (8007964 <HAL_ADC_DeInit+0xf4>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a0d      	ldr	r2, [pc, #52]	; (8007964 <HAL_ADC_DeInit+0xf4>)
 8007930:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8007934:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f7fc fddc 	bl	80044f4 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2200      	movs	r2, #0
 8007940:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2200      	movs	r2, #0
 8007946:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2200      	movs	r2, #0
 800794c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007956:	7bfb      	ldrb	r3, [r7, #15]
}
 8007958:	4618      	mov	r0, r3
 800795a:	3710      	adds	r7, #16
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}
 8007960:	833e0200 	.word	0x833e0200
 8007964:	40012708 	.word	0x40012708

08007968 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4618      	mov	r0, r3
 8007976:	f7ff fda9 	bl	80074cc <LL_ADC_REG_IsConversionOngoing>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d132      	bne.n	80079e6 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007986:	2b01      	cmp	r3, #1
 8007988:	d101      	bne.n	800798e <HAL_ADC_Start+0x26>
 800798a:	2302      	movs	r3, #2
 800798c:	e02e      	b.n	80079ec <HAL_ADC_Start+0x84>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fa70 	bl	8007e7c <ADC_Enable>
 800799c:	4603      	mov	r3, r0
 800799e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80079a0:	7bfb      	ldrb	r3, [r7, #15]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d11a      	bne.n	80079dc <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079aa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80079ae:	f023 0301 	bic.w	r3, r3, #1
 80079b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	221c      	movs	r2, #28
 80079c6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4618      	mov	r0, r3
 80079d6:	f7ff fd53 	bl	8007480 <LL_ADC_REG_StartConversion>
 80079da:	e006      	b.n	80079ea <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80079e4:	e001      	b.n	80079ea <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80079e6:	2302      	movs	r3, #2
 80079e8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80079ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3710      	adds	r7, #16
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b084      	sub	sp, #16
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d101      	bne.n	8007a0a <HAL_ADC_Stop+0x16>
 8007a06:	2302      	movs	r3, #2
 8007a08:	e022      	b.n	8007a50 <HAL_ADC_Stop+0x5c>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 f9f4 	bl	8007e00 <ADC_ConversionStop>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8007a1c:	7bfb      	ldrb	r3, [r7, #15]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d111      	bne.n	8007a46 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 faa8 	bl	8007f78 <ADC_Disable>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8007a2c:	7bfb      	ldrb	r3, [r7, #15]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d109      	bne.n	8007a46 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a3a:	f023 0301 	bic.w	r3, r3, #1
 8007a3e:	f043 0201 	orr.w	r2, r3, #1
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3710      	adds	r7, #16
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	695b      	ldr	r3, [r3, #20]
 8007a66:	2b08      	cmp	r3, #8
 8007a68:	d102      	bne.n	8007a70 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8007a6a:	2308      	movs	r3, #8
 8007a6c:	60fb      	str	r3, [r7, #12]
 8007a6e:	e010      	b.n	8007a92 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d007      	beq.n	8007a8e <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a82:	f043 0220 	orr.w	r2, r3, #32
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e070      	b.n	8007b70 <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8007a8e:	2304      	movs	r3, #4
 8007a90:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8007a92:	f7fe fd2d 	bl	80064f0 <HAL_GetTick>
 8007a96:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007a98:	e01a      	b.n	8007ad0 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007aa0:	d016      	beq.n	8007ad0 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8007aa2:	f7fe fd25 	bl	80064f0 <HAL_GetTick>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	1ad3      	subs	r3, r2, r3
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d302      	bcc.n	8007ab8 <HAL_ADC_PollForConversion+0x60>
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d10b      	bne.n	8007ad0 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007abc:	f043 0204 	orr.w	r2, r3, #4
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8007acc:	2303      	movs	r3, #3
 8007ace:	e04f      	b.n	8007b70 <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681a      	ldr	r2, [r3, #0]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	4013      	ands	r3, r2
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d0dd      	beq.n	8007a9a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ae2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f7ff fbd1 	bl	8007296 <LL_ADC_REG_IsTriggerSourceSWStart>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d031      	beq.n	8007b5e <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	7e9b      	ldrb	r3, [r3, #26]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d12d      	bne.n	8007b5e <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f003 0308 	and.w	r3, r3, #8
 8007b0c:	2b08      	cmp	r3, #8
 8007b0e:	d126      	bne.n	8007b5e <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4618      	mov	r0, r3
 8007b16:	f7ff fcd9 	bl	80074cc <LL_ADC_REG_IsConversionOngoing>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d112      	bne.n	8007b46 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	685a      	ldr	r2, [r3, #4]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f022 020c 	bic.w	r2, r2, #12
 8007b2e:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b38:	f023 0301 	bic.w	r3, r3, #1
 8007b3c:	f043 0201 	orr.w	r2, r3, #1
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	659a      	str	r2, [r3, #88]	; 0x58
 8007b44:	e00b      	b.n	8007b5e <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b4a:	f043 0220 	orr.w	r2, r3, #32
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b56:	f043 0201 	orr.w	r2, r3, #1
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	7e1b      	ldrb	r3, [r3, #24]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d103      	bne.n	8007b6e <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	220c      	movs	r2, #12
 8007b6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b6e:	2300      	movs	r3, #0
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3710      	adds	r7, #16
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bd80      	pop	{r7, pc}

08007b78 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	370c      	adds	r7, #12
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bc80      	pop	{r7}
 8007b8e:	4770      	bx	lr

08007b90 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b088      	sub	sp, #32
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	691b      	ldr	r3, [r3, #16]
 8007ba6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d101      	bne.n	8007bb8 <HAL_ADC_ConfigChannel+0x28>
 8007bb4:	2302      	movs	r3, #2
 8007bb6:	e110      	b.n	8007dda <HAL_ADC_ConfigChannel+0x24a>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	4618      	mov	r0, r3
 8007bc6:	f7ff fc81 	bl	80074cc <LL_ADC_REG_IsConversionOngoing>
 8007bca:	4603      	mov	r3, r0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	f040 80f7 	bne.w	8007dc0 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	f000 80b1 	beq.w	8007d3e <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	691b      	ldr	r3, [r3, #16]
 8007be0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007be4:	d004      	beq.n	8007bf0 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007bea:	4a7e      	ldr	r2, [pc, #504]	; (8007de4 <HAL_ADC_ConfigChannel+0x254>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d108      	bne.n	8007c02 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681a      	ldr	r2, [r3, #0]
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4619      	mov	r1, r3
 8007bfa:	4610      	mov	r0, r2
 8007bfc:	f7ff fb7e 	bl	80072fc <LL_ADC_REG_SetSequencerChAdd>
 8007c00:	e041      	b.n	8007c86 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	685b      	ldr	r3, [r3, #4]
 8007c0a:	f003 031f 	and.w	r3, r3, #31
 8007c0e:	210f      	movs	r1, #15
 8007c10:	fa01 f303 	lsl.w	r3, r1, r3
 8007c14:	43db      	mvns	r3, r3
 8007c16:	401a      	ands	r2, r3
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d105      	bne.n	8007c30 <HAL_ADC_ConfigChannel+0xa0>
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	0e9b      	lsrs	r3, r3, #26
 8007c2a:	f003 031f 	and.w	r3, r3, #31
 8007c2e:	e011      	b.n	8007c54 <HAL_ADC_ConfigChannel+0xc4>
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	fa93 f3a3 	rbit	r3, r3
 8007c3c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d101      	bne.n	8007c4c <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8007c48:	2320      	movs	r3, #32
 8007c4a:	e003      	b.n	8007c54 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	fab3 f383 	clz	r3, r3
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	6839      	ldr	r1, [r7, #0]
 8007c56:	6849      	ldr	r1, [r1, #4]
 8007c58:	f001 011f 	and.w	r1, r1, #31
 8007c5c:	408b      	lsls	r3, r1
 8007c5e:	431a      	orrs	r2, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	089b      	lsrs	r3, r3, #2
 8007c6a:	1c5a      	adds	r2, r3, #1
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	69db      	ldr	r3, [r3, #28]
 8007c70:	429a      	cmp	r2, r3
 8007c72:	d808      	bhi.n	8007c86 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6818      	ldr	r0, [r3, #0]
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	6859      	ldr	r1, [r3, #4]
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	461a      	mov	r2, r3
 8007c82:	f7ff fb1a 	bl	80072ba <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6818      	ldr	r0, [r3, #0]
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	6819      	ldr	r1, [r3, #0]
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	461a      	mov	r2, r3
 8007c94:	f7ff fb57 	bl	8007346 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	f280 8097 	bge.w	8007dd0 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007ca2:	4851      	ldr	r0, [pc, #324]	; (8007de8 <HAL_ADC_ConfigChannel+0x258>)
 8007ca4:	f7ff facc 	bl	8007240 <LL_ADC_GetCommonPathInternalCh>
 8007ca8:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a4f      	ldr	r2, [pc, #316]	; (8007dec <HAL_ADC_ConfigChannel+0x25c>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d120      	bne.n	8007cf6 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007cb4:	69bb      	ldr	r3, [r7, #24]
 8007cb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d11b      	bne.n	8007cf6 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007cc4:	4619      	mov	r1, r3
 8007cc6:	4848      	ldr	r0, [pc, #288]	; (8007de8 <HAL_ADC_ConfigChannel+0x258>)
 8007cc8:	f7ff faa8 	bl	800721c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8007ccc:	4b48      	ldr	r3, [pc, #288]	; (8007df0 <HAL_ADC_ConfigChannel+0x260>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	099b      	lsrs	r3, r3, #6
 8007cd2:	4a48      	ldr	r2, [pc, #288]	; (8007df4 <HAL_ADC_ConfigChannel+0x264>)
 8007cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8007cd8:	099a      	lsrs	r2, r3, #6
 8007cda:	4613      	mov	r3, r2
 8007cdc:	005b      	lsls	r3, r3, #1
 8007cde:	4413      	add	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007ce6:	e002      	b.n	8007cee <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	3b01      	subs	r3, #1
 8007cec:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d1f9      	bne.n	8007ce8 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8007cf4:	e06c      	b.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a3f      	ldr	r2, [pc, #252]	; (8007df8 <HAL_ADC_ConfigChannel+0x268>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d10c      	bne.n	8007d1a <HAL_ADC_ConfigChannel+0x18a>
 8007d00:	69bb      	ldr	r3, [r7, #24]
 8007d02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d107      	bne.n	8007d1a <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007d0a:	69bb      	ldr	r3, [r7, #24]
 8007d0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d10:	4619      	mov	r1, r3
 8007d12:	4835      	ldr	r0, [pc, #212]	; (8007de8 <HAL_ADC_ConfigChannel+0x258>)
 8007d14:	f7ff fa82 	bl	800721c <LL_ADC_SetCommonPathInternalCh>
 8007d18:	e05a      	b.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a37      	ldr	r2, [pc, #220]	; (8007dfc <HAL_ADC_ConfigChannel+0x26c>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d155      	bne.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d150      	bne.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007d34:	4619      	mov	r1, r3
 8007d36:	482c      	ldr	r0, [pc, #176]	; (8007de8 <HAL_ADC_ConfigChannel+0x258>)
 8007d38:	f7ff fa70 	bl	800721c <LL_ADC_SetCommonPathInternalCh>
 8007d3c:	e048      	b.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d46:	d004      	beq.n	8007d52 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8007d4c:	4a25      	ldr	r2, [pc, #148]	; (8007de4 <HAL_ADC_ConfigChannel+0x254>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d107      	bne.n	8007d62 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	4610      	mov	r0, r2
 8007d5e:	f7ff fadf 	bl	8007320 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	da32      	bge.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007d6a:	481f      	ldr	r0, [pc, #124]	; (8007de8 <HAL_ADC_ConfigChannel+0x258>)
 8007d6c:	f7ff fa68 	bl	8007240 <LL_ADC_GetCommonPathInternalCh>
 8007d70:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a1d      	ldr	r2, [pc, #116]	; (8007dec <HAL_ADC_ConfigChannel+0x25c>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d107      	bne.n	8007d8c <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007d7c:	69bb      	ldr	r3, [r7, #24]
 8007d7e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007d82:	4619      	mov	r1, r3
 8007d84:	4818      	ldr	r0, [pc, #96]	; (8007de8 <HAL_ADC_ConfigChannel+0x258>)
 8007d86:	f7ff fa49 	bl	800721c <LL_ADC_SetCommonPathInternalCh>
 8007d8a:	e021      	b.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a19      	ldr	r2, [pc, #100]	; (8007df8 <HAL_ADC_ConfigChannel+0x268>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d107      	bne.n	8007da6 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	4812      	ldr	r0, [pc, #72]	; (8007de8 <HAL_ADC_ConfigChannel+0x258>)
 8007da0:	f7ff fa3c 	bl	800721c <LL_ADC_SetCommonPathInternalCh>
 8007da4:	e014      	b.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a14      	ldr	r2, [pc, #80]	; (8007dfc <HAL_ADC_ConfigChannel+0x26c>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d10f      	bne.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8007db6:	4619      	mov	r1, r3
 8007db8:	480b      	ldr	r0, [pc, #44]	; (8007de8 <HAL_ADC_ConfigChannel+0x258>)
 8007dba:	f7ff fa2f 	bl	800721c <LL_ADC_SetCommonPathInternalCh>
 8007dbe:	e007      	b.n	8007dd0 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dc4:	f043 0220 	orr.w	r2, r3, #32
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8007dd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3720      	adds	r7, #32
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}
 8007de2:	bf00      	nop
 8007de4:	80000004 	.word	0x80000004
 8007de8:	40012708 	.word	0x40012708
 8007dec:	b0001000 	.word	0xb0001000
 8007df0:	20000038 	.word	0x20000038
 8007df4:	053e2d63 	.word	0x053e2d63
 8007df8:	b8004000 	.word	0xb8004000
 8007dfc:	b4002000 	.word	0xb4002000

08007e00 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f7ff fb5d 	bl	80074cc <LL_ADC_REG_IsConversionOngoing>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d02c      	beq.n	8007e72 <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f7ff fb1d 	bl	800745c <LL_ADC_IsDisableOngoing>
 8007e22:	4603      	mov	r3, r0
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d104      	bne.n	8007e32 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f7ff fb3a 	bl	80074a6 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007e32:	f7fe fb5d 	bl	80064f0 <HAL_GetTick>
 8007e36:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8007e38:	e014      	b.n	8007e64 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007e3a:	f7fe fb59 	bl	80064f0 <HAL_GetTick>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	2b02      	cmp	r3, #2
 8007e46:	d90d      	bls.n	8007e64 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e4c:	f043 0210 	orr.w	r2, r3, #16
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007e58:	f043 0201 	orr.w	r2, r3, #1
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	e007      	b.n	8007e74 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	f003 0304 	and.w	r3, r3, #4
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d1e3      	bne.n	8007e3a <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3710      	adds	r7, #16
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007e84:	2300      	movs	r3, #0
 8007e86:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f7ff fad3 	bl	8007438 <LL_ADC_IsEnabled>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d162      	bne.n	8007f5e <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	689a      	ldr	r2, [r3, #8]
 8007e9e:	4b32      	ldr	r3, [pc, #200]	; (8007f68 <ADC_Enable+0xec>)
 8007ea0:	4013      	ands	r3, r2
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00d      	beq.n	8007ec2 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007eaa:	f043 0210 	orr.w	r2, r3, #16
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007eb6:	f043 0201 	orr.w	r2, r3, #1
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e04e      	b.n	8007f60 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f7ff fa90 	bl	80073ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007ecc:	4827      	ldr	r0, [pc, #156]	; (8007f6c <ADC_Enable+0xf0>)
 8007ece:	f7ff f9b7 	bl	8007240 <LL_ADC_GetCommonPathInternalCh>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00f      	beq.n	8007efc <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8007edc:	4b24      	ldr	r3, [pc, #144]	; (8007f70 <ADC_Enable+0xf4>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	099b      	lsrs	r3, r3, #6
 8007ee2:	4a24      	ldr	r2, [pc, #144]	; (8007f74 <ADC_Enable+0xf8>)
 8007ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee8:	099b      	lsrs	r3, r3, #6
 8007eea:	3301      	adds	r3, #1
 8007eec:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007eee:	e002      	b.n	8007ef6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	3b01      	subs	r3, #1
 8007ef4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d1f9      	bne.n	8007ef0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	7e5b      	ldrb	r3, [r3, #25]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d02c      	beq.n	8007f5e <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8007f04:	f7fe faf4 	bl	80064f0 <HAL_GetTick>
 8007f08:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007f0a:	e021      	b.n	8007f50 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4618      	mov	r0, r3
 8007f12:	f7ff fa91 	bl	8007438 <LL_ADC_IsEnabled>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d104      	bne.n	8007f26 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7ff fa63 	bl	80073ec <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007f26:	f7fe fae3 	bl	80064f0 <HAL_GetTick>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	1ad3      	subs	r3, r2, r3
 8007f30:	2b02      	cmp	r3, #2
 8007f32:	d90d      	bls.n	8007f50 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f38:	f043 0210 	orr.w	r2, r3, #16
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f44:	f043 0201 	orr.w	r2, r3, #1
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e007      	b.n	8007f60 <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 0301 	and.w	r3, r3, #1
 8007f5a:	2b01      	cmp	r3, #1
 8007f5c:	d1d6      	bne.n	8007f0c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3710      	adds	r7, #16
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}
 8007f68:	80000017 	.word	0x80000017
 8007f6c:	40012708 	.word	0x40012708
 8007f70:	20000038 	.word	0x20000038
 8007f74:	053e2d63 	.word	0x053e2d63

08007f78 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b084      	sub	sp, #16
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f7ff fa69 	bl	800745c <LL_ADC_IsDisableOngoing>
 8007f8a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7ff fa51 	bl	8007438 <LL_ADC_IsEnabled>
 8007f96:	4603      	mov	r3, r0
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d040      	beq.n	800801e <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d13d      	bne.n	800801e <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	f003 0305 	and.w	r3, r3, #5
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d10c      	bne.n	8007fca <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f7ff fa2c 	bl	8007412 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2203      	movs	r2, #3
 8007fc0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007fc2:	f7fe fa95 	bl	80064f0 <HAL_GetTick>
 8007fc6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007fc8:	e022      	b.n	8008010 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fce:	f043 0210 	orr.w	r2, r3, #16
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007fda:	f043 0201 	orr.w	r2, r3, #1
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e01c      	b.n	8008020 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007fe6:	f7fe fa83 	bl	80064f0 <HAL_GetTick>
 8007fea:	4602      	mov	r2, r0
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	1ad3      	subs	r3, r2, r3
 8007ff0:	2b02      	cmp	r3, #2
 8007ff2:	d90d      	bls.n	8008010 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ff8:	f043 0210 	orr.w	r2, r3, #16
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008004:	f043 0201 	orr.w	r2, r3, #1
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	e007      	b.n	8008020 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	2b00      	cmp	r3, #0
 800801c:	d1e3      	bne.n	8007fe6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3710      	adds	r7, #16
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}

08008028 <LL_ADC_IsEnabled>:
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	f003 0301 	and.w	r3, r3, #1
 8008038:	2b01      	cmp	r3, #1
 800803a:	d101      	bne.n	8008040 <LL_ADC_IsEnabled+0x18>
 800803c:	2301      	movs	r3, #1
 800803e:	e000      	b.n	8008042 <LL_ADC_IsEnabled+0x1a>
 8008040:	2300      	movs	r3, #0
}
 8008042:	4618      	mov	r0, r3
 8008044:	370c      	adds	r7, #12
 8008046:	46bd      	mov	sp, r7
 8008048:	bc80      	pop	{r7}
 800804a:	4770      	bx	lr

0800804c <LL_ADC_IsCalibrationOnGoing>:
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800805c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008060:	d101      	bne.n	8008066 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8008062:	2301      	movs	r3, #1
 8008064:	e000      	b.n	8008068 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008066:	2300      	movs	r3, #0
}
 8008068:	4618      	mov	r0, r3
 800806a:	370c      	adds	r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	bc80      	pop	{r7}
 8008070:	4770      	bx	lr

08008072 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8008072:	b580      	push	{r7, lr}
 8008074:	b086      	sub	sp, #24
 8008076:	af00      	add	r7, sp, #0
 8008078:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800807a:	2300      	movs	r3, #0
 800807c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8008084:	2b01      	cmp	r3, #1
 8008086:	d101      	bne.n	800808c <HAL_ADCEx_Calibration_Start+0x1a>
 8008088:	2302      	movs	r3, #2
 800808a:	e068      	b.n	800815e <HAL_ADCEx_Calibration_Start+0xec>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f7ff ff6f 	bl	8007f78 <ADC_Disable>
 800809a:	4603      	mov	r3, r0
 800809c:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4618      	mov	r0, r3
 80080a4:	f7ff ffc0 	bl	8008028 <LL_ADC_IsEnabled>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d14c      	bne.n	8008148 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080b2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80080b6:	f043 0202 	orr.w	r2, r3, #2
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	f003 0303 	and.w	r3, r3, #3
 80080c8:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f022 0203 	bic.w	r2, r2, #3
 80080d8:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	689a      	ldr	r2, [r3, #8]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80080e8:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80080ea:	e014      	b.n	8008116 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	3301      	adds	r3, #1
 80080f0:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 80080f8:	d30d      	bcc.n	8008116 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080fe:	f023 0312 	bic.w	r3, r3, #18
 8008102:	f043 0210 	orr.w	r2, r3, #16
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2200      	movs	r2, #0
 800810e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8008112:	2301      	movs	r3, #1
 8008114:	e023      	b.n	800815e <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4618      	mov	r0, r3
 800811c:	f7ff ff96 	bl	800804c <LL_ADC_IsCalibrationOnGoing>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d1e2      	bne.n	80080ec <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68d9      	ldr	r1, [r3, #12]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	693a      	ldr	r2, [r7, #16]
 8008132:	430a      	orrs	r2, r1
 8008134:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800813a:	f023 0303 	bic.w	r3, r3, #3
 800813e:	f043 0201 	orr.w	r2, r3, #1
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	659a      	str	r2, [r3, #88]	; 0x58
 8008146:	e005      	b.n	8008154 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800814c:	f043 0210 	orr.w	r2, r3, #16
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800815c:	7dfb      	ldrb	r3, [r7, #23]
}
 800815e:	4618      	mov	r0, r3
 8008160:	3718      	adds	r7, #24
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
	...

08008168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008168:	b480      	push	{r7}
 800816a:	b085      	sub	sp, #20
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f003 0307 	and.w	r3, r3, #7
 8008176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008178:	4b0c      	ldr	r3, [pc, #48]	; (80081ac <__NVIC_SetPriorityGrouping+0x44>)
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800817e:	68ba      	ldr	r2, [r7, #8]
 8008180:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008184:	4013      	ands	r3, r2
 8008186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008190:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008194:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800819a:	4a04      	ldr	r2, [pc, #16]	; (80081ac <__NVIC_SetPriorityGrouping+0x44>)
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	60d3      	str	r3, [r2, #12]
}
 80081a0:	bf00      	nop
 80081a2:	3714      	adds	r7, #20
 80081a4:	46bd      	mov	sp, r7
 80081a6:	bc80      	pop	{r7}
 80081a8:	4770      	bx	lr
 80081aa:	bf00      	nop
 80081ac:	e000ed00 	.word	0xe000ed00

080081b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80081b0:	b480      	push	{r7}
 80081b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80081b4:	4b04      	ldr	r3, [pc, #16]	; (80081c8 <__NVIC_GetPriorityGrouping+0x18>)
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	0a1b      	lsrs	r3, r3, #8
 80081ba:	f003 0307 	and.w	r3, r3, #7
}
 80081be:	4618      	mov	r0, r3
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bc80      	pop	{r7}
 80081c4:	4770      	bx	lr
 80081c6:	bf00      	nop
 80081c8:	e000ed00 	.word	0xe000ed00

080081cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	4603      	mov	r3, r0
 80081d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80081d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	db0b      	blt.n	80081f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80081de:	79fb      	ldrb	r3, [r7, #7]
 80081e0:	f003 021f 	and.w	r2, r3, #31
 80081e4:	4906      	ldr	r1, [pc, #24]	; (8008200 <__NVIC_EnableIRQ+0x34>)
 80081e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081ea:	095b      	lsrs	r3, r3, #5
 80081ec:	2001      	movs	r0, #1
 80081ee:	fa00 f202 	lsl.w	r2, r0, r2
 80081f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80081f6:	bf00      	nop
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bc80      	pop	{r7}
 80081fe:	4770      	bx	lr
 8008200:	e000e100 	.word	0xe000e100

08008204 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	4603      	mov	r3, r0
 800820c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800820e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008212:	2b00      	cmp	r3, #0
 8008214:	db12      	blt.n	800823c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008216:	79fb      	ldrb	r3, [r7, #7]
 8008218:	f003 021f 	and.w	r2, r3, #31
 800821c:	490a      	ldr	r1, [pc, #40]	; (8008248 <__NVIC_DisableIRQ+0x44>)
 800821e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008222:	095b      	lsrs	r3, r3, #5
 8008224:	2001      	movs	r0, #1
 8008226:	fa00 f202 	lsl.w	r2, r0, r2
 800822a:	3320      	adds	r3, #32
 800822c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8008230:	f3bf 8f4f 	dsb	sy
}
 8008234:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008236:	f3bf 8f6f 	isb	sy
}
 800823a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800823c:	bf00      	nop
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	bc80      	pop	{r7}
 8008244:	4770      	bx	lr
 8008246:	bf00      	nop
 8008248:	e000e100 	.word	0xe000e100

0800824c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800824c:	b480      	push	{r7}
 800824e:	b083      	sub	sp, #12
 8008250:	af00      	add	r7, sp, #0
 8008252:	4603      	mov	r3, r0
 8008254:	6039      	str	r1, [r7, #0]
 8008256:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008258:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800825c:	2b00      	cmp	r3, #0
 800825e:	db0a      	blt.n	8008276 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	b2da      	uxtb	r2, r3
 8008264:	490c      	ldr	r1, [pc, #48]	; (8008298 <__NVIC_SetPriority+0x4c>)
 8008266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800826a:	0112      	lsls	r2, r2, #4
 800826c:	b2d2      	uxtb	r2, r2
 800826e:	440b      	add	r3, r1
 8008270:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008274:	e00a      	b.n	800828c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	b2da      	uxtb	r2, r3
 800827a:	4908      	ldr	r1, [pc, #32]	; (800829c <__NVIC_SetPriority+0x50>)
 800827c:	79fb      	ldrb	r3, [r7, #7]
 800827e:	f003 030f 	and.w	r3, r3, #15
 8008282:	3b04      	subs	r3, #4
 8008284:	0112      	lsls	r2, r2, #4
 8008286:	b2d2      	uxtb	r2, r2
 8008288:	440b      	add	r3, r1
 800828a:	761a      	strb	r2, [r3, #24]
}
 800828c:	bf00      	nop
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	bc80      	pop	{r7}
 8008294:	4770      	bx	lr
 8008296:	bf00      	nop
 8008298:	e000e100 	.word	0xe000e100
 800829c:	e000ed00 	.word	0xe000ed00

080082a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b089      	sub	sp, #36	; 0x24
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	60f8      	str	r0, [r7, #12]
 80082a8:	60b9      	str	r1, [r7, #8]
 80082aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f003 0307 	and.w	r3, r3, #7
 80082b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	f1c3 0307 	rsb	r3, r3, #7
 80082ba:	2b04      	cmp	r3, #4
 80082bc:	bf28      	it	cs
 80082be:	2304      	movcs	r3, #4
 80082c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	3304      	adds	r3, #4
 80082c6:	2b06      	cmp	r3, #6
 80082c8:	d902      	bls.n	80082d0 <NVIC_EncodePriority+0x30>
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	3b03      	subs	r3, #3
 80082ce:	e000      	b.n	80082d2 <NVIC_EncodePriority+0x32>
 80082d0:	2300      	movs	r3, #0
 80082d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082d4:	f04f 32ff 	mov.w	r2, #4294967295
 80082d8:	69bb      	ldr	r3, [r7, #24]
 80082da:	fa02 f303 	lsl.w	r3, r2, r3
 80082de:	43da      	mvns	r2, r3
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	401a      	ands	r2, r3
 80082e4:	697b      	ldr	r3, [r7, #20]
 80082e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80082e8:	f04f 31ff 	mov.w	r1, #4294967295
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	fa01 f303 	lsl.w	r3, r1, r3
 80082f2:	43d9      	mvns	r1, r3
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082f8:	4313      	orrs	r3, r2
         );
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3724      	adds	r7, #36	; 0x24
 80082fe:	46bd      	mov	sp, r7
 8008300:	bc80      	pop	{r7}
 8008302:	4770      	bx	lr

08008304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b082      	sub	sp, #8
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f7ff ff2b 	bl	8008168 <__NVIC_SetPriorityGrouping>
}
 8008312:	bf00      	nop
 8008314:	3708      	adds	r7, #8
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b086      	sub	sp, #24
 800831e:	af00      	add	r7, sp, #0
 8008320:	4603      	mov	r3, r0
 8008322:	60b9      	str	r1, [r7, #8]
 8008324:	607a      	str	r2, [r7, #4]
 8008326:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008328:	f7ff ff42 	bl	80081b0 <__NVIC_GetPriorityGrouping>
 800832c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800832e:	687a      	ldr	r2, [r7, #4]
 8008330:	68b9      	ldr	r1, [r7, #8]
 8008332:	6978      	ldr	r0, [r7, #20]
 8008334:	f7ff ffb4 	bl	80082a0 <NVIC_EncodePriority>
 8008338:	4602      	mov	r2, r0
 800833a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800833e:	4611      	mov	r1, r2
 8008340:	4618      	mov	r0, r3
 8008342:	f7ff ff83 	bl	800824c <__NVIC_SetPriority>
}
 8008346:	bf00      	nop
 8008348:	3718      	adds	r7, #24
 800834a:	46bd      	mov	sp, r7
 800834c:	bd80      	pop	{r7, pc}

0800834e <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800834e:	b580      	push	{r7, lr}
 8008350:	b082      	sub	sp, #8
 8008352:	af00      	add	r7, sp, #0
 8008354:	4603      	mov	r3, r0
 8008356:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800835c:	4618      	mov	r0, r3
 800835e:	f7ff ff35 	bl	80081cc <__NVIC_EnableIRQ>
}
 8008362:	bf00      	nop
 8008364:	3708      	adds	r7, #8
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800836a:	b580      	push	{r7, lr}
 800836c:	b082      	sub	sp, #8
 800836e:	af00      	add	r7, sp, #0
 8008370:	4603      	mov	r3, r0
 8008372:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008378:	4618      	mov	r0, r3
 800837a:	f7ff ff43 	bl	8008204 <__NVIC_DisableIRQ>
}
 800837e:	bf00      	nop
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8008386:	b580      	push	{r7, lr}
 8008388:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800838a:	f000 f802 	bl	8008392 <HAL_SYSTICK_Callback>
}
 800838e:	bf00      	nop
 8008390:	bd80      	pop	{r7, pc}

08008392 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8008392:	b480      	push	{r7}
 8008394:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8008396:	bf00      	nop
 8008398:	46bd      	mov	sp, r7
 800839a:	bc80      	pop	{r7}
 800839c:	4770      	bx	lr
	...

080083a0 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d101      	bne.n	80083b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e08e      	b.n	80084d0 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	461a      	mov	r2, r3
 80083b8:	4b47      	ldr	r3, [pc, #284]	; (80084d8 <HAL_DMA_Init+0x138>)
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d80f      	bhi.n	80083de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	4b45      	ldr	r3, [pc, #276]	; (80084dc <HAL_DMA_Init+0x13c>)
 80083c6:	4413      	add	r3, r2
 80083c8:	4a45      	ldr	r2, [pc, #276]	; (80084e0 <HAL_DMA_Init+0x140>)
 80083ca:	fba2 2303 	umull	r2, r3, r2, r3
 80083ce:	091b      	lsrs	r3, r3, #4
 80083d0:	009a      	lsls	r2, r3, #2
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	4a42      	ldr	r2, [pc, #264]	; (80084e4 <HAL_DMA_Init+0x144>)
 80083da:	641a      	str	r2, [r3, #64]	; 0x40
 80083dc:	e00e      	b.n	80083fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	461a      	mov	r2, r3
 80083e4:	4b40      	ldr	r3, [pc, #256]	; (80084e8 <HAL_DMA_Init+0x148>)
 80083e6:	4413      	add	r3, r2
 80083e8:	4a3d      	ldr	r2, [pc, #244]	; (80084e0 <HAL_DMA_Init+0x140>)
 80083ea:	fba2 2303 	umull	r2, r3, r2, r3
 80083ee:	091b      	lsrs	r3, r3, #4
 80083f0:	009a      	lsls	r2, r3, #2
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	4a3c      	ldr	r2, [pc, #240]	; (80084ec <HAL_DMA_Init+0x14c>)
 80083fa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2202      	movs	r2, #2
 8008400:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	6812      	ldr	r2, [r2, #0]
 800840e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008416:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	6819      	ldr	r1, [r3, #0]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	689a      	ldr	r2, [r3, #8]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	431a      	orrs	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	431a      	orrs	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	695b      	ldr	r3, [r3, #20]
 8008432:	431a      	orrs	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	699b      	ldr	r3, [r3, #24]
 8008438:	431a      	orrs	r2, r3
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	69db      	ldr	r3, [r3, #28]
 800843e:	431a      	orrs	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6a1b      	ldr	r3, [r3, #32]
 8008444:	431a      	orrs	r2, r3
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	430a      	orrs	r2, r1
 800844c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800844e:	6878      	ldr	r0, [r7, #4]
 8008450:	f000 fb60 	bl	8008b14 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	689b      	ldr	r3, [r3, #8]
 8008458:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800845c:	d102      	bne.n	8008464 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2200      	movs	r2, #0
 8008462:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	685a      	ldr	r2, [r3, #4]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800846c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008470:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800847a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d010      	beq.n	80084a6 <HAL_DMA_Init+0x106>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	2b04      	cmp	r3, #4
 800848a:	d80c      	bhi.n	80084a6 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f000 fb89 	bl	8008ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008496:	2200      	movs	r2, #0
 8008498:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80084a2:	605a      	str	r2, [r3, #4]
 80084a4:	e008      	b.n	80084b8 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2200      	movs	r2, #0
 80084b6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3708      	adds	r7, #8
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}
 80084d8:	40020407 	.word	0x40020407
 80084dc:	bffdfff8 	.word	0xbffdfff8
 80084e0:	cccccccd 	.word	0xcccccccd
 80084e4:	40020000 	.word	0x40020000
 80084e8:	bffdfbf8 	.word	0xbffdfbf8
 80084ec:	40020400 	.word	0x40020400

080084f0 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d101      	bne.n	8008502 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80084fe:	2301      	movs	r3, #1
 8008500:	e07b      	b.n	80085fa <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	681a      	ldr	r2, [r3, #0]
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f022 0201 	bic.w	r2, r2, #1
 8008510:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	461a      	mov	r2, r3
 8008518:	4b3a      	ldr	r3, [pc, #232]	; (8008604 <HAL_DMA_DeInit+0x114>)
 800851a:	429a      	cmp	r2, r3
 800851c:	d80f      	bhi.n	800853e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	461a      	mov	r2, r3
 8008524:	4b38      	ldr	r3, [pc, #224]	; (8008608 <HAL_DMA_DeInit+0x118>)
 8008526:	4413      	add	r3, r2
 8008528:	4a38      	ldr	r2, [pc, #224]	; (800860c <HAL_DMA_DeInit+0x11c>)
 800852a:	fba2 2303 	umull	r2, r3, r2, r3
 800852e:	091b      	lsrs	r3, r3, #4
 8008530:	009a      	lsls	r2, r3, #2
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4a35      	ldr	r2, [pc, #212]	; (8008610 <HAL_DMA_DeInit+0x120>)
 800853a:	641a      	str	r2, [r3, #64]	; 0x40
 800853c:	e00e      	b.n	800855c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	461a      	mov	r2, r3
 8008544:	4b33      	ldr	r3, [pc, #204]	; (8008614 <HAL_DMA_DeInit+0x124>)
 8008546:	4413      	add	r3, r2
 8008548:	4a30      	ldr	r2, [pc, #192]	; (800860c <HAL_DMA_DeInit+0x11c>)
 800854a:	fba2 2303 	umull	r2, r3, r2, r3
 800854e:	091b      	lsrs	r3, r3, #4
 8008550:	009a      	lsls	r2, r3, #2
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	4a2f      	ldr	r2, [pc, #188]	; (8008618 <HAL_DMA_DeInit+0x128>)
 800855a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	2200      	movs	r2, #0
 8008562:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008568:	f003 021c 	and.w	r2, r3, #28
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008570:	2101      	movs	r1, #1
 8008572:	fa01 f202 	lsl.w	r2, r1, r2
 8008576:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 facb 	bl	8008b14 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008582:	2200      	movs	r2, #0
 8008584:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800858e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00f      	beq.n	80085b8 <HAL_DMA_DeInit+0xc8>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	2b04      	cmp	r3, #4
 800859e:	d80b      	bhi.n	80085b8 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f000 faff 	bl	8008ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085aa:	2200      	movs	r2, #0
 80085ac:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80085b6:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2200      	movs	r2, #0
 80085bc:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2200      	movs	r2, #0
 80085c8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2200      	movs	r2, #0
 80085ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2200      	movs	r2, #0
 80085d4:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	2200      	movs	r2, #0
 80085da:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2200      	movs	r2, #0
 80085e0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2200      	movs	r2, #0
 80085e6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80085f8:	2300      	movs	r3, #0
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3708      	adds	r7, #8
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
 8008602:	bf00      	nop
 8008604:	40020407 	.word	0x40020407
 8008608:	bffdfff8 	.word	0xbffdfff8
 800860c:	cccccccd 	.word	0xcccccccd
 8008610:	40020000 	.word	0x40020000
 8008614:	bffdfbf8 	.word	0xbffdfbf8
 8008618:	40020400 	.word	0x40020400

0800861c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b086      	sub	sp, #24
 8008620:	af00      	add	r7, sp, #0
 8008622:	60f8      	str	r0, [r7, #12]
 8008624:	60b9      	str	r1, [r7, #8]
 8008626:	607a      	str	r2, [r7, #4]
 8008628:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800862a:	2300      	movs	r3, #0
 800862c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008634:	2b01      	cmp	r3, #1
 8008636:	d101      	bne.n	800863c <HAL_DMA_Start_IT+0x20>
 8008638:	2302      	movs	r3, #2
 800863a:	e069      	b.n	8008710 <HAL_DMA_Start_IT+0xf4>
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800864a:	b2db      	uxtb	r3, r3
 800864c:	2b01      	cmp	r3, #1
 800864e:	d155      	bne.n	80086fc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2202      	movs	r2, #2
 8008654:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2200      	movs	r2, #0
 800865c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f022 0201 	bic.w	r2, r2, #1
 800866c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	68b9      	ldr	r1, [r7, #8]
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 fa0f 	bl	8008a98 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800867e:	2b00      	cmp	r3, #0
 8008680:	d008      	beq.n	8008694 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f042 020e 	orr.w	r2, r2, #14
 8008690:	601a      	str	r2, [r3, #0]
 8008692:	e00f      	b.n	80086b4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f022 0204 	bic.w	r2, r2, #4
 80086a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f042 020a 	orr.w	r2, r2, #10
 80086b2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d007      	beq.n	80086d2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80086d0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d007      	beq.n	80086ea <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80086e8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f042 0201 	orr.w	r2, r2, #1
 80086f8:	601a      	str	r2, [r3, #0]
 80086fa:	e008      	b.n	800870e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	2280      	movs	r2, #128	; 0x80
 8008700:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800870e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008710:	4618      	mov	r0, r3
 8008712:	3718      	adds	r7, #24
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d101      	bne.n	800872a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	e04f      	b.n	80087ca <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008730:	b2db      	uxtb	r3, r3
 8008732:	2b02      	cmp	r3, #2
 8008734:	d008      	beq.n	8008748 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2204      	movs	r2, #4
 800873a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2200      	movs	r2, #0
 8008740:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	e040      	b.n	80087ca <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f022 020e 	bic.w	r2, r2, #14
 8008756:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800875c:	681a      	ldr	r2, [r3, #0]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008762:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008766:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f022 0201 	bic.w	r2, r2, #1
 8008776:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800877c:	f003 021c 	and.w	r2, r3, #28
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008784:	2101      	movs	r1, #1
 8008786:	fa01 f202 	lsl.w	r2, r1, r2
 800878a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008794:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800879a:	2b00      	cmp	r3, #0
 800879c:	d00c      	beq.n	80087b8 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087ac:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80087b6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2200      	movs	r2, #0
 80087c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	370c      	adds	r7, #12
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bc80      	pop	{r7}
 80087d2:	4770      	bx	lr

080087d4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b084      	sub	sp, #16
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087dc:	2300      	movs	r3, #0
 80087de:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80087e6:	b2db      	uxtb	r3, r3
 80087e8:	2b02      	cmp	r3, #2
 80087ea:	d005      	beq.n	80087f8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2204      	movs	r2, #4
 80087f0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80087f2:	2301      	movs	r3, #1
 80087f4:	73fb      	strb	r3, [r7, #15]
 80087f6:	e047      	b.n	8008888 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f022 020e 	bic.w	r2, r2, #14
 8008806:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	681a      	ldr	r2, [r3, #0]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f022 0201 	bic.w	r2, r2, #1
 8008816:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008822:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008826:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800882c:	f003 021c 	and.w	r2, r3, #28
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008834:	2101      	movs	r1, #1
 8008836:	fa01 f202 	lsl.w	r2, r1, r2
 800883a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008840:	687a      	ldr	r2, [r7, #4]
 8008842:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008844:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00c      	beq.n	8008868 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008858:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800885c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008866:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2201      	movs	r2, #1
 800886c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2200      	movs	r2, #0
 8008874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800887c:	2b00      	cmp	r3, #0
 800887e:	d003      	beq.n	8008888 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	4798      	blx	r3
    }
  }
  return status;
 8008888:	7bfb      	ldrb	r3, [r7, #15]
}
 800888a:	4618      	mov	r0, r3
 800888c:	3710      	adds	r7, #16
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}
	...

08008894 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b0:	f003 031c 	and.w	r3, r3, #28
 80088b4:	2204      	movs	r2, #4
 80088b6:	409a      	lsls	r2, r3
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	4013      	ands	r3, r2
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d027      	beq.n	8008910 <HAL_DMA_IRQHandler+0x7c>
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	f003 0304 	and.w	r3, r3, #4
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d022      	beq.n	8008910 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f003 0320 	and.w	r3, r3, #32
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d107      	bne.n	80088e8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f022 0204 	bic.w	r2, r2, #4
 80088e6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ec:	f003 021c 	and.w	r2, r3, #28
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f4:	2104      	movs	r1, #4
 80088f6:	fa01 f202 	lsl.w	r2, r1, r2
 80088fa:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008900:	2b00      	cmp	r3, #0
 8008902:	f000 8081 	beq.w	8008a08 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800890e:	e07b      	b.n	8008a08 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008914:	f003 031c 	and.w	r3, r3, #28
 8008918:	2202      	movs	r2, #2
 800891a:	409a      	lsls	r2, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	4013      	ands	r3, r2
 8008920:	2b00      	cmp	r3, #0
 8008922:	d03d      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x10c>
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	f003 0302 	and.w	r3, r3, #2
 800892a:	2b00      	cmp	r3, #0
 800892c:	d038      	beq.n	80089a0 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 0320 	and.w	r3, r3, #32
 8008938:	2b00      	cmp	r3, #0
 800893a:	d10b      	bne.n	8008954 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f022 020a 	bic.w	r2, r2, #10
 800894a:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	461a      	mov	r2, r3
 800895a:	4b2e      	ldr	r3, [pc, #184]	; (8008a14 <HAL_DMA_IRQHandler+0x180>)
 800895c:	429a      	cmp	r2, r3
 800895e:	d909      	bls.n	8008974 <HAL_DMA_IRQHandler+0xe0>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008964:	f003 031c 	and.w	r3, r3, #28
 8008968:	4a2b      	ldr	r2, [pc, #172]	; (8008a18 <HAL_DMA_IRQHandler+0x184>)
 800896a:	2102      	movs	r1, #2
 800896c:	fa01 f303 	lsl.w	r3, r1, r3
 8008970:	6053      	str	r3, [r2, #4]
 8008972:	e008      	b.n	8008986 <HAL_DMA_IRQHandler+0xf2>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008978:	f003 031c 	and.w	r3, r3, #28
 800897c:	4a27      	ldr	r2, [pc, #156]	; (8008a1c <HAL_DMA_IRQHandler+0x188>)
 800897e:	2102      	movs	r1, #2
 8008980:	fa01 f303 	lsl.w	r3, r1, r3
 8008984:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2200      	movs	r2, #0
 800898a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008992:	2b00      	cmp	r3, #0
 8008994:	d038      	beq.n	8008a08 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800899e:	e033      	b.n	8008a08 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089a4:	f003 031c 	and.w	r3, r3, #28
 80089a8:	2208      	movs	r2, #8
 80089aa:	409a      	lsls	r2, r3
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	4013      	ands	r3, r2
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d02a      	beq.n	8008a0a <HAL_DMA_IRQHandler+0x176>
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	f003 0308 	and.w	r3, r3, #8
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d025      	beq.n	8008a0a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f022 020e 	bic.w	r2, r2, #14
 80089cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089d2:	f003 021c 	and.w	r2, r3, #28
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089da:	2101      	movs	r1, #1
 80089dc:	fa01 f202 	lsl.w	r2, r1, r2
 80089e0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	2201      	movs	r2, #1
 80089e6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d004      	beq.n	8008a0a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a04:	6878      	ldr	r0, [r7, #4]
 8008a06:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008a08:	bf00      	nop
 8008a0a:	bf00      	nop
}
 8008a0c:	3710      	adds	r7, #16
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}
 8008a12:	bf00      	nop
 8008a14:	40020080 	.word	0x40020080
 8008a18:	40020400 	.word	0x40020400
 8008a1c:	40020000 	.word	0x40020000

08008a20 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008a2e:	b2db      	uxtb	r3, r3
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	370c      	adds	r7, #12
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bc80      	pop	{r7}
 8008a38:	4770      	bx	lr

08008a3a <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8008a3a:	b480      	push	{r7}
 8008a3c:	b085      	sub	sp, #20
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
 8008a42:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a44:	2300      	movs	r3, #0
 8008a46:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d103      	bne.n	8008a56 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	72fb      	strb	r3, [r7, #11]
    return status;
 8008a52:	7afb      	ldrb	r3, [r7, #11]
 8008a54:	e01b      	b.n	8008a8e <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	f003 0310 	and.w	r3, r3, #16
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d00d      	beq.n	8008a84 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d004      	beq.n	8008a7c <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a78:	60fb      	str	r3, [r7, #12]
 8008a7a:	e003      	b.n	8008a84 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008a82:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68fa      	ldr	r2, [r7, #12]
 8008a8a:	601a      	str	r2, [r3, #0]

  return status;
 8008a8c:	7afb      	ldrb	r3, [r7, #11]
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3714      	adds	r7, #20
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bc80      	pop	{r7}
 8008a96:	4770      	bx	lr

08008a98 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	60b9      	str	r1, [r7, #8]
 8008aa2:	607a      	str	r2, [r7, #4]
 8008aa4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008aaa:	68fa      	ldr	r2, [r7, #12]
 8008aac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8008aae:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d004      	beq.n	8008ac2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8008ac0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ac6:	f003 021c 	and.w	r2, r3, #28
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ace:	2101      	movs	r1, #1
 8008ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8008ad4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	683a      	ldr	r2, [r7, #0]
 8008adc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	689b      	ldr	r3, [r3, #8]
 8008ae2:	2b10      	cmp	r3, #16
 8008ae4:	d108      	bne.n	8008af8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	687a      	ldr	r2, [r7, #4]
 8008aec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008af6:	e007      	b.n	8008b08 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68ba      	ldr	r2, [r7, #8]
 8008afe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	687a      	ldr	r2, [r7, #4]
 8008b06:	60da      	str	r2, [r3, #12]
}
 8008b08:	bf00      	nop
 8008b0a:	3714      	adds	r7, #20
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bc80      	pop	{r7}
 8008b10:	4770      	bx	lr
	...

08008b14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b085      	sub	sp, #20
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	461a      	mov	r2, r3
 8008b22:	4b1c      	ldr	r3, [pc, #112]	; (8008b94 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8008b24:	429a      	cmp	r2, r3
 8008b26:	d813      	bhi.n	8008b50 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b2c:	089b      	lsrs	r3, r3, #2
 8008b2e:	009b      	lsls	r3, r3, #2
 8008b30:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008b34:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8008b38:	687a      	ldr	r2, [r7, #4]
 8008b3a:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	b2db      	uxtb	r3, r3
 8008b42:	3b08      	subs	r3, #8
 8008b44:	4a14      	ldr	r2, [pc, #80]	; (8008b98 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8008b46:	fba2 2303 	umull	r2, r3, r2, r3
 8008b4a:	091b      	lsrs	r3, r3, #4
 8008b4c:	60fb      	str	r3, [r7, #12]
 8008b4e:	e011      	b.n	8008b74 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b54:	089b      	lsrs	r3, r3, #2
 8008b56:	009a      	lsls	r2, r3, #2
 8008b58:	4b10      	ldr	r3, [pc, #64]	; (8008b9c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8008b5a:	4413      	add	r3, r2
 8008b5c:	687a      	ldr	r2, [r7, #4]
 8008b5e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	3b08      	subs	r3, #8
 8008b68:	4a0b      	ldr	r2, [pc, #44]	; (8008b98 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8008b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8008b6e:	091b      	lsrs	r3, r3, #4
 8008b70:	3307      	adds	r3, #7
 8008b72:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a0a      	ldr	r2, [pc, #40]	; (8008ba0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8008b78:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	f003 031f 	and.w	r3, r3, #31
 8008b80:	2201      	movs	r2, #1
 8008b82:	409a      	lsls	r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	651a      	str	r2, [r3, #80]	; 0x50
}
 8008b88:	bf00      	nop
 8008b8a:	3714      	adds	r7, #20
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bc80      	pop	{r7}
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop
 8008b94:	40020407 	.word	0x40020407
 8008b98:	cccccccd 	.word	0xcccccccd
 8008b9c:	4002081c 	.word	0x4002081c
 8008ba0:	40020880 	.word	0x40020880

08008ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b085      	sub	sp, #20
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008bb4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	4b0a      	ldr	r3, [pc, #40]	; (8008be4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008bba:	4413      	add	r3, r2
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	4a08      	ldr	r2, [pc, #32]	; (8008be8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008bc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	f003 0303 	and.w	r3, r3, #3
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	409a      	lsls	r2, r3
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8008bda:	bf00      	nop
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bc80      	pop	{r7}
 8008be2:	4770      	bx	lr
 8008be4:	1000823f 	.word	0x1000823f
 8008be8:	40020940 	.word	0x40020940

08008bec <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8008bec:	b480      	push	{r7}
 8008bee:	b087      	sub	sp, #28
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	60f8      	str	r0, [r7, #12]
 8008bf4:	460b      	mov	r3, r1
 8008bf6:	607a      	str	r2, [r7, #4]
 8008bf8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8008bfe:	7afb      	ldrb	r3, [r7, #11]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d103      	bne.n	8008c0c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	605a      	str	r2, [r3, #4]
      break;
 8008c0a:	e002      	b.n	8008c12 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	75fb      	strb	r3, [r7, #23]
      break;
 8008c10:	bf00      	nop
  }

  return status;
 8008c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	371c      	adds	r7, #28
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bc80      	pop	{r7}
 8008c1c:	4770      	bx	lr

08008c1e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8008c1e:	b480      	push	{r7}
 8008c20:	b083      	sub	sp, #12
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
 8008c26:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d101      	bne.n	8008c32 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	e003      	b.n	8008c3a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	683a      	ldr	r2, [r7, #0]
 8008c36:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8008c38:	2300      	movs	r3, #0
  }
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	370c      	adds	r7, #12
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bc80      	pop	{r7}
 8008c42:	4770      	bx	lr

08008c44 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b087      	sub	sp, #28
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	6078      	str	r0, [r7, #4]
 8008c4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008c52:	e140      	b.n	8008ed6 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	681a      	ldr	r2, [r3, #0]
 8008c58:	2101      	movs	r1, #1
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8008c60:	4013      	ands	r3, r2
 8008c62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	f000 8132 	beq.w	8008ed0 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d00b      	beq.n	8008c8c <HAL_GPIO_Init+0x48>
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	2b02      	cmp	r3, #2
 8008c7a:	d007      	beq.n	8008c8c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008c80:	2b11      	cmp	r3, #17
 8008c82:	d003      	beq.n	8008c8c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	2b12      	cmp	r3, #18
 8008c8a:	d130      	bne.n	8008cee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	005b      	lsls	r3, r3, #1
 8008c96:	2203      	movs	r2, #3
 8008c98:	fa02 f303 	lsl.w	r3, r2, r3
 8008c9c:	43db      	mvns	r3, r3
 8008c9e:	693a      	ldr	r2, [r7, #16]
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	68da      	ldr	r2, [r3, #12]
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	005b      	lsls	r3, r3, #1
 8008cac:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	693a      	ldr	r2, [r7, #16]
 8008cba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8008cca:	43db      	mvns	r3, r3
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	4013      	ands	r3, r2
 8008cd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	685b      	ldr	r3, [r3, #4]
 8008cd6:	091b      	lsrs	r3, r3, #4
 8008cd8:	f003 0201 	and.w	r2, r3, #1
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	fa02 f303 	lsl.w	r3, r2, r3
 8008ce2:	693a      	ldr	r2, [r7, #16]
 8008ce4:	4313      	orrs	r3, r2
 8008ce6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	693a      	ldr	r2, [r7, #16]
 8008cec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	005b      	lsls	r3, r3, #1
 8008cf8:	2203      	movs	r2, #3
 8008cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8008cfe:	43db      	mvns	r3, r3
 8008d00:	693a      	ldr	r2, [r7, #16]
 8008d02:	4013      	ands	r3, r2
 8008d04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	689a      	ldr	r2, [r3, #8]
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	005b      	lsls	r3, r3, #1
 8008d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d12:	693a      	ldr	r2, [r7, #16]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	693a      	ldr	r2, [r7, #16]
 8008d1c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	2b02      	cmp	r3, #2
 8008d24:	d003      	beq.n	8008d2e <HAL_GPIO_Init+0xea>
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	2b12      	cmp	r3, #18
 8008d2c:	d123      	bne.n	8008d76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008d2e:	697b      	ldr	r3, [r7, #20]
 8008d30:	08da      	lsrs	r2, r3, #3
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	3208      	adds	r2, #8
 8008d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	f003 0307 	and.w	r3, r3, #7
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	220f      	movs	r2, #15
 8008d46:	fa02 f303 	lsl.w	r3, r2, r3
 8008d4a:	43db      	mvns	r3, r3
 8008d4c:	693a      	ldr	r2, [r7, #16]
 8008d4e:	4013      	ands	r3, r2
 8008d50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	691a      	ldr	r2, [r3, #16]
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	f003 0307 	and.w	r3, r3, #7
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d62:	693a      	ldr	r2, [r7, #16]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	08da      	lsrs	r2, r3, #3
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3208      	adds	r2, #8
 8008d70:	6939      	ldr	r1, [r7, #16]
 8008d72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008d7c:	697b      	ldr	r3, [r7, #20]
 8008d7e:	005b      	lsls	r3, r3, #1
 8008d80:	2203      	movs	r2, #3
 8008d82:	fa02 f303 	lsl.w	r3, r2, r3
 8008d86:	43db      	mvns	r3, r3
 8008d88:	693a      	ldr	r2, [r7, #16]
 8008d8a:	4013      	ands	r3, r2
 8008d8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	685b      	ldr	r3, [r3, #4]
 8008d92:	f003 0203 	and.w	r2, r3, #3
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	005b      	lsls	r3, r3, #1
 8008d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8008d9e:	693a      	ldr	r2, [r7, #16]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	693a      	ldr	r2, [r7, #16]
 8008da8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	f000 808c 	beq.w	8008ed0 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8008db8:	4a4e      	ldr	r2, [pc, #312]	; (8008ef4 <HAL_GPIO_Init+0x2b0>)
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	089b      	lsrs	r3, r3, #2
 8008dbe:	3302      	adds	r3, #2
 8008dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	f003 0303 	and.w	r3, r3, #3
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	2207      	movs	r2, #7
 8008dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8008dd4:	43db      	mvns	r3, r3
 8008dd6:	693a      	ldr	r2, [r7, #16]
 8008dd8:	4013      	ands	r3, r2
 8008dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008de2:	d00d      	beq.n	8008e00 <HAL_GPIO_Init+0x1bc>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a44      	ldr	r2, [pc, #272]	; (8008ef8 <HAL_GPIO_Init+0x2b4>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d007      	beq.n	8008dfc <HAL_GPIO_Init+0x1b8>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a43      	ldr	r2, [pc, #268]	; (8008efc <HAL_GPIO_Init+0x2b8>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d101      	bne.n	8008df8 <HAL_GPIO_Init+0x1b4>
 8008df4:	2302      	movs	r3, #2
 8008df6:	e004      	b.n	8008e02 <HAL_GPIO_Init+0x1be>
 8008df8:	2307      	movs	r3, #7
 8008dfa:	e002      	b.n	8008e02 <HAL_GPIO_Init+0x1be>
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	e000      	b.n	8008e02 <HAL_GPIO_Init+0x1be>
 8008e00:	2300      	movs	r3, #0
 8008e02:	697a      	ldr	r2, [r7, #20]
 8008e04:	f002 0203 	and.w	r2, r2, #3
 8008e08:	0092      	lsls	r2, r2, #2
 8008e0a:	4093      	lsls	r3, r2
 8008e0c:	693a      	ldr	r2, [r7, #16]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8008e12:	4938      	ldr	r1, [pc, #224]	; (8008ef4 <HAL_GPIO_Init+0x2b0>)
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	089b      	lsrs	r3, r3, #2
 8008e18:	3302      	adds	r3, #2
 8008e1a:	693a      	ldr	r2, [r7, #16]
 8008e1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8008e20:	4b37      	ldr	r3, [pc, #220]	; (8008f00 <HAL_GPIO_Init+0x2bc>)
 8008e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e26:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	43db      	mvns	r3, r3
 8008e2c:	693a      	ldr	r2, [r7, #16]
 8008e2e:	4013      	ands	r3, r2
 8008e30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d003      	beq.n	8008e46 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8008e3e:	693a      	ldr	r2, [r7, #16]
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	4313      	orrs	r3, r2
 8008e44:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8008e46:	4a2e      	ldr	r2, [pc, #184]	; (8008f00 <HAL_GPIO_Init+0x2bc>)
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8008e4e:	4b2c      	ldr	r3, [pc, #176]	; (8008f00 <HAL_GPIO_Init+0x2bc>)
 8008e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e54:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	43db      	mvns	r3, r3
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	4013      	ands	r3, r2
 8008e5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d003      	beq.n	8008e74 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8008e6c:	693a      	ldr	r2, [r7, #16]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8008e74:	4a22      	ldr	r2, [pc, #136]	; (8008f00 <HAL_GPIO_Init+0x2bc>)
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008e7c:	4b20      	ldr	r3, [pc, #128]	; (8008f00 <HAL_GPIO_Init+0x2bc>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	43db      	mvns	r3, r3
 8008e86:	693a      	ldr	r2, [r7, #16]
 8008e88:	4013      	ands	r3, r2
 8008e8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d003      	beq.n	8008ea0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008ea0:	4a17      	ldr	r2, [pc, #92]	; (8008f00 <HAL_GPIO_Init+0x2bc>)
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008ea6:	4b16      	ldr	r3, [pc, #88]	; (8008f00 <HAL_GPIO_Init+0x2bc>)
 8008ea8:	685b      	ldr	r3, [r3, #4]
 8008eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	43db      	mvns	r3, r3
 8008eb0:	693a      	ldr	r2, [r7, #16]
 8008eb2:	4013      	ands	r3, r2
 8008eb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	685b      	ldr	r3, [r3, #4]
 8008eba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d003      	beq.n	8008eca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8008ec2:	693a      	ldr	r2, [r7, #16]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008eca:	4a0d      	ldr	r2, [pc, #52]	; (8008f00 <HAL_GPIO_Init+0x2bc>)
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	681a      	ldr	r2, [r3, #0]
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	fa22 f303 	lsr.w	r3, r2, r3
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f47f aeb7 	bne.w	8008c54 <HAL_GPIO_Init+0x10>
  }
}
 8008ee6:	bf00      	nop
 8008ee8:	bf00      	nop
 8008eea:	371c      	adds	r7, #28
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bc80      	pop	{r7}
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop
 8008ef4:	40010000 	.word	0x40010000
 8008ef8:	48000400 	.word	0x48000400
 8008efc:	48000800 	.word	0x48000800
 8008f00:	58000800 	.word	0x58000800

08008f04 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b087      	sub	sp, #28
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8008f12:	e0af      	b.n	8009074 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8008f14:	2201      	movs	r2, #1
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	fa02 f303 	lsl.w	r3, r2, r3
 8008f1c:	683a      	ldr	r2, [r7, #0]
 8008f1e:	4013      	ands	r3, r2
 8008f20:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	f000 80a2 	beq.w	800906e <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8008f2a:	4a59      	ldr	r2, [pc, #356]	; (8009090 <HAL_GPIO_DeInit+0x18c>)
 8008f2c:	697b      	ldr	r3, [r7, #20]
 8008f2e:	089b      	lsrs	r3, r3, #2
 8008f30:	3302      	adds	r3, #2
 8008f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f36:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	f003 0303 	and.w	r3, r3, #3
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	2207      	movs	r2, #7
 8008f42:	fa02 f303 	lsl.w	r3, r2, r3
 8008f46:	68fa      	ldr	r2, [r7, #12]
 8008f48:	4013      	ands	r3, r2
 8008f4a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8008f52:	d00d      	beq.n	8008f70 <HAL_GPIO_DeInit+0x6c>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a4f      	ldr	r2, [pc, #316]	; (8009094 <HAL_GPIO_DeInit+0x190>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d007      	beq.n	8008f6c <HAL_GPIO_DeInit+0x68>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4a4e      	ldr	r2, [pc, #312]	; (8009098 <HAL_GPIO_DeInit+0x194>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d101      	bne.n	8008f68 <HAL_GPIO_DeInit+0x64>
 8008f64:	2302      	movs	r3, #2
 8008f66:	e004      	b.n	8008f72 <HAL_GPIO_DeInit+0x6e>
 8008f68:	2307      	movs	r3, #7
 8008f6a:	e002      	b.n	8008f72 <HAL_GPIO_DeInit+0x6e>
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	e000      	b.n	8008f72 <HAL_GPIO_DeInit+0x6e>
 8008f70:	2300      	movs	r3, #0
 8008f72:	697a      	ldr	r2, [r7, #20]
 8008f74:	f002 0203 	and.w	r2, r2, #3
 8008f78:	0092      	lsls	r2, r2, #2
 8008f7a:	4093      	lsls	r3, r2
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	429a      	cmp	r2, r3
 8008f80:	d136      	bne.n	8008ff0 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8008f82:	4b46      	ldr	r3, [pc, #280]	; (800909c <HAL_GPIO_DeInit+0x198>)
 8008f84:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	43db      	mvns	r3, r3
 8008f8c:	4943      	ldr	r1, [pc, #268]	; (800909c <HAL_GPIO_DeInit+0x198>)
 8008f8e:	4013      	ands	r3, r2
 8008f90:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8008f94:	4b41      	ldr	r3, [pc, #260]	; (800909c <HAL_GPIO_DeInit+0x198>)
 8008f96:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	43db      	mvns	r3, r3
 8008f9e:	493f      	ldr	r1, [pc, #252]	; (800909c <HAL_GPIO_DeInit+0x198>)
 8008fa0:	4013      	ands	r3, r2
 8008fa2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8008fa6:	4b3d      	ldr	r3, [pc, #244]	; (800909c <HAL_GPIO_DeInit+0x198>)
 8008fa8:	681a      	ldr	r2, [r3, #0]
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	43db      	mvns	r3, r3
 8008fae:	493b      	ldr	r1, [pc, #236]	; (800909c <HAL_GPIO_DeInit+0x198>)
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8008fb4:	4b39      	ldr	r3, [pc, #228]	; (800909c <HAL_GPIO_DeInit+0x198>)
 8008fb6:	685a      	ldr	r2, [r3, #4]
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	43db      	mvns	r3, r3
 8008fbc:	4937      	ldr	r1, [pc, #220]	; (800909c <HAL_GPIO_DeInit+0x198>)
 8008fbe:	4013      	ands	r3, r2
 8008fc0:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	f003 0303 	and.w	r3, r3, #3
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	2207      	movs	r2, #7
 8008fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8008fd0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8008fd2:	4a2f      	ldr	r2, [pc, #188]	; (8009090 <HAL_GPIO_DeInit+0x18c>)
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	089b      	lsrs	r3, r3, #2
 8008fd8:	3302      	adds	r3, #2
 8008fda:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	43da      	mvns	r2, r3
 8008fe2:	482b      	ldr	r0, [pc, #172]	; (8009090 <HAL_GPIO_DeInit+0x18c>)
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	089b      	lsrs	r3, r3, #2
 8008fe8:	400a      	ands	r2, r1
 8008fea:	3302      	adds	r3, #2
 8008fec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681a      	ldr	r2, [r3, #0]
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	005b      	lsls	r3, r3, #1
 8008ff8:	2103      	movs	r1, #3
 8008ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8008ffe:	431a      	orrs	r2, r3
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	08da      	lsrs	r2, r3, #3
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	3208      	adds	r2, #8
 800900c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	f003 0307 	and.w	r3, r3, #7
 8009016:	009b      	lsls	r3, r3, #2
 8009018:	220f      	movs	r2, #15
 800901a:	fa02 f303 	lsl.w	r3, r2, r3
 800901e:	43db      	mvns	r3, r3
 8009020:	697a      	ldr	r2, [r7, #20]
 8009022:	08d2      	lsrs	r2, r2, #3
 8009024:	4019      	ands	r1, r3
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	3208      	adds	r2, #8
 800902a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	689a      	ldr	r2, [r3, #8]
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	005b      	lsls	r3, r3, #1
 8009036:	2103      	movs	r1, #3
 8009038:	fa01 f303 	lsl.w	r3, r1, r3
 800903c:	43db      	mvns	r3, r3
 800903e:	401a      	ands	r2, r3
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	685a      	ldr	r2, [r3, #4]
 8009048:	2101      	movs	r1, #1
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	fa01 f303 	lsl.w	r3, r1, r3
 8009050:	43db      	mvns	r3, r3
 8009052:	401a      	ands	r2, r3
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	68da      	ldr	r2, [r3, #12]
 800905c:	697b      	ldr	r3, [r7, #20]
 800905e:	005b      	lsls	r3, r3, #1
 8009060:	2103      	movs	r1, #3
 8009062:	fa01 f303 	lsl.w	r3, r1, r3
 8009066:	43db      	mvns	r3, r3
 8009068:	401a      	ands	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	60da      	str	r2, [r3, #12]
    }

    position++;
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	3301      	adds	r3, #1
 8009072:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8009074:	683a      	ldr	r2, [r7, #0]
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	fa22 f303 	lsr.w	r3, r2, r3
 800907c:	2b00      	cmp	r3, #0
 800907e:	f47f af49 	bne.w	8008f14 <HAL_GPIO_DeInit+0x10>
  }
}
 8009082:	bf00      	nop
 8009084:	bf00      	nop
 8009086:	371c      	adds	r7, #28
 8009088:	46bd      	mov	sp, r7
 800908a:	bc80      	pop	{r7}
 800908c:	4770      	bx	lr
 800908e:	bf00      	nop
 8009090:	40010000 	.word	0x40010000
 8009094:	48000400 	.word	0x48000400
 8009098:	48000800 	.word	0x48000800
 800909c:	58000800 	.word	0x58000800

080090a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	460b      	mov	r3, r1
 80090aa:	807b      	strh	r3, [r7, #2]
 80090ac:	4613      	mov	r3, r2
 80090ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80090b0:	787b      	ldrb	r3, [r7, #1]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d003      	beq.n	80090be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80090b6:	887a      	ldrh	r2, [r7, #2]
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80090bc:	e002      	b.n	80090c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80090be:	887a      	ldrh	r2, [r7, #2]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80090c4:	bf00      	nop
 80090c6:	370c      	adds	r7, #12
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bc80      	pop	{r7}
 80090cc:	4770      	bx	lr

080090ce <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80090ce:	b480      	push	{r7}
 80090d0:	b085      	sub	sp, #20
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
 80090d6:	460b      	mov	r3, r1
 80090d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	695b      	ldr	r3, [r3, #20]
 80090de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80090e0:	887a      	ldrh	r2, [r7, #2]
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	4013      	ands	r3, r2
 80090e6:	041a      	lsls	r2, r3, #16
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	43d9      	mvns	r1, r3
 80090ec:	887b      	ldrh	r3, [r7, #2]
 80090ee:	400b      	ands	r3, r1
 80090f0:	431a      	orrs	r2, r3
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	619a      	str	r2, [r3, #24]
}
 80090f6:	bf00      	nop
 80090f8:	3714      	adds	r7, #20
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bc80      	pop	{r7}
 80090fe:	4770      	bx	lr

08009100 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b082      	sub	sp, #8
 8009104:	af00      	add	r7, sp, #0
 8009106:	4603      	mov	r3, r0
 8009108:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800910a:	4b08      	ldr	r3, [pc, #32]	; (800912c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800910c:	68da      	ldr	r2, [r3, #12]
 800910e:	88fb      	ldrh	r3, [r7, #6]
 8009110:	4013      	ands	r3, r2
 8009112:	2b00      	cmp	r3, #0
 8009114:	d006      	beq.n	8009124 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009116:	4a05      	ldr	r2, [pc, #20]	; (800912c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009118:	88fb      	ldrh	r3, [r7, #6]
 800911a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800911c:	88fb      	ldrh	r3, [r7, #6]
 800911e:	4618      	mov	r0, r3
 8009120:	f007 fbb2 	bl	8010888 <HAL_GPIO_EXTI_Callback>
  }
}
 8009124:	bf00      	nop
 8009126:	3708      	adds	r7, #8
 8009128:	46bd      	mov	sp, r7
 800912a:	bd80      	pop	{r7, pc}
 800912c:	58000800 	.word	0x58000800

08009130 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b082      	sub	sp, #8
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d101      	bne.n	8009142 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800913e:	2301      	movs	r3, #1
 8009140:	e081      	b.n	8009246 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009148:	b2db      	uxtb	r3, r3
 800914a:	2b00      	cmp	r3, #0
 800914c:	d106      	bne.n	800915c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2200      	movs	r2, #0
 8009152:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f7fc fa32 	bl	80055c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2224      	movs	r2, #36	; 0x24
 8009160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	681a      	ldr	r2, [r3, #0]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f022 0201 	bic.w	r2, r2, #1
 8009172:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	685a      	ldr	r2, [r3, #4]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009180:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	689a      	ldr	r2, [r3, #8]
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009190:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	2b01      	cmp	r3, #1
 8009198:	d107      	bne.n	80091aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	689a      	ldr	r2, [r3, #8]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80091a6:	609a      	str	r2, [r3, #8]
 80091a8:	e006      	b.n	80091b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	689a      	ldr	r2, [r3, #8]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80091b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	68db      	ldr	r3, [r3, #12]
 80091bc:	2b02      	cmp	r3, #2
 80091be:	d104      	bne.n	80091ca <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80091c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	685b      	ldr	r3, [r3, #4]
 80091d0:	687a      	ldr	r2, [r7, #4]
 80091d2:	6812      	ldr	r2, [r2, #0]
 80091d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80091d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	68da      	ldr	r2, [r3, #12]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80091ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	691a      	ldr	r2, [r3, #16]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	695b      	ldr	r3, [r3, #20]
 80091f6:	ea42 0103 	orr.w	r1, r2, r3
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	699b      	ldr	r3, [r3, #24]
 80091fe:	021a      	lsls	r2, r3, #8
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	430a      	orrs	r2, r1
 8009206:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	69d9      	ldr	r1, [r3, #28]
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	6a1a      	ldr	r2, [r3, #32]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	430a      	orrs	r2, r1
 8009216:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681a      	ldr	r2, [r3, #0]
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f042 0201 	orr.w	r2, r2, #1
 8009226:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2200      	movs	r2, #0
 800922c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2220      	movs	r2, #32
 8009232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2200      	movs	r2, #0
 800923a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3708      	adds	r7, #8
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
	...

08009250 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b088      	sub	sp, #32
 8009254:	af02      	add	r7, sp, #8
 8009256:	60f8      	str	r0, [r7, #12]
 8009258:	607a      	str	r2, [r7, #4]
 800925a:	461a      	mov	r2, r3
 800925c:	460b      	mov	r3, r1
 800925e:	817b      	strh	r3, [r7, #10]
 8009260:	4613      	mov	r3, r2
 8009262:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800926a:	b2db      	uxtb	r3, r3
 800926c:	2b20      	cmp	r3, #32
 800926e:	f040 80da 	bne.w	8009426 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009278:	2b01      	cmp	r3, #1
 800927a:	d101      	bne.n	8009280 <HAL_I2C_Master_Transmit+0x30>
 800927c:	2302      	movs	r3, #2
 800927e:	e0d3      	b.n	8009428 <HAL_I2C_Master_Transmit+0x1d8>
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009288:	f7fd f932 	bl	80064f0 <HAL_GetTick>
 800928c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	2319      	movs	r3, #25
 8009294:	2201      	movs	r2, #1
 8009296:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800929a:	68f8      	ldr	r0, [r7, #12]
 800929c:	f001 fcd9 	bl	800ac52 <I2C_WaitOnFlagUntilTimeout>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d001      	beq.n	80092aa <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80092a6:	2301      	movs	r3, #1
 80092a8:	e0be      	b.n	8009428 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2221      	movs	r2, #33	; 0x21
 80092ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2210      	movs	r2, #16
 80092b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2200      	movs	r2, #0
 80092be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	893a      	ldrh	r2, [r7, #8]
 80092ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2200      	movs	r2, #0
 80092d0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092d6:	b29b      	uxth	r3, r3
 80092d8:	2bff      	cmp	r3, #255	; 0xff
 80092da:	d90e      	bls.n	80092fa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	22ff      	movs	r2, #255	; 0xff
 80092e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092e6:	b2da      	uxtb	r2, r3
 80092e8:	8979      	ldrh	r1, [r7, #10]
 80092ea:	4b51      	ldr	r3, [pc, #324]	; (8009430 <HAL_I2C_Master_Transmit+0x1e0>)
 80092ec:	9300      	str	r3, [sp, #0]
 80092ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f001 fdd0 	bl	800ae98 <I2C_TransferConfig>
 80092f8:	e06c      	b.n	80093d4 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092fe:	b29a      	uxth	r2, r3
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009308:	b2da      	uxtb	r2, r3
 800930a:	8979      	ldrh	r1, [r7, #10]
 800930c:	4b48      	ldr	r3, [pc, #288]	; (8009430 <HAL_I2C_Master_Transmit+0x1e0>)
 800930e:	9300      	str	r3, [sp, #0]
 8009310:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f001 fdbf 	bl	800ae98 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800931a:	e05b      	b.n	80093d4 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800931c:	697a      	ldr	r2, [r7, #20]
 800931e:	6a39      	ldr	r1, [r7, #32]
 8009320:	68f8      	ldr	r0, [r7, #12]
 8009322:	f001 fcd6 	bl	800acd2 <I2C_WaitOnTXISFlagUntilTimeout>
 8009326:	4603      	mov	r3, r0
 8009328:	2b00      	cmp	r3, #0
 800932a:	d001      	beq.n	8009330 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800932c:	2301      	movs	r3, #1
 800932e:	e07b      	b.n	8009428 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009334:	781a      	ldrb	r2, [r3, #0]
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009340:	1c5a      	adds	r2, r3, #1
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800934a:	b29b      	uxth	r3, r3
 800934c:	3b01      	subs	r3, #1
 800934e:	b29a      	uxth	r2, r3
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009358:	3b01      	subs	r3, #1
 800935a:	b29a      	uxth	r2, r3
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009364:	b29b      	uxth	r3, r3
 8009366:	2b00      	cmp	r3, #0
 8009368:	d034      	beq.n	80093d4 <HAL_I2C_Master_Transmit+0x184>
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800936e:	2b00      	cmp	r3, #0
 8009370:	d130      	bne.n	80093d4 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	9300      	str	r3, [sp, #0]
 8009376:	6a3b      	ldr	r3, [r7, #32]
 8009378:	2200      	movs	r2, #0
 800937a:	2180      	movs	r1, #128	; 0x80
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	f001 fc68 	bl	800ac52 <I2C_WaitOnFlagUntilTimeout>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d001      	beq.n	800938c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8009388:	2301      	movs	r3, #1
 800938a:	e04d      	b.n	8009428 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009390:	b29b      	uxth	r3, r3
 8009392:	2bff      	cmp	r3, #255	; 0xff
 8009394:	d90e      	bls.n	80093b4 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	22ff      	movs	r2, #255	; 0xff
 800939a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093a0:	b2da      	uxtb	r2, r3
 80093a2:	8979      	ldrh	r1, [r7, #10]
 80093a4:	2300      	movs	r3, #0
 80093a6:	9300      	str	r3, [sp, #0]
 80093a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80093ac:	68f8      	ldr	r0, [r7, #12]
 80093ae:	f001 fd73 	bl	800ae98 <I2C_TransferConfig>
 80093b2:	e00f      	b.n	80093d4 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093b8:	b29a      	uxth	r2, r3
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093c2:	b2da      	uxtb	r2, r3
 80093c4:	8979      	ldrh	r1, [r7, #10]
 80093c6:	2300      	movs	r3, #0
 80093c8:	9300      	str	r3, [sp, #0]
 80093ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80093ce:	68f8      	ldr	r0, [r7, #12]
 80093d0:	f001 fd62 	bl	800ae98 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093d8:	b29b      	uxth	r3, r3
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d19e      	bne.n	800931c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093de:	697a      	ldr	r2, [r7, #20]
 80093e0:	6a39      	ldr	r1, [r7, #32]
 80093e2:	68f8      	ldr	r0, [r7, #12]
 80093e4:	f001 fcb5 	bl	800ad52 <I2C_WaitOnSTOPFlagUntilTimeout>
 80093e8:	4603      	mov	r3, r0
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d001      	beq.n	80093f2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e01a      	b.n	8009428 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	2220      	movs	r2, #32
 80093f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	6859      	ldr	r1, [r3, #4]
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681a      	ldr	r2, [r3, #0]
 8009404:	4b0b      	ldr	r3, [pc, #44]	; (8009434 <HAL_I2C_Master_Transmit+0x1e4>)
 8009406:	400b      	ands	r3, r1
 8009408:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	2220      	movs	r2, #32
 800940e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2200      	movs	r2, #0
 8009416:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2200      	movs	r2, #0
 800941e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8009422:	2300      	movs	r3, #0
 8009424:	e000      	b.n	8009428 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8009426:	2302      	movs	r3, #2
  }
}
 8009428:	4618      	mov	r0, r3
 800942a:	3718      	adds	r7, #24
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	80002000 	.word	0x80002000
 8009434:	fe00e800 	.word	0xfe00e800

08009438 <HAL_I2C_Master_Seq_Transmit_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                  uint16_t Size, uint32_t XferOptions)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b08a      	sub	sp, #40	; 0x28
 800943c:	af02      	add	r7, sp, #8
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	607a      	str	r2, [r7, #4]
 8009442:	461a      	mov	r2, r3
 8009444:	460b      	mov	r3, r1
 8009446:	817b      	strh	r3, [r7, #10]
 8009448:	4613      	mov	r3, r2
 800944a:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_WRITE;
 800944c:	4b77      	ldr	r3, [pc, #476]	; (800962c <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 800944e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009456:	b2db      	uxtb	r3, r3
 8009458:	2b20      	cmp	r3, #32
 800945a:	f040 80e1 	bne.w	8009620 <HAL_I2C_Master_Seq_Transmit_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009464:	2b01      	cmp	r3, #1
 8009466:	d101      	bne.n	800946c <HAL_I2C_Master_Seq_Transmit_DMA+0x34>
 8009468:	2302      	movs	r3, #2
 800946a:	e0da      	b.n	8009622 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2201      	movs	r2, #1
 8009470:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2221      	movs	r2, #33	; 0x21
 8009478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	2210      	movs	r2, #16
 8009480:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	2200      	movs	r2, #0
 8009488:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	687a      	ldr	r2, [r7, #4]
 800948e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	893a      	ldrh	r2, [r7, #8]
 8009494:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800949a:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	4a64      	ldr	r2, [pc, #400]	; (8009630 <HAL_I2C_Master_Seq_Transmit_DMA+0x1f8>)
 80094a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094a6:	b29b      	uxth	r3, r3
 80094a8:	2bff      	cmp	r3, #255	; 0xff
 80094aa:	d906      	bls.n	80094ba <HAL_I2C_Master_Seq_Transmit_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	22ff      	movs	r2, #255	; 0xff
 80094b0:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80094b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80094b6:	61fb      	str	r3, [r7, #28]
 80094b8:	e007      	b.n	80094ca <HAL_I2C_Master_Seq_Transmit_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094be:	b29a      	uxth	r2, r3
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094c8:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094ce:	2b11      	cmp	r3, #17
 80094d0:	d10e      	bne.n	80094f0 <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
 80094d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094d4:	2baa      	cmp	r3, #170	; 0xaa
 80094d6:	d003      	beq.n	80094e0 <HAL_I2C_Master_Seq_Transmit_DMA+0xa8>
 80094d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094da:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 80094de:	d101      	bne.n	80094e4 <HAL_I2C_Master_Seq_Transmit_DMA+0xac>
 80094e0:	2301      	movs	r3, #1
 80094e2:	e000      	b.n	80094e6 <HAL_I2C_Master_Seq_Transmit_DMA+0xae>
 80094e4:	2300      	movs	r3, #0
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d102      	bne.n	80094f0 <HAL_I2C_Master_Seq_Transmit_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 80094ea:	2300      	movs	r3, #0
 80094ec:	61bb      	str	r3, [r7, #24]
 80094ee:	e00a      	b.n	8009506 <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f001 fdbc 	bl	800b06e <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094fa:	b29b      	uxth	r3, r3
 80094fc:	2bff      	cmp	r3, #255	; 0xff
 80094fe:	d802      	bhi.n	8009506 <HAL_I2C_Master_Seq_Transmit_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009504:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800950a:	2b00      	cmp	r3, #0
 800950c:	d070      	beq.n	80095f0 <HAL_I2C_Master_Seq_Transmit_DMA+0x1b8>
    {
      if (hi2c->hdmatx != NULL)
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009512:	2b00      	cmp	r3, #0
 8009514:	d020      	beq.n	8009558 <HAL_I2C_Master_Seq_Transmit_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800951a:	4a46      	ldr	r2, [pc, #280]	; (8009634 <HAL_I2C_Master_Seq_Transmit_DMA+0x1fc>)
 800951c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009522:	4a45      	ldr	r2, [pc, #276]	; (8009638 <HAL_I2C_Master_Seq_Transmit_DMA+0x200>)
 8009524:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800952a:	2200      	movs	r2, #0
 800952c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009532:	2200      	movs	r2, #0
 8009534:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800953a:	6879      	ldr	r1, [r7, #4]
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	3328      	adds	r3, #40	; 0x28
 8009542:	461a      	mov	r2, r3
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009548:	f7ff f868 	bl	800861c <HAL_DMA_Start_IT>
 800954c:	4603      	mov	r3, r0
 800954e:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8009550:	7dfb      	ldrb	r3, [r7, #23]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d138      	bne.n	80095c8 <HAL_I2C_Master_Seq_Transmit_DMA+0x190>
 8009556:	e013      	b.n	8009580 <HAL_I2C_Master_Seq_Transmit_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2220      	movs	r2, #32
 800955c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2200      	movs	r2, #0
 8009564:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800956c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2200      	movs	r2, #0
 8009578:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800957c:	2301      	movs	r3, #1
 800957e:	e050      	b.n	8009622 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to write */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009584:	b2da      	uxtb	r2, r3
 8009586:	8979      	ldrh	r1, [r7, #10]
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	9300      	str	r3, [sp, #0]
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f001 fc82 	bl	800ae98 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009598:	b29a      	uxth	r2, r3
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800959e:	1ad3      	subs	r3, r2, r3
 80095a0:	b29a      	uxth	r2, r3
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2200      	movs	r2, #0
 80095aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80095ae:	2110      	movs	r1, #16
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	f001 fc9d 	bl	800aef0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80095c4:	601a      	str	r2, [r3, #0]
 80095c6:	e029      	b.n	800961c <HAL_I2C_Master_Seq_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2220      	movs	r2, #32
 80095cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095dc:	f043 0210 	orr.w	r2, r3, #16
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2200      	movs	r2, #0
 80095e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	e018      	b.n	8009622 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	4a12      	ldr	r2, [pc, #72]	; (800963c <HAL_I2C_Master_Seq_Transmit_DMA+0x204>)
 80095f4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095fa:	b2da      	uxtb	r2, r3
 80095fc:	8979      	ldrh	r1, [r7, #10]
 80095fe:	4b0b      	ldr	r3, [pc, #44]	; (800962c <HAL_I2C_Master_Seq_Transmit_DMA+0x1f4>)
 8009600:	9300      	str	r3, [sp, #0]
 8009602:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f001 fc46 	bl	800ae98 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	2200      	movs	r2, #0
 8009610:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009614:	2101      	movs	r1, #1
 8009616:	68f8      	ldr	r0, [r7, #12]
 8009618:	f001 fc6a 	bl	800aef0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 800961c:	2300      	movs	r3, #0
 800961e:	e000      	b.n	8009622 <HAL_I2C_Master_Seq_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009620:	2302      	movs	r3, #2
  }
}
 8009622:	4618      	mov	r0, r3
 8009624:	3720      	adds	r7, #32
 8009626:	46bd      	mov	sp, r7
 8009628:	bd80      	pop	{r7, pc}
 800962a:	bf00      	nop
 800962c:	80002000 	.word	0x80002000
 8009630:	08009e51 	.word	0x08009e51
 8009634:	0800aabd 	.word	0x0800aabd
 8009638:	0800abe9 	.word	0x0800abe9
 800963c:	080099fb 	.word	0x080099fb

08009640 <HAL_I2C_Master_Seq_Receive_DMA>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                                 uint16_t Size, uint32_t XferOptions)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b08a      	sub	sp, #40	; 0x28
 8009644:	af02      	add	r7, sp, #8
 8009646:	60f8      	str	r0, [r7, #12]
 8009648:	607a      	str	r2, [r7, #4]
 800964a:	461a      	mov	r2, r3
 800964c:	460b      	mov	r3, r1
 800964e:	817b      	strh	r3, [r7, #10]
 8009650:	4613      	mov	r3, r2
 8009652:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  uint32_t xferrequest = I2C_GENERATE_START_READ;
 8009654:	4b77      	ldr	r3, [pc, #476]	; (8009834 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 8009656:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800965e:	b2db      	uxtb	r3, r3
 8009660:	2b20      	cmp	r3, #32
 8009662:	f040 80e1 	bne.w	8009828 <HAL_I2C_Master_Seq_Receive_DMA+0x1e8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800966c:	2b01      	cmp	r3, #1
 800966e:	d101      	bne.n	8009674 <HAL_I2C_Master_Seq_Receive_DMA+0x34>
 8009670:	2302      	movs	r3, #2
 8009672:	e0da      	b.n	800982a <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	2201      	movs	r2, #1
 8009678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2222      	movs	r2, #34	; 0x22
 8009680:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2210      	movs	r2, #16
 8009688:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	2200      	movs	r2, #0
 8009690:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	687a      	ldr	r2, [r7, #4]
 8009696:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	893a      	ldrh	r2, [r7, #8]
 800969c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = XferOptions;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80096a2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	4a64      	ldr	r2, [pc, #400]	; (8009838 <HAL_I2C_Master_Seq_Receive_DMA+0x1f8>)
 80096a8:	635a      	str	r2, [r3, #52]	; 0x34

    /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096ae:	b29b      	uxth	r3, r3
 80096b0:	2bff      	cmp	r3, #255	; 0xff
 80096b2:	d906      	bls.n	80096c2 <HAL_I2C_Master_Seq_Receive_DMA+0x82>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	22ff      	movs	r2, #255	; 0xff
 80096b8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80096ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80096be:	61fb      	str	r3, [r7, #28]
 80096c0:	e007      	b.n	80096d2 <HAL_I2C_Master_Seq_Receive_DMA+0x92>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096c6:	b29a      	uxth	r2, r3
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = hi2c->XferOptions;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096d0:	61fb      	str	r3, [r7, #28]
    }

    /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */
    /* Mean Previous state is same as current state */
    if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0))
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096d6:	2b12      	cmp	r3, #18
 80096d8:	d10e      	bne.n	80096f8 <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
 80096da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096dc:	2baa      	cmp	r3, #170	; 0xaa
 80096de:	d003      	beq.n	80096e8 <HAL_I2C_Master_Seq_Receive_DMA+0xa8>
 80096e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e2:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 80096e6:	d101      	bne.n	80096ec <HAL_I2C_Master_Seq_Receive_DMA+0xac>
 80096e8:	2301      	movs	r3, #1
 80096ea:	e000      	b.n	80096ee <HAL_I2C_Master_Seq_Receive_DMA+0xae>
 80096ec:	2300      	movs	r3, #0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d102      	bne.n	80096f8 <HAL_I2C_Master_Seq_Receive_DMA+0xb8>
    {
      xferrequest = I2C_NO_STARTSTOP;
 80096f2:	2300      	movs	r3, #0
 80096f4:	61bb      	str	r3, [r7, #24]
 80096f6:	e00a      	b.n	800970e <HAL_I2C_Master_Seq_Receive_DMA+0xce>
    }
    else
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80096f8:	68f8      	ldr	r0, [r7, #12]
 80096fa:	f001 fcb8 	bl	800b06e <I2C_ConvertOtherXferOptions>

      /* Update xfermode accordingly if no reload is necessary */
      if (hi2c->XferCount <= MAX_NBYTE_SIZE)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009702:	b29b      	uxth	r3, r3
 8009704:	2bff      	cmp	r3, #255	; 0xff
 8009706:	d802      	bhi.n	800970e <HAL_I2C_Master_Seq_Receive_DMA+0xce>
      {
        xfermode = hi2c->XferOptions;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800970c:	61fb      	str	r3, [r7, #28]
      }
    }

    if (hi2c->XferSize > 0U)
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009712:	2b00      	cmp	r3, #0
 8009714:	d070      	beq.n	80097f8 <HAL_I2C_Master_Seq_Receive_DMA+0x1b8>
    {
      if (hi2c->hdmarx != NULL)
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800971a:	2b00      	cmp	r3, #0
 800971c:	d020      	beq.n	8009760 <HAL_I2C_Master_Seq_Receive_DMA+0x120>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009722:	4a46      	ldr	r2, [pc, #280]	; (800983c <HAL_I2C_Master_Seq_Receive_DMA+0x1fc>)
 8009724:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800972a:	4a45      	ldr	r2, [pc, #276]	; (8009840 <HAL_I2C_Master_Seq_Receive_DMA+0x200>)
 800972c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009732:	2200      	movs	r2, #0
 8009734:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800973a:	2200      	movs	r2, #0
 800973c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	3324      	adds	r3, #36	; 0x24
 8009748:	4619      	mov	r1, r3
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009750:	f7fe ff64 	bl	800861c <HAL_DMA_Start_IT>
 8009754:	4603      	mov	r3, r0
 8009756:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8009758:	7dfb      	ldrb	r3, [r7, #23]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d138      	bne.n	80097d0 <HAL_I2C_Master_Seq_Receive_DMA+0x190>
 800975e:	e013      	b.n	8009788 <HAL_I2C_Master_Seq_Receive_DMA+0x148>
        hi2c->State     = HAL_I2C_STATE_READY;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2220      	movs	r2, #32
 8009764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	2200      	movs	r2, #0
 800976c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009774:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2200      	movs	r2, #0
 8009780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e050      	b.n	800982a <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      {
        /* Send Slave Address and set NBYTES to read */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800978c:	b2da      	uxtb	r2, r3
 800978e:	8979      	ldrh	r1, [r7, #10]
 8009790:	69bb      	ldr	r3, [r7, #24]
 8009792:	9300      	str	r3, [sp, #0]
 8009794:	69fb      	ldr	r3, [r7, #28]
 8009796:	68f8      	ldr	r0, [r7, #12]
 8009798:	f001 fb7e 	bl	800ae98 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097a0:	b29a      	uxth	r2, r3
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097a6:	1ad3      	subs	r3, r2, r3
 80097a8:	b29a      	uxth	r2, r3
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2200      	movs	r2, #0
 80097b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80097b6:	2110      	movs	r1, #16
 80097b8:	68f8      	ldr	r0, [r7, #12]
 80097ba:	f001 fb99 	bl	800aef0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80097cc:	601a      	str	r2, [r3, #0]
 80097ce:	e029      	b.n	8009824 <HAL_I2C_Master_Seq_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2220      	movs	r2, #32
 80097d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	2200      	movs	r2, #0
 80097dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80097e4:	f043 0210 	orr.w	r2, r3, #16
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	645a      	str	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2200      	movs	r2, #0
 80097f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80097f4:	2301      	movs	r3, #1
 80097f6:	e018      	b.n	800982a <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	4a12      	ldr	r2, [pc, #72]	; (8009844 <HAL_I2C_Master_Seq_Receive_DMA+0x204>)
 80097fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009802:	b2da      	uxtb	r2, r3
 8009804:	8979      	ldrh	r1, [r7, #10]
 8009806:	4b0b      	ldr	r3, [pc, #44]	; (8009834 <HAL_I2C_Master_Seq_Receive_DMA+0x1f4>)
 8009808:	9300      	str	r3, [sp, #0]
 800980a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800980e:	68f8      	ldr	r0, [r7, #12]
 8009810:	f001 fb42 	bl	800ae98 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2200      	movs	r2, #0
 8009818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800981c:	2101      	movs	r1, #1
 800981e:	68f8      	ldr	r0, [r7, #12]
 8009820:	f001 fb66 	bl	800aef0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8009824:	2300      	movs	r3, #0
 8009826:	e000      	b.n	800982a <HAL_I2C_Master_Seq_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009828:	2302      	movs	r3, #2
  }
}
 800982a:	4618      	mov	r0, r3
 800982c:	3720      	adds	r7, #32
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	80002400 	.word	0x80002400
 8009838:	08009e51 	.word	0x08009e51
 800983c:	0800ab53 	.word	0x0800ab53
 8009840:	0800abe9 	.word	0x0800abe9
 8009844:	080099fb 	.word	0x080099fb

08009848 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009864:	2b00      	cmp	r3, #0
 8009866:	d005      	beq.n	8009874 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800986c:	68ba      	ldr	r2, [r7, #8]
 800986e:	68f9      	ldr	r1, [r7, #12]
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	4798      	blx	r3
  }
}
 8009874:	bf00      	nop
 8009876:	3710      	adds	r7, #16
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b086      	sub	sp, #24
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	699b      	ldr	r3, [r3, #24]
 800988a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	0a1b      	lsrs	r3, r3, #8
 8009898:	f003 0301 	and.w	r3, r3, #1
 800989c:	2b00      	cmp	r3, #0
 800989e:	d010      	beq.n	80098c2 <HAL_I2C_ER_IRQHandler+0x46>
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	09db      	lsrs	r3, r3, #7
 80098a4:	f003 0301 	and.w	r3, r3, #1
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d00a      	beq.n	80098c2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098b0:	f043 0201 	orr.w	r2, r3, #1
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80098c0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	0a9b      	lsrs	r3, r3, #10
 80098c6:	f003 0301 	and.w	r3, r3, #1
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d010      	beq.n	80098f0 <HAL_I2C_ER_IRQHandler+0x74>
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	09db      	lsrs	r3, r3, #7
 80098d2:	f003 0301 	and.w	r3, r3, #1
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d00a      	beq.n	80098f0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098de:	f043 0208 	orr.w	r2, r3, #8
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80098ee:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	0a5b      	lsrs	r3, r3, #9
 80098f4:	f003 0301 	and.w	r3, r3, #1
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d010      	beq.n	800991e <HAL_I2C_ER_IRQHandler+0xa2>
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	09db      	lsrs	r3, r3, #7
 8009900:	f003 0301 	and.w	r3, r3, #1
 8009904:	2b00      	cmp	r3, #0
 8009906:	d00a      	beq.n	800991e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800990c:	f043 0202 	orr.w	r2, r3, #2
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f44f 7200 	mov.w	r2, #512	; 0x200
 800991c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009922:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f003 030b 	and.w	r3, r3, #11
 800992a:	2b00      	cmp	r3, #0
 800992c:	d003      	beq.n	8009936 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800992e:	68f9      	ldr	r1, [r7, #12]
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 ffa9 	bl	800a888 <I2C_ITError>
  }
}
 8009936:	bf00      	nop
 8009938:	3718      	adds	r7, #24
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}

0800993e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800993e:	b480      	push	{r7}
 8009940:	b083      	sub	sp, #12
 8009942:	af00      	add	r7, sp, #0
 8009944:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009946:	bf00      	nop
 8009948:	370c      	adds	r7, #12
 800994a:	46bd      	mov	sp, r7
 800994c:	bc80      	pop	{r7}
 800994e:	4770      	bx	lr

08009950 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009950:	b480      	push	{r7}
 8009952:	b083      	sub	sp, #12
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009958:	bf00      	nop
 800995a:	370c      	adds	r7, #12
 800995c:	46bd      	mov	sp, r7
 800995e:	bc80      	pop	{r7}
 8009960:	4770      	bx	lr

08009962 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009962:	b480      	push	{r7}
 8009964:	b083      	sub	sp, #12
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800996a:	bf00      	nop
 800996c:	370c      	adds	r7, #12
 800996e:	46bd      	mov	sp, r7
 8009970:	bc80      	pop	{r7}
 8009972:	4770      	bx	lr

08009974 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800997c:	bf00      	nop
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	bc80      	pop	{r7}
 8009984:	4770      	bx	lr

08009986 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009986:	b480      	push	{r7}
 8009988:	b083      	sub	sp, #12
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
 800998e:	460b      	mov	r3, r1
 8009990:	70fb      	strb	r3, [r7, #3]
 8009992:	4613      	mov	r3, r2
 8009994:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009996:	bf00      	nop
 8009998:	370c      	adds	r7, #12
 800999a:	46bd      	mov	sp, r7
 800999c:	bc80      	pop	{r7}
 800999e:	4770      	bx	lr

080099a0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80099a0:	b480      	push	{r7}
 80099a2:	b083      	sub	sp, #12
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80099a8:	bf00      	nop
 80099aa:	370c      	adds	r7, #12
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bc80      	pop	{r7}
 80099b0:	4770      	bx	lr

080099b2 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80099b2:	b480      	push	{r7}
 80099b4:	b083      	sub	sp, #12
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80099ba:	bf00      	nop
 80099bc:	370c      	adds	r7, #12
 80099be:	46bd      	mov	sp, r7
 80099c0:	bc80      	pop	{r7}
 80099c2:	4770      	bx	lr

080099c4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80099c4:	b480      	push	{r7}
 80099c6:	b083      	sub	sp, #12
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80099cc:	bf00      	nop
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bc80      	pop	{r7}
 80099d4:	4770      	bx	lr

080099d6 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80099d6:	b480      	push	{r7}
 80099d8:	b083      	sub	sp, #12
 80099da:	af00      	add	r7, sp, #0
 80099dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80099de:	bf00      	nop
 80099e0:	370c      	adds	r7, #12
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bc80      	pop	{r7}
 80099e6:	4770      	bx	lr

080099e8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80099f0:	bf00      	nop
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bc80      	pop	{r7}
 80099f8:	4770      	bx	lr

080099fa <I2C_Master_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80099fa:	b580      	push	{r7, lr}
 80099fc:	b088      	sub	sp, #32
 80099fe:	af02      	add	r7, sp, #8
 8009a00:	60f8      	str	r0, [r7, #12]
 8009a02:	60b9      	str	r1, [r7, #8]
 8009a04:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	d101      	bne.n	8009a18 <I2C_Master_ISR_IT+0x1e>
 8009a14:	2302      	movs	r3, #2
 8009a16:	e114      	b.n	8009c42 <I2C_Master_ISR_IT+0x248>
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	091b      	lsrs	r3, r3, #4
 8009a24:	f003 0301 	and.w	r3, r3, #1
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d013      	beq.n	8009a54 <I2C_Master_ISR_IT+0x5a>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	091b      	lsrs	r3, r3, #4
 8009a30:	f003 0301 	and.w	r3, r3, #1
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d00d      	beq.n	8009a54 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2210      	movs	r2, #16
 8009a3e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a44:	f043 0204 	orr.w	r2, r3, #4
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009a4c:	68f8      	ldr	r0, [r7, #12]
 8009a4e:	f001 f812 	bl	800aa76 <I2C_Flush_TXDR>
 8009a52:	e0e1      	b.n	8009c18 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	089b      	lsrs	r3, r3, #2
 8009a58:	f003 0301 	and.w	r3, r3, #1
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d023      	beq.n	8009aa8 <I2C_Master_ISR_IT+0xae>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	089b      	lsrs	r3, r3, #2
 8009a64:	f003 0301 	and.w	r3, r3, #1
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d01d      	beq.n	8009aa8 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f023 0304 	bic.w	r3, r3, #4
 8009a72:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a7e:	b2d2      	uxtb	r2, r2
 8009a80:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a86:	1c5a      	adds	r2, r3, #1
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a90:	3b01      	subs	r3, #1
 8009a92:	b29a      	uxth	r2, r3
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a9c:	b29b      	uxth	r3, r3
 8009a9e:	3b01      	subs	r3, #1
 8009aa0:	b29a      	uxth	r2, r3
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009aa6:	e0b7      	b.n	8009c18 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009aa8:	697b      	ldr	r3, [r7, #20]
 8009aaa:	085b      	lsrs	r3, r3, #1
 8009aac:	f003 0301 	and.w	r3, r3, #1
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d01e      	beq.n	8009af2 <I2C_Master_ISR_IT+0xf8>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	085b      	lsrs	r3, r3, #1
 8009ab8:	f003 0301 	and.w	r3, r3, #1
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d018      	beq.n	8009af2 <I2C_Master_ISR_IT+0xf8>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ac4:	781a      	ldrb	r2, [r3, #0]
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ad0:	1c5a      	adds	r2, r3, #1
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ada:	3b01      	subs	r3, #1
 8009adc:	b29a      	uxth	r2, r3
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	3b01      	subs	r3, #1
 8009aea:	b29a      	uxth	r2, r3
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009af0:	e092      	b.n	8009c18 <I2C_Master_ISR_IT+0x21e>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009af2:	697b      	ldr	r3, [r7, #20]
 8009af4:	09db      	lsrs	r3, r3, #7
 8009af6:	f003 0301 	and.w	r3, r3, #1
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d05d      	beq.n	8009bba <I2C_Master_ISR_IT+0x1c0>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	099b      	lsrs	r3, r3, #6
 8009b02:	f003 0301 	and.w	r3, r3, #1
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d057      	beq.n	8009bba <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b0e:	b29b      	uxth	r3, r3
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d040      	beq.n	8009b96 <I2C_Master_ISR_IT+0x19c>
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d13c      	bne.n	8009b96 <I2C_Master_ISR_IT+0x19c>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	685b      	ldr	r3, [r3, #4]
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b28:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	2bff      	cmp	r3, #255	; 0xff
 8009b32:	d90e      	bls.n	8009b52 <I2C_Master_ISR_IT+0x158>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	22ff      	movs	r2, #255	; 0xff
 8009b38:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b3e:	b2da      	uxtb	r2, r3
 8009b40:	8a79      	ldrh	r1, [r7, #18]
 8009b42:	2300      	movs	r3, #0
 8009b44:	9300      	str	r3, [sp, #0]
 8009b46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009b4a:	68f8      	ldr	r0, [r7, #12]
 8009b4c:	f001 f9a4 	bl	800ae98 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b50:	e032      	b.n	8009bb8 <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b56:	b29a      	uxth	r2, r3
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009b64:	d00b      	beq.n	8009b7e <I2C_Master_ISR_IT+0x184>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP);
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b6a:	b2da      	uxtb	r2, r3
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b70:	8a79      	ldrh	r1, [r7, #18]
 8009b72:	2000      	movs	r0, #0
 8009b74:	9000      	str	r0, [sp, #0]
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f001 f98e 	bl	800ae98 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b7c:	e01c      	b.n	8009bb8 <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b82:	b2da      	uxtb	r2, r3
 8009b84:	8a79      	ldrh	r1, [r7, #18]
 8009b86:	2300      	movs	r3, #0
 8009b88:	9300      	str	r3, [sp, #0]
 8009b8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009b8e:	68f8      	ldr	r0, [r7, #12]
 8009b90:	f001 f982 	bl	800ae98 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009b94:	e010      	b.n	8009bb8 <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009ba0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009ba4:	d003      	beq.n	8009bae <I2C_Master_ISR_IT+0x1b4>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009ba6:	68f8      	ldr	r0, [r7, #12]
 8009ba8:	f000 fba9 	bl	800a2fe <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009bac:	e034      	b.n	8009c18 <I2C_Master_ISR_IT+0x21e>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009bae:	2140      	movs	r1, #64	; 0x40
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f000 fe69 	bl	800a888 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009bb6:	e02f      	b.n	8009c18 <I2C_Master_ISR_IT+0x21e>
 8009bb8:	e02e      	b.n	8009c18 <I2C_Master_ISR_IT+0x21e>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	099b      	lsrs	r3, r3, #6
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d028      	beq.n	8009c18 <I2C_Master_ISR_IT+0x21e>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	099b      	lsrs	r3, r3, #6
 8009bca:	f003 0301 	and.w	r3, r3, #1
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d022      	beq.n	8009c18 <I2C_Master_ISR_IT+0x21e>
  {
    if (hi2c->XferCount == 0U)
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d119      	bne.n	8009c10 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009be6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009bea:	d015      	beq.n	8009c18 <I2C_Master_ISR_IT+0x21e>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bf0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009bf4:	d108      	bne.n	8009c08 <I2C_Master_ISR_IT+0x20e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	685a      	ldr	r2, [r3, #4]
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c04:	605a      	str	r2, [r3, #4]
 8009c06:	e007      	b.n	8009c18 <I2C_Master_ISR_IT+0x21e>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009c08:	68f8      	ldr	r0, [r7, #12]
 8009c0a:	f000 fb78 	bl	800a2fe <I2C_ITMasterSeqCplt>
 8009c0e:	e003      	b.n	8009c18 <I2C_Master_ISR_IT+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009c10:	2140      	movs	r1, #64	; 0x40
 8009c12:	68f8      	ldr	r0, [r7, #12]
 8009c14:	f000 fe38 	bl	800a888 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	095b      	lsrs	r3, r3, #5
 8009c1c:	f003 0301 	and.w	r3, r3, #1
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d009      	beq.n	8009c38 <I2C_Master_ISR_IT+0x23e>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	095b      	lsrs	r3, r3, #5
 8009c28:	f003 0301 	and.w	r3, r3, #1
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d003      	beq.n	8009c38 <I2C_Master_ISR_IT+0x23e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8009c30:	6979      	ldr	r1, [r7, #20]
 8009c32:	68f8      	ldr	r0, [r7, #12]
 8009c34:	f000 fbfe 	bl	800a434 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3718      	adds	r7, #24
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}

08009c4a <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009c4a:	b580      	push	{r7, lr}
 8009c4c:	b086      	sub	sp, #24
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	60f8      	str	r0, [r7, #12]
 8009c52:	60b9      	str	r1, [r7, #8]
 8009c54:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d101      	bne.n	8009c6e <I2C_Slave_ISR_IT+0x24>
 8009c6a:	2302      	movs	r3, #2
 8009c6c:	e0ec      	b.n	8009e48 <I2C_Slave_ISR_IT+0x1fe>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2201      	movs	r2, #1
 8009c72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	095b      	lsrs	r3, r3, #5
 8009c7a:	f003 0301 	and.w	r3, r3, #1
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d009      	beq.n	8009c96 <I2C_Slave_ISR_IT+0x4c>
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	095b      	lsrs	r3, r3, #5
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d003      	beq.n	8009c96 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009c8e:	6939      	ldr	r1, [r7, #16]
 8009c90:	68f8      	ldr	r0, [r7, #12]
 8009c92:	f000 fc99 	bl	800a5c8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	091b      	lsrs	r3, r3, #4
 8009c9a:	f003 0301 	and.w	r3, r3, #1
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d04d      	beq.n	8009d3e <I2C_Slave_ISR_IT+0xf4>
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	091b      	lsrs	r3, r3, #4
 8009ca6:	f003 0301 	and.w	r3, r3, #1
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d047      	beq.n	8009d3e <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d128      	bne.n	8009d0a <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cbe:	b2db      	uxtb	r3, r3
 8009cc0:	2b28      	cmp	r3, #40	; 0x28
 8009cc2:	d108      	bne.n	8009cd6 <I2C_Slave_ISR_IT+0x8c>
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009cca:	d104      	bne.n	8009cd6 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009ccc:	6939      	ldr	r1, [r7, #16]
 8009cce:	68f8      	ldr	r0, [r7, #12]
 8009cd0:	f000 fd84 	bl	800a7dc <I2C_ITListenCplt>
 8009cd4:	e032      	b.n	8009d3c <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cdc:	b2db      	uxtb	r3, r3
 8009cde:	2b29      	cmp	r3, #41	; 0x29
 8009ce0:	d10e      	bne.n	8009d00 <I2C_Slave_ISR_IT+0xb6>
 8009ce2:	697b      	ldr	r3, [r7, #20]
 8009ce4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009ce8:	d00a      	beq.n	8009d00 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	2210      	movs	r2, #16
 8009cf0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009cf2:	68f8      	ldr	r0, [r7, #12]
 8009cf4:	f000 febf 	bl	800aa76 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f000 fb3d 	bl	800a378 <I2C_ITSlaveSeqCplt>
 8009cfe:	e01d      	b.n	8009d3c <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	2210      	movs	r2, #16
 8009d06:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009d08:	e096      	b.n	8009e38 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	2210      	movs	r2, #16
 8009d10:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d16:	f043 0204 	orr.w	r2, r3, #4
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d004      	beq.n	8009d2e <I2C_Slave_ISR_IT+0xe4>
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009d2a:	f040 8085 	bne.w	8009e38 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d32:	4619      	mov	r1, r3
 8009d34:	68f8      	ldr	r0, [r7, #12]
 8009d36:	f000 fda7 	bl	800a888 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009d3a:	e07d      	b.n	8009e38 <I2C_Slave_ISR_IT+0x1ee>
 8009d3c:	e07c      	b.n	8009e38 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	089b      	lsrs	r3, r3, #2
 8009d42:	f003 0301 	and.w	r3, r3, #1
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d030      	beq.n	8009dac <I2C_Slave_ISR_IT+0x162>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	089b      	lsrs	r3, r3, #2
 8009d4e:	f003 0301 	and.w	r3, r3, #1
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d02a      	beq.n	8009dac <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d5a:	b29b      	uxth	r3, r3
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d018      	beq.n	8009d92 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d6a:	b2d2      	uxtb	r2, r2
 8009d6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d72:	1c5a      	adds	r2, r3, #1
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d7c:	3b01      	subs	r3, #1
 8009d7e:	b29a      	uxth	r2, r3
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d88:	b29b      	uxth	r3, r3
 8009d8a:	3b01      	subs	r3, #1
 8009d8c:	b29a      	uxth	r2, r3
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d96:	b29b      	uxth	r3, r3
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d14f      	bne.n	8009e3c <I2C_Slave_ISR_IT+0x1f2>
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009da2:	d04b      	beq.n	8009e3c <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	f000 fae7 	bl	800a378 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8009daa:	e047      	b.n	8009e3c <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009dac:	693b      	ldr	r3, [r7, #16]
 8009dae:	08db      	lsrs	r3, r3, #3
 8009db0:	f003 0301 	and.w	r3, r3, #1
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d00a      	beq.n	8009dce <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	08db      	lsrs	r3, r3, #3
 8009dbc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d004      	beq.n	8009dce <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8009dc4:	6939      	ldr	r1, [r7, #16]
 8009dc6:	68f8      	ldr	r0, [r7, #12]
 8009dc8:	f000 fa15 	bl	800a1f6 <I2C_ITAddrCplt>
 8009dcc:	e037      	b.n	8009e3e <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	085b      	lsrs	r3, r3, #1
 8009dd2:	f003 0301 	and.w	r3, r3, #1
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d031      	beq.n	8009e3e <I2C_Slave_ISR_IT+0x1f4>
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	085b      	lsrs	r3, r3, #1
 8009dde:	f003 0301 	and.w	r3, r3, #1
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d02b      	beq.n	8009e3e <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009dea:	b29b      	uxth	r3, r3
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d018      	beq.n	8009e22 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df4:	781a      	ldrb	r2, [r3, #0]
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e00:	1c5a      	adds	r2, r3, #1
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	b29a      	uxth	r2, r3
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e18:	3b01      	subs	r3, #1
 8009e1a:	b29a      	uxth	r2, r3
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	851a      	strh	r2, [r3, #40]	; 0x28
 8009e20:	e00d      	b.n	8009e3e <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8009e22:	697b      	ldr	r3, [r7, #20]
 8009e24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009e28:	d002      	beq.n	8009e30 <I2C_Slave_ISR_IT+0x1e6>
 8009e2a:	697b      	ldr	r3, [r7, #20]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d106      	bne.n	8009e3e <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f000 faa1 	bl	800a378 <I2C_ITSlaveSeqCplt>
 8009e36:	e002      	b.n	8009e3e <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8009e38:	bf00      	nop
 8009e3a:	e000      	b.n	8009e3e <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8009e3c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2200      	movs	r2, #0
 8009e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009e46:	2300      	movs	r3, #0
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3718      	adds	r7, #24
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	bd80      	pop	{r7, pc}

08009e50 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b088      	sub	sp, #32
 8009e54:	af02      	add	r7, sp, #8
 8009e56:	60f8      	str	r0, [r7, #12]
 8009e58:	60b9      	str	r1, [r7, #8]
 8009e5a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009e62:	2b01      	cmp	r3, #1
 8009e64:	d101      	bne.n	8009e6a <I2C_Master_ISR_DMA+0x1a>
 8009e66:	2302      	movs	r3, #2
 8009e68:	e0e1      	b.n	800a02e <I2C_Master_ISR_DMA+0x1de>
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2201      	movs	r2, #1
 8009e6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	091b      	lsrs	r3, r3, #4
 8009e76:	f003 0301 	and.w	r3, r3, #1
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d017      	beq.n	8009eae <I2C_Master_ISR_DMA+0x5e>
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	091b      	lsrs	r3, r3, #4
 8009e82:	f003 0301 	and.w	r3, r3, #1
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d011      	beq.n	8009eae <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	2210      	movs	r2, #16
 8009e90:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009e96:	f043 0204 	orr.w	r2, r3, #4
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009e9e:	2120      	movs	r1, #32
 8009ea0:	68f8      	ldr	r0, [r7, #12]
 8009ea2:	f001 f825 	bl	800aef0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009ea6:	68f8      	ldr	r0, [r7, #12]
 8009ea8:	f000 fde5 	bl	800aa76 <I2C_Flush_TXDR>
 8009eac:	e0ba      	b.n	800a024 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009eae:	68bb      	ldr	r3, [r7, #8]
 8009eb0:	09db      	lsrs	r3, r3, #7
 8009eb2:	f003 0301 	and.w	r3, r3, #1
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d072      	beq.n	8009fa0 <I2C_Master_ISR_DMA+0x150>
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	099b      	lsrs	r3, r3, #6
 8009ebe:	f003 0301 	and.w	r3, r3, #1
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d06c      	beq.n	8009fa0 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	681a      	ldr	r2, [r3, #0]
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ed4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d04e      	beq.n	8009f7e <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	685b      	ldr	r3, [r3, #4]
 8009ee6:	b29b      	uxth	r3, r3
 8009ee8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009eec:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ef2:	b29b      	uxth	r3, r3
 8009ef4:	2bff      	cmp	r3, #255	; 0xff
 8009ef6:	d906      	bls.n	8009f06 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	22ff      	movs	r2, #255	; 0xff
 8009efc:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8009efe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009f02:	617b      	str	r3, [r7, #20]
 8009f04:	e010      	b.n	8009f28 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009f18:	d003      	beq.n	8009f22 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f1e:	617b      	str	r3, [r7, #20]
 8009f20:	e002      	b.n	8009f28 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8009f22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009f26:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f2c:	b2da      	uxtb	r2, r3
 8009f2e:	8a79      	ldrh	r1, [r7, #18]
 8009f30:	2300      	movs	r3, #0
 8009f32:	9300      	str	r3, [sp, #0]
 8009f34:	697b      	ldr	r3, [r7, #20]
 8009f36:	68f8      	ldr	r0, [r7, #12]
 8009f38:	f000 ffae 	bl	800ae98 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f40:	b29a      	uxth	r2, r3
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f46:	1ad3      	subs	r3, r2, r3
 8009f48:	b29a      	uxth	r2, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	2b22      	cmp	r3, #34	; 0x22
 8009f58:	d108      	bne.n	8009f6c <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009f68:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009f6a:	e05b      	b.n	800a024 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	681a      	ldr	r2, [r3, #0]
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009f7a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8009f7c:	e052      	b.n	800a024 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	685b      	ldr	r3, [r3, #4]
 8009f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f88:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009f8c:	d003      	beq.n	8009f96 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8009f8e:	68f8      	ldr	r0, [r7, #12]
 8009f90:	f000 f9b5 	bl	800a2fe <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8009f94:	e046      	b.n	800a024 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009f96:	2140      	movs	r1, #64	; 0x40
 8009f98:	68f8      	ldr	r0, [r7, #12]
 8009f9a:	f000 fc75 	bl	800a888 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8009f9e:	e041      	b.n	800a024 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	099b      	lsrs	r3, r3, #6
 8009fa4:	f003 0301 	and.w	r3, r3, #1
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d029      	beq.n	800a000 <I2C_Master_ISR_DMA+0x1b0>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	099b      	lsrs	r3, r3, #6
 8009fb0:	f003 0301 	and.w	r3, r3, #1
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d023      	beq.n	800a000 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d119      	bne.n	8009ff6 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009fcc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009fd0:	d027      	beq.n	800a022 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fd6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009fda:	d108      	bne.n	8009fee <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	685a      	ldr	r2, [r3, #4]
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009fea:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8009fec:	e019      	b.n	800a022 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8009fee:	68f8      	ldr	r0, [r7, #12]
 8009ff0:	f000 f985 	bl	800a2fe <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8009ff4:	e015      	b.n	800a022 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009ff6:	2140      	movs	r1, #64	; 0x40
 8009ff8:	68f8      	ldr	r0, [r7, #12]
 8009ffa:	f000 fc45 	bl	800a888 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009ffe:	e010      	b.n	800a022 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	095b      	lsrs	r3, r3, #5
 800a004:	f003 0301 	and.w	r3, r3, #1
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d00b      	beq.n	800a024 <I2C_Master_ISR_DMA+0x1d4>
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	095b      	lsrs	r3, r3, #5
 800a010:	f003 0301 	and.w	r3, r3, #1
 800a014:	2b00      	cmp	r3, #0
 800a016:	d005      	beq.n	800a024 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800a018:	68b9      	ldr	r1, [r7, #8]
 800a01a:	68f8      	ldr	r0, [r7, #12]
 800a01c:	f000 fa0a 	bl	800a434 <I2C_ITMasterCplt>
 800a020:	e000      	b.n	800a024 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800a022:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2200      	movs	r2, #0
 800a028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a02c:	2300      	movs	r3, #0
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3718      	adds	r7, #24
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}

0800a036 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 800a036:	b580      	push	{r7, lr}
 800a038:	b088      	sub	sp, #32
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	60f8      	str	r0, [r7, #12]
 800a03e:	60b9      	str	r1, [r7, #8]
 800a040:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a046:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800a048:	2300      	movs	r3, #0
 800a04a:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a052:	2b01      	cmp	r3, #1
 800a054:	d101      	bne.n	800a05a <I2C_Slave_ISR_DMA+0x24>
 800a056:	2302      	movs	r3, #2
 800a058:	e0c9      	b.n	800a1ee <I2C_Slave_ISR_DMA+0x1b8>
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2201      	movs	r2, #1
 800a05e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	095b      	lsrs	r3, r3, #5
 800a066:	f003 0301 	and.w	r3, r3, #1
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d009      	beq.n	800a082 <I2C_Slave_ISR_DMA+0x4c>
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	095b      	lsrs	r3, r3, #5
 800a072:	f003 0301 	and.w	r3, r3, #1
 800a076:	2b00      	cmp	r3, #0
 800a078:	d003      	beq.n	800a082 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800a07a:	68b9      	ldr	r1, [r7, #8]
 800a07c:	68f8      	ldr	r0, [r7, #12]
 800a07e:	f000 faa3 	bl	800a5c8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	091b      	lsrs	r3, r3, #4
 800a086:	f003 0301 	and.w	r3, r3, #1
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f000 809a 	beq.w	800a1c4 <I2C_Slave_ISR_DMA+0x18e>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	091b      	lsrs	r3, r3, #4
 800a094:	f003 0301 	and.w	r3, r3, #1
 800a098:	2b00      	cmp	r3, #0
 800a09a:	f000 8093 	beq.w	800a1c4 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	0b9b      	lsrs	r3, r3, #14
 800a0a2:	f003 0301 	and.w	r3, r3, #1
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d105      	bne.n	800a0b6 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	0bdb      	lsrs	r3, r3, #15
 800a0ae:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d07f      	beq.n	800a1b6 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00d      	beq.n	800a0da <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	0bdb      	lsrs	r3, r3, #15
 800a0c2:	f003 0301 	and.w	r3, r3, #1
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d007      	beq.n	800a0da <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d101      	bne.n	800a0da <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 800a0d6:	2301      	movs	r3, #1
 800a0d8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d00d      	beq.n	800a0fe <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	0b9b      	lsrs	r3, r3, #14
 800a0e6:	f003 0301 	and.w	r3, r3, #1
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d007      	beq.n	800a0fe <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	685b      	ldr	r3, [r3, #4]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d101      	bne.n	800a0fe <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800a0fe:	69fb      	ldr	r3, [r7, #28]
 800a100:	2b01      	cmp	r3, #1
 800a102:	d128      	bne.n	800a156 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a10a:	b2db      	uxtb	r3, r3
 800a10c:	2b28      	cmp	r3, #40	; 0x28
 800a10e:	d108      	bne.n	800a122 <I2C_Slave_ISR_DMA+0xec>
 800a110:	69bb      	ldr	r3, [r7, #24]
 800a112:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a116:	d104      	bne.n	800a122 <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800a118:	68b9      	ldr	r1, [r7, #8]
 800a11a:	68f8      	ldr	r0, [r7, #12]
 800a11c:	f000 fb5e 	bl	800a7dc <I2C_ITListenCplt>
 800a120:	e048      	b.n	800a1b4 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	2b29      	cmp	r3, #41	; 0x29
 800a12c:	d10e      	bne.n	800a14c <I2C_Slave_ISR_DMA+0x116>
 800a12e:	69bb      	ldr	r3, [r7, #24]
 800a130:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a134:	d00a      	beq.n	800a14c <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	2210      	movs	r2, #16
 800a13c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800a13e:	68f8      	ldr	r0, [r7, #12]
 800a140:	f000 fc99 	bl	800aa76 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f000 f917 	bl	800a378 <I2C_ITSlaveSeqCplt>
 800a14a:	e033      	b.n	800a1b4 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2210      	movs	r2, #16
 800a152:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800a154:	e034      	b.n	800a1c0 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	2210      	movs	r2, #16
 800a15c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a162:	f043 0204 	orr.w	r2, r3, #4
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a170:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a172:	69bb      	ldr	r3, [r7, #24]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d003      	beq.n	800a180 <I2C_Slave_ISR_DMA+0x14a>
 800a178:	69bb      	ldr	r3, [r7, #24]
 800a17a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a17e:	d11f      	bne.n	800a1c0 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a180:	7dfb      	ldrb	r3, [r7, #23]
 800a182:	2b21      	cmp	r3, #33	; 0x21
 800a184:	d002      	beq.n	800a18c <I2C_Slave_ISR_DMA+0x156>
 800a186:	7dfb      	ldrb	r3, [r7, #23]
 800a188:	2b29      	cmp	r3, #41	; 0x29
 800a18a:	d103      	bne.n	800a194 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2221      	movs	r2, #33	; 0x21
 800a190:	631a      	str	r2, [r3, #48]	; 0x30
 800a192:	e008      	b.n	800a1a6 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a194:	7dfb      	ldrb	r3, [r7, #23]
 800a196:	2b22      	cmp	r3, #34	; 0x22
 800a198:	d002      	beq.n	800a1a0 <I2C_Slave_ISR_DMA+0x16a>
 800a19a:	7dfb      	ldrb	r3, [r7, #23]
 800a19c:	2b2a      	cmp	r3, #42	; 0x2a
 800a19e:	d102      	bne.n	800a1a6 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2222      	movs	r2, #34	; 0x22
 800a1a4:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1aa:	4619      	mov	r1, r3
 800a1ac:	68f8      	ldr	r0, [r7, #12]
 800a1ae:	f000 fb6b 	bl	800a888 <I2C_ITError>
      if (treatdmanack == 1U)
 800a1b2:	e005      	b.n	800a1c0 <I2C_Slave_ISR_DMA+0x18a>
 800a1b4:	e004      	b.n	800a1c0 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	2210      	movs	r2, #16
 800a1bc:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a1be:	e011      	b.n	800a1e4 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 800a1c0:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a1c2:	e00f      	b.n	800a1e4 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	08db      	lsrs	r3, r3, #3
 800a1c8:	f003 0301 	and.w	r3, r3, #1
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d009      	beq.n	800a1e4 <I2C_Slave_ISR_DMA+0x1ae>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	08db      	lsrs	r3, r3, #3
 800a1d4:	f003 0301 	and.w	r3, r3, #1
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d003      	beq.n	800a1e4 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800a1dc:	68b9      	ldr	r1, [r7, #8]
 800a1de:	68f8      	ldr	r0, [r7, #12]
 800a1e0:	f000 f809 	bl	800a1f6 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a1ec:	2300      	movs	r3, #0
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3720      	adds	r7, #32
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}

0800a1f6 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a1f6:	b580      	push	{r7, lr}
 800a1f8:	b084      	sub	sp, #16
 800a1fa:	af00      	add	r7, sp, #0
 800a1fc:	6078      	str	r0, [r7, #4]
 800a1fe:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a206:	b2db      	uxtb	r3, r3
 800a208:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a20c:	2b28      	cmp	r3, #40	; 0x28
 800a20e:	d16a      	bne.n	800a2e6 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	699b      	ldr	r3, [r3, #24]
 800a216:	0c1b      	lsrs	r3, r3, #16
 800a218:	b2db      	uxtb	r3, r3
 800a21a:	f003 0301 	and.w	r3, r3, #1
 800a21e:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	699b      	ldr	r3, [r3, #24]
 800a226:	0c1b      	lsrs	r3, r3, #16
 800a228:	b29b      	uxth	r3, r3
 800a22a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800a22e:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	689b      	ldr	r3, [r3, #8]
 800a236:	b29b      	uxth	r3, r3
 800a238:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a23c:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	68db      	ldr	r3, [r3, #12]
 800a244:	b29b      	uxth	r3, r3
 800a246:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800a24a:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	68db      	ldr	r3, [r3, #12]
 800a250:	2b02      	cmp	r3, #2
 800a252:	d138      	bne.n	800a2c6 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800a254:	897b      	ldrh	r3, [r7, #10]
 800a256:	09db      	lsrs	r3, r3, #7
 800a258:	b29a      	uxth	r2, r3
 800a25a:	89bb      	ldrh	r3, [r7, #12]
 800a25c:	4053      	eors	r3, r2
 800a25e:	b29b      	uxth	r3, r3
 800a260:	f003 0306 	and.w	r3, r3, #6
 800a264:	2b00      	cmp	r3, #0
 800a266:	d11c      	bne.n	800a2a2 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800a268:	897b      	ldrh	r3, [r7, #10]
 800a26a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a270:	1c5a      	adds	r2, r3, #1
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a27a:	2b02      	cmp	r3, #2
 800a27c:	d13b      	bne.n	800a2f6 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2200      	movs	r2, #0
 800a282:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	2208      	movs	r2, #8
 800a28a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2200      	movs	r2, #0
 800a290:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a294:	89ba      	ldrh	r2, [r7, #12]
 800a296:	7bfb      	ldrb	r3, [r7, #15]
 800a298:	4619      	mov	r1, r3
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f7ff fb73 	bl	8009986 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800a2a0:	e029      	b.n	800a2f6 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800a2a2:	893b      	ldrh	r3, [r7, #8]
 800a2a4:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a2a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a2aa:	6878      	ldr	r0, [r7, #4]
 800a2ac:	f000 fe82 	bl	800afb4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a2b8:	89ba      	ldrh	r2, [r7, #12]
 800a2ba:	7bfb      	ldrb	r3, [r7, #15]
 800a2bc:	4619      	mov	r1, r3
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f7ff fb61 	bl	8009986 <HAL_I2C_AddrCallback>
}
 800a2c4:	e017      	b.n	800a2f6 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800a2c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 fe72 	bl	800afb4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800a2d8:	89ba      	ldrh	r2, [r7, #12]
 800a2da:	7bfb      	ldrb	r3, [r7, #15]
 800a2dc:	4619      	mov	r1, r3
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f7ff fb51 	bl	8009986 <HAL_I2C_AddrCallback>
}
 800a2e4:	e007      	b.n	800a2f6 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2208      	movs	r2, #8
 800a2ec:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800a2f6:	bf00      	nop
 800a2f8:	3710      	adds	r7, #16
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b082      	sub	sp, #8
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2200      	movs	r2, #0
 800a30a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a314:	b2db      	uxtb	r3, r3
 800a316:	2b21      	cmp	r3, #33	; 0x21
 800a318:	d115      	bne.n	800a346 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2220      	movs	r2, #32
 800a31e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2211      	movs	r2, #17
 800a326:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2200      	movs	r2, #0
 800a32c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a32e:	2101      	movs	r1, #1
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 fe3f 	bl	800afb4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2200      	movs	r2, #0
 800a33a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f7ff fafd 	bl	800993e <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a344:	e014      	b.n	800a370 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2220      	movs	r2, #32
 800a34a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	2212      	movs	r2, #18
 800a352:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2200      	movs	r2, #0
 800a358:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a35a:	2102      	movs	r1, #2
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 fe29 	bl	800afb4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2200      	movs	r2, #0
 800a366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f7ff faf0 	bl	8009950 <HAL_I2C_MasterRxCpltCallback>
}
 800a370:	bf00      	nop
 800a372:	3708      	adds	r7, #8
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	0b9b      	lsrs	r3, r3, #14
 800a394:	f003 0301 	and.w	r3, r3, #1
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d008      	beq.n	800a3ae <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	681a      	ldr	r2, [r3, #0]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a3aa:	601a      	str	r2, [r3, #0]
 800a3ac:	e00d      	b.n	800a3ca <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	0bdb      	lsrs	r3, r3, #15
 800a3b2:	f003 0301 	and.w	r3, r3, #1
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d007      	beq.n	800a3ca <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	681a      	ldr	r2, [r3, #0]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a3c8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a3d0:	b2db      	uxtb	r3, r3
 800a3d2:	2b29      	cmp	r3, #41	; 0x29
 800a3d4:	d112      	bne.n	800a3fc <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	2228      	movs	r2, #40	; 0x28
 800a3da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2221      	movs	r2, #33	; 0x21
 800a3e2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a3e4:	2101      	movs	r1, #1
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f000 fde4 	bl	800afb4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a3f4:	6878      	ldr	r0, [r7, #4]
 800a3f6:	f7ff fab4 	bl	8009962 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a3fa:	e017      	b.n	800a42c <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a402:	b2db      	uxtb	r3, r3
 800a404:	2b2a      	cmp	r3, #42	; 0x2a
 800a406:	d111      	bne.n	800a42c <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2228      	movs	r2, #40	; 0x28
 800a40c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2222      	movs	r2, #34	; 0x22
 800a414:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a416:	2102      	movs	r1, #2
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 fdcb 	bl	800afb4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2200      	movs	r2, #0
 800a422:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	f7ff faa4 	bl	8009974 <HAL_I2C_SlaveRxCpltCallback>
}
 800a42c:	bf00      	nop
 800a42e:	3710      	adds	r7, #16
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b086      	sub	sp, #24
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	2220      	movs	r2, #32
 800a448:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a450:	b2db      	uxtb	r3, r3
 800a452:	2b21      	cmp	r3, #33	; 0x21
 800a454:	d107      	bne.n	800a466 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a456:	2101      	movs	r1, #1
 800a458:	6878      	ldr	r0, [r7, #4]
 800a45a:	f000 fdab 	bl	800afb4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2211      	movs	r2, #17
 800a462:	631a      	str	r2, [r3, #48]	; 0x30
 800a464:	e00c      	b.n	800a480 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a46c:	b2db      	uxtb	r3, r3
 800a46e:	2b22      	cmp	r3, #34	; 0x22
 800a470:	d106      	bne.n	800a480 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800a472:	2102      	movs	r1, #2
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f000 fd9d 	bl	800afb4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2212      	movs	r2, #18
 800a47e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	6859      	ldr	r1, [r3, #4]
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	4b4d      	ldr	r3, [pc, #308]	; (800a5c0 <I2C_ITMasterCplt+0x18c>)
 800a48c:	400b      	ands	r3, r1
 800a48e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	4a4a      	ldr	r2, [pc, #296]	; (800a5c4 <I2C_ITMasterCplt+0x190>)
 800a49a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	091b      	lsrs	r3, r3, #4
 800a4a0:	f003 0301 	and.w	r3, r3, #1
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d009      	beq.n	800a4bc <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	2210      	movs	r2, #16
 800a4ae:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4b4:	f043 0204 	orr.w	r2, r3, #4
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a4c2:	b2db      	uxtb	r3, r3
 800a4c4:	2b60      	cmp	r3, #96	; 0x60
 800a4c6:	d10b      	bne.n	800a4e0 <I2C_ITMasterCplt+0xac>
 800a4c8:	697b      	ldr	r3, [r7, #20]
 800a4ca:	089b      	lsrs	r3, r3, #2
 800a4cc:	f003 0301 	and.w	r3, r3, #1
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d005      	beq.n	800a4e0 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4da:	b2db      	uxtb	r3, r3
 800a4dc:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800a4de:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f000 fac8 	bl	800aa76 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4ea:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	2b60      	cmp	r3, #96	; 0x60
 800a4f6:	d002      	beq.n	800a4fe <I2C_ITMasterCplt+0xca>
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d006      	beq.n	800a50c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a502:	4619      	mov	r1, r3
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 f9bf 	bl	800a888 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800a50a:	e054      	b.n	800a5b6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a512:	b2db      	uxtb	r3, r3
 800a514:	2b21      	cmp	r3, #33	; 0x21
 800a516:	d124      	bne.n	800a562 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2220      	movs	r2, #32
 800a51c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2200      	movs	r2, #0
 800a524:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a52c:	b2db      	uxtb	r3, r3
 800a52e:	2b40      	cmp	r3, #64	; 0x40
 800a530:	d10b      	bne.n	800a54a <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2200      	movs	r2, #0
 800a536:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f7ff fa35 	bl	80099b2 <HAL_I2C_MemTxCpltCallback>
}
 800a548:	e035      	b.n	800a5b6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2200      	movs	r2, #0
 800a54e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	2200      	movs	r2, #0
 800a556:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a55a:	6878      	ldr	r0, [r7, #4]
 800a55c:	f7ff f9ef 	bl	800993e <HAL_I2C_MasterTxCpltCallback>
}
 800a560:	e029      	b.n	800a5b6 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	2b22      	cmp	r3, #34	; 0x22
 800a56c:	d123      	bne.n	800a5b6 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2220      	movs	r2, #32
 800a572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a582:	b2db      	uxtb	r3, r3
 800a584:	2b40      	cmp	r3, #64	; 0x40
 800a586:	d10b      	bne.n	800a5a0 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2200      	movs	r2, #0
 800a58c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2200      	movs	r2, #0
 800a594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f7ff fa13 	bl	80099c4 <HAL_I2C_MemRxCpltCallback>
}
 800a59e:	e00a      	b.n	800a5b6 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f7ff f9cd 	bl	8009950 <HAL_I2C_MasterRxCpltCallback>
}
 800a5b6:	bf00      	nop
 800a5b8:	3718      	adds	r7, #24
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
 800a5be:	bf00      	nop
 800a5c0:	fe00e800 	.word	0xfe00e800
 800a5c4:	ffff0000 	.word	0xffff0000

0800a5c8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b086      	sub	sp, #24
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
 800a5d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a5e4:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	2220      	movs	r2, #32
 800a5ec:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a5ee:	7bfb      	ldrb	r3, [r7, #15]
 800a5f0:	2b21      	cmp	r3, #33	; 0x21
 800a5f2:	d002      	beq.n	800a5fa <I2C_ITSlaveCplt+0x32>
 800a5f4:	7bfb      	ldrb	r3, [r7, #15]
 800a5f6:	2b29      	cmp	r3, #41	; 0x29
 800a5f8:	d108      	bne.n	800a60c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800a5fa:	f248 0101 	movw	r1, #32769	; 0x8001
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 fcd8 	bl	800afb4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2221      	movs	r2, #33	; 0x21
 800a608:	631a      	str	r2, [r3, #48]	; 0x30
 800a60a:	e00d      	b.n	800a628 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a60c:	7bfb      	ldrb	r3, [r7, #15]
 800a60e:	2b22      	cmp	r3, #34	; 0x22
 800a610:	d002      	beq.n	800a618 <I2C_ITSlaveCplt+0x50>
 800a612:	7bfb      	ldrb	r3, [r7, #15]
 800a614:	2b2a      	cmp	r3, #42	; 0x2a
 800a616:	d107      	bne.n	800a628 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800a618:	f248 0102 	movw	r1, #32770	; 0x8002
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f000 fcc9 	bl	800afb4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2222      	movs	r2, #34	; 0x22
 800a626:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	685a      	ldr	r2, [r3, #4]
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a636:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	6859      	ldr	r1, [r3, #4]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681a      	ldr	r2, [r3, #0]
 800a642:	4b64      	ldr	r3, [pc, #400]	; (800a7d4 <I2C_ITSlaveCplt+0x20c>)
 800a644:	400b      	ands	r3, r1
 800a646:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 fa14 	bl	800aa76 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	0b9b      	lsrs	r3, r3, #14
 800a652:	f003 0301 	and.w	r3, r3, #1
 800a656:	2b00      	cmp	r3, #0
 800a658:	d013      	beq.n	800a682 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a668:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d020      	beq.n	800a6b4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	b29a      	uxth	r2, r3
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a680:	e018      	b.n	800a6b4 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	0bdb      	lsrs	r3, r3, #15
 800a686:	f003 0301 	and.w	r3, r3, #1
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d012      	beq.n	800a6b4 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	681a      	ldr	r2, [r3, #0]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a69c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d006      	beq.n	800a6b4 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	685b      	ldr	r3, [r3, #4]
 800a6ae:	b29a      	uxth	r2, r3
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800a6b4:	697b      	ldr	r3, [r7, #20]
 800a6b6:	089b      	lsrs	r3, r3, #2
 800a6b8:	f003 0301 	and.w	r3, r3, #1
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d020      	beq.n	800a702 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800a6c0:	697b      	ldr	r3, [r7, #20]
 800a6c2:	f023 0304 	bic.w	r3, r3, #4
 800a6c6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6d2:	b2d2      	uxtb	r2, r2
 800a6d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6da:	1c5a      	adds	r2, r3, #1
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d00c      	beq.n	800a702 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a6ec:	3b01      	subs	r3, #1
 800a6ee:	b29a      	uxth	r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	3b01      	subs	r3, #1
 800a6fc:	b29a      	uxth	r2, r3
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a706:	b29b      	uxth	r3, r3
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d005      	beq.n	800a718 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a710:	f043 0204 	orr.w	r2, r3, #4
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2200      	movs	r2, #0
 800a71c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2200      	movs	r2, #0
 800a724:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d010      	beq.n	800a750 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a732:	4619      	mov	r1, r3
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f000 f8a7 	bl	800a888 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a740:	b2db      	uxtb	r3, r3
 800a742:	2b28      	cmp	r3, #40	; 0x28
 800a744:	d141      	bne.n	800a7ca <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800a746:	6979      	ldr	r1, [r7, #20]
 800a748:	6878      	ldr	r0, [r7, #4]
 800a74a:	f000 f847 	bl	800a7dc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800a74e:	e03c      	b.n	800a7ca <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a754:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a758:	d014      	beq.n	800a784 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f7ff fe0c 	bl	800a378 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	4a1d      	ldr	r2, [pc, #116]	; (800a7d8 <I2C_ITSlaveCplt+0x210>)
 800a764:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	2220      	movs	r2, #32
 800a76a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2200      	movs	r2, #0
 800a772:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2200      	movs	r2, #0
 800a778:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800a77c:	6878      	ldr	r0, [r7, #4]
 800a77e:	f7ff f90f 	bl	80099a0 <HAL_I2C_ListenCpltCallback>
}
 800a782:	e022      	b.n	800a7ca <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a78a:	b2db      	uxtb	r3, r3
 800a78c:	2b22      	cmp	r3, #34	; 0x22
 800a78e:	d10e      	bne.n	800a7ae <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2220      	movs	r2, #32
 800a794:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2200      	movs	r2, #0
 800a79c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f7ff f8e4 	bl	8009974 <HAL_I2C_SlaveRxCpltCallback>
}
 800a7ac:	e00d      	b.n	800a7ca <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2220      	movs	r2, #32
 800a7b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800a7c4:	6878      	ldr	r0, [r7, #4]
 800a7c6:	f7ff f8cc 	bl	8009962 <HAL_I2C_SlaveTxCpltCallback>
}
 800a7ca:	bf00      	nop
 800a7cc:	3718      	adds	r7, #24
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}
 800a7d2:	bf00      	nop
 800a7d4:	fe00e800 	.word	0xfe00e800
 800a7d8:	ffff0000 	.word	0xffff0000

0800a7dc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4a26      	ldr	r2, [pc, #152]	; (800a884 <I2C_ITListenCplt+0xa8>)
 800a7ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	2220      	movs	r2, #32
 800a7f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2200      	movs	r2, #0
 800a806:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800a808:	683b      	ldr	r3, [r7, #0]
 800a80a:	089b      	lsrs	r3, r3, #2
 800a80c:	f003 0301 	and.w	r3, r3, #1
 800a810:	2b00      	cmp	r3, #0
 800a812:	d022      	beq.n	800a85a <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a81e:	b2d2      	uxtb	r2, r2
 800a820:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a826:	1c5a      	adds	r2, r3, #1
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a830:	2b00      	cmp	r3, #0
 800a832:	d012      	beq.n	800a85a <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a838:	3b01      	subs	r3, #1
 800a83a:	b29a      	uxth	r2, r3
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a844:	b29b      	uxth	r3, r3
 800a846:	3b01      	subs	r3, #1
 800a848:	b29a      	uxth	r2, r3
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a852:	f043 0204 	orr.w	r2, r3, #4
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a85a:	f248 0103 	movw	r1, #32771	; 0x8003
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 fba8 	bl	800afb4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	2210      	movs	r2, #16
 800a86a:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	2200      	movs	r2, #0
 800a870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800a874:	6878      	ldr	r0, [r7, #4]
 800a876:	f7ff f893 	bl	80099a0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800a87a:	bf00      	nop
 800a87c:	3708      	adds	r7, #8
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	ffff0000 	.word	0xffff0000

0800a888 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b084      	sub	sp, #16
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a898:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	4a5d      	ldr	r2, [pc, #372]	; (800aa1c <I2C_ITError+0x194>)
 800a8a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a8b2:	683b      	ldr	r3, [r7, #0]
 800a8b4:	431a      	orrs	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800a8ba:	7bfb      	ldrb	r3, [r7, #15]
 800a8bc:	2b28      	cmp	r3, #40	; 0x28
 800a8be:	d005      	beq.n	800a8cc <I2C_ITError+0x44>
 800a8c0:	7bfb      	ldrb	r3, [r7, #15]
 800a8c2:	2b29      	cmp	r3, #41	; 0x29
 800a8c4:	d002      	beq.n	800a8cc <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800a8c6:	7bfb      	ldrb	r3, [r7, #15]
 800a8c8:	2b2a      	cmp	r3, #42	; 0x2a
 800a8ca:	d10b      	bne.n	800a8e4 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a8cc:	2103      	movs	r1, #3
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f000 fb70 	bl	800afb4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2228      	movs	r2, #40	; 0x28
 800a8d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	4a50      	ldr	r2, [pc, #320]	; (800aa20 <I2C_ITError+0x198>)
 800a8e0:	635a      	str	r2, [r3, #52]	; 0x34
 800a8e2:	e011      	b.n	800a908 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800a8e4:	f248 0103 	movw	r1, #32771	; 0x8003
 800a8e8:	6878      	ldr	r0, [r7, #4]
 800a8ea:	f000 fb63 	bl	800afb4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8f4:	b2db      	uxtb	r3, r3
 800a8f6:	2b60      	cmp	r3, #96	; 0x60
 800a8f8:	d003      	beq.n	800a902 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2220      	movs	r2, #32
 800a8fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	2200      	movs	r2, #0
 800a906:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a90c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a912:	2b00      	cmp	r3, #0
 800a914:	d039      	beq.n	800a98a <I2C_ITError+0x102>
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	2b11      	cmp	r3, #17
 800a91a:	d002      	beq.n	800a922 <I2C_ITError+0x9a>
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	2b21      	cmp	r3, #33	; 0x21
 800a920:	d133      	bne.n	800a98a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a92c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a930:	d107      	bne.n	800a942 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	681a      	ldr	r2, [r3, #0]
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a940:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a946:	4618      	mov	r0, r3
 800a948:	f7fe f86a 	bl	8008a20 <HAL_DMA_GetState>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d017      	beq.n	800a982 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a956:	4a33      	ldr	r2, [pc, #204]	; (800aa24 <I2C_ITError+0x19c>)
 800a958:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a966:	4618      	mov	r0, r3
 800a968:	f7fd ff34 	bl	80087d4 <HAL_DMA_Abort_IT>
 800a96c:	4603      	mov	r3, r0
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d04d      	beq.n	800aa0e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a978:	687a      	ldr	r2, [r7, #4]
 800a97a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a97c:	4610      	mov	r0, r2
 800a97e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a980:	e045      	b.n	800aa0e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 f850 	bl	800aa28 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800a988:	e041      	b.n	800aa0e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d039      	beq.n	800aa06 <I2C_ITError+0x17e>
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	2b12      	cmp	r3, #18
 800a996:	d002      	beq.n	800a99e <I2C_ITError+0x116>
 800a998:	68bb      	ldr	r3, [r7, #8]
 800a99a:	2b22      	cmp	r3, #34	; 0x22
 800a99c:	d133      	bne.n	800aa06 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a9a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a9ac:	d107      	bne.n	800a9be <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	681a      	ldr	r2, [r3, #0]
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a9bc:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f7fe f82c 	bl	8008a20 <HAL_DMA_GetState>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	2b01      	cmp	r3, #1
 800a9cc:	d017      	beq.n	800a9fe <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9d2:	4a14      	ldr	r2, [pc, #80]	; (800aa24 <I2C_ITError+0x19c>)
 800a9d4:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	2200      	movs	r2, #0
 800a9da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7fd fef6 	bl	80087d4 <HAL_DMA_Abort_IT>
 800a9e8:	4603      	mov	r3, r0
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d011      	beq.n	800aa12 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9f4:	687a      	ldr	r2, [r7, #4]
 800a9f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a9f8:	4610      	mov	r0, r2
 800a9fa:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800a9fc:	e009      	b.n	800aa12 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 f812 	bl	800aa28 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800aa04:	e005      	b.n	800aa12 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f000 f80e 	bl	800aa28 <I2C_TreatErrorCallback>
  }
}
 800aa0c:	e002      	b.n	800aa14 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800aa0e:	bf00      	nop
 800aa10:	e000      	b.n	800aa14 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800aa12:	bf00      	nop
}
 800aa14:	bf00      	nop
 800aa16:	3710      	adds	r7, #16
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}
 800aa1c:	ffff0000 	.word	0xffff0000
 800aa20:	08009c4b 	.word	0x08009c4b
 800aa24:	0800ac17 	.word	0x0800ac17

0800aa28 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b082      	sub	sp, #8
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	2b60      	cmp	r3, #96	; 0x60
 800aa3a:	d10e      	bne.n	800aa5a <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2220      	movs	r2, #32
 800aa40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2200      	movs	r2, #0
 800aa48:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f7fe ffc8 	bl	80099e8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800aa58:	e009      	b.n	800aa6e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2200      	movs	r2, #0
 800aa64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f7fe ffb4 	bl	80099d6 <HAL_I2C_ErrorCallback>
}
 800aa6e:	bf00      	nop
 800aa70:	3708      	adds	r7, #8
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}

0800aa76 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800aa76:	b480      	push	{r7}
 800aa78:	b083      	sub	sp, #12
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	699b      	ldr	r3, [r3, #24]
 800aa84:	f003 0302 	and.w	r3, r3, #2
 800aa88:	2b02      	cmp	r3, #2
 800aa8a:	d103      	bne.n	800aa94 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	2200      	movs	r2, #0
 800aa92:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	699b      	ldr	r3, [r3, #24]
 800aa9a:	f003 0301 	and.w	r3, r3, #1
 800aa9e:	2b01      	cmp	r3, #1
 800aaa0:	d007      	beq.n	800aab2 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	699a      	ldr	r2, [r3, #24]
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f042 0201 	orr.w	r2, r2, #1
 800aab0:	619a      	str	r2, [r3, #24]
  }
}
 800aab2:	bf00      	nop
 800aab4:	370c      	adds	r7, #12
 800aab6:	46bd      	mov	sp, r7
 800aab8:	bc80      	pop	{r7}
 800aaba:	4770      	bx	lr

0800aabc <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b084      	sub	sp, #16
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aac8:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	681a      	ldr	r2, [r3, #0]
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800aad8:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aade:	b29b      	uxth	r3, r3
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d104      	bne.n	800aaee <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800aae4:	2120      	movs	r1, #32
 800aae6:	68f8      	ldr	r0, [r7, #12]
 800aae8:	f000 fa02 	bl	800aef0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800aaec:	e02d      	b.n	800ab4a <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800aaf6:	441a      	add	r2, r3
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab00:	b29b      	uxth	r3, r3
 800ab02:	2bff      	cmp	r3, #255	; 0xff
 800ab04:	d903      	bls.n	800ab0e <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	22ff      	movs	r2, #255	; 0xff
 800ab0a:	851a      	strh	r2, [r3, #40]	; 0x28
 800ab0c:	e004      	b.n	800ab18 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab12:	b29a      	uxth	r2, r3
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab20:	4619      	mov	r1, r3
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	3328      	adds	r3, #40	; 0x28
 800ab28:	461a      	mov	r2, r3
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ab2e:	f7fd fd75 	bl	800861c <HAL_DMA_Start_IT>
 800ab32:	4603      	mov	r3, r0
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d004      	beq.n	800ab42 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800ab38:	2110      	movs	r1, #16
 800ab3a:	68f8      	ldr	r0, [r7, #12]
 800ab3c:	f7ff fea4 	bl	800a888 <I2C_ITError>
}
 800ab40:	e003      	b.n	800ab4a <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800ab42:	2140      	movs	r1, #64	; 0x40
 800ab44:	68f8      	ldr	r0, [r7, #12]
 800ab46:	f000 f9d3 	bl	800aef0 <I2C_Enable_IRQ>
}
 800ab4a:	bf00      	nop
 800ab4c:	3710      	adds	r7, #16
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}

0800ab52 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ab52:	b580      	push	{r7, lr}
 800ab54:	b084      	sub	sp, #16
 800ab56:	af00      	add	r7, sp, #0
 800ab58:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab5e:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	681a      	ldr	r2, [r3, #0]
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800ab6e:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab74:	b29b      	uxth	r3, r3
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d104      	bne.n	800ab84 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800ab7a:	2120      	movs	r1, #32
 800ab7c:	68f8      	ldr	r0, [r7, #12]
 800ab7e:	f000 f9b7 	bl	800aef0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800ab82:	e02d      	b.n	800abe0 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab88:	68fa      	ldr	r2, [r7, #12]
 800ab8a:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 800ab8c:	441a      	add	r2, r3
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab96:	b29b      	uxth	r3, r3
 800ab98:	2bff      	cmp	r3, #255	; 0xff
 800ab9a:	d903      	bls.n	800aba4 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	22ff      	movs	r2, #255	; 0xff
 800aba0:	851a      	strh	r2, [r3, #40]	; 0x28
 800aba2:	e004      	b.n	800abae <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aba8:	b29a      	uxth	r2, r3
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	3324      	adds	r3, #36	; 0x24
 800abb8:	4619      	mov	r1, r3
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abbe:	461a      	mov	r2, r3
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800abc4:	f7fd fd2a 	bl	800861c <HAL_DMA_Start_IT>
 800abc8:	4603      	mov	r3, r0
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d004      	beq.n	800abd8 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800abce:	2110      	movs	r1, #16
 800abd0:	68f8      	ldr	r0, [r7, #12]
 800abd2:	f7ff fe59 	bl	800a888 <I2C_ITError>
}
 800abd6:	e003      	b.n	800abe0 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800abd8:	2140      	movs	r1, #64	; 0x40
 800abda:	68f8      	ldr	r0, [r7, #12]
 800abdc:	f000 f988 	bl	800aef0 <I2C_Enable_IRQ>
}
 800abe0:	bf00      	nop
 800abe2:	3710      	adds	r7, #16
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b084      	sub	sp, #16
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abf4:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	685a      	ldr	r2, [r3, #4]
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ac04:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800ac06:	2110      	movs	r1, #16
 800ac08:	68f8      	ldr	r0, [r7, #12]
 800ac0a:	f7ff fe3d 	bl	800a888 <I2C_ITError>
}
 800ac0e:	bf00      	nop
 800ac10:	3710      	adds	r7, #16
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}

0800ac16 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800ac16:	b580      	push	{r7, lr}
 800ac18:	b084      	sub	sp, #16
 800ac1a:	af00      	add	r7, sp, #0
 800ac1c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac22:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d003      	beq.n	800ac34 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac30:	2200      	movs	r2, #0
 800ac32:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d003      	beq.n	800ac44 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac40:	2200      	movs	r2, #0
 800ac42:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800ac44:	68f8      	ldr	r0, [r7, #12]
 800ac46:	f7ff feef 	bl	800aa28 <I2C_TreatErrorCallback>
}
 800ac4a:	bf00      	nop
 800ac4c:	3710      	adds	r7, #16
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}

0800ac52 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ac52:	b580      	push	{r7, lr}
 800ac54:	b084      	sub	sp, #16
 800ac56:	af00      	add	r7, sp, #0
 800ac58:	60f8      	str	r0, [r7, #12]
 800ac5a:	60b9      	str	r1, [r7, #8]
 800ac5c:	603b      	str	r3, [r7, #0]
 800ac5e:	4613      	mov	r3, r2
 800ac60:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ac62:	e022      	b.n	800acaa <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac6a:	d01e      	beq.n	800acaa <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac6c:	f7fb fc40 	bl	80064f0 <HAL_GetTick>
 800ac70:	4602      	mov	r2, r0
 800ac72:	69bb      	ldr	r3, [r7, #24]
 800ac74:	1ad3      	subs	r3, r2, r3
 800ac76:	683a      	ldr	r2, [r7, #0]
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d302      	bcc.n	800ac82 <I2C_WaitOnFlagUntilTimeout+0x30>
 800ac7c:	683b      	ldr	r3, [r7, #0]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d113      	bne.n	800acaa <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac86:	f043 0220 	orr.w	r2, r3, #32
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	2220      	movs	r2, #32
 800ac92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	2200      	movs	r2, #0
 800ac9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	2200      	movs	r2, #0
 800aca2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800aca6:	2301      	movs	r3, #1
 800aca8:	e00f      	b.n	800acca <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	699a      	ldr	r2, [r3, #24]
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	4013      	ands	r3, r2
 800acb4:	68ba      	ldr	r2, [r7, #8]
 800acb6:	429a      	cmp	r2, r3
 800acb8:	bf0c      	ite	eq
 800acba:	2301      	moveq	r3, #1
 800acbc:	2300      	movne	r3, #0
 800acbe:	b2db      	uxtb	r3, r3
 800acc0:	461a      	mov	r2, r3
 800acc2:	79fb      	ldrb	r3, [r7, #7]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d0cd      	beq.n	800ac64 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800acc8:	2300      	movs	r3, #0
}
 800acca:	4618      	mov	r0, r3
 800accc:	3710      	adds	r7, #16
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}

0800acd2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800acd2:	b580      	push	{r7, lr}
 800acd4:	b084      	sub	sp, #16
 800acd6:	af00      	add	r7, sp, #0
 800acd8:	60f8      	str	r0, [r7, #12]
 800acda:	60b9      	str	r1, [r7, #8]
 800acdc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800acde:	e02c      	b.n	800ad3a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	68b9      	ldr	r1, [r7, #8]
 800ace4:	68f8      	ldr	r0, [r7, #12]
 800ace6:	f000 f871 	bl	800adcc <I2C_IsAcknowledgeFailed>
 800acea:	4603      	mov	r3, r0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d001      	beq.n	800acf4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800acf0:	2301      	movs	r3, #1
 800acf2:	e02a      	b.n	800ad4a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acfa:	d01e      	beq.n	800ad3a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800acfc:	f7fb fbf8 	bl	80064f0 <HAL_GetTick>
 800ad00:	4602      	mov	r2, r0
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	1ad3      	subs	r3, r2, r3
 800ad06:	68ba      	ldr	r2, [r7, #8]
 800ad08:	429a      	cmp	r2, r3
 800ad0a:	d302      	bcc.n	800ad12 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d113      	bne.n	800ad3a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad16:	f043 0220 	orr.w	r2, r3, #32
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	2220      	movs	r2, #32
 800ad22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2200      	movs	r2, #0
 800ad32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800ad36:	2301      	movs	r3, #1
 800ad38:	e007      	b.n	800ad4a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	699b      	ldr	r3, [r3, #24]
 800ad40:	f003 0302 	and.w	r3, r3, #2
 800ad44:	2b02      	cmp	r3, #2
 800ad46:	d1cb      	bne.n	800ace0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ad48:	2300      	movs	r3, #0
}
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	3710      	adds	r7, #16
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}

0800ad52 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ad52:	b580      	push	{r7, lr}
 800ad54:	b084      	sub	sp, #16
 800ad56:	af00      	add	r7, sp, #0
 800ad58:	60f8      	str	r0, [r7, #12]
 800ad5a:	60b9      	str	r1, [r7, #8]
 800ad5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ad5e:	e028      	b.n	800adb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800ad60:	687a      	ldr	r2, [r7, #4]
 800ad62:	68b9      	ldr	r1, [r7, #8]
 800ad64:	68f8      	ldr	r0, [r7, #12]
 800ad66:	f000 f831 	bl	800adcc <I2C_IsAcknowledgeFailed>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d001      	beq.n	800ad74 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ad70:	2301      	movs	r3, #1
 800ad72:	e026      	b.n	800adc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad74:	f7fb fbbc 	bl	80064f0 <HAL_GetTick>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	1ad3      	subs	r3, r2, r3
 800ad7e:	68ba      	ldr	r2, [r7, #8]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d302      	bcc.n	800ad8a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d113      	bne.n	800adb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad8e:	f043 0220 	orr.w	r2, r3, #32
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	2220      	movs	r2, #32
 800ad9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	2200      	movs	r2, #0
 800ada2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2200      	movs	r2, #0
 800adaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800adae:	2301      	movs	r3, #1
 800adb0:	e007      	b.n	800adc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	699b      	ldr	r3, [r3, #24]
 800adb8:	f003 0320 	and.w	r3, r3, #32
 800adbc:	2b20      	cmp	r3, #32
 800adbe:	d1cf      	bne.n	800ad60 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800adc0:	2300      	movs	r3, #0
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3710      	adds	r7, #16
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
	...

0800adcc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b084      	sub	sp, #16
 800add0:	af00      	add	r7, sp, #0
 800add2:	60f8      	str	r0, [r7, #12]
 800add4:	60b9      	str	r1, [r7, #8]
 800add6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	699b      	ldr	r3, [r3, #24]
 800adde:	f003 0310 	and.w	r3, r3, #16
 800ade2:	2b10      	cmp	r3, #16
 800ade4:	d151      	bne.n	800ae8a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ade6:	e022      	b.n	800ae2e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adee:	d01e      	beq.n	800ae2e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800adf0:	f7fb fb7e 	bl	80064f0 <HAL_GetTick>
 800adf4:	4602      	mov	r2, r0
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	1ad3      	subs	r3, r2, r3
 800adfa:	68ba      	ldr	r2, [r7, #8]
 800adfc:	429a      	cmp	r2, r3
 800adfe:	d302      	bcc.n	800ae06 <I2C_IsAcknowledgeFailed+0x3a>
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d113      	bne.n	800ae2e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae0a:	f043 0220 	orr.w	r2, r3, #32
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2220      	movs	r2, #32
 800ae16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	2200      	movs	r2, #0
 800ae26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	e02e      	b.n	800ae8c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	699b      	ldr	r3, [r3, #24]
 800ae34:	f003 0320 	and.w	r3, r3, #32
 800ae38:	2b20      	cmp	r3, #32
 800ae3a:	d1d5      	bne.n	800ade8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2210      	movs	r2, #16
 800ae42:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	2220      	movs	r2, #32
 800ae4a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ae4c:	68f8      	ldr	r0, [r7, #12]
 800ae4e:	f7ff fe12 	bl	800aa76 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	6859      	ldr	r1, [r3, #4]
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681a      	ldr	r2, [r3, #0]
 800ae5c:	4b0d      	ldr	r3, [pc, #52]	; (800ae94 <I2C_IsAcknowledgeFailed+0xc8>)
 800ae5e:	400b      	ands	r3, r1
 800ae60:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae66:	f043 0204 	orr.w	r2, r3, #4
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	2220      	movs	r2, #32
 800ae72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2200      	movs	r2, #0
 800ae82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	e000      	b.n	800ae8c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800ae8a:	2300      	movs	r3, #0
}
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	3710      	adds	r7, #16
 800ae90:	46bd      	mov	sp, r7
 800ae92:	bd80      	pop	{r7, pc}
 800ae94:	fe00e800 	.word	0xfe00e800

0800ae98 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b085      	sub	sp, #20
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	60f8      	str	r0, [r7, #12]
 800aea0:	607b      	str	r3, [r7, #4]
 800aea2:	460b      	mov	r3, r1
 800aea4:	817b      	strh	r3, [r7, #10]
 800aea6:	4613      	mov	r3, r2
 800aea8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	685a      	ldr	r2, [r3, #4]
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	0d5b      	lsrs	r3, r3, #21
 800aeb4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800aeb8:	4b0c      	ldr	r3, [pc, #48]	; (800aeec <I2C_TransferConfig+0x54>)
 800aeba:	430b      	orrs	r3, r1
 800aebc:	43db      	mvns	r3, r3
 800aebe:	ea02 0103 	and.w	r1, r2, r3
 800aec2:	897b      	ldrh	r3, [r7, #10]
 800aec4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800aec8:	7a7b      	ldrb	r3, [r7, #9]
 800aeca:	041b      	lsls	r3, r3, #16
 800aecc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800aed0:	431a      	orrs	r2, r3
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	431a      	orrs	r2, r3
 800aed6:	69bb      	ldr	r3, [r7, #24]
 800aed8:	431a      	orrs	r2, r3
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	430a      	orrs	r2, r1
 800aee0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800aee2:	bf00      	nop
 800aee4:	3714      	adds	r7, #20
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bc80      	pop	{r7}
 800aeea:	4770      	bx	lr
 800aeec:	03ff63ff 	.word	0x03ff63ff

0800aef0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800aef0:	b480      	push	{r7}
 800aef2:	b085      	sub	sp, #20
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	460b      	mov	r3, r1
 800aefa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800aefc:	2300      	movs	r3, #0
 800aefe:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af04:	4a29      	ldr	r2, [pc, #164]	; (800afac <I2C_Enable_IRQ+0xbc>)
 800af06:	4293      	cmp	r3, r2
 800af08:	d004      	beq.n	800af14 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800af0e:	4a28      	ldr	r2, [pc, #160]	; (800afb0 <I2C_Enable_IRQ+0xc0>)
 800af10:	4293      	cmp	r3, r2
 800af12:	d11d      	bne.n	800af50 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800af14:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	da03      	bge.n	800af24 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800af22:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800af24:	887b      	ldrh	r3, [r7, #2]
 800af26:	2b10      	cmp	r3, #16
 800af28:	d103      	bne.n	800af32 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800af30:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800af32:	887b      	ldrh	r3, [r7, #2]
 800af34:	2b20      	cmp	r3, #32
 800af36:	d103      	bne.n	800af40 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800af3e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800af40:	887b      	ldrh	r3, [r7, #2]
 800af42:	2b40      	cmp	r3, #64	; 0x40
 800af44:	d125      	bne.n	800af92 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af4c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800af4e:	e020      	b.n	800af92 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800af50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800af54:	2b00      	cmp	r3, #0
 800af56:	da03      	bge.n	800af60 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800af5e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800af60:	887b      	ldrh	r3, [r7, #2]
 800af62:	f003 0301 	and.w	r3, r3, #1
 800af66:	2b00      	cmp	r3, #0
 800af68:	d003      	beq.n	800af72 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800af70:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800af72:	887b      	ldrh	r3, [r7, #2]
 800af74:	f003 0302 	and.w	r3, r3, #2
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d003      	beq.n	800af84 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800af82:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800af84:	887b      	ldrh	r3, [r7, #2]
 800af86:	2b20      	cmp	r3, #32
 800af88:	d103      	bne.n	800af92 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	f043 0320 	orr.w	r3, r3, #32
 800af90:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	6819      	ldr	r1, [r3, #0]
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	68fa      	ldr	r2, [r7, #12]
 800af9e:	430a      	orrs	r2, r1
 800afa0:	601a      	str	r2, [r3, #0]
}
 800afa2:	bf00      	nop
 800afa4:	3714      	adds	r7, #20
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bc80      	pop	{r7}
 800afaa:	4770      	bx	lr
 800afac:	08009e51 	.word	0x08009e51
 800afb0:	0800a037 	.word	0x0800a037

0800afb4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	460b      	mov	r3, r1
 800afbe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800afc0:	2300      	movs	r3, #0
 800afc2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800afc4:	887b      	ldrh	r3, [r7, #2]
 800afc6:	f003 0301 	and.w	r3, r3, #1
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00f      	beq.n	800afee <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800afd4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800afdc:	b2db      	uxtb	r3, r3
 800afde:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800afe2:	2b28      	cmp	r3, #40	; 0x28
 800afe4:	d003      	beq.n	800afee <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800afec:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800afee:	887b      	ldrh	r3, [r7, #2]
 800aff0:	f003 0302 	and.w	r3, r3, #2
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d00f      	beq.n	800b018 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800affe:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b006:	b2db      	uxtb	r3, r3
 800b008:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b00c:	2b28      	cmp	r3, #40	; 0x28
 800b00e:	d003      	beq.n	800b018 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800b016:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b018:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	da03      	bge.n	800b028 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800b026:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b028:	887b      	ldrh	r3, [r7, #2]
 800b02a:	2b10      	cmp	r3, #16
 800b02c:	d103      	bne.n	800b036 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800b034:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b036:	887b      	ldrh	r3, [r7, #2]
 800b038:	2b20      	cmp	r3, #32
 800b03a:	d103      	bne.n	800b044 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f043 0320 	orr.w	r3, r3, #32
 800b042:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800b044:	887b      	ldrh	r3, [r7, #2]
 800b046:	2b40      	cmp	r3, #64	; 0x40
 800b048:	d103      	bne.n	800b052 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b050:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	6819      	ldr	r1, [r3, #0]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	43da      	mvns	r2, r3
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	400a      	ands	r2, r1
 800b062:	601a      	str	r2, [r3, #0]
}
 800b064:	bf00      	nop
 800b066:	3714      	adds	r7, #20
 800b068:	46bd      	mov	sp, r7
 800b06a:	bc80      	pop	{r7}
 800b06c:	4770      	bx	lr

0800b06e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800b06e:	b480      	push	{r7}
 800b070:	b083      	sub	sp, #12
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b07a:	2baa      	cmp	r3, #170	; 0xaa
 800b07c:	d103      	bne.n	800b086 <I2C_ConvertOtherXferOptions+0x18>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2200      	movs	r2, #0
 800b082:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800b084:	e008      	b.n	800b098 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b08a:	f5b3 4f2a 	cmp.w	r3, #43520	; 0xaa00
 800b08e:	d103      	bne.n	800b098 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800b096:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800b098:	bf00      	nop
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bc80      	pop	{r7}
 800b0a0:	4770      	bx	lr

0800b0a2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b0a2:	b480      	push	{r7}
 800b0a4:	b083      	sub	sp, #12
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	6078      	str	r0, [r7, #4]
 800b0aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b0b2:	b2db      	uxtb	r3, r3
 800b0b4:	2b20      	cmp	r3, #32
 800b0b6:	d138      	bne.n	800b12a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b0be:	2b01      	cmp	r3, #1
 800b0c0:	d101      	bne.n	800b0c6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b0c2:	2302      	movs	r3, #2
 800b0c4:	e032      	b.n	800b12c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2201      	movs	r2, #1
 800b0ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	2224      	movs	r2, #36	; 0x24
 800b0d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f022 0201 	bic.w	r2, r2, #1
 800b0e4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b0f4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	6819      	ldr	r1, [r3, #0]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	683a      	ldr	r2, [r7, #0]
 800b102:	430a      	orrs	r2, r1
 800b104:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	681a      	ldr	r2, [r3, #0]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f042 0201 	orr.w	r2, r2, #1
 800b114:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2220      	movs	r2, #32
 800b11a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2200      	movs	r2, #0
 800b122:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b126:	2300      	movs	r3, #0
 800b128:	e000      	b.n	800b12c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b12a:	2302      	movs	r3, #2
  }
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	370c      	adds	r7, #12
 800b130:	46bd      	mov	sp, r7
 800b132:	bc80      	pop	{r7}
 800b134:	4770      	bx	lr

0800b136 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b136:	b480      	push	{r7}
 800b138:	b085      	sub	sp, #20
 800b13a:	af00      	add	r7, sp, #0
 800b13c:	6078      	str	r0, [r7, #4]
 800b13e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b146:	b2db      	uxtb	r3, r3
 800b148:	2b20      	cmp	r3, #32
 800b14a:	d139      	bne.n	800b1c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b152:	2b01      	cmp	r3, #1
 800b154:	d101      	bne.n	800b15a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b156:	2302      	movs	r3, #2
 800b158:	e033      	b.n	800b1c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2201      	movs	r2, #1
 800b15e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2224      	movs	r2, #36	; 0x24
 800b166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	681a      	ldr	r2, [r3, #0]
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f022 0201 	bic.w	r2, r2, #1
 800b178:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b188:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	021b      	lsls	r3, r3, #8
 800b18e:	68fa      	ldr	r2, [r7, #12]
 800b190:	4313      	orrs	r3, r2
 800b192:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	68fa      	ldr	r2, [r7, #12]
 800b19a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	f042 0201 	orr.w	r2, r2, #1
 800b1aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2220      	movs	r2, #32
 800b1b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	e000      	b.n	800b1c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b1c0:	2302      	movs	r3, #2
  }
}
 800b1c2:	4618      	mov	r0, r3
 800b1c4:	3714      	adds	r7, #20
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bc80      	pop	{r7}
 800b1ca:	4770      	bx	lr

0800b1cc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b1cc:	b480      	push	{r7}
 800b1ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b1d0:	4b04      	ldr	r3, [pc, #16]	; (800b1e4 <HAL_PWR_EnableBkUpAccess+0x18>)
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	4a03      	ldr	r2, [pc, #12]	; (800b1e4 <HAL_PWR_EnableBkUpAccess+0x18>)
 800b1d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1da:	6013      	str	r3, [r2, #0]
}
 800b1dc:	bf00      	nop
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bc80      	pop	{r7}
 800b1e2:	4770      	bx	lr
 800b1e4:	58000400 	.word	0x58000400

0800b1e8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b1e8:	b480      	push	{r7}
 800b1ea:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800b1ec:	4b03      	ldr	r3, [pc, #12]	; (800b1fc <HAL_PWREx_GetVoltageRange+0x14>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bc80      	pop	{r7}
 800b1fa:	4770      	bx	lr
 800b1fc:	58000400 	.word	0x58000400

0800b200 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 800b200:	b480      	push	{r7}
 800b202:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800b204:	4b06      	ldr	r3, [pc, #24]	; (800b220 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b20c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b210:	d101      	bne.n	800b216 <LL_PWR_IsEnabledBkUpAccess+0x16>
 800b212:	2301      	movs	r3, #1
 800b214:	e000      	b.n	800b218 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800b216:	2300      	movs	r3, #0
}
 800b218:	4618      	mov	r0, r3
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bc80      	pop	{r7}
 800b21e:	4770      	bx	lr
 800b220:	58000400 	.word	0x58000400

0800b224 <LL_RCC_HSE_EnableTcxo>:
{
 800b224:	b480      	push	{r7}
 800b226:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800b228:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b232:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b236:	6013      	str	r3, [r2, #0]
}
 800b238:	bf00      	nop
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bc80      	pop	{r7}
 800b23e:	4770      	bx	lr

0800b240 <LL_RCC_HSE_DisableTcxo>:
{
 800b240:	b480      	push	{r7}
 800b242:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800b244:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b24e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b252:	6013      	str	r3, [r2, #0]
}
 800b254:	bf00      	nop
 800b256:	46bd      	mov	sp, r7
 800b258:	bc80      	pop	{r7}
 800b25a:	4770      	bx	lr

0800b25c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800b25c:	b480      	push	{r7}
 800b25e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800b260:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b26a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b26e:	d101      	bne.n	800b274 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800b270:	2301      	movs	r3, #1
 800b272:	e000      	b.n	800b276 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800b274:	2300      	movs	r3, #0
}
 800b276:	4618      	mov	r0, r3
 800b278:	46bd      	mov	sp, r7
 800b27a:	bc80      	pop	{r7}
 800b27c:	4770      	bx	lr

0800b27e <LL_RCC_HSE_Enable>:
{
 800b27e:	b480      	push	{r7}
 800b280:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800b282:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b28c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b290:	6013      	str	r3, [r2, #0]
}
 800b292:	bf00      	nop
 800b294:	46bd      	mov	sp, r7
 800b296:	bc80      	pop	{r7}
 800b298:	4770      	bx	lr

0800b29a <LL_RCC_HSE_Disable>:
{
 800b29a:	b480      	push	{r7}
 800b29c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800b29e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b2a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b2ac:	6013      	str	r3, [r2, #0]
}
 800b2ae:	bf00      	nop
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bc80      	pop	{r7}
 800b2b4:	4770      	bx	lr

0800b2b6 <LL_RCC_HSE_IsReady>:
{
 800b2b6:	b480      	push	{r7}
 800b2b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800b2ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b2c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b2c8:	d101      	bne.n	800b2ce <LL_RCC_HSE_IsReady+0x18>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e000      	b.n	800b2d0 <LL_RCC_HSE_IsReady+0x1a>
 800b2ce:	2300      	movs	r3, #0
}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bc80      	pop	{r7}
 800b2d6:	4770      	bx	lr

0800b2d8 <LL_RCC_HSI_Enable>:
{
 800b2d8:	b480      	push	{r7}
 800b2da:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800b2dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b2e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b2ea:	6013      	str	r3, [r2, #0]
}
 800b2ec:	bf00      	nop
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bc80      	pop	{r7}
 800b2f2:	4770      	bx	lr

0800b2f4 <LL_RCC_HSI_Disable>:
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800b2f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b302:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b306:	6013      	str	r3, [r2, #0]
}
 800b308:	bf00      	nop
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bc80      	pop	{r7}
 800b30e:	4770      	bx	lr

0800b310 <LL_RCC_HSI_IsReady>:
{
 800b310:	b480      	push	{r7}
 800b312:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800b314:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b31e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b322:	d101      	bne.n	800b328 <LL_RCC_HSI_IsReady+0x18>
 800b324:	2301      	movs	r3, #1
 800b326:	e000      	b.n	800b32a <LL_RCC_HSI_IsReady+0x1a>
 800b328:	2300      	movs	r3, #0
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bc80      	pop	{r7}
 800b330:	4770      	bx	lr

0800b332 <LL_RCC_HSI_SetCalibTrimming>:
{
 800b332:	b480      	push	{r7}
 800b334:	b083      	sub	sp, #12
 800b336:	af00      	add	r7, sp, #0
 800b338:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800b33a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	061b      	lsls	r3, r3, #24
 800b348:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b34c:	4313      	orrs	r3, r2
 800b34e:	604b      	str	r3, [r1, #4]
}
 800b350:	bf00      	nop
 800b352:	370c      	adds	r7, #12
 800b354:	46bd      	mov	sp, r7
 800b356:	bc80      	pop	{r7}
 800b358:	4770      	bx	lr

0800b35a <LL_RCC_LSE_IsReady>:
{
 800b35a:	b480      	push	{r7}
 800b35c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b35e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b362:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b366:	f003 0302 	and.w	r3, r3, #2
 800b36a:	2b02      	cmp	r3, #2
 800b36c:	d101      	bne.n	800b372 <LL_RCC_LSE_IsReady+0x18>
 800b36e:	2301      	movs	r3, #1
 800b370:	e000      	b.n	800b374 <LL_RCC_LSE_IsReady+0x1a>
 800b372:	2300      	movs	r3, #0
}
 800b374:	4618      	mov	r0, r3
 800b376:	46bd      	mov	sp, r7
 800b378:	bc80      	pop	{r7}
 800b37a:	4770      	bx	lr

0800b37c <LL_RCC_LSI_Enable>:
{
 800b37c:	b480      	push	{r7}
 800b37e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 800b380:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b384:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b388:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b38c:	f043 0301 	orr.w	r3, r3, #1
 800b390:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800b394:	bf00      	nop
 800b396:	46bd      	mov	sp, r7
 800b398:	bc80      	pop	{r7}
 800b39a:	4770      	bx	lr

0800b39c <LL_RCC_LSI_Disable>:
{
 800b39c:	b480      	push	{r7}
 800b39e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800b3a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b3a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b3ac:	f023 0301 	bic.w	r3, r3, #1
 800b3b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800b3b4:	bf00      	nop
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bc80      	pop	{r7}
 800b3ba:	4770      	bx	lr

0800b3bc <LL_RCC_LSI_IsReady>:
{
 800b3bc:	b480      	push	{r7}
 800b3be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 800b3c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b3c8:	f003 0302 	and.w	r3, r3, #2
 800b3cc:	2b02      	cmp	r3, #2
 800b3ce:	d101      	bne.n	800b3d4 <LL_RCC_LSI_IsReady+0x18>
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	e000      	b.n	800b3d6 <LL_RCC_LSI_IsReady+0x1a>
 800b3d4:	2300      	movs	r3, #0
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bc80      	pop	{r7}
 800b3dc:	4770      	bx	lr

0800b3de <LL_RCC_MSI_Enable>:
{
 800b3de:	b480      	push	{r7}
 800b3e0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800b3e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b3ec:	f043 0301 	orr.w	r3, r3, #1
 800b3f0:	6013      	str	r3, [r2, #0]
}
 800b3f2:	bf00      	nop
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bc80      	pop	{r7}
 800b3f8:	4770      	bx	lr

0800b3fa <LL_RCC_MSI_Disable>:
{
 800b3fa:	b480      	push	{r7}
 800b3fc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800b3fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b408:	f023 0301 	bic.w	r3, r3, #1
 800b40c:	6013      	str	r3, [r2, #0]
}
 800b40e:	bf00      	nop
 800b410:	46bd      	mov	sp, r7
 800b412:	bc80      	pop	{r7}
 800b414:	4770      	bx	lr

0800b416 <LL_RCC_MSI_IsReady>:
{
 800b416:	b480      	push	{r7}
 800b418:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800b41a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f003 0302 	and.w	r3, r3, #2
 800b424:	2b02      	cmp	r3, #2
 800b426:	d101      	bne.n	800b42c <LL_RCC_MSI_IsReady+0x16>
 800b428:	2301      	movs	r3, #1
 800b42a:	e000      	b.n	800b42e <LL_RCC_MSI_IsReady+0x18>
 800b42c:	2300      	movs	r3, #0
}
 800b42e:	4618      	mov	r0, r3
 800b430:	46bd      	mov	sp, r7
 800b432:	bc80      	pop	{r7}
 800b434:	4770      	bx	lr

0800b436 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800b436:	b480      	push	{r7}
 800b438:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800b43a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f003 0308 	and.w	r3, r3, #8
 800b444:	2b08      	cmp	r3, #8
 800b446:	d101      	bne.n	800b44c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 800b448:	2301      	movs	r3, #1
 800b44a:	e000      	b.n	800b44e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 800b44c:	2300      	movs	r3, #0
}
 800b44e:	4618      	mov	r0, r3
 800b450:	46bd      	mov	sp, r7
 800b452:	bc80      	pop	{r7}
 800b454:	4770      	bx	lr

0800b456 <LL_RCC_MSI_GetRange>:
{
 800b456:	b480      	push	{r7}
 800b458:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800b45a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b464:	4618      	mov	r0, r3
 800b466:	46bd      	mov	sp, r7
 800b468:	bc80      	pop	{r7}
 800b46a:	4770      	bx	lr

0800b46c <LL_RCC_MSI_GetRangeAfterStandby>:
{
 800b46c:	b480      	push	{r7}
 800b46e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800b470:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b474:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b478:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	46bd      	mov	sp, r7
 800b480:	bc80      	pop	{r7}
 800b482:	4770      	bx	lr

0800b484 <LL_RCC_MSI_SetCalibTrimming>:
{
 800b484:	b480      	push	{r7}
 800b486:	b083      	sub	sp, #12
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800b48c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b490:	685b      	ldr	r3, [r3, #4]
 800b492:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	021b      	lsls	r3, r3, #8
 800b49a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	604b      	str	r3, [r1, #4]
}
 800b4a2:	bf00      	nop
 800b4a4:	370c      	adds	r7, #12
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bc80      	pop	{r7}
 800b4aa:	4770      	bx	lr

0800b4ac <LL_RCC_SetSysClkSource>:
{
 800b4ac:	b480      	push	{r7}
 800b4ae:	b083      	sub	sp, #12
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800b4b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4b8:	689b      	ldr	r3, [r3, #8]
 800b4ba:	f023 0203 	bic.w	r2, r3, #3
 800b4be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4313      	orrs	r3, r2
 800b4c6:	608b      	str	r3, [r1, #8]
}
 800b4c8:	bf00      	nop
 800b4ca:	370c      	adds	r7, #12
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bc80      	pop	{r7}
 800b4d0:	4770      	bx	lr

0800b4d2 <LL_RCC_GetSysClkSource>:
{
 800b4d2:	b480      	push	{r7}
 800b4d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800b4d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	f003 030c 	and.w	r3, r3, #12
}
 800b4e0:	4618      	mov	r0, r3
 800b4e2:	46bd      	mov	sp, r7
 800b4e4:	bc80      	pop	{r7}
 800b4e6:	4770      	bx	lr

0800b4e8 <LL_RCC_SetAHBPrescaler>:
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800b4f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4f4:	689b      	ldr	r3, [r3, #8]
 800b4f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b4fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	4313      	orrs	r3, r2
 800b502:	608b      	str	r3, [r1, #8]
}
 800b504:	bf00      	nop
 800b506:	370c      	adds	r7, #12
 800b508:	46bd      	mov	sp, r7
 800b50a:	bc80      	pop	{r7}
 800b50c:	4770      	bx	lr

0800b50e <LL_C2_RCC_SetAHBPrescaler>:
{
 800b50e:	b480      	push	{r7}
 800b510:	b083      	sub	sp, #12
 800b512:	af00      	add	r7, sp, #0
 800b514:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800b516:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b51a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b51e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b522:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	4313      	orrs	r3, r2
 800b52a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800b52e:	bf00      	nop
 800b530:	370c      	adds	r7, #12
 800b532:	46bd      	mov	sp, r7
 800b534:	bc80      	pop	{r7}
 800b536:	4770      	bx	lr

0800b538 <LL_RCC_SetAHB3Prescaler>:
{
 800b538:	b480      	push	{r7}
 800b53a:	b083      	sub	sp, #12
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800b540:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b544:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b548:	f023 020f 	bic.w	r2, r3, #15
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	091b      	lsrs	r3, r3, #4
 800b550:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b554:	4313      	orrs	r3, r2
 800b556:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800b55a:	bf00      	nop
 800b55c:	370c      	adds	r7, #12
 800b55e:	46bd      	mov	sp, r7
 800b560:	bc80      	pop	{r7}
 800b562:	4770      	bx	lr

0800b564 <LL_RCC_SetAPB1Prescaler>:
{
 800b564:	b480      	push	{r7}
 800b566:	b083      	sub	sp, #12
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800b56c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b570:	689b      	ldr	r3, [r3, #8]
 800b572:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b576:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	4313      	orrs	r3, r2
 800b57e:	608b      	str	r3, [r1, #8]
}
 800b580:	bf00      	nop
 800b582:	370c      	adds	r7, #12
 800b584:	46bd      	mov	sp, r7
 800b586:	bc80      	pop	{r7}
 800b588:	4770      	bx	lr

0800b58a <LL_RCC_SetAPB2Prescaler>:
{
 800b58a:	b480      	push	{r7}
 800b58c:	b083      	sub	sp, #12
 800b58e:	af00      	add	r7, sp, #0
 800b590:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800b592:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b596:	689b      	ldr	r3, [r3, #8]
 800b598:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b59c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	608b      	str	r3, [r1, #8]
}
 800b5a6:	bf00      	nop
 800b5a8:	370c      	adds	r7, #12
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bc80      	pop	{r7}
 800b5ae:	4770      	bx	lr

0800b5b0 <LL_RCC_GetAHBPrescaler>:
{
 800b5b0:	b480      	push	{r7}
 800b5b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800b5b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5b8:	689b      	ldr	r3, [r3, #8]
 800b5ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b5be:	4618      	mov	r0, r3
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	bc80      	pop	{r7}
 800b5c4:	4770      	bx	lr

0800b5c6 <LL_RCC_GetAHB3Prescaler>:
{
 800b5c6:	b480      	push	{r7}
 800b5c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800b5ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5ce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b5d2:	011b      	lsls	r3, r3, #4
 800b5d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bc80      	pop	{r7}
 800b5de:	4770      	bx	lr

0800b5e0 <LL_RCC_GetAPB1Prescaler>:
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800b5e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bc80      	pop	{r7}
 800b5f4:	4770      	bx	lr

0800b5f6 <LL_RCC_GetAPB2Prescaler>:
{
 800b5f6:	b480      	push	{r7}
 800b5f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800b5fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b5fe:	689b      	ldr	r3, [r3, #8]
 800b600:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800b604:	4618      	mov	r0, r3
 800b606:	46bd      	mov	sp, r7
 800b608:	bc80      	pop	{r7}
 800b60a:	4770      	bx	lr

0800b60c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800b60c:	b480      	push	{r7}
 800b60e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800b610:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b61a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b61e:	6013      	str	r3, [r2, #0]
}
 800b620:	bf00      	nop
 800b622:	46bd      	mov	sp, r7
 800b624:	bc80      	pop	{r7}
 800b626:	4770      	bx	lr

0800b628 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800b628:	b480      	push	{r7}
 800b62a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800b62c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b636:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b63a:	6013      	str	r3, [r2, #0]
}
 800b63c:	bf00      	nop
 800b63e:	46bd      	mov	sp, r7
 800b640:	bc80      	pop	{r7}
 800b642:	4770      	bx	lr

0800b644 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800b644:	b480      	push	{r7}
 800b646:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800b648:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b652:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b656:	d101      	bne.n	800b65c <LL_RCC_PLL_IsReady+0x18>
 800b658:	2301      	movs	r3, #1
 800b65a:	e000      	b.n	800b65e <LL_RCC_PLL_IsReady+0x1a>
 800b65c:	2300      	movs	r3, #0
}
 800b65e:	4618      	mov	r0, r3
 800b660:	46bd      	mov	sp, r7
 800b662:	bc80      	pop	{r7}
 800b664:	4770      	bx	lr

0800b666 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800b666:	b480      	push	{r7}
 800b668:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800b66a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b66e:	68db      	ldr	r3, [r3, #12]
 800b670:	0a1b      	lsrs	r3, r3, #8
 800b672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800b676:	4618      	mov	r0, r3
 800b678:	46bd      	mov	sp, r7
 800b67a:	bc80      	pop	{r7}
 800b67c:	4770      	bx	lr

0800b67e <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800b67e:	b480      	push	{r7}
 800b680:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800b682:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b686:	68db      	ldr	r3, [r3, #12]
 800b688:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 800b68c:	4618      	mov	r0, r3
 800b68e:	46bd      	mov	sp, r7
 800b690:	bc80      	pop	{r7}
 800b692:	4770      	bx	lr

0800b694 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800b694:	b480      	push	{r7}
 800b696:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800b698:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b69c:	68db      	ldr	r3, [r3, #12]
 800b69e:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bc80      	pop	{r7}
 800b6a8:	4770      	bx	lr

0800b6aa <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800b6aa:	b480      	push	{r7}
 800b6ac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800b6ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6b2:	68db      	ldr	r3, [r3, #12]
 800b6b4:	f003 0303 	and.w	r3, r3, #3
}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bc80      	pop	{r7}
 800b6be:	4770      	bx	lr

0800b6c0 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800b6c0:	b480      	push	{r7}
 800b6c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800b6c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6c8:	689b      	ldr	r3, [r3, #8]
 800b6ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b6ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6d2:	d101      	bne.n	800b6d8 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	e000      	b.n	800b6da <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800b6d8:	2300      	movs	r3, #0
}
 800b6da:	4618      	mov	r0, r3
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bc80      	pop	{r7}
 800b6e0:	4770      	bx	lr

0800b6e2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800b6e2:	b480      	push	{r7}
 800b6e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800b6e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b6ea:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b6ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b6f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b6f6:	d101      	bne.n	800b6fc <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	e000      	b.n	800b6fe <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800b6fc:	2300      	movs	r3, #0
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	46bd      	mov	sp, r7
 800b702:	bc80      	pop	{r7}
 800b704:	4770      	bx	lr

0800b706 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800b706:	b480      	push	{r7}
 800b708:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800b70a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b70e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800b712:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b716:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b71a:	d101      	bne.n	800b720 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800b71c:	2301      	movs	r3, #1
 800b71e:	e000      	b.n	800b722 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	46bd      	mov	sp, r7
 800b726:	bc80      	pop	{r7}
 800b728:	4770      	bx	lr

0800b72a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800b72a:	b480      	push	{r7}
 800b72c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800b72e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b732:	689b      	ldr	r3, [r3, #8]
 800b734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b738:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b73c:	d101      	bne.n	800b742 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800b73e:	2301      	movs	r3, #1
 800b740:	e000      	b.n	800b744 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	46bd      	mov	sp, r7
 800b748:	bc80      	pop	{r7}
 800b74a:	4770      	bx	lr

0800b74c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800b74c:	b480      	push	{r7}
 800b74e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800b750:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b754:	689b      	ldr	r3, [r3, #8]
 800b756:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b75a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b75e:	d101      	bne.n	800b764 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800b760:	2301      	movs	r3, #1
 800b762:	e000      	b.n	800b766 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800b764:	2300      	movs	r3, #0
}
 800b766:	4618      	mov	r0, r3
 800b768:	46bd      	mov	sp, r7
 800b76a:	bc80      	pop	{r7}
 800b76c:	4770      	bx	lr
	...

0800b770 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b088      	sub	sp, #32
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d101      	bne.n	800b782 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b77e:	2301      	movs	r3, #1
 800b780:	e38b      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b782:	f7ff fea6 	bl	800b4d2 <LL_RCC_GetSysClkSource>
 800b786:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b788:	f7ff ff8f 	bl	800b6aa <LL_RCC_PLL_GetMainSource>
 800b78c:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	f003 0320 	and.w	r3, r3, #32
 800b796:	2b00      	cmp	r3, #0
 800b798:	f000 80c9 	beq.w	800b92e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800b79c:	69fb      	ldr	r3, [r7, #28]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d005      	beq.n	800b7ae <HAL_RCC_OscConfig+0x3e>
 800b7a2:	69fb      	ldr	r3, [r7, #28]
 800b7a4:	2b0c      	cmp	r3, #12
 800b7a6:	d17b      	bne.n	800b8a0 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b7a8:	69bb      	ldr	r3, [r7, #24]
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d178      	bne.n	800b8a0 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b7ae:	f7ff fe32 	bl	800b416 <LL_RCC_MSI_IsReady>
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d005      	beq.n	800b7c4 <HAL_RCC_OscConfig+0x54>
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6a1b      	ldr	r3, [r3, #32]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d101      	bne.n	800b7c4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	e36a      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b7c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	f003 0308 	and.w	r3, r3, #8
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d005      	beq.n	800b7e2 <HAL_RCC_OscConfig+0x72>
 800b7d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b7e0:	e006      	b.n	800b7f0 <HAL_RCC_OscConfig+0x80>
 800b7e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b7e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b7ea:	091b      	lsrs	r3, r3, #4
 800b7ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b7f0:	4293      	cmp	r3, r2
 800b7f2:	d222      	bcs.n	800b83a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f000 fd6f 	bl	800c2dc <RCC_SetFlashLatencyFromMSIRange>
 800b7fe:	4603      	mov	r3, r0
 800b800:	2b00      	cmp	r3, #0
 800b802:	d001      	beq.n	800b808 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 800b804:	2301      	movs	r3, #1
 800b806:	e348      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b808:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b812:	f043 0308 	orr.w	r3, r3, #8
 800b816:	6013      	str	r3, [r2, #0]
 800b818:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b826:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b82a:	4313      	orrs	r3, r2
 800b82c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b832:	4618      	mov	r0, r3
 800b834:	f7ff fe26 	bl	800b484 <LL_RCC_MSI_SetCalibTrimming>
 800b838:	e021      	b.n	800b87e <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b83a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b844:	f043 0308 	orr.w	r3, r3, #8
 800b848:	6013      	str	r3, [r2, #0]
 800b84a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b858:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b85c:	4313      	orrs	r3, r2
 800b85e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b864:	4618      	mov	r0, r3
 800b866:	f7ff fe0d 	bl	800b484 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b86e:	4618      	mov	r0, r3
 800b870:	f000 fd34 	bl	800c2dc <RCC_SetFlashLatencyFromMSIRange>
 800b874:	4603      	mov	r3, r0
 800b876:	2b00      	cmp	r3, #0
 800b878:	d001      	beq.n	800b87e <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 800b87a:	2301      	movs	r3, #1
 800b87c:	e30d      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800b87e:	f000 fcf5 	bl	800c26c <HAL_RCC_GetHCLKFreq>
 800b882:	4603      	mov	r3, r0
 800b884:	4aa1      	ldr	r2, [pc, #644]	; (800bb0c <HAL_RCC_OscConfig+0x39c>)
 800b886:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b888:	4ba1      	ldr	r3, [pc, #644]	; (800bb10 <HAL_RCC_OscConfig+0x3a0>)
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	4618      	mov	r0, r3
 800b88e:	f7fa fe25 	bl	80064dc <HAL_InitTick>
 800b892:	4603      	mov	r3, r0
 800b894:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800b896:	7cfb      	ldrb	r3, [r7, #19]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d047      	beq.n	800b92c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 800b89c:	7cfb      	ldrb	r3, [r7, #19]
 800b89e:	e2fc      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	6a1b      	ldr	r3, [r3, #32]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d02c      	beq.n	800b902 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b8a8:	f7ff fd99 	bl	800b3de <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b8ac:	f7fa fe20 	bl	80064f0 <HAL_GetTick>
 800b8b0:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800b8b2:	e008      	b.n	800b8c6 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b8b4:	f7fa fe1c 	bl	80064f0 <HAL_GetTick>
 800b8b8:	4602      	mov	r2, r0
 800b8ba:	697b      	ldr	r3, [r7, #20]
 800b8bc:	1ad3      	subs	r3, r2, r3
 800b8be:	2b02      	cmp	r3, #2
 800b8c0:	d901      	bls.n	800b8c6 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800b8c2:	2303      	movs	r3, #3
 800b8c4:	e2e9      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 800b8c6:	f7ff fda6 	bl	800b416 <LL_RCC_MSI_IsReady>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d0f1      	beq.n	800b8b4 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b8d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b8da:	f043 0308 	orr.w	r3, r3, #8
 800b8de:	6013      	str	r3, [r2, #0]
 800b8e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8ee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f7ff fdc2 	bl	800b484 <LL_RCC_MSI_SetCalibTrimming>
 800b900:	e015      	b.n	800b92e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b902:	f7ff fd7a 	bl	800b3fa <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b906:	f7fa fdf3 	bl	80064f0 <HAL_GetTick>
 800b90a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800b90c:	e008      	b.n	800b920 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b90e:	f7fa fdef 	bl	80064f0 <HAL_GetTick>
 800b912:	4602      	mov	r2, r0
 800b914:	697b      	ldr	r3, [r7, #20]
 800b916:	1ad3      	subs	r3, r2, r3
 800b918:	2b02      	cmp	r3, #2
 800b91a:	d901      	bls.n	800b920 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800b91c:	2303      	movs	r3, #3
 800b91e:	e2bc      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 800b920:	f7ff fd79 	bl	800b416 <LL_RCC_MSI_IsReady>
 800b924:	4603      	mov	r3, r0
 800b926:	2b00      	cmp	r3, #0
 800b928:	d1f1      	bne.n	800b90e <HAL_RCC_OscConfig+0x19e>
 800b92a:	e000      	b.n	800b92e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b92c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f003 0301 	and.w	r3, r3, #1
 800b936:	2b00      	cmp	r3, #0
 800b938:	d05f      	beq.n	800b9fa <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800b93a:	69fb      	ldr	r3, [r7, #28]
 800b93c:	2b08      	cmp	r3, #8
 800b93e:	d005      	beq.n	800b94c <HAL_RCC_OscConfig+0x1dc>
 800b940:	69fb      	ldr	r3, [r7, #28]
 800b942:	2b0c      	cmp	r3, #12
 800b944:	d10d      	bne.n	800b962 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b946:	69bb      	ldr	r3, [r7, #24]
 800b948:	2b03      	cmp	r3, #3
 800b94a:	d10a      	bne.n	800b962 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b94c:	f7ff fcb3 	bl	800b2b6 <LL_RCC_HSE_IsReady>
 800b950:	4603      	mov	r3, r0
 800b952:	2b00      	cmp	r3, #0
 800b954:	d050      	beq.n	800b9f8 <HAL_RCC_OscConfig+0x288>
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	685b      	ldr	r3, [r3, #4]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d14c      	bne.n	800b9f8 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800b95e:	2301      	movs	r3, #1
 800b960:	e29b      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800b962:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b974:	4313      	orrs	r3, r2
 800b976:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	685b      	ldr	r3, [r3, #4]
 800b97c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b980:	d102      	bne.n	800b988 <HAL_RCC_OscConfig+0x218>
 800b982:	f7ff fc7c 	bl	800b27e <LL_RCC_HSE_Enable>
 800b986:	e00d      	b.n	800b9a4 <HAL_RCC_OscConfig+0x234>
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	685b      	ldr	r3, [r3, #4]
 800b98c:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800b990:	d104      	bne.n	800b99c <HAL_RCC_OscConfig+0x22c>
 800b992:	f7ff fc47 	bl	800b224 <LL_RCC_HSE_EnableTcxo>
 800b996:	f7ff fc72 	bl	800b27e <LL_RCC_HSE_Enable>
 800b99a:	e003      	b.n	800b9a4 <HAL_RCC_OscConfig+0x234>
 800b99c:	f7ff fc7d 	bl	800b29a <LL_RCC_HSE_Disable>
 800b9a0:	f7ff fc4e 	bl	800b240 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	685b      	ldr	r3, [r3, #4]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d012      	beq.n	800b9d2 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9ac:	f7fa fda0 	bl	80064f0 <HAL_GetTick>
 800b9b0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800b9b2:	e008      	b.n	800b9c6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b9b4:	f7fa fd9c 	bl	80064f0 <HAL_GetTick>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	1ad3      	subs	r3, r2, r3
 800b9be:	2b64      	cmp	r3, #100	; 0x64
 800b9c0:	d901      	bls.n	800b9c6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800b9c2:	2303      	movs	r3, #3
 800b9c4:	e269      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 800b9c6:	f7ff fc76 	bl	800b2b6 <LL_RCC_HSE_IsReady>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d0f1      	beq.n	800b9b4 <HAL_RCC_OscConfig+0x244>
 800b9d0:	e013      	b.n	800b9fa <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b9d2:	f7fa fd8d 	bl	80064f0 <HAL_GetTick>
 800b9d6:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800b9d8:	e008      	b.n	800b9ec <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b9da:	f7fa fd89 	bl	80064f0 <HAL_GetTick>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	697b      	ldr	r3, [r7, #20]
 800b9e2:	1ad3      	subs	r3, r2, r3
 800b9e4:	2b64      	cmp	r3, #100	; 0x64
 800b9e6:	d901      	bls.n	800b9ec <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 800b9e8:	2303      	movs	r3, #3
 800b9ea:	e256      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 800b9ec:	f7ff fc63 	bl	800b2b6 <LL_RCC_HSE_IsReady>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d1f1      	bne.n	800b9da <HAL_RCC_OscConfig+0x26a>
 800b9f6:	e000      	b.n	800b9fa <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b9f8:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	f003 0302 	and.w	r3, r3, #2
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d04b      	beq.n	800ba9e <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800ba06:	69fb      	ldr	r3, [r7, #28]
 800ba08:	2b04      	cmp	r3, #4
 800ba0a:	d005      	beq.n	800ba18 <HAL_RCC_OscConfig+0x2a8>
 800ba0c:	69fb      	ldr	r3, [r7, #28]
 800ba0e:	2b0c      	cmp	r3, #12
 800ba10:	d113      	bne.n	800ba3a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800ba12:	69bb      	ldr	r3, [r7, #24]
 800ba14:	2b02      	cmp	r3, #2
 800ba16:	d110      	bne.n	800ba3a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ba18:	f7ff fc7a 	bl	800b310 <LL_RCC_HSI_IsReady>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d005      	beq.n	800ba2e <HAL_RCC_OscConfig+0x2be>
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	691b      	ldr	r3, [r3, #16]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d101      	bne.n	800ba2e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	e235      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	695b      	ldr	r3, [r3, #20]
 800ba32:	4618      	mov	r0, r3
 800ba34:	f7ff fc7d 	bl	800b332 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ba38:	e031      	b.n	800ba9e <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	691b      	ldr	r3, [r3, #16]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d019      	beq.n	800ba76 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800ba42:	f7ff fc49 	bl	800b2d8 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba46:	f7fa fd53 	bl	80064f0 <HAL_GetTick>
 800ba4a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800ba4c:	e008      	b.n	800ba60 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba4e:	f7fa fd4f 	bl	80064f0 <HAL_GetTick>
 800ba52:	4602      	mov	r2, r0
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	1ad3      	subs	r3, r2, r3
 800ba58:	2b02      	cmp	r3, #2
 800ba5a:	d901      	bls.n	800ba60 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 800ba5c:	2303      	movs	r3, #3
 800ba5e:	e21c      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 800ba60:	f7ff fc56 	bl	800b310 <LL_RCC_HSI_IsReady>
 800ba64:	4603      	mov	r3, r0
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d0f1      	beq.n	800ba4e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	695b      	ldr	r3, [r3, #20]
 800ba6e:	4618      	mov	r0, r3
 800ba70:	f7ff fc5f 	bl	800b332 <LL_RCC_HSI_SetCalibTrimming>
 800ba74:	e013      	b.n	800ba9e <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ba76:	f7ff fc3d 	bl	800b2f4 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba7a:	f7fa fd39 	bl	80064f0 <HAL_GetTick>
 800ba7e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800ba80:	e008      	b.n	800ba94 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ba82:	f7fa fd35 	bl	80064f0 <HAL_GetTick>
 800ba86:	4602      	mov	r2, r0
 800ba88:	697b      	ldr	r3, [r7, #20]
 800ba8a:	1ad3      	subs	r3, r2, r3
 800ba8c:	2b02      	cmp	r3, #2
 800ba8e:	d901      	bls.n	800ba94 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800ba90:	2303      	movs	r3, #3
 800ba92:	e202      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 800ba94:	f7ff fc3c 	bl	800b310 <LL_RCC_HSI_IsReady>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d1f1      	bne.n	800ba82 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f003 0308 	and.w	r3, r3, #8
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d06f      	beq.n	800bb8a <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	699b      	ldr	r3, [r3, #24]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d057      	beq.n	800bb62 <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 800bab2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800baba:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	69da      	ldr	r2, [r3, #28]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	f003 0310 	and.w	r3, r3, #16
 800bac6:	429a      	cmp	r2, r3
 800bac8:	d036      	beq.n	800bb38 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	f003 0302 	and.w	r3, r3, #2
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d006      	beq.n	800bae2 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800bada:	2b00      	cmp	r3, #0
 800badc:	d101      	bne.n	800bae2 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800bade:	2301      	movs	r3, #1
 800bae0:	e1db      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	f003 0301 	and.w	r3, r3, #1
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d018      	beq.n	800bb1e <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 800baec:	f7ff fc56 	bl	800b39c <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800baf0:	f7fa fcfe 	bl	80064f0 <HAL_GetTick>
 800baf4:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800baf6:	e00d      	b.n	800bb14 <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800baf8:	f7fa fcfa 	bl	80064f0 <HAL_GetTick>
 800bafc:	4602      	mov	r2, r0
 800bafe:	697b      	ldr	r3, [r7, #20]
 800bb00:	1ad3      	subs	r3, r2, r3
 800bb02:	2b11      	cmp	r3, #17
 800bb04:	d906      	bls.n	800bb14 <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 800bb06:	2303      	movs	r3, #3
 800bb08:	e1c7      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
 800bb0a:	bf00      	nop
 800bb0c:	20000038 	.word	0x20000038
 800bb10:	2000003c 	.word	0x2000003c
          while (LL_RCC_LSI_IsReady() != 0U)
 800bb14:	f7ff fc52 	bl	800b3bc <LL_RCC_LSI_IsReady>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d1ec      	bne.n	800baf8 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800bb1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bb22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bb26:	f023 0210 	bic.w	r2, r3, #16
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	69db      	ldr	r3, [r3, #28]
 800bb2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bb32:	4313      	orrs	r3, r2
 800bb34:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bb38:	f7ff fc20 	bl	800b37c <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb3c:	f7fa fcd8 	bl	80064f0 <HAL_GetTick>
 800bb40:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 800bb42:	e008      	b.n	800bb56 <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb44:	f7fa fcd4 	bl	80064f0 <HAL_GetTick>
 800bb48:	4602      	mov	r2, r0
 800bb4a:	697b      	ldr	r3, [r7, #20]
 800bb4c:	1ad3      	subs	r3, r2, r3
 800bb4e:	2b11      	cmp	r3, #17
 800bb50:	d901      	bls.n	800bb56 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 800bb52:	2303      	movs	r3, #3
 800bb54:	e1a1      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 800bb56:	f7ff fc31 	bl	800b3bc <LL_RCC_LSI_IsReady>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d0f1      	beq.n	800bb44 <HAL_RCC_OscConfig+0x3d4>
 800bb60:	e013      	b.n	800bb8a <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bb62:	f7ff fc1b 	bl	800b39c <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb66:	f7fa fcc3 	bl	80064f0 <HAL_GetTick>
 800bb6a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 800bb6c:	e008      	b.n	800bb80 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb6e:	f7fa fcbf 	bl	80064f0 <HAL_GetTick>
 800bb72:	4602      	mov	r2, r0
 800bb74:	697b      	ldr	r3, [r7, #20]
 800bb76:	1ad3      	subs	r3, r2, r3
 800bb78:	2b11      	cmp	r3, #17
 800bb7a:	d901      	bls.n	800bb80 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 800bb7c:	2303      	movs	r3, #3
 800bb7e:	e18c      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 800bb80:	f7ff fc1c 	bl	800b3bc <LL_RCC_LSI_IsReady>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d1f1      	bne.n	800bb6e <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	f003 0304 	and.w	r3, r3, #4
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	f000 80d8 	beq.w	800bd48 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800bb98:	f7ff fb32 	bl	800b200 <LL_PWR_IsEnabledBkUpAccess>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d113      	bne.n	800bbca <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800bba2:	f7ff fb13 	bl	800b1cc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bba6:	f7fa fca3 	bl	80064f0 <HAL_GetTick>
 800bbaa:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800bbac:	e008      	b.n	800bbc0 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bbae:	f7fa fc9f 	bl	80064f0 <HAL_GetTick>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	697b      	ldr	r3, [r7, #20]
 800bbb6:	1ad3      	subs	r3, r2, r3
 800bbb8:	2b02      	cmp	r3, #2
 800bbba:	d901      	bls.n	800bbc0 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 800bbbc:	2303      	movs	r3, #3
 800bbbe:	e16c      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800bbc0:	f7ff fb1e 	bl	800b200 <LL_PWR_IsEnabledBkUpAccess>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d0f1      	beq.n	800bbae <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	68db      	ldr	r3, [r3, #12]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d07b      	beq.n	800bcca <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	68db      	ldr	r3, [r3, #12]
 800bbd6:	2b85      	cmp	r3, #133	; 0x85
 800bbd8:	d003      	beq.n	800bbe2 <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	68db      	ldr	r3, [r3, #12]
 800bbde:	2b05      	cmp	r3, #5
 800bbe0:	d109      	bne.n	800bbf6 <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800bbe2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bbe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bbea:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bbee:	f043 0304 	orr.w	r3, r3, #4
 800bbf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bbf6:	f7fa fc7b 	bl	80064f0 <HAL_GetTick>
 800bbfa:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800bbfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bc00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc04:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bc08:	f043 0301 	orr.w	r3, r3, #1
 800bc0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800bc10:	e00a      	b.n	800bc28 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc12:	f7fa fc6d 	bl	80064f0 <HAL_GetTick>
 800bc16:	4602      	mov	r2, r0
 800bc18:	697b      	ldr	r3, [r7, #20]
 800bc1a:	1ad3      	subs	r3, r2, r3
 800bc1c:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc20:	4293      	cmp	r3, r2
 800bc22:	d901      	bls.n	800bc28 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 800bc24:	2303      	movs	r3, #3
 800bc26:	e138      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 800bc28:	f7ff fb97 	bl	800b35a <LL_RCC_LSE_IsReady>
 800bc2c:	4603      	mov	r3, r0
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d0ef      	beq.n	800bc12 <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	68db      	ldr	r3, [r3, #12]
 800bc36:	2b81      	cmp	r3, #129	; 0x81
 800bc38:	d003      	beq.n	800bc42 <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	68db      	ldr	r3, [r3, #12]
 800bc3e:	2b85      	cmp	r3, #133	; 0x85
 800bc40:	d121      	bne.n	800bc86 <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc42:	f7fa fc55 	bl	80064f0 <HAL_GetTick>
 800bc46:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bc48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bc4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bc54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800bc5c:	e00a      	b.n	800bc74 <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bc5e:	f7fa fc47 	bl	80064f0 <HAL_GetTick>
 800bc62:	4602      	mov	r2, r0
 800bc64:	697b      	ldr	r3, [r7, #20]
 800bc66:	1ad3      	subs	r3, r2, r3
 800bc68:	f241 3288 	movw	r2, #5000	; 0x1388
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d901      	bls.n	800bc74 <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 800bc70:	2303      	movs	r3, #3
 800bc72:	e112      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800bc74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bc78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d0ec      	beq.n	800bc5e <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800bc84:	e060      	b.n	800bd48 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bc86:	f7fa fc33 	bl	80064f0 <HAL_GetTick>
 800bc8a:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bc8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bc90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bc94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bc98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bc9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bca0:	e00a      	b.n	800bcb8 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bca2:	f7fa fc25 	bl	80064f0 <HAL_GetTick>
 800bca6:	4602      	mov	r2, r0
 800bca8:	697b      	ldr	r3, [r7, #20]
 800bcaa:	1ad3      	subs	r3, r2, r3
 800bcac:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d901      	bls.n	800bcb8 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 800bcb4:	2303      	movs	r3, #3
 800bcb6:	e0f0      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bcb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bcbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d1ec      	bne.n	800bca2 <HAL_RCC_OscConfig+0x532>
 800bcc8:	e03e      	b.n	800bd48 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcca:	f7fa fc11 	bl	80064f0 <HAL_GetTick>
 800bcce:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800bcd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bcd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bcd8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bcdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bce0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bce4:	e00a      	b.n	800bcfc <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bce6:	f7fa fc03 	bl	80064f0 <HAL_GetTick>
 800bcea:	4602      	mov	r2, r0
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	1ad3      	subs	r3, r2, r3
 800bcf0:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcf4:	4293      	cmp	r3, r2
 800bcf6:	d901      	bls.n	800bcfc <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 800bcf8:	2303      	movs	r3, #3
 800bcfa:	e0ce      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800bcfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d1ec      	bne.n	800bce6 <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bd0c:	f7fa fbf0 	bl	80064f0 <HAL_GetTick>
 800bd10:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800bd12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bd1a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bd1e:	f023 0301 	bic.w	r3, r3, #1
 800bd22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800bd26:	e00a      	b.n	800bd3e <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd28:	f7fa fbe2 	bl	80064f0 <HAL_GetTick>
 800bd2c:	4602      	mov	r2, r0
 800bd2e:	697b      	ldr	r3, [r7, #20]
 800bd30:	1ad3      	subs	r3, r2, r3
 800bd32:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd36:	4293      	cmp	r3, r2
 800bd38:	d901      	bls.n	800bd3e <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 800bd3a:	2303      	movs	r3, #3
 800bd3c:	e0ad      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 800bd3e:	f7ff fb0c 	bl	800b35a <LL_RCC_LSE_IsReady>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d1ef      	bne.n	800bd28 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	f000 80a3 	beq.w	800be98 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bd52:	69fb      	ldr	r3, [r7, #28]
 800bd54:	2b0c      	cmp	r3, #12
 800bd56:	d076      	beq.n	800be46 <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd5c:	2b02      	cmp	r3, #2
 800bd5e:	d14b      	bne.n	800bdf8 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd60:	f7ff fc62 	bl	800b628 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd64:	f7fa fbc4 	bl	80064f0 <HAL_GetTick>
 800bd68:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800bd6a:	e008      	b.n	800bd7e <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd6c:	f7fa fbc0 	bl	80064f0 <HAL_GetTick>
 800bd70:	4602      	mov	r2, r0
 800bd72:	697b      	ldr	r3, [r7, #20]
 800bd74:	1ad3      	subs	r3, r2, r3
 800bd76:	2b0a      	cmp	r3, #10
 800bd78:	d901      	bls.n	800bd7e <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 800bd7a:	2303      	movs	r3, #3
 800bd7c:	e08d      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800bd7e:	f7ff fc61 	bl	800b644 <LL_RCC_PLL_IsReady>
 800bd82:	4603      	mov	r3, r0
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d1f1      	bne.n	800bd6c <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bd88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bd8c:	68da      	ldr	r2, [r3, #12]
 800bd8e:	4b45      	ldr	r3, [pc, #276]	; (800bea4 <HAL_RCC_OscConfig+0x734>)
 800bd90:	4013      	ands	r3, r2
 800bd92:	687a      	ldr	r2, [r7, #4]
 800bd94:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800bd96:	687a      	ldr	r2, [r7, #4]
 800bd98:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bd9a:	4311      	orrs	r1, r2
 800bd9c:	687a      	ldr	r2, [r7, #4]
 800bd9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bda0:	0212      	lsls	r2, r2, #8
 800bda2:	4311      	orrs	r1, r2
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800bda8:	4311      	orrs	r1, r2
 800bdaa:	687a      	ldr	r2, [r7, #4]
 800bdac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800bdae:	4311      	orrs	r1, r2
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800bdb4:	430a      	orrs	r2, r1
 800bdb6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800bdba:	4313      	orrs	r3, r2
 800bdbc:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bdbe:	f7ff fc25 	bl	800b60c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bdc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800bdc6:	68db      	ldr	r3, [r3, #12]
 800bdc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800bdcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bdd0:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdd2:	f7fa fb8d 	bl	80064f0 <HAL_GetTick>
 800bdd6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800bdd8:	e008      	b.n	800bdec <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bdda:	f7fa fb89 	bl	80064f0 <HAL_GetTick>
 800bdde:	4602      	mov	r2, r0
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	1ad3      	subs	r3, r2, r3
 800bde4:	2b0a      	cmp	r3, #10
 800bde6:	d901      	bls.n	800bdec <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 800bde8:	2303      	movs	r3, #3
 800bdea:	e056      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 800bdec:	f7ff fc2a 	bl	800b644 <LL_RCC_PLL_IsReady>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d0f1      	beq.n	800bdda <HAL_RCC_OscConfig+0x66a>
 800bdf6:	e04f      	b.n	800be98 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bdf8:	f7ff fc16 	bl	800b628 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800bdfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be00:	68db      	ldr	r3, [r3, #12]
 800be02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800be06:	f023 0303 	bic.w	r3, r3, #3
 800be0a:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 800be0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be10:	68db      	ldr	r3, [r3, #12]
 800be12:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800be16:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800be1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800be1e:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be20:	f7fa fb66 	bl	80064f0 <HAL_GetTick>
 800be24:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800be26:	e008      	b.n	800be3a <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be28:	f7fa fb62 	bl	80064f0 <HAL_GetTick>
 800be2c:	4602      	mov	r2, r0
 800be2e:	697b      	ldr	r3, [r7, #20]
 800be30:	1ad3      	subs	r3, r2, r3
 800be32:	2b0a      	cmp	r3, #10
 800be34:	d901      	bls.n	800be3a <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 800be36:	2303      	movs	r3, #3
 800be38:	e02f      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 800be3a:	f7ff fc03 	bl	800b644 <LL_RCC_PLL_IsReady>
 800be3e:	4603      	mov	r3, r0
 800be40:	2b00      	cmp	r3, #0
 800be42:	d1f1      	bne.n	800be28 <HAL_RCC_OscConfig+0x6b8>
 800be44:	e028      	b.n	800be98 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be4a:	2b01      	cmp	r3, #1
 800be4c:	d101      	bne.n	800be52 <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 800be4e:	2301      	movs	r3, #1
 800be50:	e023      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800be52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800be56:	68db      	ldr	r3, [r3, #12]
 800be58:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800be5a:	69bb      	ldr	r3, [r7, #24]
 800be5c:	f003 0203 	and.w	r2, r3, #3
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be64:	429a      	cmp	r2, r3
 800be66:	d115      	bne.n	800be94 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800be68:	69bb      	ldr	r3, [r7, #24]
 800be6a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be72:	429a      	cmp	r2, r3
 800be74:	d10e      	bne.n	800be94 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800be76:	69bb      	ldr	r3, [r7, #24]
 800be78:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be80:	021b      	lsls	r3, r3, #8
 800be82:	429a      	cmp	r2, r3
 800be84:	d106      	bne.n	800be94 <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800be86:	69bb      	ldr	r3, [r7, #24]
 800be88:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be90:	429a      	cmp	r2, r3
 800be92:	d001      	beq.n	800be98 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 800be94:	2301      	movs	r3, #1
 800be96:	e000      	b.n	800be9a <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 800be98:	2300      	movs	r3, #0
}
 800be9a:	4618      	mov	r0, r3
 800be9c:	3720      	adds	r7, #32
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bd80      	pop	{r7, pc}
 800bea2:	bf00      	nop
 800bea4:	11c1808c 	.word	0x11c1808c

0800bea8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b084      	sub	sp, #16
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
 800beb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d101      	bne.n	800bebc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800beb8:	2301      	movs	r3, #1
 800beba:	e12c      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bebc:	4b98      	ldr	r3, [pc, #608]	; (800c120 <HAL_RCC_ClockConfig+0x278>)
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f003 0307 	and.w	r3, r3, #7
 800bec4:	683a      	ldr	r2, [r7, #0]
 800bec6:	429a      	cmp	r2, r3
 800bec8:	d91b      	bls.n	800bf02 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800beca:	4b95      	ldr	r3, [pc, #596]	; (800c120 <HAL_RCC_ClockConfig+0x278>)
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	f023 0207 	bic.w	r2, r3, #7
 800bed2:	4993      	ldr	r1, [pc, #588]	; (800c120 <HAL_RCC_ClockConfig+0x278>)
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	4313      	orrs	r3, r2
 800bed8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800beda:	f7fa fb09 	bl	80064f0 <HAL_GetTick>
 800bede:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bee0:	e008      	b.n	800bef4 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800bee2:	f7fa fb05 	bl	80064f0 <HAL_GetTick>
 800bee6:	4602      	mov	r2, r0
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	1ad3      	subs	r3, r2, r3
 800beec:	2b02      	cmp	r3, #2
 800beee:	d901      	bls.n	800bef4 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800bef0:	2303      	movs	r3, #3
 800bef2:	e110      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bef4:	4b8a      	ldr	r3, [pc, #552]	; (800c120 <HAL_RCC_ClockConfig+0x278>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f003 0307 	and.w	r3, r3, #7
 800befc:	683a      	ldr	r2, [r7, #0]
 800befe:	429a      	cmp	r2, r3
 800bf00:	d1ef      	bne.n	800bee2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	f003 0302 	and.w	r3, r3, #2
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d016      	beq.n	800bf3c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	689b      	ldr	r3, [r3, #8]
 800bf12:	4618      	mov	r0, r3
 800bf14:	f7ff fae8 	bl	800b4e8 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bf18:	f7fa faea 	bl	80064f0 <HAL_GetTick>
 800bf1c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800bf1e:	e008      	b.n	800bf32 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800bf20:	f7fa fae6 	bl	80064f0 <HAL_GetTick>
 800bf24:	4602      	mov	r2, r0
 800bf26:	68fb      	ldr	r3, [r7, #12]
 800bf28:	1ad3      	subs	r3, r2, r3
 800bf2a:	2b02      	cmp	r3, #2
 800bf2c:	d901      	bls.n	800bf32 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800bf2e:	2303      	movs	r3, #3
 800bf30:	e0f1      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800bf32:	f7ff fbc5 	bl	800b6c0 <LL_RCC_IsActiveFlag_HPRE>
 800bf36:	4603      	mov	r3, r0
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d0f1      	beq.n	800bf20 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	f003 0320 	and.w	r3, r3, #32
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d016      	beq.n	800bf76 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	695b      	ldr	r3, [r3, #20]
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	f7ff fade 	bl	800b50e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bf52:	f7fa facd 	bl	80064f0 <HAL_GetTick>
 800bf56:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800bf58:	e008      	b.n	800bf6c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800bf5a:	f7fa fac9 	bl	80064f0 <HAL_GetTick>
 800bf5e:	4602      	mov	r2, r0
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	1ad3      	subs	r3, r2, r3
 800bf64:	2b02      	cmp	r3, #2
 800bf66:	d901      	bls.n	800bf6c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800bf68:	2303      	movs	r3, #3
 800bf6a:	e0d4      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800bf6c:	f7ff fbb9 	bl	800b6e2 <LL_RCC_IsActiveFlag_C2HPRE>
 800bf70:	4603      	mov	r3, r0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d0f1      	beq.n	800bf5a <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d016      	beq.n	800bfb0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	699b      	ldr	r3, [r3, #24]
 800bf86:	4618      	mov	r0, r3
 800bf88:	f7ff fad6 	bl	800b538 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bf8c:	f7fa fab0 	bl	80064f0 <HAL_GetTick>
 800bf90:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800bf92:	e008      	b.n	800bfa6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800bf94:	f7fa faac 	bl	80064f0 <HAL_GetTick>
 800bf98:	4602      	mov	r2, r0
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	1ad3      	subs	r3, r2, r3
 800bf9e:	2b02      	cmp	r3, #2
 800bfa0:	d901      	bls.n	800bfa6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800bfa2:	2303      	movs	r3, #3
 800bfa4:	e0b7      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800bfa6:	f7ff fbae 	bl	800b706 <LL_RCC_IsActiveFlag_SHDHPRE>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d0f1      	beq.n	800bf94 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f003 0304 	and.w	r3, r3, #4
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d016      	beq.n	800bfea <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	68db      	ldr	r3, [r3, #12]
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f7ff facf 	bl	800b564 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800bfc6:	f7fa fa93 	bl	80064f0 <HAL_GetTick>
 800bfca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800bfcc:	e008      	b.n	800bfe0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800bfce:	f7fa fa8f 	bl	80064f0 <HAL_GetTick>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	1ad3      	subs	r3, r2, r3
 800bfd8:	2b02      	cmp	r3, #2
 800bfda:	d901      	bls.n	800bfe0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800bfdc:	2303      	movs	r3, #3
 800bfde:	e09a      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800bfe0:	f7ff fba3 	bl	800b72a <LL_RCC_IsActiveFlag_PPRE1>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d0f1      	beq.n	800bfce <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f003 0308 	and.w	r3, r3, #8
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d017      	beq.n	800c026 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	691b      	ldr	r3, [r3, #16]
 800bffa:	00db      	lsls	r3, r3, #3
 800bffc:	4618      	mov	r0, r3
 800bffe:	f7ff fac4 	bl	800b58a <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c002:	f7fa fa75 	bl	80064f0 <HAL_GetTick>
 800c006:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800c008:	e008      	b.n	800c01c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c00a:	f7fa fa71 	bl	80064f0 <HAL_GetTick>
 800c00e:	4602      	mov	r2, r0
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	1ad3      	subs	r3, r2, r3
 800c014:	2b02      	cmp	r3, #2
 800c016:	d901      	bls.n	800c01c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800c018:	2303      	movs	r3, #3
 800c01a:	e07c      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800c01c:	f7ff fb96 	bl	800b74c <LL_RCC_IsActiveFlag_PPRE2>
 800c020:	4603      	mov	r3, r0
 800c022:	2b00      	cmp	r3, #0
 800c024:	d0f1      	beq.n	800c00a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	f003 0301 	and.w	r3, r3, #1
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d043      	beq.n	800c0ba <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	685b      	ldr	r3, [r3, #4]
 800c036:	2b02      	cmp	r3, #2
 800c038:	d106      	bne.n	800c048 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800c03a:	f7ff f93c 	bl	800b2b6 <LL_RCC_HSE_IsReady>
 800c03e:	4603      	mov	r3, r0
 800c040:	2b00      	cmp	r3, #0
 800c042:	d11e      	bne.n	800c082 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c044:	2301      	movs	r3, #1
 800c046:	e066      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	685b      	ldr	r3, [r3, #4]
 800c04c:	2b03      	cmp	r3, #3
 800c04e:	d106      	bne.n	800c05e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800c050:	f7ff faf8 	bl	800b644 <LL_RCC_PLL_IsReady>
 800c054:	4603      	mov	r3, r0
 800c056:	2b00      	cmp	r3, #0
 800c058:	d113      	bne.n	800c082 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c05a:	2301      	movs	r3, #1
 800c05c:	e05b      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	685b      	ldr	r3, [r3, #4]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d106      	bne.n	800c074 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800c066:	f7ff f9d6 	bl	800b416 <LL_RCC_MSI_IsReady>
 800c06a:	4603      	mov	r3, r0
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d108      	bne.n	800c082 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c070:	2301      	movs	r3, #1
 800c072:	e050      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800c074:	f7ff f94c 	bl	800b310 <LL_RCC_HSI_IsReady>
 800c078:	4603      	mov	r3, r0
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d101      	bne.n	800c082 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c07e:	2301      	movs	r3, #1
 800c080:	e049      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	685b      	ldr	r3, [r3, #4]
 800c086:	4618      	mov	r0, r3
 800c088:	f7ff fa10 	bl	800b4ac <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c08c:	f7fa fa30 	bl	80064f0 <HAL_GetTick>
 800c090:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c092:	e00a      	b.n	800c0aa <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c094:	f7fa fa2c 	bl	80064f0 <HAL_GetTick>
 800c098:	4602      	mov	r2, r0
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	1ad3      	subs	r3, r2, r3
 800c09e:	f241 3288 	movw	r2, #5000	; 0x1388
 800c0a2:	4293      	cmp	r3, r2
 800c0a4:	d901      	bls.n	800c0aa <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800c0a6:	2303      	movs	r3, #3
 800c0a8:	e035      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c0aa:	f7ff fa12 	bl	800b4d2 <LL_RCC_GetSysClkSource>
 800c0ae:	4602      	mov	r2, r0
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	685b      	ldr	r3, [r3, #4]
 800c0b4:	009b      	lsls	r3, r3, #2
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d1ec      	bne.n	800c094 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c0ba:	4b19      	ldr	r3, [pc, #100]	; (800c120 <HAL_RCC_ClockConfig+0x278>)
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	f003 0307 	and.w	r3, r3, #7
 800c0c2:	683a      	ldr	r2, [r7, #0]
 800c0c4:	429a      	cmp	r2, r3
 800c0c6:	d21b      	bcs.n	800c100 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c0c8:	4b15      	ldr	r3, [pc, #84]	; (800c120 <HAL_RCC_ClockConfig+0x278>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	f023 0207 	bic.w	r2, r3, #7
 800c0d0:	4913      	ldr	r1, [pc, #76]	; (800c120 <HAL_RCC_ClockConfig+0x278>)
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	4313      	orrs	r3, r2
 800c0d6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c0d8:	f7fa fa0a 	bl	80064f0 <HAL_GetTick>
 800c0dc:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c0de:	e008      	b.n	800c0f2 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c0e0:	f7fa fa06 	bl	80064f0 <HAL_GetTick>
 800c0e4:	4602      	mov	r2, r0
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	1ad3      	subs	r3, r2, r3
 800c0ea:	2b02      	cmp	r3, #2
 800c0ec:	d901      	bls.n	800c0f2 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800c0ee:	2303      	movs	r3, #3
 800c0f0:	e011      	b.n	800c116 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c0f2:	4b0b      	ldr	r3, [pc, #44]	; (800c120 <HAL_RCC_ClockConfig+0x278>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f003 0307 	and.w	r3, r3, #7
 800c0fa:	683a      	ldr	r2, [r7, #0]
 800c0fc:	429a      	cmp	r2, r3
 800c0fe:	d1ef      	bne.n	800c0e0 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800c100:	f000 f8b4 	bl	800c26c <HAL_RCC_GetHCLKFreq>
 800c104:	4603      	mov	r3, r0
 800c106:	4a07      	ldr	r2, [pc, #28]	; (800c124 <HAL_RCC_ClockConfig+0x27c>)
 800c108:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800c10a:	4b07      	ldr	r3, [pc, #28]	; (800c128 <HAL_RCC_ClockConfig+0x280>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	4618      	mov	r0, r3
 800c110:	f7fa f9e4 	bl	80064dc <HAL_InitTick>
 800c114:	4603      	mov	r3, r0
}
 800c116:	4618      	mov	r0, r3
 800c118:	3710      	adds	r7, #16
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}
 800c11e:	bf00      	nop
 800c120:	58004000 	.word	0x58004000
 800c124:	20000038 	.word	0x20000038
 800c128:	2000003c 	.word	0x2000003c

0800c12c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c12c:	b590      	push	{r4, r7, lr}
 800c12e:	b087      	sub	sp, #28
 800c130:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800c132:	2300      	movs	r3, #0
 800c134:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800c136:	2300      	movs	r3, #0
 800c138:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c13a:	f7ff f9ca 	bl	800b4d2 <LL_RCC_GetSysClkSource>
 800c13e:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c140:	f7ff fab3 	bl	800b6aa <LL_RCC_PLL_GetMainSource>
 800c144:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d005      	beq.n	800c158 <HAL_RCC_GetSysClockFreq+0x2c>
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	2b0c      	cmp	r3, #12
 800c150:	d139      	bne.n	800c1c6 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2b01      	cmp	r3, #1
 800c156:	d136      	bne.n	800c1c6 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800c158:	f7ff f96d 	bl	800b436 <LL_RCC_MSI_IsEnabledRangeSelect>
 800c15c:	4603      	mov	r3, r0
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d115      	bne.n	800c18e <HAL_RCC_GetSysClockFreq+0x62>
 800c162:	f7ff f968 	bl	800b436 <LL_RCC_MSI_IsEnabledRangeSelect>
 800c166:	4603      	mov	r3, r0
 800c168:	2b01      	cmp	r3, #1
 800c16a:	d106      	bne.n	800c17a <HAL_RCC_GetSysClockFreq+0x4e>
 800c16c:	f7ff f973 	bl	800b456 <LL_RCC_MSI_GetRange>
 800c170:	4603      	mov	r3, r0
 800c172:	0a1b      	lsrs	r3, r3, #8
 800c174:	f003 030f 	and.w	r3, r3, #15
 800c178:	e005      	b.n	800c186 <HAL_RCC_GetSysClockFreq+0x5a>
 800c17a:	f7ff f977 	bl	800b46c <LL_RCC_MSI_GetRangeAfterStandby>
 800c17e:	4603      	mov	r3, r0
 800c180:	0a1b      	lsrs	r3, r3, #8
 800c182:	f003 030f 	and.w	r3, r3, #15
 800c186:	4a36      	ldr	r2, [pc, #216]	; (800c260 <HAL_RCC_GetSysClockFreq+0x134>)
 800c188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c18c:	e014      	b.n	800c1b8 <HAL_RCC_GetSysClockFreq+0x8c>
 800c18e:	f7ff f952 	bl	800b436 <LL_RCC_MSI_IsEnabledRangeSelect>
 800c192:	4603      	mov	r3, r0
 800c194:	2b01      	cmp	r3, #1
 800c196:	d106      	bne.n	800c1a6 <HAL_RCC_GetSysClockFreq+0x7a>
 800c198:	f7ff f95d 	bl	800b456 <LL_RCC_MSI_GetRange>
 800c19c:	4603      	mov	r3, r0
 800c19e:	091b      	lsrs	r3, r3, #4
 800c1a0:	f003 030f 	and.w	r3, r3, #15
 800c1a4:	e005      	b.n	800c1b2 <HAL_RCC_GetSysClockFreq+0x86>
 800c1a6:	f7ff f961 	bl	800b46c <LL_RCC_MSI_GetRangeAfterStandby>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	091b      	lsrs	r3, r3, #4
 800c1ae:	f003 030f 	and.w	r3, r3, #15
 800c1b2:	4a2b      	ldr	r2, [pc, #172]	; (800c260 <HAL_RCC_GetSysClockFreq+0x134>)
 800c1b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c1b8:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d115      	bne.n	800c1ec <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 800c1c0:	693b      	ldr	r3, [r7, #16]
 800c1c2:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c1c4:	e012      	b.n	800c1ec <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	2b04      	cmp	r3, #4
 800c1ca:	d102      	bne.n	800c1d2 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c1cc:	4b25      	ldr	r3, [pc, #148]	; (800c264 <HAL_RCC_GetSysClockFreq+0x138>)
 800c1ce:	617b      	str	r3, [r7, #20]
 800c1d0:	e00c      	b.n	800c1ec <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	2b08      	cmp	r3, #8
 800c1d6:	d109      	bne.n	800c1ec <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c1d8:	f7ff f840 	bl	800b25c <LL_RCC_HSE_IsEnabledDiv2>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	d102      	bne.n	800c1e8 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800c1e2:	4b20      	ldr	r3, [pc, #128]	; (800c264 <HAL_RCC_GetSysClockFreq+0x138>)
 800c1e4:	617b      	str	r3, [r7, #20]
 800c1e6:	e001      	b.n	800c1ec <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800c1e8:	4b1f      	ldr	r3, [pc, #124]	; (800c268 <HAL_RCC_GetSysClockFreq+0x13c>)
 800c1ea:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c1ec:	f7ff f971 	bl	800b4d2 <LL_RCC_GetSysClkSource>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	2b0c      	cmp	r3, #12
 800c1f4:	d12f      	bne.n	800c256 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800c1f6:	f7ff fa58 	bl	800b6aa <LL_RCC_PLL_GetMainSource>
 800c1fa:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	2b02      	cmp	r3, #2
 800c200:	d003      	beq.n	800c20a <HAL_RCC_GetSysClockFreq+0xde>
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	2b03      	cmp	r3, #3
 800c206:	d003      	beq.n	800c210 <HAL_RCC_GetSysClockFreq+0xe4>
 800c208:	e00d      	b.n	800c226 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800c20a:	4b16      	ldr	r3, [pc, #88]	; (800c264 <HAL_RCC_GetSysClockFreq+0x138>)
 800c20c:	60fb      	str	r3, [r7, #12]
        break;
 800c20e:	e00d      	b.n	800c22c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c210:	f7ff f824 	bl	800b25c <LL_RCC_HSE_IsEnabledDiv2>
 800c214:	4603      	mov	r3, r0
 800c216:	2b01      	cmp	r3, #1
 800c218:	d102      	bne.n	800c220 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800c21a:	4b12      	ldr	r3, [pc, #72]	; (800c264 <HAL_RCC_GetSysClockFreq+0x138>)
 800c21c:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800c21e:	e005      	b.n	800c22c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800c220:	4b11      	ldr	r3, [pc, #68]	; (800c268 <HAL_RCC_GetSysClockFreq+0x13c>)
 800c222:	60fb      	str	r3, [r7, #12]
        break;
 800c224:	e002      	b.n	800c22c <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	60fb      	str	r3, [r7, #12]
        break;
 800c22a:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800c22c:	f7ff fa1b 	bl	800b666 <LL_RCC_PLL_GetN>
 800c230:	4602      	mov	r2, r0
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	fb03 f402 	mul.w	r4, r3, r2
 800c238:	f7ff fa2c 	bl	800b694 <LL_RCC_PLL_GetDivider>
 800c23c:	4603      	mov	r3, r0
 800c23e:	091b      	lsrs	r3, r3, #4
 800c240:	3301      	adds	r3, #1
 800c242:	fbb4 f4f3 	udiv	r4, r4, r3
 800c246:	f7ff fa1a 	bl	800b67e <LL_RCC_PLL_GetR>
 800c24a:	4603      	mov	r3, r0
 800c24c:	0f5b      	lsrs	r3, r3, #29
 800c24e:	3301      	adds	r3, #1
 800c250:	fbb4 f3f3 	udiv	r3, r4, r3
 800c254:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800c256:	697b      	ldr	r3, [r7, #20]
}
 800c258:	4618      	mov	r0, r3
 800c25a:	371c      	adds	r7, #28
 800c25c:	46bd      	mov	sp, r7
 800c25e:	bd90      	pop	{r4, r7, pc}
 800c260:	08027b34 	.word	0x08027b34
 800c264:	00f42400 	.word	0x00f42400
 800c268:	01e84800 	.word	0x01e84800

0800c26c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c26c:	b598      	push	{r3, r4, r7, lr}
 800c26e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800c270:	f7ff ff5c 	bl	800c12c <HAL_RCC_GetSysClockFreq>
 800c274:	4604      	mov	r4, r0
 800c276:	f7ff f99b 	bl	800b5b0 <LL_RCC_GetAHBPrescaler>
 800c27a:	4603      	mov	r3, r0
 800c27c:	091b      	lsrs	r3, r3, #4
 800c27e:	f003 030f 	and.w	r3, r3, #15
 800c282:	4a03      	ldr	r2, [pc, #12]	; (800c290 <HAL_RCC_GetHCLKFreq+0x24>)
 800c284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c288:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	bd98      	pop	{r3, r4, r7, pc}
 800c290:	08027ad4 	.word	0x08027ad4

0800c294 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c294:	b598      	push	{r3, r4, r7, lr}
 800c296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800c298:	f7ff ffe8 	bl	800c26c <HAL_RCC_GetHCLKFreq>
 800c29c:	4604      	mov	r4, r0
 800c29e:	f7ff f99f 	bl	800b5e0 <LL_RCC_GetAPB1Prescaler>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	0a1b      	lsrs	r3, r3, #8
 800c2a6:	4a03      	ldr	r2, [pc, #12]	; (800c2b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c2a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2ac:	fa24 f303 	lsr.w	r3, r4, r3
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	bd98      	pop	{r3, r4, r7, pc}
 800c2b4:	08027b14 	.word	0x08027b14

0800c2b8 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c2b8:	b598      	push	{r3, r4, r7, lr}
 800c2ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800c2bc:	f7ff ffd6 	bl	800c26c <HAL_RCC_GetHCLKFreq>
 800c2c0:	4604      	mov	r4, r0
 800c2c2:	f7ff f998 	bl	800b5f6 <LL_RCC_GetAPB2Prescaler>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	0adb      	lsrs	r3, r3, #11
 800c2ca:	4a03      	ldr	r2, [pc, #12]	; (800c2d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c2cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2d0:	fa24 f303 	lsr.w	r3, r4, r3
}
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	bd98      	pop	{r3, r4, r7, pc}
 800c2d8:	08027b14 	.word	0x08027b14

0800c2dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800c2dc:	b590      	push	{r4, r7, lr}
 800c2de:	b085      	sub	sp, #20
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	091b      	lsrs	r3, r3, #4
 800c2e8:	f003 030f 	and.w	r3, r3, #15
 800c2ec:	4a10      	ldr	r2, [pc, #64]	; (800c330 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 800c2ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2f2:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800c2f4:	f7ff f967 	bl	800b5c6 <LL_RCC_GetAHB3Prescaler>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	091b      	lsrs	r3, r3, #4
 800c2fc:	f003 030f 	and.w	r3, r3, #15
 800c300:	4a0c      	ldr	r2, [pc, #48]	; (800c334 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 800c302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c306:	68fa      	ldr	r2, [r7, #12]
 800c308:	fbb2 f3f3 	udiv	r3, r2, r3
 800c30c:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	4a09      	ldr	r2, [pc, #36]	; (800c338 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 800c312:	fba2 2303 	umull	r2, r3, r2, r3
 800c316:	0c9c      	lsrs	r4, r3, #18
 800c318:	f7fe ff66 	bl	800b1e8 <HAL_PWREx_GetVoltageRange>
 800c31c:	4603      	mov	r3, r0
 800c31e:	4619      	mov	r1, r3
 800c320:	4620      	mov	r0, r4
 800c322:	f000 f80b 	bl	800c33c <RCC_SetFlashLatency>
 800c326:	4603      	mov	r3, r0
}
 800c328:	4618      	mov	r0, r3
 800c32a:	3714      	adds	r7, #20
 800c32c:	46bd      	mov	sp, r7
 800c32e:	bd90      	pop	{r4, r7, pc}
 800c330:	08027b34 	.word	0x08027b34
 800c334:	08027ad4 	.word	0x08027ad4
 800c338:	431bde83 	.word	0x431bde83

0800c33c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b08e      	sub	sp, #56	; 0x38
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800c346:	4a3a      	ldr	r2, [pc, #232]	; (800c430 <RCC_SetFlashLatency+0xf4>)
 800c348:	f107 0320 	add.w	r3, r7, #32
 800c34c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c350:	6018      	str	r0, [r3, #0]
 800c352:	3304      	adds	r3, #4
 800c354:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 800c356:	4a37      	ldr	r2, [pc, #220]	; (800c434 <RCC_SetFlashLatency+0xf8>)
 800c358:	f107 0318 	add.w	r3, r7, #24
 800c35c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c360:	6018      	str	r0, [r3, #0]
 800c362:	3304      	adds	r3, #4
 800c364:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800c366:	4a34      	ldr	r2, [pc, #208]	; (800c438 <RCC_SetFlashLatency+0xfc>)
 800c368:	f107 030c 	add.w	r3, r7, #12
 800c36c:	ca07      	ldmia	r2, {r0, r1, r2}
 800c36e:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800c372:	2300      	movs	r3, #0
 800c374:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c376:	683b      	ldr	r3, [r7, #0]
 800c378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c37c:	d11b      	bne.n	800c3b6 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800c37e:	2300      	movs	r3, #0
 800c380:	633b      	str	r3, [r7, #48]	; 0x30
 800c382:	e014      	b.n	800c3ae <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800c384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c386:	005b      	lsls	r3, r3, #1
 800c388:	3338      	adds	r3, #56	; 0x38
 800c38a:	443b      	add	r3, r7
 800c38c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800c390:	461a      	mov	r2, r3
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	4293      	cmp	r3, r2
 800c396:	d807      	bhi.n	800c3a8 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800c398:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c39a:	009b      	lsls	r3, r3, #2
 800c39c:	3338      	adds	r3, #56	; 0x38
 800c39e:	443b      	add	r3, r7
 800c3a0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800c3a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c3a6:	e021      	b.n	800c3ec <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800c3a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3aa:	3301      	adds	r3, #1
 800c3ac:	633b      	str	r3, [r7, #48]	; 0x30
 800c3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3b0:	2b02      	cmp	r3, #2
 800c3b2:	d9e7      	bls.n	800c384 <RCC_SetFlashLatency+0x48>
 800c3b4:	e01a      	b.n	800c3ec <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c3ba:	e014      	b.n	800c3e6 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800c3bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3be:	005b      	lsls	r3, r3, #1
 800c3c0:	3338      	adds	r3, #56	; 0x38
 800c3c2:	443b      	add	r3, r7
 800c3c4:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800c3c8:	461a      	mov	r2, r3
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d807      	bhi.n	800c3e0 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800c3d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3d2:	009b      	lsls	r3, r3, #2
 800c3d4:	3338      	adds	r3, #56	; 0x38
 800c3d6:	443b      	add	r3, r7
 800c3d8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800c3dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800c3de:	e005      	b.n	800c3ec <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800c3e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3e2:	3301      	adds	r3, #1
 800c3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c3e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3e8:	2b02      	cmp	r3, #2
 800c3ea:	d9e7      	bls.n	800c3bc <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c3ec:	4b13      	ldr	r3, [pc, #76]	; (800c43c <RCC_SetFlashLatency+0x100>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	f023 0207 	bic.w	r2, r3, #7
 800c3f4:	4911      	ldr	r1, [pc, #68]	; (800c43c <RCC_SetFlashLatency+0x100>)
 800c3f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c3f8:	4313      	orrs	r3, r2
 800c3fa:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c3fc:	f7fa f878 	bl	80064f0 <HAL_GetTick>
 800c400:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800c402:	e008      	b.n	800c416 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c404:	f7fa f874 	bl	80064f0 <HAL_GetTick>
 800c408:	4602      	mov	r2, r0
 800c40a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c40c:	1ad3      	subs	r3, r2, r3
 800c40e:	2b02      	cmp	r3, #2
 800c410:	d901      	bls.n	800c416 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 800c412:	2303      	movs	r3, #3
 800c414:	e007      	b.n	800c426 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800c416:	4b09      	ldr	r3, [pc, #36]	; (800c43c <RCC_SetFlashLatency+0x100>)
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f003 0307 	and.w	r3, r3, #7
 800c41e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c420:	429a      	cmp	r2, r3
 800c422:	d1ef      	bne.n	800c404 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 800c424:	2300      	movs	r3, #0
}
 800c426:	4618      	mov	r0, r3
 800c428:	3738      	adds	r7, #56	; 0x38
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bd80      	pop	{r7, pc}
 800c42e:	bf00      	nop
 800c430:	08027190 	.word	0x08027190
 800c434:	08027198 	.word	0x08027198
 800c438:	080271a0 	.word	0x080271a0
 800c43c:	58004000 	.word	0x58004000

0800c440 <LL_RCC_LSE_IsReady>:
{
 800c440:	b480      	push	{r7}
 800c442:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c44c:	f003 0302 	and.w	r3, r3, #2
 800c450:	2b02      	cmp	r3, #2
 800c452:	d101      	bne.n	800c458 <LL_RCC_LSE_IsReady+0x18>
 800c454:	2301      	movs	r3, #1
 800c456:	e000      	b.n	800c45a <LL_RCC_LSE_IsReady+0x1a>
 800c458:	2300      	movs	r3, #0
}
 800c45a:	4618      	mov	r0, r3
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bc80      	pop	{r7}
 800c460:	4770      	bx	lr

0800c462 <LL_RCC_SetUSARTClockSource>:
{
 800c462:	b480      	push	{r7}
 800c464:	b083      	sub	sp, #12
 800c466:	af00      	add	r7, sp, #0
 800c468:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 800c46a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c46e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	0c1b      	lsrs	r3, r3, #16
 800c476:	43db      	mvns	r3, r3
 800c478:	401a      	ands	r2, r3
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	b29b      	uxth	r3, r3
 800c47e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c482:	4313      	orrs	r3, r2
 800c484:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c488:	bf00      	nop
 800c48a:	370c      	adds	r7, #12
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bc80      	pop	{r7}
 800c490:	4770      	bx	lr

0800c492 <LL_RCC_SetI2SClockSource>:
{
 800c492:	b480      	push	{r7}
 800c494:	b083      	sub	sp, #12
 800c496:	af00      	add	r7, sp, #0
 800c498:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800c49a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c49e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c4a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	4313      	orrs	r3, r2
 800c4ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c4b2:	bf00      	nop
 800c4b4:	370c      	adds	r7, #12
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	bc80      	pop	{r7}
 800c4ba:	4770      	bx	lr

0800c4bc <LL_RCC_SetLPUARTClockSource>:
{
 800c4bc:	b480      	push	{r7}
 800c4be:	b083      	sub	sp, #12
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800c4c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c4c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4cc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c4d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	4313      	orrs	r3, r2
 800c4d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c4dc:	bf00      	nop
 800c4de:	370c      	adds	r7, #12
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bc80      	pop	{r7}
 800c4e4:	4770      	bx	lr

0800c4e6 <LL_RCC_SetI2CClockSource>:
{
 800c4e6:	b480      	push	{r7}
 800c4e8:	b083      	sub	sp, #12
 800c4ea:	af00      	add	r7, sp, #0
 800c4ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800c4ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c4f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	091b      	lsrs	r3, r3, #4
 800c4fa:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800c4fe:	43db      	mvns	r3, r3
 800c500:	401a      	ands	r2, r3
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	011b      	lsls	r3, r3, #4
 800c506:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800c50a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c50e:	4313      	orrs	r3, r2
 800c510:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c514:	bf00      	nop
 800c516:	370c      	adds	r7, #12
 800c518:	46bd      	mov	sp, r7
 800c51a:	bc80      	pop	{r7}
 800c51c:	4770      	bx	lr

0800c51e <LL_RCC_SetLPTIMClockSource>:
{
 800c51e:	b480      	push	{r7}
 800c520:	b083      	sub	sp, #12
 800c522:	af00      	add	r7, sp, #0
 800c524:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800c526:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c52a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	0c1b      	lsrs	r3, r3, #16
 800c532:	041b      	lsls	r3, r3, #16
 800c534:	43db      	mvns	r3, r3
 800c536:	401a      	ands	r2, r3
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	041b      	lsls	r3, r3, #16
 800c53c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c540:	4313      	orrs	r3, r2
 800c542:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c546:	bf00      	nop
 800c548:	370c      	adds	r7, #12
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bc80      	pop	{r7}
 800c54e:	4770      	bx	lr

0800c550 <LL_RCC_SetRNGClockSource>:
{
 800c550:	b480      	push	{r7}
 800c552:	b083      	sub	sp, #12
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800c558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c55c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c560:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800c564:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	4313      	orrs	r3, r2
 800c56c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c570:	bf00      	nop
 800c572:	370c      	adds	r7, #12
 800c574:	46bd      	mov	sp, r7
 800c576:	bc80      	pop	{r7}
 800c578:	4770      	bx	lr

0800c57a <LL_RCC_SetADCClockSource>:
{
 800c57a:	b480      	push	{r7}
 800c57c:	b083      	sub	sp, #12
 800c57e:	af00      	add	r7, sp, #0
 800c580:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800c582:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c58a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c58e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	4313      	orrs	r3, r2
 800c596:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800c59a:	bf00      	nop
 800c59c:	370c      	adds	r7, #12
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bc80      	pop	{r7}
 800c5a2:	4770      	bx	lr

0800c5a4 <LL_RCC_SetRTCClockSource>:
{
 800c5a4:	b480      	push	{r7}
 800c5a6:	b083      	sub	sp, #12
 800c5a8:	af00      	add	r7, sp, #0
 800c5aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800c5ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c5b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c5b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	4313      	orrs	r3, r2
 800c5c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800c5c4:	bf00      	nop
 800c5c6:	370c      	adds	r7, #12
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	bc80      	pop	{r7}
 800c5cc:	4770      	bx	lr

0800c5ce <LL_RCC_GetRTCClockSource>:
{
 800c5ce:	b480      	push	{r7}
 800c5d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800c5d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c5d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5da:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bc80      	pop	{r7}
 800c5e4:	4770      	bx	lr

0800c5e6 <LL_RCC_ForceBackupDomainReset>:
{
 800c5e6:	b480      	push	{r7}
 800c5e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800c5ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c5ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c5f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c5f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c5fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c5fe:	bf00      	nop
 800c600:	46bd      	mov	sp, r7
 800c602:	bc80      	pop	{r7}
 800c604:	4770      	bx	lr

0800c606 <LL_RCC_ReleaseBackupDomainReset>:
{
 800c606:	b480      	push	{r7}
 800c608:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800c60a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c60e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c612:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c61a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800c61e:	bf00      	nop
 800c620:	46bd      	mov	sp, r7
 800c622:	bc80      	pop	{r7}
 800c624:	4770      	bx	lr
	...

0800c628 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b086      	sub	sp, #24
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800c630:	2300      	movs	r3, #0
 800c632:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800c634:	2300      	movs	r3, #0
 800c636:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800c638:	2300      	movs	r3, #0
 800c63a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c644:	2b00      	cmp	r3, #0
 800c646:	d058      	beq.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800c648:	f7fe fdc0 	bl	800b1cc <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c64c:	f7f9 ff50 	bl	80064f0 <HAL_GetTick>
 800c650:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800c652:	e009      	b.n	800c668 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c654:	f7f9 ff4c 	bl	80064f0 <HAL_GetTick>
 800c658:	4602      	mov	r2, r0
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	1ad3      	subs	r3, r2, r3
 800c65e:	2b02      	cmp	r3, #2
 800c660:	d902      	bls.n	800c668 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 800c662:	2303      	movs	r3, #3
 800c664:	74fb      	strb	r3, [r7, #19]
        break;
 800c666:	e006      	b.n	800c676 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800c668:	4b7b      	ldr	r3, [pc, #492]	; (800c858 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c670:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c674:	d1ee      	bne.n	800c654 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 800c676:	7cfb      	ldrb	r3, [r7, #19]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d13c      	bne.n	800c6f6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 800c67c:	f7ff ffa7 	bl	800c5ce <LL_RCC_GetRTCClockSource>
 800c680:	4602      	mov	r2, r0
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c686:	429a      	cmp	r2, r3
 800c688:	d00f      	beq.n	800c6aa <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c68a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c68e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c692:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c696:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c698:	f7ff ffa5 	bl	800c5e6 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c69c:	f7ff ffb3 	bl	800c606 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c6a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c6a4:	697b      	ldr	r3, [r7, #20]
 800c6a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 800c6aa:	697b      	ldr	r3, [r7, #20]
 800c6ac:	f003 0302 	and.w	r3, r3, #2
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d014      	beq.n	800c6de <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6b4:	f7f9 ff1c 	bl	80064f0 <HAL_GetTick>
 800c6b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800c6ba:	e00b      	b.n	800c6d4 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c6bc:	f7f9 ff18 	bl	80064f0 <HAL_GetTick>
 800c6c0:	4602      	mov	r2, r0
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	1ad3      	subs	r3, r2, r3
 800c6c6:	f241 3288 	movw	r2, #5000	; 0x1388
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d902      	bls.n	800c6d4 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800c6ce:	2303      	movs	r3, #3
 800c6d0:	74fb      	strb	r3, [r7, #19]
            break;
 800c6d2:	e004      	b.n	800c6de <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 800c6d4:	f7ff feb4 	bl	800c440 <LL_RCC_LSE_IsReady>
 800c6d8:	4603      	mov	r3, r0
 800c6da:	2b01      	cmp	r3, #1
 800c6dc:	d1ee      	bne.n	800c6bc <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800c6de:	7cfb      	ldrb	r3, [r7, #19]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d105      	bne.n	800c6f0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	f7ff ff5b 	bl	800c5a4 <LL_RCC_SetRTCClockSource>
 800c6ee:	e004      	b.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c6f0:	7cfb      	ldrb	r3, [r7, #19]
 800c6f2:	74bb      	strb	r3, [r7, #18]
 800c6f4:	e001      	b.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6f6:	7cfb      	ldrb	r3, [r7, #19]
 800c6f8:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f003 0301 	and.w	r3, r3, #1
 800c702:	2b00      	cmp	r3, #0
 800c704:	d004      	beq.n	800c710 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	685b      	ldr	r3, [r3, #4]
 800c70a:	4618      	mov	r0, r3
 800c70c:	f7ff fea9 	bl	800c462 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f003 0302 	and.w	r3, r3, #2
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d004      	beq.n	800c726 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	689b      	ldr	r3, [r3, #8]
 800c720:	4618      	mov	r0, r3
 800c722:	f7ff fe9e 	bl	800c462 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	f003 0320 	and.w	r3, r3, #32
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d004      	beq.n	800c73c <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	691b      	ldr	r3, [r3, #16]
 800c736:	4618      	mov	r0, r3
 800c738:	f7ff fec0 	bl	800c4bc <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c744:	2b00      	cmp	r3, #0
 800c746:	d004      	beq.n	800c752 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	6a1b      	ldr	r3, [r3, #32]
 800c74c:	4618      	mov	r0, r3
 800c74e:	f7ff fee6 	bl	800c51e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d004      	beq.n	800c768 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c762:	4618      	mov	r0, r3
 800c764:	f7ff fedb 	bl	800c51e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c770:	2b00      	cmp	r3, #0
 800c772:	d004      	beq.n	800c77e <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c778:	4618      	mov	r0, r3
 800c77a:	f7ff fed0 	bl	800c51e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c786:	2b00      	cmp	r3, #0
 800c788:	d004      	beq.n	800c794 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	695b      	ldr	r3, [r3, #20]
 800c78e:	4618      	mov	r0, r3
 800c790:	f7ff fea9 	bl	800c4e6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d004      	beq.n	800c7aa <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	699b      	ldr	r3, [r3, #24]
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	f7ff fe9e 	bl	800c4e6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d004      	beq.n	800c7c0 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	69db      	ldr	r3, [r3, #28]
 800c7ba:	4618      	mov	r0, r3
 800c7bc:	f7ff fe93 	bl	800c4e6 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f003 0310 	and.w	r3, r3, #16
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d011      	beq.n	800c7f0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f7ff fe5e 	bl	800c492 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	68db      	ldr	r3, [r3, #12]
 800c7da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c7de:	d107      	bne.n	800c7f0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800c7e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c7e4:	68db      	ldr	r3, [r3, #12]
 800c7e6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c7ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c7ee:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d010      	beq.n	800c81e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c800:	4618      	mov	r0, r3
 800c802:	f7ff fea5 	bl	800c550 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d107      	bne.n	800c81e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800c80e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c812:	68db      	ldr	r3, [r3, #12]
 800c814:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c818:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c81c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c826:	2b00      	cmp	r3, #0
 800c828:	d011      	beq.n	800c84e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c82e:	4618      	mov	r0, r3
 800c830:	f7ff fea3 	bl	800c57a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c838:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c83c:	d107      	bne.n	800c84e <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800c83e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800c842:	68db      	ldr	r3, [r3, #12]
 800c844:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800c848:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c84c:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800c84e:	7cbb      	ldrb	r3, [r7, #18]
}
 800c850:	4618      	mov	r0, r3
 800c852:	3718      	adds	r7, #24
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}
 800c858:	58000400 	.word	0x58000400

0800c85c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b084      	sub	sp, #16
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c864:	2301      	movs	r3, #1
 800c866:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d068      	beq.n	800c940 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800c874:	b2db      	uxtb	r3, r3
 800c876:	2b00      	cmp	r3, #0
 800c878:	d106      	bne.n	800c888 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2200      	movs	r2, #0
 800c87e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c882:	6878      	ldr	r0, [r7, #4]
 800c884:	f7f9 fa5a 	bl	8005d3c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2202      	movs	r2, #2
 800c88c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c890:	4b2e      	ldr	r3, [pc, #184]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c892:	22ca      	movs	r2, #202	; 0xca
 800c894:	625a      	str	r2, [r3, #36]	; 0x24
 800c896:	4b2d      	ldr	r3, [pc, #180]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c898:	2253      	movs	r2, #83	; 0x53
 800c89a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f000 f9fb 	bl	800cc98 <RTC_EnterInitMode>
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800c8a6:	7bfb      	ldrb	r3, [r7, #15]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d13f      	bne.n	800c92c <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800c8ac:	4b27      	ldr	r3, [pc, #156]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c8ae:	699b      	ldr	r3, [r3, #24]
 800c8b0:	4a26      	ldr	r2, [pc, #152]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c8b2:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800c8b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c8ba:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800c8bc:	4b23      	ldr	r3, [pc, #140]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c8be:	699a      	ldr	r2, [r3, #24]
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	6859      	ldr	r1, [r3, #4]
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	691b      	ldr	r3, [r3, #16]
 800c8c8:	4319      	orrs	r1, r3
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	699b      	ldr	r3, [r3, #24]
 800c8ce:	430b      	orrs	r3, r1
 800c8d0:	491e      	ldr	r1, [pc, #120]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	68da      	ldr	r2, [r3, #12]
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	689b      	ldr	r3, [r3, #8]
 800c8de:	041b      	lsls	r3, r3, #16
 800c8e0:	491a      	ldr	r1, [pc, #104]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c8e2:	4313      	orrs	r3, r2
 800c8e4:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800c8e6:	4b19      	ldr	r3, [pc, #100]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c8e8:	68db      	ldr	r3, [r3, #12]
 800c8ea:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8f6:	430b      	orrs	r3, r1
 800c8f8:	4914      	ldr	r1, [pc, #80]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c8fe:	6878      	ldr	r0, [r7, #4]
 800c900:	f000 f9fe 	bl	800cd00 <RTC_ExitInitMode>
 800c904:	4603      	mov	r3, r0
 800c906:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c908:	7bfb      	ldrb	r3, [r7, #15]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d10e      	bne.n	800c92c <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800c90e:	4b0f      	ldr	r3, [pc, #60]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c910:	699b      	ldr	r3, [r3, #24]
 800c912:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	6a19      	ldr	r1, [r3, #32]
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	69db      	ldr	r3, [r3, #28]
 800c91e:	4319      	orrs	r1, r3
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	695b      	ldr	r3, [r3, #20]
 800c924:	430b      	orrs	r3, r1
 800c926:	4909      	ldr	r1, [pc, #36]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c928:	4313      	orrs	r3, r2
 800c92a:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c92c:	4b07      	ldr	r3, [pc, #28]	; (800c94c <HAL_RTC_Init+0xf0>)
 800c92e:	22ff      	movs	r2, #255	; 0xff
 800c930:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800c932:	7bfb      	ldrb	r3, [r7, #15]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d103      	bne.n	800c940 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2201      	movs	r2, #1
 800c93c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800c940:	7bfb      	ldrb	r3, [r7, #15]
}
 800c942:	4618      	mov	r0, r3
 800c944:	3710      	adds	r7, #16
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}
 800c94a:	bf00      	nop
 800c94c:	40002800 	.word	0x40002800

0800c950 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c950:	b590      	push	{r4, r7, lr}
 800c952:	b087      	sub	sp, #28
 800c954:	af00      	add	r7, sp, #0
 800c956:	60f8      	str	r0, [r7, #12]
 800c958:	60b9      	str	r1, [r7, #8]
 800c95a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800c95c:	2300      	movs	r3, #0
 800c95e:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800c966:	2b01      	cmp	r3, #1
 800c968:	d101      	bne.n	800c96e <HAL_RTC_SetAlarm_IT+0x1e>
 800c96a:	2302      	movs	r3, #2
 800c96c:	e0e5      	b.n	800cb3a <HAL_RTC_SetAlarm_IT+0x1ea>
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	2201      	movs	r2, #1
 800c972:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	2202      	movs	r2, #2
 800c97a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800c97e:	4b71      	ldr	r3, [pc, #452]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c980:	68db      	ldr	r3, [r3, #12]
 800c982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c986:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c98e:	d05c      	beq.n	800ca4a <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2b00      	cmp	r3, #0
 800c994:	d136      	bne.n	800ca04 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c996:	4b6b      	ldr	r3, [pc, #428]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800c998:	699b      	ldr	r3, [r3, #24]
 800c99a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d102      	bne.n	800c9a8 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	2200      	movs	r2, #0
 800c9a6:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c9a8:	68bb      	ldr	r3, [r7, #8]
 800c9aa:	781b      	ldrb	r3, [r3, #0]
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	f000 f9e5 	bl	800cd7c <RTC_ByteToBcd2>
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9b6:	68bb      	ldr	r3, [r7, #8]
 800c9b8:	785b      	ldrb	r3, [r3, #1]
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	f000 f9de 	bl	800cd7c <RTC_ByteToBcd2>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c9c4:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	789b      	ldrb	r3, [r3, #2]
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	f000 f9d6 	bl	800cd7c <RTC_ByteToBcd2>
 800c9d0:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9d2:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800c9d6:	68bb      	ldr	r3, [r7, #8]
 800c9d8:	78db      	ldrb	r3, [r3, #3]
 800c9da:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800c9dc:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f000 f9c8 	bl	800cd7c <RTC_ByteToBcd2>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800c9f0:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800c9f4:	68bb      	ldr	r3, [r7, #8]
 800c9f6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800c9f8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800c9fa:	68bb      	ldr	r3, [r7, #8]
 800c9fc:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800c9fe:	4313      	orrs	r3, r2
 800ca00:	617b      	str	r3, [r7, #20]
 800ca02:	e022      	b.n	800ca4a <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800ca04:	4b4f      	ldr	r3, [pc, #316]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca06:	699b      	ldr	r3, [r3, #24]
 800ca08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d102      	bne.n	800ca16 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ca10:	68bb      	ldr	r3, [r7, #8]
 800ca12:	2200      	movs	r2, #0
 800ca14:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ca16:	68bb      	ldr	r3, [r7, #8]
 800ca18:	781b      	ldrb	r3, [r3, #0]
 800ca1a:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ca1c:	68bb      	ldr	r3, [r7, #8]
 800ca1e:	785b      	ldrb	r3, [r3, #1]
 800ca20:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ca22:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ca24:	68ba      	ldr	r2, [r7, #8]
 800ca26:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800ca28:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ca2a:	68bb      	ldr	r3, [r7, #8]
 800ca2c:	78db      	ldrb	r3, [r3, #3]
 800ca2e:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800ca30:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ca32:	68bb      	ldr	r3, [r7, #8]
 800ca34:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800ca38:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800ca3a:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800ca40:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800ca46:	4313      	orrs	r3, r2
 800ca48:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ca4a:	4b3e      	ldr	r3, [pc, #248]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca4c:	22ca      	movs	r2, #202	; 0xca
 800ca4e:	625a      	str	r2, [r3, #36]	; 0x24
 800ca50:	4b3c      	ldr	r3, [pc, #240]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca52:	2253      	movs	r2, #83	; 0x53
 800ca54:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800ca56:	68bb      	ldr	r3, [r7, #8]
 800ca58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca5e:	d12c      	bne.n	800caba <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800ca60:	4b38      	ldr	r3, [pc, #224]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca62:	699b      	ldr	r3, [r3, #24]
 800ca64:	4a37      	ldr	r2, [pc, #220]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca66:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800ca6a:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800ca6c:	4b35      	ldr	r3, [pc, #212]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca6e:	2201      	movs	r2, #1
 800ca70:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800ca72:	693b      	ldr	r3, [r7, #16]
 800ca74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ca78:	d107      	bne.n	800ca8a <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800ca7a:	68bb      	ldr	r3, [r7, #8]
 800ca7c:	699a      	ldr	r2, [r3, #24]
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	69db      	ldr	r3, [r3, #28]
 800ca82:	4930      	ldr	r1, [pc, #192]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca84:	4313      	orrs	r3, r2
 800ca86:	644b      	str	r3, [r1, #68]	; 0x44
 800ca88:	e006      	b.n	800ca98 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800ca8a:	4a2e      	ldr	r2, [pc, #184]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca8c:	697b      	ldr	r3, [r7, #20]
 800ca8e:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800ca90:	4a2c      	ldr	r2, [pc, #176]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	699b      	ldr	r3, [r3, #24]
 800ca96:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800ca98:	4a2a      	ldr	r2, [pc, #168]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	685b      	ldr	r3, [r3, #4]
 800ca9e:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caa4:	f043 0201 	orr.w	r2, r3, #1
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800caac:	4b25      	ldr	r3, [pc, #148]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800caae:	699b      	ldr	r3, [r3, #24]
 800cab0:	4a24      	ldr	r2, [pc, #144]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cab2:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800cab6:	6193      	str	r3, [r2, #24]
 800cab8:	e02b      	b.n	800cb12 <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800caba:	4b22      	ldr	r3, [pc, #136]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cabc:	699b      	ldr	r3, [r3, #24]
 800cabe:	4a21      	ldr	r2, [pc, #132]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cac0:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800cac4:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800cac6:	4b1f      	ldr	r3, [pc, #124]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cac8:	2202      	movs	r2, #2
 800caca:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cad2:	d107      	bne.n	800cae4 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	699a      	ldr	r2, [r3, #24]
 800cad8:	68bb      	ldr	r3, [r7, #8]
 800cada:	69db      	ldr	r3, [r3, #28]
 800cadc:	4919      	ldr	r1, [pc, #100]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cade:	4313      	orrs	r3, r2
 800cae0:	64cb      	str	r3, [r1, #76]	; 0x4c
 800cae2:	e006      	b.n	800caf2 <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800cae4:	4a17      	ldr	r2, [pc, #92]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800caea:	4a16      	ldr	r2, [pc, #88]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	699b      	ldr	r3, [r3, #24]
 800caf0:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800caf2:	4a14      	ldr	r2, [pc, #80]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800caf4:	68bb      	ldr	r3, [r7, #8]
 800caf6:	685b      	ldr	r3, [r3, #4]
 800caf8:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cafe:	f043 0202 	orr.w	r2, r3, #2
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800cb06:	4b0f      	ldr	r3, [pc, #60]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb08:	699b      	ldr	r3, [r3, #24]
 800cb0a:	4a0e      	ldr	r2, [pc, #56]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb0c:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800cb10:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800cb12:	4b0d      	ldr	r3, [pc, #52]	; (800cb48 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800cb14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cb18:	4a0b      	ldr	r2, [pc, #44]	; (800cb48 <HAL_RTC_SetAlarm_IT+0x1f8>)
 800cb1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800cb1e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb22:	4b08      	ldr	r3, [pc, #32]	; (800cb44 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800cb24:	22ff      	movs	r2, #255	; 0xff
 800cb26:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	2201      	movs	r2, #1
 800cb2c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	2200      	movs	r2, #0
 800cb34:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800cb38:	2300      	movs	r3, #0
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	371c      	adds	r7, #28
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd90      	pop	{r4, r7, pc}
 800cb42:	bf00      	nop
 800cb44:	40002800 	.word	0x40002800
 800cb48:	58000800 	.word	0x58000800

0800cb4c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b083      	sub	sp, #12
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	6078      	str	r0, [r7, #4]
 800cb54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800cb5c:	2b01      	cmp	r3, #1
 800cb5e:	d101      	bne.n	800cb64 <HAL_RTC_DeactivateAlarm+0x18>
 800cb60:	2302      	movs	r3, #2
 800cb62:	e042      	b.n	800cbea <HAL_RTC_DeactivateAlarm+0x9e>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2201      	movs	r2, #1
 800cb68:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2202      	movs	r2, #2
 800cb70:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cb74:	4b1f      	ldr	r3, [pc, #124]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cb76:	22ca      	movs	r2, #202	; 0xca
 800cb78:	625a      	str	r2, [r3, #36]	; 0x24
 800cb7a:	4b1e      	ldr	r3, [pc, #120]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cb7c:	2253      	movs	r2, #83	; 0x53
 800cb7e:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cb86:	d112      	bne.n	800cbae <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800cb88:	4b1a      	ldr	r3, [pc, #104]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cb8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb8c:	4a19      	ldr	r2, [pc, #100]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cb8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cb92:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800cb94:	4b17      	ldr	r3, [pc, #92]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cb96:	699b      	ldr	r3, [r3, #24]
 800cb98:	4a16      	ldr	r2, [pc, #88]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cb9a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800cb9e:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cba4:	f023 0201 	bic.w	r2, r3, #1
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	631a      	str	r2, [r3, #48]	; 0x30
 800cbac:	e011      	b.n	800cbd2 <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800cbae:	4b11      	ldr	r3, [pc, #68]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cbb2:	4a10      	ldr	r2, [pc, #64]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cbb8:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800cbba:	4b0e      	ldr	r3, [pc, #56]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbbc:	699b      	ldr	r3, [r3, #24]
 800cbbe:	4a0d      	ldr	r2, [pc, #52]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbc0:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800cbc4:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbca:	f023 0202 	bic.w	r2, r3, #2
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cbd2:	4b08      	ldr	r3, [pc, #32]	; (800cbf4 <HAL_RTC_DeactivateAlarm+0xa8>)
 800cbd4:	22ff      	movs	r2, #255	; 0xff
 800cbd6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	2201      	movs	r2, #1
 800cbdc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800cbe8:	2300      	movs	r3, #0
}
 800cbea:	4618      	mov	r0, r3
 800cbec:	370c      	adds	r7, #12
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	bc80      	pop	{r7}
 800cbf2:	4770      	bx	lr
 800cbf4:	40002800 	.word	0x40002800

0800cbf8 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b084      	sub	sp, #16
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800cc00:	4b11      	ldr	r3, [pc, #68]	; (800cc48 <HAL_RTC_AlarmIRQHandler+0x50>)
 800cc02:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc08:	4013      	ands	r3, r2
 800cc0a:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	f003 0301 	and.w	r3, r3, #1
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d005      	beq.n	800cc22 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800cc16:	4b0c      	ldr	r3, [pc, #48]	; (800cc48 <HAL_RTC_AlarmIRQHandler+0x50>)
 800cc18:	2201      	movs	r2, #1
 800cc1a:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f7f9 ff6e 	bl	8006afe <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	f003 0302 	and.w	r3, r3, #2
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d005      	beq.n	800cc38 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800cc2c:	4b06      	ldr	r3, [pc, #24]	; (800cc48 <HAL_RTC_AlarmIRQHandler+0x50>)
 800cc2e:	2202      	movs	r2, #2
 800cc30:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800cc32:	6878      	ldr	r0, [r7, #4]
 800cc34:	f000 f94a 	bl	800cecc <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800cc40:	bf00      	nop
 800cc42:	3710      	adds	r7, #16
 800cc44:	46bd      	mov	sp, r7
 800cc46:	bd80      	pop	{r7, pc}
 800cc48:	40002800 	.word	0x40002800

0800cc4c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 800cc54:	4b0f      	ldr	r3, [pc, #60]	; (800cc94 <HAL_RTC_WaitForSynchro+0x48>)
 800cc56:	68db      	ldr	r3, [r3, #12]
 800cc58:	4a0e      	ldr	r2, [pc, #56]	; (800cc94 <HAL_RTC_WaitForSynchro+0x48>)
 800cc5a:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 800cc5e:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800cc60:	f7f9 fc46 	bl	80064f0 <HAL_GetTick>
 800cc64:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800cc66:	e009      	b.n	800cc7c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cc68:	f7f9 fc42 	bl	80064f0 <HAL_GetTick>
 800cc6c:	4602      	mov	r2, r0
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	1ad3      	subs	r3, r2, r3
 800cc72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cc76:	d901      	bls.n	800cc7c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800cc78:	2303      	movs	r3, #3
 800cc7a:	e006      	b.n	800cc8a <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800cc7c:	4b05      	ldr	r3, [pc, #20]	; (800cc94 <HAL_RTC_WaitForSynchro+0x48>)
 800cc7e:	68db      	ldr	r3, [r3, #12]
 800cc80:	f003 0320 	and.w	r3, r3, #32
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d0ef      	beq.n	800cc68 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800cc88:	2300      	movs	r3, #0
}
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	3710      	adds	r7, #16
 800cc8e:	46bd      	mov	sp, r7
 800cc90:	bd80      	pop	{r7, pc}
 800cc92:	bf00      	nop
 800cc94:	40002800 	.word	0x40002800

0800cc98 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b084      	sub	sp, #16
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cca0:	2300      	movs	r3, #0
 800cca2:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800cca4:	4b15      	ldr	r3, [pc, #84]	; (800ccfc <RTC_EnterInitMode+0x64>)
 800cca6:	68db      	ldr	r3, [r3, #12]
 800cca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d120      	bne.n	800ccf2 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800ccb0:	4b12      	ldr	r3, [pc, #72]	; (800ccfc <RTC_EnterInitMode+0x64>)
 800ccb2:	68db      	ldr	r3, [r3, #12]
 800ccb4:	4a11      	ldr	r2, [pc, #68]	; (800ccfc <RTC_EnterInitMode+0x64>)
 800ccb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ccba:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800ccbc:	f7f9 fc18 	bl	80064f0 <HAL_GetTick>
 800ccc0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ccc2:	e00d      	b.n	800cce0 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800ccc4:	f7f9 fc14 	bl	80064f0 <HAL_GetTick>
 800ccc8:	4602      	mov	r2, r0
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	1ad3      	subs	r3, r2, r3
 800ccce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ccd2:	d905      	bls.n	800cce0 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800ccd4:	2303      	movs	r3, #3
 800ccd6:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	2203      	movs	r2, #3
 800ccdc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800cce0:	4b06      	ldr	r3, [pc, #24]	; (800ccfc <RTC_EnterInitMode+0x64>)
 800cce2:	68db      	ldr	r3, [r3, #12]
 800cce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d102      	bne.n	800ccf2 <RTC_EnterInitMode+0x5a>
 800ccec:	7bfb      	ldrb	r3, [r7, #15]
 800ccee:	2b03      	cmp	r3, #3
 800ccf0:	d1e8      	bne.n	800ccc4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800ccf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	3710      	adds	r7, #16
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	bd80      	pop	{r7, pc}
 800ccfc:	40002800 	.word	0x40002800

0800cd00 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b084      	sub	sp, #16
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800cd0c:	4b1a      	ldr	r3, [pc, #104]	; (800cd78 <RTC_ExitInitMode+0x78>)
 800cd0e:	68db      	ldr	r3, [r3, #12]
 800cd10:	4a19      	ldr	r2, [pc, #100]	; (800cd78 <RTC_ExitInitMode+0x78>)
 800cd12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd16:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800cd18:	4b17      	ldr	r3, [pc, #92]	; (800cd78 <RTC_ExitInitMode+0x78>)
 800cd1a:	699b      	ldr	r3, [r3, #24]
 800cd1c:	f003 0320 	and.w	r3, r3, #32
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d10c      	bne.n	800cd3e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f7ff ff91 	bl	800cc4c <HAL_RTC_WaitForSynchro>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d01e      	beq.n	800cd6e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2203      	movs	r2, #3
 800cd34:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800cd38:	2303      	movs	r3, #3
 800cd3a:	73fb      	strb	r3, [r7, #15]
 800cd3c:	e017      	b.n	800cd6e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cd3e:	4b0e      	ldr	r3, [pc, #56]	; (800cd78 <RTC_ExitInitMode+0x78>)
 800cd40:	699b      	ldr	r3, [r3, #24]
 800cd42:	4a0d      	ldr	r2, [pc, #52]	; (800cd78 <RTC_ExitInitMode+0x78>)
 800cd44:	f023 0320 	bic.w	r3, r3, #32
 800cd48:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f7ff ff7e 	bl	800cc4c <HAL_RTC_WaitForSynchro>
 800cd50:	4603      	mov	r3, r0
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d005      	beq.n	800cd62 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	2203      	movs	r2, #3
 800cd5a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800cd5e:	2303      	movs	r3, #3
 800cd60:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cd62:	4b05      	ldr	r3, [pc, #20]	; (800cd78 <RTC_ExitInitMode+0x78>)
 800cd64:	699b      	ldr	r3, [r3, #24]
 800cd66:	4a04      	ldr	r2, [pc, #16]	; (800cd78 <RTC_ExitInitMode+0x78>)
 800cd68:	f043 0320 	orr.w	r3, r3, #32
 800cd6c:	6193      	str	r3, [r2, #24]
  }

  return status;
 800cd6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd70:	4618      	mov	r0, r3
 800cd72:	3710      	adds	r7, #16
 800cd74:	46bd      	mov	sp, r7
 800cd76:	bd80      	pop	{r7, pc}
 800cd78:	40002800 	.word	0x40002800

0800cd7c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800cd7c:	b480      	push	{r7}
 800cd7e:	b085      	sub	sp, #20
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	4603      	mov	r3, r0
 800cd84:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800cd86:	2300      	movs	r3, #0
 800cd88:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800cd8a:	79fb      	ldrb	r3, [r7, #7]
 800cd8c:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800cd8e:	e005      	b.n	800cd9c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	3301      	adds	r3, #1
 800cd94:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800cd96:	7afb      	ldrb	r3, [r7, #11]
 800cd98:	3b0a      	subs	r3, #10
 800cd9a:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800cd9c:	7afb      	ldrb	r3, [r7, #11]
 800cd9e:	2b09      	cmp	r3, #9
 800cda0:	d8f6      	bhi.n	800cd90 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	b2db      	uxtb	r3, r3
 800cda6:	011b      	lsls	r3, r3, #4
 800cda8:	b2da      	uxtb	r2, r3
 800cdaa:	7afb      	ldrb	r3, [r7, #11]
 800cdac:	4313      	orrs	r3, r2
 800cdae:	b2db      	uxtb	r3, r3
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3714      	adds	r7, #20
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	bc80      	pop	{r7}
 800cdb8:	4770      	bx	lr
	...

0800cdbc <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800cdbc:	b480      	push	{r7}
 800cdbe:	b083      	sub	sp, #12
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800cdca:	2b01      	cmp	r3, #1
 800cdcc:	d101      	bne.n	800cdd2 <HAL_RTCEx_EnableBypassShadow+0x16>
 800cdce:	2302      	movs	r3, #2
 800cdd0:	e01f      	b.n	800ce12 <HAL_RTCEx_EnableBypassShadow+0x56>
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2201      	movs	r2, #1
 800cdd6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	2202      	movs	r2, #2
 800cdde:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cde2:	4b0e      	ldr	r3, [pc, #56]	; (800ce1c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800cde4:	22ca      	movs	r2, #202	; 0xca
 800cde6:	625a      	str	r2, [r3, #36]	; 0x24
 800cde8:	4b0c      	ldr	r3, [pc, #48]	; (800ce1c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800cdea:	2253      	movs	r2, #83	; 0x53
 800cdec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800cdee:	4b0b      	ldr	r3, [pc, #44]	; (800ce1c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800cdf0:	699b      	ldr	r3, [r3, #24]
 800cdf2:	4a0a      	ldr	r2, [pc, #40]	; (800ce1c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800cdf4:	f043 0320 	orr.w	r3, r3, #32
 800cdf8:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cdfa:	4b08      	ldr	r3, [pc, #32]	; (800ce1c <HAL_RTCEx_EnableBypassShadow+0x60>)
 800cdfc:	22ff      	movs	r2, #255	; 0xff
 800cdfe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2201      	movs	r2, #1
 800ce04:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ce10:	2300      	movs	r3, #0
}
 800ce12:	4618      	mov	r0, r3
 800ce14:	370c      	adds	r7, #12
 800ce16:	46bd      	mov	sp, r7
 800ce18:	bc80      	pop	{r7}
 800ce1a:	4770      	bx	lr
 800ce1c:	40002800 	.word	0x40002800

0800ce20 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800ce20:	b480      	push	{r7}
 800ce22:	b083      	sub	sp, #12
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800ce2e:	2b01      	cmp	r3, #1
 800ce30:	d101      	bne.n	800ce36 <HAL_RTCEx_SetSSRU_IT+0x16>
 800ce32:	2302      	movs	r3, #2
 800ce34:	e027      	b.n	800ce86 <HAL_RTCEx_SetSSRU_IT+0x66>
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2201      	movs	r2, #1
 800ce3a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	2202      	movs	r2, #2
 800ce42:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ce46:	4b12      	ldr	r3, [pc, #72]	; (800ce90 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce48:	22ca      	movs	r2, #202	; 0xca
 800ce4a:	625a      	str	r2, [r3, #36]	; 0x24
 800ce4c:	4b10      	ldr	r3, [pc, #64]	; (800ce90 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce4e:	2253      	movs	r2, #83	; 0x53
 800ce50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800ce52:	4b0f      	ldr	r3, [pc, #60]	; (800ce90 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce54:	699b      	ldr	r3, [r3, #24]
 800ce56:	4a0e      	ldr	r2, [pc, #56]	; (800ce90 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce5c:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800ce5e:	4b0d      	ldr	r3, [pc, #52]	; (800ce94 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800ce60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ce64:	4a0b      	ldr	r2, [pc, #44]	; (800ce94 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800ce66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ce6a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ce6e:	4b08      	ldr	r3, [pc, #32]	; (800ce90 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800ce70:	22ff      	movs	r2, #255	; 0xff
 800ce72:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	2201      	movs	r2, #1
 800ce78:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800ce84:	2300      	movs	r3, #0
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	370c      	adds	r7, #12
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bc80      	pop	{r7}
 800ce8e:	4770      	bx	lr
 800ce90:	40002800 	.word	0x40002800
 800ce94:	58000800 	.word	0x58000800

0800ce98 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b082      	sub	sp, #8
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800cea0:	4b09      	ldr	r3, [pc, #36]	; (800cec8 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800cea2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cea4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d005      	beq.n	800ceb8 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800ceac:	4b06      	ldr	r3, [pc, #24]	; (800cec8 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800ceae:	2240      	movs	r2, #64	; 0x40
 800ceb0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f7f9 fe2d 	bl	8006b12 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	2201      	movs	r2, #1
 800cebc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800cec0:	bf00      	nop
 800cec2:	3708      	adds	r7, #8
 800cec4:	46bd      	mov	sp, r7
 800cec6:	bd80      	pop	{r7, pc}
 800cec8:	40002800 	.word	0x40002800

0800cecc <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800cecc:	b480      	push	{r7}
 800cece:	b083      	sub	sp, #12
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800ced4:	bf00      	nop
 800ced6:	370c      	adds	r7, #12
 800ced8:	46bd      	mov	sp, r7
 800ceda:	bc80      	pop	{r7}
 800cedc:	4770      	bx	lr
	...

0800cee0 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800cee0:	b480      	push	{r7}
 800cee2:	b087      	sub	sp, #28
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	60f8      	str	r0, [r7, #12]
 800cee8:	60b9      	str	r1, [r7, #8]
 800ceea:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800ceec:	4b07      	ldr	r3, [pc, #28]	; (800cf0c <HAL_RTCEx_BKUPWrite+0x2c>)
 800ceee:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800cef0:	68bb      	ldr	r3, [r7, #8]
 800cef2:	009b      	lsls	r3, r3, #2
 800cef4:	697a      	ldr	r2, [r7, #20]
 800cef6:	4413      	add	r3, r2
 800cef8:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800cefa:	697b      	ldr	r3, [r7, #20]
 800cefc:	687a      	ldr	r2, [r7, #4]
 800cefe:	601a      	str	r2, [r3, #0]
}
 800cf00:	bf00      	nop
 800cf02:	371c      	adds	r7, #28
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bc80      	pop	{r7}
 800cf08:	4770      	bx	lr
 800cf0a:	bf00      	nop
 800cf0c:	4000b100 	.word	0x4000b100

0800cf10 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800cf10:	b480      	push	{r7}
 800cf12:	b085      	sub	sp, #20
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
 800cf18:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800cf1a:	4b07      	ldr	r3, [pc, #28]	; (800cf38 <HAL_RTCEx_BKUPRead+0x28>)
 800cf1c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	009b      	lsls	r3, r3, #2
 800cf22:	68fa      	ldr	r2, [r7, #12]
 800cf24:	4413      	add	r3, r2
 800cf26:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	3714      	adds	r7, #20
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bc80      	pop	{r7}
 800cf34:	4770      	bx	lr
 800cf36:	bf00      	nop
 800cf38:	4000b100 	.word	0x4000b100

0800cf3c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d101      	bne.n	800cf4e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	e0c6      	b.n	800d0dc <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d108      	bne.n	800cf68 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	685b      	ldr	r3, [r3, #4]
 800cf5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cf5e:	d009      	beq.n	800cf74 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	2200      	movs	r2, #0
 800cf64:	61da      	str	r2, [r3, #28]
 800cf66:	e005      	b.n	800cf74 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2200      	movs	r2, #0
 800cf72:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cf7a:	b2db      	uxtb	r3, r3
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d106      	bne.n	800cf8e <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2200      	movs	r2, #0
 800cf84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cf88:	6878      	ldr	r0, [r7, #4]
 800cf8a:	f7f8 ff81 	bl	8005e90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	2202      	movs	r2, #2
 800cf92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	681a      	ldr	r2, [r3, #0]
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cfa4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	68db      	ldr	r3, [r3, #12]
 800cfaa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cfae:	d902      	bls.n	800cfb6 <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	60fb      	str	r3, [r7, #12]
 800cfb4:	e002      	b.n	800cfbc <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800cfb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cfba:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	68db      	ldr	r3, [r3, #12]
 800cfc0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800cfc4:	d007      	beq.n	800cfd6 <HAL_SPI_Init+0x9a>
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	68db      	ldr	r3, [r3, #12]
 800cfca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cfce:	d002      	beq.n	800cfd6 <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	685b      	ldr	r3, [r3, #4]
 800cfda:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	689b      	ldr	r3, [r3, #8]
 800cfe2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800cfe6:	431a      	orrs	r2, r3
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	691b      	ldr	r3, [r3, #16]
 800cfec:	f003 0302 	and.w	r3, r3, #2
 800cff0:	431a      	orrs	r2, r3
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	695b      	ldr	r3, [r3, #20]
 800cff6:	f003 0301 	and.w	r3, r3, #1
 800cffa:	431a      	orrs	r2, r3
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	699b      	ldr	r3, [r3, #24]
 800d000:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d004:	431a      	orrs	r2, r3
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	69db      	ldr	r3, [r3, #28]
 800d00a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d00e:	431a      	orrs	r2, r3
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	6a1b      	ldr	r3, [r3, #32]
 800d014:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d018:	ea42 0103 	orr.w	r1, r2, r3
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d020:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	430a      	orrs	r2, r1
 800d02a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d030:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d034:	d11b      	bne.n	800d06e <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d10b      	bne.n	800d056 <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	68db      	ldr	r3, [r3, #12]
 800d042:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d046:	d903      	bls.n	800d050 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2202      	movs	r2, #2
 800d04c:	631a      	str	r2, [r3, #48]	; 0x30
 800d04e:	e002      	b.n	800d056 <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	2201      	movs	r2, #1
 800d054:	631a      	str	r2, [r3, #48]	; 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d05a:	2b02      	cmp	r3, #2
 800d05c:	d107      	bne.n	800d06e <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	681a      	ldr	r2, [r3, #0]
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d06c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	699b      	ldr	r3, [r3, #24]
 800d072:	0c1b      	lsrs	r3, r3, #16
 800d074:	f003 0204 	and.w	r2, r3, #4
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d07c:	f003 0310 	and.w	r3, r3, #16
 800d080:	431a      	orrs	r2, r3
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d086:	f003 0308 	and.w	r3, r3, #8
 800d08a:	431a      	orrs	r2, r3
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	68db      	ldr	r3, [r3, #12]
 800d090:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800d094:	ea42 0103 	orr.w	r1, r2, r3
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	430a      	orrs	r2, r1
 800d0a4:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d0aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d0ae:	d105      	bne.n	800d0bc <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	b292      	uxth	r2, r2
 800d0ba:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	69da      	ldr	r2, [r3, #28]
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d0ca:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	2201      	movs	r2, #1
 800d0d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800d0da:	2300      	movs	r3, #0
}
 800d0dc:	4618      	mov	r0, r3
 800d0de:	3710      	adds	r7, #16
 800d0e0:	46bd      	mov	sp, r7
 800d0e2:	bd80      	pop	{r7, pc}

0800d0e4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b088      	sub	sp, #32
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	60f8      	str	r0, [r7, #12]
 800d0ec:	60b9      	str	r1, [r7, #8]
 800d0ee:	603b      	str	r3, [r7, #0]
 800d0f0:	4613      	mov	r3, r2
 800d0f2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800d0fe:	2b01      	cmp	r3, #1
 800d100:	d101      	bne.n	800d106 <HAL_SPI_Transmit+0x22>
 800d102:	2302      	movs	r3, #2
 800d104:	e17a      	b.n	800d3fc <HAL_SPI_Transmit+0x318>
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	2201      	movs	r2, #1
 800d10a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d10e:	f7f9 f9ef 	bl	80064f0 <HAL_GetTick>
 800d112:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800d114:	88fb      	ldrh	r3, [r7, #6]
 800d116:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d11e:	b2db      	uxtb	r3, r3
 800d120:	2b01      	cmp	r3, #1
 800d122:	d002      	beq.n	800d12a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800d124:	2302      	movs	r3, #2
 800d126:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d128:	e15f      	b.n	800d3ea <HAL_SPI_Transmit+0x306>
  }

  if ((pData == NULL) || (Size == 0U))
 800d12a:	68bb      	ldr	r3, [r7, #8]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d002      	beq.n	800d136 <HAL_SPI_Transmit+0x52>
 800d130:	88fb      	ldrh	r3, [r7, #6]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d102      	bne.n	800d13c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800d136:	2301      	movs	r3, #1
 800d138:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d13a:	e156      	b.n	800d3ea <HAL_SPI_Transmit+0x306>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	2203      	movs	r2, #3
 800d140:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	2200      	movs	r2, #0
 800d148:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	68ba      	ldr	r2, [r7, #8]
 800d14e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800d150:	68fb      	ldr	r3, [r7, #12]
 800d152:	88fa      	ldrh	r2, [r7, #6]
 800d154:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	88fa      	ldrh	r2, [r7, #6]
 800d15a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	2200      	movs	r2, #0
 800d160:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	2200      	movs	r2, #0
 800d166:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	2200      	movs	r2, #0
 800d16e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800d172:	68fb      	ldr	r3, [r7, #12]
 800d174:	2200      	movs	r2, #0
 800d176:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	2200      	movs	r2, #0
 800d17c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	689b      	ldr	r3, [r3, #8]
 800d182:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d186:	d10f      	bne.n	800d1a8 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	681a      	ldr	r2, [r3, #0]
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d196:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	681a      	ldr	r2, [r3, #0]
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d1a6:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d1b0:	d10f      	bne.n	800d1d2 <HAL_SPI_Transmit+0xee>
  {
    SPI_RESET_CRC(hspi);
 800d1b2:	68fb      	ldr	r3, [r7, #12]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	681a      	ldr	r2, [r3, #0]
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d1c0:	601a      	str	r2, [r3, #0]
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	681a      	ldr	r2, [r3, #0]
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d1d0:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1dc:	2b40      	cmp	r3, #64	; 0x40
 800d1de:	d007      	beq.n	800d1f0 <HAL_SPI_Transmit+0x10c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	681a      	ldr	r2, [r3, #0]
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d1ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	68db      	ldr	r3, [r3, #12]
 800d1f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d1f8:	d94b      	bls.n	800d292 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d1fa:	68fb      	ldr	r3, [r7, #12]
 800d1fc:	685b      	ldr	r3, [r3, #4]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d002      	beq.n	800d208 <HAL_SPI_Transmit+0x124>
 800d202:	8afb      	ldrh	r3, [r7, #22]
 800d204:	2b01      	cmp	r3, #1
 800d206:	d13e      	bne.n	800d286 <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d20c:	881a      	ldrh	r2, [r3, #0]
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d218:	1c9a      	adds	r2, r3, #2
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d222:	b29b      	uxth	r3, r3
 800d224:	3b01      	subs	r3, #1
 800d226:	b29a      	uxth	r2, r3
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d22c:	e02b      	b.n	800d286 <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	689b      	ldr	r3, [r3, #8]
 800d234:	f003 0302 	and.w	r3, r3, #2
 800d238:	2b02      	cmp	r3, #2
 800d23a:	d112      	bne.n	800d262 <HAL_SPI_Transmit+0x17e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d240:	881a      	ldrh	r2, [r3, #0]
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d24c:	1c9a      	adds	r2, r3, #2
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d256:	b29b      	uxth	r3, r3
 800d258:	3b01      	subs	r3, #1
 800d25a:	b29a      	uxth	r2, r3
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d260:	e011      	b.n	800d286 <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d262:	f7f9 f945 	bl	80064f0 <HAL_GetTick>
 800d266:	4602      	mov	r2, r0
 800d268:	69bb      	ldr	r3, [r7, #24]
 800d26a:	1ad3      	subs	r3, r2, r3
 800d26c:	683a      	ldr	r2, [r7, #0]
 800d26e:	429a      	cmp	r2, r3
 800d270:	d803      	bhi.n	800d27a <HAL_SPI_Transmit+0x196>
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d278:	d102      	bne.n	800d280 <HAL_SPI_Transmit+0x19c>
 800d27a:	683b      	ldr	r3, [r7, #0]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d102      	bne.n	800d286 <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 800d280:	2303      	movs	r3, #3
 800d282:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d284:	e0b1      	b.n	800d3ea <HAL_SPI_Transmit+0x306>
    while (hspi->TxXferCount > 0U)
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d28a:	b29b      	uxth	r3, r3
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d1ce      	bne.n	800d22e <HAL_SPI_Transmit+0x14a>
 800d290:	e07c      	b.n	800d38c <HAL_SPI_Transmit+0x2a8>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	685b      	ldr	r3, [r3, #4]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d002      	beq.n	800d2a0 <HAL_SPI_Transmit+0x1bc>
 800d29a:	8afb      	ldrh	r3, [r7, #22]
 800d29c:	2b01      	cmp	r3, #1
 800d29e:	d170      	bne.n	800d382 <HAL_SPI_Transmit+0x29e>
    {
      if (hspi->TxXferCount > 1U)
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d2a4:	b29b      	uxth	r3, r3
 800d2a6:	2b01      	cmp	r3, #1
 800d2a8:	d912      	bls.n	800d2d0 <HAL_SPI_Transmit+0x1ec>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2ae:	881a      	ldrh	r2, [r3, #0]
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2ba:	1c9a      	adds	r2, r3, #2
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d2c4:	b29b      	uxth	r3, r3
 800d2c6:	3b02      	subs	r3, #2
 800d2c8:	b29a      	uxth	r2, r3
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d2ce:	e058      	b.n	800d382 <HAL_SPI_Transmit+0x29e>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	330c      	adds	r3, #12
 800d2da:	7812      	ldrb	r2, [r2, #0]
 800d2dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2e2:	1c5a      	adds	r2, r3, #1
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	3b01      	subs	r3, #1
 800d2f0:	b29a      	uxth	r2, r3
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800d2f6:	e044      	b.n	800d382 <HAL_SPI_Transmit+0x29e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	681b      	ldr	r3, [r3, #0]
 800d2fc:	689b      	ldr	r3, [r3, #8]
 800d2fe:	f003 0302 	and.w	r3, r3, #2
 800d302:	2b02      	cmp	r3, #2
 800d304:	d12b      	bne.n	800d35e <HAL_SPI_Transmit+0x27a>
      {
        if (hspi->TxXferCount > 1U)
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d30a:	b29b      	uxth	r3, r3
 800d30c:	2b01      	cmp	r3, #1
 800d30e:	d912      	bls.n	800d336 <HAL_SPI_Transmit+0x252>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d314:	881a      	ldrh	r2, [r3, #0]
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d320:	1c9a      	adds	r2, r3, #2
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d32a:	b29b      	uxth	r3, r3
 800d32c:	3b02      	subs	r3, #2
 800d32e:	b29a      	uxth	r2, r3
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d334:	e025      	b.n	800d382 <HAL_SPI_Transmit+0x29e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	330c      	adds	r3, #12
 800d340:	7812      	ldrb	r2, [r2, #0]
 800d342:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d348:	1c5a      	adds	r2, r3, #1
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d352:	b29b      	uxth	r3, r3
 800d354:	3b01      	subs	r3, #1
 800d356:	b29a      	uxth	r2, r3
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d35c:	e011      	b.n	800d382 <HAL_SPI_Transmit+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d35e:	f7f9 f8c7 	bl	80064f0 <HAL_GetTick>
 800d362:	4602      	mov	r2, r0
 800d364:	69bb      	ldr	r3, [r7, #24]
 800d366:	1ad3      	subs	r3, r2, r3
 800d368:	683a      	ldr	r2, [r7, #0]
 800d36a:	429a      	cmp	r2, r3
 800d36c:	d803      	bhi.n	800d376 <HAL_SPI_Transmit+0x292>
 800d36e:	683b      	ldr	r3, [r7, #0]
 800d370:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d374:	d102      	bne.n	800d37c <HAL_SPI_Transmit+0x298>
 800d376:	683b      	ldr	r3, [r7, #0]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d102      	bne.n	800d382 <HAL_SPI_Transmit+0x29e>
        {
          errorcode = HAL_TIMEOUT;
 800d37c:	2303      	movs	r3, #3
 800d37e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d380:	e033      	b.n	800d3ea <HAL_SPI_Transmit+0x306>
    while (hspi->TxXferCount > 0U)
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d386:	b29b      	uxth	r3, r3
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d1b5      	bne.n	800d2f8 <HAL_SPI_Transmit+0x214>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d390:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d394:	d107      	bne.n	800d3a6 <HAL_SPI_Transmit+0x2c2>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	681a      	ldr	r2, [r3, #0]
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d3a4:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d3a6:	69ba      	ldr	r2, [r7, #24]
 800d3a8:	6839      	ldr	r1, [r7, #0]
 800d3aa:	68f8      	ldr	r0, [r7, #12]
 800d3ac:	f000 fc18 	bl	800dbe0 <SPI_EndRxTxTransaction>
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d002      	beq.n	800d3bc <HAL_SPI_Transmit+0x2d8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	2220      	movs	r2, #32
 800d3ba:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	689b      	ldr	r3, [r3, #8]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d10a      	bne.n	800d3da <HAL_SPI_Transmit+0x2f6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	613b      	str	r3, [r7, #16]
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	68db      	ldr	r3, [r3, #12]
 800d3ce:	613b      	str	r3, [r7, #16]
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	689b      	ldr	r3, [r3, #8]
 800d3d6:	613b      	str	r3, [r7, #16]
 800d3d8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d002      	beq.n	800d3e8 <HAL_SPI_Transmit+0x304>
  {
    errorcode = HAL_ERROR;
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	77fb      	strb	r3, [r7, #31]
 800d3e6:	e000      	b.n	800d3ea <HAL_SPI_Transmit+0x306>
  }

error:
 800d3e8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	2201      	movs	r2, #1
 800d3ee:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	2200      	movs	r2, #0
 800d3f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d3fa:	7ffb      	ldrb	r3, [r7, #31]
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3720      	adds	r7, #32
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}

0800d404 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800d404:	b580      	push	{r7, lr}
 800d406:	b08e      	sub	sp, #56	; 0x38
 800d408:	af02      	add	r7, sp, #8
 800d40a:	60f8      	str	r0, [r7, #12]
 800d40c:	60b9      	str	r1, [r7, #8]
 800d40e:	607a      	str	r2, [r7, #4]
 800d410:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d412:	2301      	movs	r3, #1
 800d414:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800d416:	2300      	movs	r3, #0
 800d418:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800d422:	2b01      	cmp	r3, #1
 800d424:	d101      	bne.n	800d42a <HAL_SPI_TransmitReceive+0x26>
 800d426:	2302      	movs	r3, #2
 800d428:	e2c0      	b.n	800d9ac <HAL_SPI_TransmitReceive+0x5a8>
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	2201      	movs	r2, #1
 800d42e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d432:	f7f9 f85d 	bl	80064f0 <HAL_GetTick>
 800d436:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d43e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	685b      	ldr	r3, [r3, #4]
 800d446:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800d448:	887b      	ldrh	r3, [r7, #2]
 800d44a:	837b      	strh	r3, [r7, #26]
  initial_RxXferCount = Size;
 800d44c:	887b      	ldrh	r3, [r7, #2]
 800d44e:	833b      	strh	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	617b      	str	r3, [r7, #20]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	685b      	ldr	r3, [r3, #4]
 800d45e:	613b      	str	r3, [r7, #16]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d460:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d464:	2b01      	cmp	r3, #1
 800d466:	d00f      	beq.n	800d488 <HAL_SPI_TransmitReceive+0x84>
 800d468:	69fb      	ldr	r3, [r7, #28]
 800d46a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d46e:	d107      	bne.n	800d480 <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d103      	bne.n	800d480 <HAL_SPI_TransmitReceive+0x7c>
 800d478:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d47c:	2b04      	cmp	r3, #4
 800d47e:	d003      	beq.n	800d488 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800d480:	2302      	movs	r3, #2
 800d482:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800d486:	e287      	b.n	800d998 <HAL_SPI_TransmitReceive+0x594>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d488:	68bb      	ldr	r3, [r7, #8]
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d005      	beq.n	800d49a <HAL_SPI_TransmitReceive+0x96>
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d002      	beq.n	800d49a <HAL_SPI_TransmitReceive+0x96>
 800d494:	887b      	ldrh	r3, [r7, #2]
 800d496:	2b00      	cmp	r3, #0
 800d498:	d103      	bne.n	800d4a2 <HAL_SPI_TransmitReceive+0x9e>
  {
    errorcode = HAL_ERROR;
 800d49a:	2301      	movs	r3, #1
 800d49c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800d4a0:	e27a      	b.n	800d998 <HAL_SPI_TransmitReceive+0x594>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800d4a8:	b2db      	uxtb	r3, r3
 800d4aa:	2b04      	cmp	r3, #4
 800d4ac:	d003      	beq.n	800d4b6 <HAL_SPI_TransmitReceive+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	2205      	movs	r2, #5
 800d4b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	2200      	movs	r2, #0
 800d4ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	687a      	ldr	r2, [r7, #4]
 800d4c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	887a      	ldrh	r2, [r7, #2]
 800d4c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	887a      	ldrh	r2, [r7, #2]
 800d4ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	68ba      	ldr	r2, [r7, #8]
 800d4d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	887a      	ldrh	r2, [r7, #2]
 800d4dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	887a      	ldrh	r2, [r7, #2]
 800d4e2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	2200      	movs	r2, #0
 800d4ee:	651a      	str	r2, [r3, #80]	; 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d4f8:	d10f      	bne.n	800d51a <HAL_SPI_TransmitReceive+0x116>
  {
    SPI_RESET_CRC(hspi);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	681a      	ldr	r2, [r3, #0]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d508:	601a      	str	r2, [r3, #0]
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	681a      	ldr	r2, [r3, #0]
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d518:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	68db      	ldr	r3, [r3, #12]
 800d51e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d522:	d802      	bhi.n	800d52a <HAL_SPI_TransmitReceive+0x126>
 800d524:	8b3b      	ldrh	r3, [r7, #24]
 800d526:	2b01      	cmp	r3, #1
 800d528:	d908      	bls.n	800d53c <HAL_SPI_TransmitReceive+0x138>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	685a      	ldr	r2, [r3, #4]
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800d538:	605a      	str	r2, [r3, #4]
 800d53a:	e007      	b.n	800d54c <HAL_SPI_TransmitReceive+0x148>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	685a      	ldr	r2, [r3, #4]
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d54a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d556:	2b40      	cmp	r3, #64	; 0x40
 800d558:	d007      	beq.n	800d56a <HAL_SPI_TransmitReceive+0x166>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	681a      	ldr	r2, [r3, #0]
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d568:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	68db      	ldr	r3, [r3, #12]
 800d56e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800d572:	f240 80a4 	bls.w	800d6be <HAL_SPI_TransmitReceive+0x2ba>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	685b      	ldr	r3, [r3, #4]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d003      	beq.n	800d586 <HAL_SPI_TransmitReceive+0x182>
 800d57e:	8b7b      	ldrh	r3, [r7, #26]
 800d580:	2b01      	cmp	r3, #1
 800d582:	f040 808e 	bne.w	800d6a2 <HAL_SPI_TransmitReceive+0x29e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d58a:	881a      	ldrh	r2, [r3, #0]
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d596:	1c9a      	adds	r2, r3, #2
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5a0:	b29b      	uxth	r3, r3
 800d5a2:	3b01      	subs	r3, #1
 800d5a4:	b29a      	uxth	r2, r3
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d5aa:	e07a      	b.n	800d6a2 <HAL_SPI_TransmitReceive+0x29e>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	689b      	ldr	r3, [r3, #8]
 800d5b2:	f003 0302 	and.w	r3, r3, #2
 800d5b6:	2b02      	cmp	r3, #2
 800d5b8:	d13f      	bne.n	800d63a <HAL_SPI_TransmitReceive+0x236>
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5be:	b29b      	uxth	r3, r3
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d03a      	beq.n	800d63a <HAL_SPI_TransmitReceive+0x236>
 800d5c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5c6:	2b01      	cmp	r3, #1
 800d5c8:	d137      	bne.n	800d63a <HAL_SPI_TransmitReceive+0x236>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5ce:	881a      	ldrh	r2, [r3, #0]
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5da:	1c9a      	adds	r2, r3, #2
 800d5dc:	68fb      	ldr	r3, [r7, #12]
 800d5de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5e4:	b29b      	uxth	r3, r3
 800d5e6:	3b01      	subs	r3, #1
 800d5e8:	b29a      	uxth	r2, r3
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d5f6:	b29b      	uxth	r3, r3
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d11e      	bne.n	800d63a <HAL_SPI_TransmitReceive+0x236>
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d600:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d604:	d119      	bne.n	800d63a <HAL_SPI_TransmitReceive+0x236>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800d606:	697b      	ldr	r3, [r7, #20]
 800d608:	f003 0304 	and.w	r3, r3, #4
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d10c      	bne.n	800d62a <HAL_SPI_TransmitReceive+0x226>
 800d610:	693b      	ldr	r3, [r7, #16]
 800d612:	f003 0308 	and.w	r3, r3, #8
 800d616:	2b00      	cmp	r3, #0
 800d618:	d007      	beq.n	800d62a <HAL_SPI_TransmitReceive+0x226>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	681a      	ldr	r2, [r3, #0]
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d628:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	681a      	ldr	r2, [r3, #0]
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d638:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	689b      	ldr	r3, [r3, #8]
 800d640:	f003 0301 	and.w	r3, r3, #1
 800d644:	2b01      	cmp	r3, #1
 800d646:	d11c      	bne.n	800d682 <HAL_SPI_TransmitReceive+0x27e>
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d64e:	b29b      	uxth	r3, r3
 800d650:	2b00      	cmp	r3, #0
 800d652:	d016      	beq.n	800d682 <HAL_SPI_TransmitReceive+0x27e>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	68da      	ldr	r2, [r3, #12]
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d65e:	b292      	uxth	r2, r2
 800d660:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d666:	1c9a      	adds	r2, r3, #2
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d672:	b29b      	uxth	r3, r3
 800d674:	3b01      	subs	r3, #1
 800d676:	b29a      	uxth	r2, r3
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d67e:	2301      	movs	r3, #1
 800d680:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d682:	f7f8 ff35 	bl	80064f0 <HAL_GetTick>
 800d686:	4602      	mov	r2, r0
 800d688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d68a:	1ad3      	subs	r3, r2, r3
 800d68c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d68e:	429a      	cmp	r2, r3
 800d690:	d807      	bhi.n	800d6a2 <HAL_SPI_TransmitReceive+0x29e>
 800d692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d694:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d698:	d003      	beq.n	800d6a2 <HAL_SPI_TransmitReceive+0x29e>
      {
        errorcode = HAL_TIMEOUT;
 800d69a:	2303      	movs	r3, #3
 800d69c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800d6a0:	e17a      	b.n	800d998 <HAL_SPI_TransmitReceive+0x594>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d6a6:	b29b      	uxth	r3, r3
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	f47f af7f 	bne.w	800d5ac <HAL_SPI_TransmitReceive+0x1a8>
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d6b4:	b29b      	uxth	r3, r3
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	f47f af78 	bne.w	800d5ac <HAL_SPI_TransmitReceive+0x1a8>
 800d6bc:	e103      	b.n	800d8c6 <HAL_SPI_TransmitReceive+0x4c2>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	685b      	ldr	r3, [r3, #4]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d003      	beq.n	800d6ce <HAL_SPI_TransmitReceive+0x2ca>
 800d6c6:	8b7b      	ldrh	r3, [r7, #26]
 800d6c8:	2b01      	cmp	r3, #1
 800d6ca:	f040 80ef 	bne.w	800d8ac <HAL_SPI_TransmitReceive+0x4a8>
    {
      if (hspi->TxXferCount > 1U)
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d6d2:	b29b      	uxth	r3, r3
 800d6d4:	2b01      	cmp	r3, #1
 800d6d6:	d912      	bls.n	800d6fe <HAL_SPI_TransmitReceive+0x2fa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d6d8:	68fb      	ldr	r3, [r7, #12]
 800d6da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6dc:	881a      	ldrh	r2, [r3, #0]
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6e8:	1c9a      	adds	r2, r3, #2
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d6f2:	b29b      	uxth	r3, r3
 800d6f4:	3b02      	subs	r3, #2
 800d6f6:	b29a      	uxth	r2, r3
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d6fc:	e0d6      	b.n	800d8ac <HAL_SPI_TransmitReceive+0x4a8>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	330c      	adds	r3, #12
 800d708:	7812      	ldrb	r2, [r2, #0]
 800d70a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d710:	1c5a      	adds	r2, r3, #1
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d71a:	b29b      	uxth	r3, r3
 800d71c:	3b01      	subs	r3, #1
 800d71e:	b29a      	uxth	r2, r3
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d724:	e0c2      	b.n	800d8ac <HAL_SPI_TransmitReceive+0x4a8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	689b      	ldr	r3, [r3, #8]
 800d72c:	f003 0302 	and.w	r3, r3, #2
 800d730:	2b02      	cmp	r3, #2
 800d732:	d158      	bne.n	800d7e6 <HAL_SPI_TransmitReceive+0x3e2>
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d738:	b29b      	uxth	r3, r3
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d053      	beq.n	800d7e6 <HAL_SPI_TransmitReceive+0x3e2>
 800d73e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d740:	2b01      	cmp	r3, #1
 800d742:	d150      	bne.n	800d7e6 <HAL_SPI_TransmitReceive+0x3e2>
      {
        if (hspi->TxXferCount > 1U)
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d748:	b29b      	uxth	r3, r3
 800d74a:	2b01      	cmp	r3, #1
 800d74c:	d912      	bls.n	800d774 <HAL_SPI_TransmitReceive+0x370>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d752:	881a      	ldrh	r2, [r3, #0]
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d75e:	1c9a      	adds	r2, r3, #2
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d768:	b29b      	uxth	r3, r3
 800d76a:	3b02      	subs	r3, #2
 800d76c:	b29a      	uxth	r2, r3
 800d76e:	68fb      	ldr	r3, [r7, #12]
 800d770:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d772:	e012      	b.n	800d79a <HAL_SPI_TransmitReceive+0x396>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	330c      	adds	r3, #12
 800d77e:	7812      	ldrb	r2, [r2, #0]
 800d780:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d786:	1c5a      	adds	r2, r3, #1
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d790:	b29b      	uxth	r3, r3
 800d792:	3b01      	subs	r3, #1
 800d794:	b29a      	uxth	r2, r3
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d79a:	2300      	movs	r3, #0
 800d79c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d7a2:	b29b      	uxth	r3, r3
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d11e      	bne.n	800d7e6 <HAL_SPI_TransmitReceive+0x3e2>
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d7b0:	d119      	bne.n	800d7e6 <HAL_SPI_TransmitReceive+0x3e2>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	f003 0304 	and.w	r3, r3, #4
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d10c      	bne.n	800d7d6 <HAL_SPI_TransmitReceive+0x3d2>
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	f003 0308 	and.w	r3, r3, #8
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d007      	beq.n	800d7d6 <HAL_SPI_TransmitReceive+0x3d2>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 800d7c6:	68fb      	ldr	r3, [r7, #12]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	681a      	ldr	r2, [r3, #0]
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d7d4:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	681a      	ldr	r2, [r3, #0]
 800d7dc:	68fb      	ldr	r3, [r7, #12]
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d7e4:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	689b      	ldr	r3, [r3, #8]
 800d7ec:	f003 0301 	and.w	r3, r3, #1
 800d7f0:	2b01      	cmp	r3, #1
 800d7f2:	d148      	bne.n	800d886 <HAL_SPI_TransmitReceive+0x482>
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d7fa:	b29b      	uxth	r3, r3
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d042      	beq.n	800d886 <HAL_SPI_TransmitReceive+0x482>
      {
        if (hspi->RxXferCount > 1U)
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d806:	b29b      	uxth	r3, r3
 800d808:	2b01      	cmp	r3, #1
 800d80a:	d923      	bls.n	800d854 <HAL_SPI_TransmitReceive+0x450>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	68da      	ldr	r2, [r3, #12]
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d816:	b292      	uxth	r2, r2
 800d818:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d81e:	1c9a      	adds	r2, r3, #2
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d82a:	b29b      	uxth	r3, r3
 800d82c:	3b02      	subs	r3, #2
 800d82e:	b29a      	uxth	r2, r3
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d83c:	b29b      	uxth	r3, r3
 800d83e:	2b01      	cmp	r3, #1
 800d840:	d81f      	bhi.n	800d882 <HAL_SPI_TransmitReceive+0x47e>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	685a      	ldr	r2, [r3, #4]
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d850:	605a      	str	r2, [r3, #4]
 800d852:	e016      	b.n	800d882 <HAL_SPI_TransmitReceive+0x47e>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f103 020c 	add.w	r2, r3, #12
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d860:	7812      	ldrb	r2, [r2, #0]
 800d862:	b2d2      	uxtb	r2, r2
 800d864:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d86a:	1c5a      	adds	r2, r3, #1
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d876:	b29b      	uxth	r3, r3
 800d878:	3b01      	subs	r3, #1
 800d87a:	b29a      	uxth	r2, r3
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d882:	2301      	movs	r3, #1
 800d884:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d886:	f7f8 fe33 	bl	80064f0 <HAL_GetTick>
 800d88a:	4602      	mov	r2, r0
 800d88c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d88e:	1ad3      	subs	r3, r2, r3
 800d890:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d892:	429a      	cmp	r2, r3
 800d894:	d803      	bhi.n	800d89e <HAL_SPI_TransmitReceive+0x49a>
 800d896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d89c:	d102      	bne.n	800d8a4 <HAL_SPI_TransmitReceive+0x4a0>
 800d89e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d103      	bne.n	800d8ac <HAL_SPI_TransmitReceive+0x4a8>
      {
        errorcode = HAL_TIMEOUT;
 800d8a4:	2303      	movs	r3, #3
 800d8a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800d8aa:	e075      	b.n	800d998 <HAL_SPI_TransmitReceive+0x594>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d8b0:	b29b      	uxth	r3, r3
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	f47f af37 	bne.w	800d726 <HAL_SPI_TransmitReceive+0x322>
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800d8be:	b29b      	uxth	r3, r3
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	f47f af30 	bne.w	800d726 <HAL_SPI_TransmitReceive+0x322>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d8ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d8ce:	d13e      	bne.n	800d94e <HAL_SPI_TransmitReceive+0x54a>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800d8d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8d2:	9300      	str	r3, [sp, #0]
 800d8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8d6:	2201      	movs	r2, #1
 800d8d8:	2101      	movs	r1, #1
 800d8da:	68f8      	ldr	r0, [r7, #12]
 800d8dc:	f000 f86a 	bl	800d9b4 <SPI_WaitFlagStateUntilTimeout>
 800d8e0:	4603      	mov	r3, r0
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d009      	beq.n	800d8fa <HAL_SPI_TransmitReceive+0x4f6>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8ea:	f043 0202 	orr.w	r2, r3, #2
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	661a      	str	r2, [r3, #96]	; 0x60
      errorcode = HAL_TIMEOUT;
 800d8f2:	2303      	movs	r3, #3
 800d8f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 800d8f8:	e04e      	b.n	800d998 <HAL_SPI_TransmitReceive+0x594>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	68db      	ldr	r3, [r3, #12]
 800d8fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800d902:	d103      	bne.n	800d90c <HAL_SPI_TransmitReceive+0x508>
    {
      /* Read 16bit CRC */
      READ_REG(hspi->Instance->DR);
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	68db      	ldr	r3, [r3, #12]
 800d90a:	e020      	b.n	800d94e <HAL_SPI_TransmitReceive+0x54a>
    }
    else
    {
      /* Read 8bit CRC */
      READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	330c      	adds	r3, #12
 800d912:	781b      	ldrb	r3, [r3, #0]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d918:	2b02      	cmp	r3, #2
 800d91a:	d118      	bne.n	800d94e <HAL_SPI_TransmitReceive+0x54a>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800d91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d91e:	9300      	str	r3, [sp, #0]
 800d920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d922:	2201      	movs	r2, #1
 800d924:	2101      	movs	r1, #1
 800d926:	68f8      	ldr	r0, [r7, #12]
 800d928:	f000 f844 	bl	800d9b4 <SPI_WaitFlagStateUntilTimeout>
 800d92c:	4603      	mov	r3, r0
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d009      	beq.n	800d946 <HAL_SPI_TransmitReceive+0x542>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d936:	f043 0202 	orr.w	r2, r3, #2
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	661a      	str	r2, [r3, #96]	; 0x60
          errorcode = HAL_TIMEOUT;
 800d93e:	2303      	movs	r3, #3
 800d940:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
          goto error;
 800d944:	e028      	b.n	800d998 <HAL_SPI_TransmitReceive+0x594>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        READ_REG(*(__IO uint8_t *)&hspi->Instance->DR);
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	330c      	adds	r3, #12
 800d94c:	781b      	ldrb	r3, [r3, #0]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	689b      	ldr	r3, [r3, #8]
 800d954:	f003 0310 	and.w	r3, r3, #16
 800d958:	2b10      	cmp	r3, #16
 800d95a:	d10d      	bne.n	800d978 <HAL_SPI_TransmitReceive+0x574>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d960:	f043 0202 	orr.w	r2, r3, #2
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	661a      	str	r2, [r3, #96]	; 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800d970:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 800d972:	2301      	movs	r3, #1
 800d974:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d97a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d97c:	68f8      	ldr	r0, [r7, #12]
 800d97e:	f000 f92f 	bl	800dbe0 <SPI_EndRxTxTransaction>
 800d982:	4603      	mov	r3, r0
 800d984:	2b00      	cmp	r3, #0
 800d986:	d006      	beq.n	800d996 <HAL_SPI_TransmitReceive+0x592>
  {
    errorcode = HAL_ERROR;
 800d988:	2301      	movs	r3, #1
 800d98a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	2220      	movs	r2, #32
 800d992:	661a      	str	r2, [r3, #96]	; 0x60
 800d994:	e000      	b.n	800d998 <HAL_SPI_TransmitReceive+0x594>
  }

error :
 800d996:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	2201      	movs	r2, #1
 800d99c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800d9a8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	3730      	adds	r7, #48	; 0x30
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	bd80      	pop	{r7, pc}

0800d9b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b088      	sub	sp, #32
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	60f8      	str	r0, [r7, #12]
 800d9bc:	60b9      	str	r1, [r7, #8]
 800d9be:	603b      	str	r3, [r7, #0]
 800d9c0:	4613      	mov	r3, r2
 800d9c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d9c4:	f7f8 fd94 	bl	80064f0 <HAL_GetTick>
 800d9c8:	4602      	mov	r2, r0
 800d9ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9cc:	1a9b      	subs	r3, r3, r2
 800d9ce:	683a      	ldr	r2, [r7, #0]
 800d9d0:	4413      	add	r3, r2
 800d9d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d9d4:	f7f8 fd8c 	bl	80064f0 <HAL_GetTick>
 800d9d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d9da:	4b39      	ldr	r3, [pc, #228]	; (800dac0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	015b      	lsls	r3, r3, #5
 800d9e0:	0d1b      	lsrs	r3, r3, #20
 800d9e2:	69fa      	ldr	r2, [r7, #28]
 800d9e4:	fb02 f303 	mul.w	r3, r2, r3
 800d9e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d9ea:	e054      	b.n	800da96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9f2:	d050      	beq.n	800da96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d9f4:	f7f8 fd7c 	bl	80064f0 <HAL_GetTick>
 800d9f8:	4602      	mov	r2, r0
 800d9fa:	69bb      	ldr	r3, [r7, #24]
 800d9fc:	1ad3      	subs	r3, r2, r3
 800d9fe:	69fa      	ldr	r2, [r7, #28]
 800da00:	429a      	cmp	r2, r3
 800da02:	d902      	bls.n	800da0a <SPI_WaitFlagStateUntilTimeout+0x56>
 800da04:	69fb      	ldr	r3, [r7, #28]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d13d      	bne.n	800da86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	685a      	ldr	r2, [r3, #4]
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800da18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	685b      	ldr	r3, [r3, #4]
 800da1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800da22:	d111      	bne.n	800da48 <SPI_WaitFlagStateUntilTimeout+0x94>
 800da24:	68fb      	ldr	r3, [r7, #12]
 800da26:	689b      	ldr	r3, [r3, #8]
 800da28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800da2c:	d004      	beq.n	800da38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	689b      	ldr	r3, [r3, #8]
 800da32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800da36:	d107      	bne.n	800da48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	681a      	ldr	r2, [r3, #0]
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800da46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800da50:	d10f      	bne.n	800da72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	681a      	ldr	r2, [r3, #0]
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800da60:	601a      	str	r2, [r3, #0]
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	681a      	ldr	r2, [r3, #0]
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800da70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	2201      	movs	r2, #1
 800da76:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	2200      	movs	r2, #0
 800da7e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800da82:	2303      	movs	r3, #3
 800da84:	e017      	b.n	800dab6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800da86:	697b      	ldr	r3, [r7, #20]
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d101      	bne.n	800da90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800da8c:	2300      	movs	r3, #0
 800da8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800da90:	697b      	ldr	r3, [r7, #20]
 800da92:	3b01      	subs	r3, #1
 800da94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	689a      	ldr	r2, [r3, #8]
 800da9c:	68bb      	ldr	r3, [r7, #8]
 800da9e:	4013      	ands	r3, r2
 800daa0:	68ba      	ldr	r2, [r7, #8]
 800daa2:	429a      	cmp	r2, r3
 800daa4:	bf0c      	ite	eq
 800daa6:	2301      	moveq	r3, #1
 800daa8:	2300      	movne	r3, #0
 800daaa:	b2db      	uxtb	r3, r3
 800daac:	461a      	mov	r2, r3
 800daae:	79fb      	ldrb	r3, [r7, #7]
 800dab0:	429a      	cmp	r2, r3
 800dab2:	d19b      	bne.n	800d9ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800dab4:	2300      	movs	r3, #0
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3720      	adds	r7, #32
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}
 800dabe:	bf00      	nop
 800dac0:	20000038 	.word	0x20000038

0800dac4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800dac4:	b580      	push	{r7, lr}
 800dac6:	b088      	sub	sp, #32
 800dac8:	af00      	add	r7, sp, #0
 800daca:	60f8      	str	r0, [r7, #12]
 800dacc:	60b9      	str	r1, [r7, #8]
 800dace:	607a      	str	r2, [r7, #4]
 800dad0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800dad2:	f7f8 fd0d 	bl	80064f0 <HAL_GetTick>
 800dad6:	4602      	mov	r2, r0
 800dad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dada:	1a9b      	subs	r3, r3, r2
 800dadc:	683a      	ldr	r2, [r7, #0]
 800dade:	4413      	add	r3, r2
 800dae0:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800dae2:	f7f8 fd05 	bl	80064f0 <HAL_GetTick>
 800dae6:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800dae8:	4b3c      	ldr	r3, [pc, #240]	; (800dbdc <SPI_WaitFifoStateUntilTimeout+0x118>)
 800daea:	681a      	ldr	r2, [r3, #0]
 800daec:	4613      	mov	r3, r2
 800daee:	009b      	lsls	r3, r3, #2
 800daf0:	4413      	add	r3, r2
 800daf2:	00da      	lsls	r2, r3, #3
 800daf4:	1ad3      	subs	r3, r2, r3
 800daf6:	0d1b      	lsrs	r3, r3, #20
 800daf8:	69fa      	ldr	r2, [r7, #28]
 800dafa:	fb02 f303 	mul.w	r3, r2, r3
 800dafe:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 800db00:	e05f      	b.n	800dbc2 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800db08:	d106      	bne.n	800db18 <SPI_WaitFifoStateUntilTimeout+0x54>
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d103      	bne.n	800db18 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	330c      	adds	r3, #12
 800db16:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db1e:	d050      	beq.n	800dbc2 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800db20:	f7f8 fce6 	bl	80064f0 <HAL_GetTick>
 800db24:	4602      	mov	r2, r0
 800db26:	69bb      	ldr	r3, [r7, #24]
 800db28:	1ad3      	subs	r3, r2, r3
 800db2a:	69fa      	ldr	r2, [r7, #28]
 800db2c:	429a      	cmp	r2, r3
 800db2e:	d902      	bls.n	800db36 <SPI_WaitFifoStateUntilTimeout+0x72>
 800db30:	69fb      	ldr	r3, [r7, #28]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d13d      	bne.n	800dbb2 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	685a      	ldr	r2, [r3, #4]
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800db44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	685b      	ldr	r3, [r3, #4]
 800db4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800db4e:	d111      	bne.n	800db74 <SPI_WaitFifoStateUntilTimeout+0xb0>
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	689b      	ldr	r3, [r3, #8]
 800db54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800db58:	d004      	beq.n	800db64 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	689b      	ldr	r3, [r3, #8]
 800db5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800db62:	d107      	bne.n	800db74 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	681a      	ldr	r2, [r3, #0]
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	681b      	ldr	r3, [r3, #0]
 800db6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800db72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800db7c:	d10f      	bne.n	800db9e <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	681a      	ldr	r2, [r3, #0]
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800db8c:	601a      	str	r2, [r3, #0]
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	681a      	ldr	r2, [r3, #0]
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800db9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	2201      	movs	r2, #1
 800dba2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	2200      	movs	r2, #0
 800dbaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800dbae:	2303      	movs	r3, #3
 800dbb0:	e010      	b.n	800dbd4 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800dbb2:	697b      	ldr	r3, [r7, #20]
 800dbb4:	2b00      	cmp	r3, #0
 800dbb6:	d101      	bne.n	800dbbc <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 800dbb8:	2300      	movs	r3, #0
 800dbba:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800dbbc:	697b      	ldr	r3, [r7, #20]
 800dbbe:	3b01      	subs	r3, #1
 800dbc0:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	689a      	ldr	r2, [r3, #8]
 800dbc8:	68bb      	ldr	r3, [r7, #8]
 800dbca:	4013      	ands	r3, r2
 800dbcc:	687a      	ldr	r2, [r7, #4]
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d197      	bne.n	800db02 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800dbd2:	2300      	movs	r3, #0
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	3720      	adds	r7, #32
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	bd80      	pop	{r7, pc}
 800dbdc:	20000038 	.word	0x20000038

0800dbe0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b086      	sub	sp, #24
 800dbe4:	af02      	add	r7, sp, #8
 800dbe6:	60f8      	str	r0, [r7, #12]
 800dbe8:	60b9      	str	r1, [r7, #8]
 800dbea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	9300      	str	r3, [sp, #0]
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800dbf8:	68f8      	ldr	r0, [r7, #12]
 800dbfa:	f7ff ff63 	bl	800dac4 <SPI_WaitFifoStateUntilTimeout>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d007      	beq.n	800dc14 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dc08:	f043 0220 	orr.w	r2, r3, #32
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800dc10:	2303      	movs	r3, #3
 800dc12:	e027      	b.n	800dc64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	9300      	str	r3, [sp, #0]
 800dc18:	68bb      	ldr	r3, [r7, #8]
 800dc1a:	2200      	movs	r2, #0
 800dc1c:	2180      	movs	r1, #128	; 0x80
 800dc1e:	68f8      	ldr	r0, [r7, #12]
 800dc20:	f7ff fec8 	bl	800d9b4 <SPI_WaitFlagStateUntilTimeout>
 800dc24:	4603      	mov	r3, r0
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d007      	beq.n	800dc3a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dc2e:	f043 0220 	orr.w	r2, r3, #32
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800dc36:	2303      	movs	r3, #3
 800dc38:	e014      	b.n	800dc64 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	9300      	str	r3, [sp, #0]
 800dc3e:	68bb      	ldr	r3, [r7, #8]
 800dc40:	2200      	movs	r2, #0
 800dc42:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800dc46:	68f8      	ldr	r0, [r7, #12]
 800dc48:	f7ff ff3c 	bl	800dac4 <SPI_WaitFifoStateUntilTimeout>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d007      	beq.n	800dc62 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dc56:	f043 0220 	orr.w	r2, r3, #32
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800dc5e:	2303      	movs	r3, #3
 800dc60:	e000      	b.n	800dc64 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800dc62:	2300      	movs	r3, #0
}
 800dc64:	4618      	mov	r0, r3
 800dc66:	3710      	adds	r7, #16
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	bd80      	pop	{r7, pc}

0800dc6c <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 800dc6c:	b480      	push	{r7}
 800dc6e:	b083      	sub	sp, #12
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800dc74:	4b06      	ldr	r3, [pc, #24]	; (800dc90 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800dc76:	689b      	ldr	r3, [r3, #8]
 800dc78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800dc7c:	4904      	ldr	r1, [pc, #16]	; (800dc90 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	4313      	orrs	r3, r2
 800dc82:	608b      	str	r3, [r1, #8]
}
 800dc84:	bf00      	nop
 800dc86:	370c      	adds	r7, #12
 800dc88:	46bd      	mov	sp, r7
 800dc8a:	bc80      	pop	{r7}
 800dc8c:	4770      	bx	lr
 800dc8e:	bf00      	nop
 800dc90:	58000400 	.word	0x58000400

0800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 800dc94:	b480      	push	{r7}
 800dc96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800dc98:	4b05      	ldr	r3, [pc, #20]	; (800dcb0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800dc9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc9e:	4a04      	ldr	r2, [pc, #16]	; (800dcb0 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800dca0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dca4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800dca8:	bf00      	nop
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bc80      	pop	{r7}
 800dcae:	4770      	bx	lr
 800dcb0:	58000400 	.word	0x58000400

0800dcb4 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800dcb8:	4b05      	ldr	r3, [pc, #20]	; (800dcd0 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800dcba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dcbe:	4a04      	ldr	r2, [pc, #16]	; (800dcd0 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800dcc0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800dcc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800dcc8:	bf00      	nop
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bc80      	pop	{r7}
 800dcce:	4770      	bx	lr
 800dcd0:	58000400 	.word	0x58000400

0800dcd4 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800dcd8:	4b03      	ldr	r3, [pc, #12]	; (800dce8 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800dcda:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800dcde:	619a      	str	r2, [r3, #24]
}
 800dce0:	bf00      	nop
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bc80      	pop	{r7}
 800dce6:	4770      	bx	lr
 800dce8:	58000400 	.word	0x58000400

0800dcec <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 800dcec:	b480      	push	{r7}
 800dcee:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800dcf0:	4b06      	ldr	r3, [pc, #24]	; (800dd0c <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800dcf2:	695b      	ldr	r3, [r3, #20]
 800dcf4:	f003 0302 	and.w	r3, r3, #2
 800dcf8:	2b02      	cmp	r3, #2
 800dcfa:	d101      	bne.n	800dd00 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	e000      	b.n	800dd02 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800dd00:	2300      	movs	r3, #0
}
 800dd02:	4618      	mov	r0, r3
 800dd04:	46bd      	mov	sp, r7
 800dd06:	bc80      	pop	{r7}
 800dd08:	4770      	bx	lr
 800dd0a:	bf00      	nop
 800dd0c:	58000400 	.word	0x58000400

0800dd10 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 800dd10:	b480      	push	{r7}
 800dd12:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800dd14:	4b06      	ldr	r3, [pc, #24]	; (800dd30 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800dd16:	695b      	ldr	r3, [r3, #20]
 800dd18:	f003 0304 	and.w	r3, r3, #4
 800dd1c:	2b04      	cmp	r3, #4
 800dd1e:	d101      	bne.n	800dd24 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800dd20:	2301      	movs	r3, #1
 800dd22:	e000      	b.n	800dd26 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800dd24:	2300      	movs	r3, #0
}
 800dd26:	4618      	mov	r0, r3
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bc80      	pop	{r7}
 800dd2c:	4770      	bx	lr
 800dd2e:	bf00      	nop
 800dd30:	58000400 	.word	0x58000400

0800dd34 <LL_RCC_RF_DisableReset>:
{
 800dd34:	b480      	push	{r7}
 800dd36:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800dd38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800dd3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800dd40:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800dd44:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800dd48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800dd4c:	bf00      	nop
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bc80      	pop	{r7}
 800dd52:	4770      	bx	lr

0800dd54 <LL_RCC_IsRFUnderReset>:
{
 800dd54:	b480      	push	{r7}
 800dd56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800dd58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800dd5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800dd60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dd64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dd68:	d101      	bne.n	800dd6e <LL_RCC_IsRFUnderReset+0x1a>
 800dd6a:	2301      	movs	r3, #1
 800dd6c:	e000      	b.n	800dd70 <LL_RCC_IsRFUnderReset+0x1c>
 800dd6e:	2300      	movs	r3, #0
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bc80      	pop	{r7}
 800dd76:	4770      	bx	lr

0800dd78 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 800dd78:	b480      	push	{r7}
 800dd7a:	b083      	sub	sp, #12
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800dd80:	4b06      	ldr	r3, [pc, #24]	; (800dd9c <LL_EXTI_EnableIT_32_63+0x24>)
 800dd82:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800dd86:	4905      	ldr	r1, [pc, #20]	; (800dd9c <LL_EXTI_EnableIT_32_63+0x24>)
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	4313      	orrs	r3, r2
 800dd8c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800dd90:	bf00      	nop
 800dd92:	370c      	adds	r7, #12
 800dd94:	46bd      	mov	sp, r7
 800dd96:	bc80      	pop	{r7}
 800dd98:	4770      	bx	lr
 800dd9a:	bf00      	nop
 800dd9c:	58000800 	.word	0x58000800

0800dda0 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b084      	sub	sp, #16
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d103      	bne.n	800ddb6 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800ddae:	2301      	movs	r3, #1
 800ddb0:	73fb      	strb	r3, [r7, #15]
    return status;
 800ddb2:	7bfb      	ldrb	r3, [r7, #15]
 800ddb4:	e04b      	b.n	800de4e <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	799b      	ldrb	r3, [r3, #6]
 800ddbe:	b2db      	uxtb	r3, r3
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d105      	bne.n	800ddd0 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800ddca:	6878      	ldr	r0, [r7, #4]
 800ddcc:	f7f8 f96a 	bl	80060a4 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2202      	movs	r2, #2
 800ddd4:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800ddd6:	f7ff ffad 	bl	800dd34 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800ddda:	4b1f      	ldr	r3, [pc, #124]	; (800de58 <HAL_SUBGHZ_Init+0xb8>)
 800dddc:	681a      	ldr	r2, [r3, #0]
 800ddde:	4613      	mov	r3, r2
 800dde0:	00db      	lsls	r3, r3, #3
 800dde2:	1a9b      	subs	r3, r3, r2
 800dde4:	009b      	lsls	r3, r3, #2
 800dde6:	0cdb      	lsrs	r3, r3, #19
 800dde8:	2264      	movs	r2, #100	; 0x64
 800ddea:	fb02 f303 	mul.w	r3, r2, r3
 800ddee:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d105      	bne.n	800de02 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 800ddf6:	2301      	movs	r3, #1
 800ddf8:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	609a      	str	r2, [r3, #8]
      break;
 800de00:	e007      	b.n	800de12 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	3b01      	subs	r3, #1
 800de06:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 800de08:	f7ff ffa4 	bl	800dd54 <LL_RCC_IsRFUnderReset>
 800de0c:	4603      	mov	r3, r0
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d1ee      	bne.n	800ddf0 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 800de12:	f7ff ff3f 	bl	800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800de16:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800de1a:	f7ff ffad 	bl	800dd78 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800de1e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800de22:	f7ff ff23 	bl	800dc6c <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800de26:	f7ff ff55 	bl	800dcd4 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800de2a:	7bfb      	ldrb	r3, [r7, #15]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d10a      	bne.n	800de46 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	4618      	mov	r0, r3
 800de36:	f000 faad 	bl	800e394 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	2201      	movs	r2, #1
 800de3e:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	2200      	movs	r2, #0
 800de44:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	2201      	movs	r2, #1
 800de4a:	719a      	strb	r2, [r3, #6]

  return status;
 800de4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800de4e:	4618      	mov	r0, r3
 800de50:	3710      	adds	r7, #16
 800de52:	46bd      	mov	sp, r7
 800de54:	bd80      	pop	{r7, pc}
 800de56:	bf00      	nop
 800de58:	20000038 	.word	0x20000038

0800de5c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b086      	sub	sp, #24
 800de60:	af00      	add	r7, sp, #0
 800de62:	60f8      	str	r0, [r7, #12]
 800de64:	607a      	str	r2, [r7, #4]
 800de66:	461a      	mov	r2, r3
 800de68:	460b      	mov	r3, r1
 800de6a:	817b      	strh	r3, [r7, #10]
 800de6c:	4613      	mov	r3, r2
 800de6e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	799b      	ldrb	r3, [r3, #6]
 800de74:	b2db      	uxtb	r3, r3
 800de76:	2b01      	cmp	r3, #1
 800de78:	d14a      	bne.n	800df10 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	795b      	ldrb	r3, [r3, #5]
 800de7e:	2b01      	cmp	r3, #1
 800de80:	d101      	bne.n	800de86 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800de82:	2302      	movs	r3, #2
 800de84:	e045      	b.n	800df12 <HAL_SUBGHZ_WriteRegisters+0xb6>
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	2201      	movs	r2, #1
 800de8a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	2202      	movs	r2, #2
 800de90:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800de92:	68f8      	ldr	r0, [r7, #12]
 800de94:	f000 fb4c 	bl	800e530 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800de98:	f7ff ff0c 	bl	800dcb4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800de9c:	210d      	movs	r1, #13
 800de9e:	68f8      	ldr	r0, [r7, #12]
 800dea0:	f000 fa98 	bl	800e3d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800dea4:	897b      	ldrh	r3, [r7, #10]
 800dea6:	0a1b      	lsrs	r3, r3, #8
 800dea8:	b29b      	uxth	r3, r3
 800deaa:	b2db      	uxtb	r3, r3
 800deac:	4619      	mov	r1, r3
 800deae:	68f8      	ldr	r0, [r7, #12]
 800deb0:	f000 fa90 	bl	800e3d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800deb4:	897b      	ldrh	r3, [r7, #10]
 800deb6:	b2db      	uxtb	r3, r3
 800deb8:	4619      	mov	r1, r3
 800deba:	68f8      	ldr	r0, [r7, #12]
 800debc:	f000 fa8a 	bl	800e3d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800dec0:	2300      	movs	r3, #0
 800dec2:	82bb      	strh	r3, [r7, #20]
 800dec4:	e00a      	b.n	800dedc <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800dec6:	8abb      	ldrh	r3, [r7, #20]
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	4413      	add	r3, r2
 800decc:	781b      	ldrb	r3, [r3, #0]
 800dece:	4619      	mov	r1, r3
 800ded0:	68f8      	ldr	r0, [r7, #12]
 800ded2:	f000 fa7f 	bl	800e3d4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800ded6:	8abb      	ldrh	r3, [r7, #20]
 800ded8:	3301      	adds	r3, #1
 800deda:	82bb      	strh	r3, [r7, #20]
 800dedc:	8aba      	ldrh	r2, [r7, #20]
 800dede:	893b      	ldrh	r3, [r7, #8]
 800dee0:	429a      	cmp	r2, r3
 800dee2:	d3f0      	bcc.n	800dec6 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800dee4:	f7ff fed6 	bl	800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800dee8:	68f8      	ldr	r0, [r7, #12]
 800deea:	f000 fb39 	bl	800e560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	689b      	ldr	r3, [r3, #8]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d002      	beq.n	800defc <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800def6:	2301      	movs	r3, #1
 800def8:	75fb      	strb	r3, [r7, #23]
 800defa:	e001      	b.n	800df00 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800defc:	2300      	movs	r3, #0
 800defe:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	2201      	movs	r2, #1
 800df04:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	2200      	movs	r2, #0
 800df0a:	715a      	strb	r2, [r3, #5]

    return status;
 800df0c:	7dfb      	ldrb	r3, [r7, #23]
 800df0e:	e000      	b.n	800df12 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800df10:	2302      	movs	r3, #2
  }
}
 800df12:	4618      	mov	r0, r3
 800df14:	3718      	adds	r7, #24
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}

0800df1a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800df1a:	b580      	push	{r7, lr}
 800df1c:	b088      	sub	sp, #32
 800df1e:	af00      	add	r7, sp, #0
 800df20:	60f8      	str	r0, [r7, #12]
 800df22:	607a      	str	r2, [r7, #4]
 800df24:	461a      	mov	r2, r3
 800df26:	460b      	mov	r3, r1
 800df28:	817b      	strh	r3, [r7, #10]
 800df2a:	4613      	mov	r3, r2
 800df2c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	799b      	ldrb	r3, [r3, #6]
 800df36:	b2db      	uxtb	r3, r3
 800df38:	2b01      	cmp	r3, #1
 800df3a:	d14a      	bne.n	800dfd2 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	795b      	ldrb	r3, [r3, #5]
 800df40:	2b01      	cmp	r3, #1
 800df42:	d101      	bne.n	800df48 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800df44:	2302      	movs	r3, #2
 800df46:	e045      	b.n	800dfd4 <HAL_SUBGHZ_ReadRegisters+0xba>
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	2201      	movs	r2, #1
 800df4c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800df4e:	68f8      	ldr	r0, [r7, #12]
 800df50:	f000 faee 	bl	800e530 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800df54:	f7ff feae 	bl	800dcb4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800df58:	211d      	movs	r1, #29
 800df5a:	68f8      	ldr	r0, [r7, #12]
 800df5c:	f000 fa3a 	bl	800e3d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800df60:	897b      	ldrh	r3, [r7, #10]
 800df62:	0a1b      	lsrs	r3, r3, #8
 800df64:	b29b      	uxth	r3, r3
 800df66:	b2db      	uxtb	r3, r3
 800df68:	4619      	mov	r1, r3
 800df6a:	68f8      	ldr	r0, [r7, #12]
 800df6c:	f000 fa32 	bl	800e3d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800df70:	897b      	ldrh	r3, [r7, #10]
 800df72:	b2db      	uxtb	r3, r3
 800df74:	4619      	mov	r1, r3
 800df76:	68f8      	ldr	r0, [r7, #12]
 800df78:	f000 fa2c 	bl	800e3d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800df7c:	2100      	movs	r1, #0
 800df7e:	68f8      	ldr	r0, [r7, #12]
 800df80:	f000 fa28 	bl	800e3d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800df84:	2300      	movs	r3, #0
 800df86:	82fb      	strh	r3, [r7, #22]
 800df88:	e009      	b.n	800df9e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800df8a:	69b9      	ldr	r1, [r7, #24]
 800df8c:	68f8      	ldr	r0, [r7, #12]
 800df8e:	f000 fa77 	bl	800e480 <SUBGHZSPI_Receive>
      pData++;
 800df92:	69bb      	ldr	r3, [r7, #24]
 800df94:	3301      	adds	r3, #1
 800df96:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800df98:	8afb      	ldrh	r3, [r7, #22]
 800df9a:	3301      	adds	r3, #1
 800df9c:	82fb      	strh	r3, [r7, #22]
 800df9e:	8afa      	ldrh	r2, [r7, #22]
 800dfa0:	893b      	ldrh	r3, [r7, #8]
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	d3f1      	bcc.n	800df8a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800dfa6:	f7ff fe75 	bl	800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800dfaa:	68f8      	ldr	r0, [r7, #12]
 800dfac:	f000 fad8 	bl	800e560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800dfb0:	68fb      	ldr	r3, [r7, #12]
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d002      	beq.n	800dfbe <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800dfb8:	2301      	movs	r3, #1
 800dfba:	77fb      	strb	r3, [r7, #31]
 800dfbc:	e001      	b.n	800dfc2 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	2201      	movs	r2, #1
 800dfc6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	2200      	movs	r2, #0
 800dfcc:	715a      	strb	r2, [r3, #5]

    return status;
 800dfce:	7ffb      	ldrb	r3, [r7, #31]
 800dfd0:	e000      	b.n	800dfd4 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800dfd2:	2302      	movs	r3, #2
  }
}
 800dfd4:	4618      	mov	r0, r3
 800dfd6:	3720      	adds	r7, #32
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b086      	sub	sp, #24
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	60f8      	str	r0, [r7, #12]
 800dfe4:	607a      	str	r2, [r7, #4]
 800dfe6:	461a      	mov	r2, r3
 800dfe8:	460b      	mov	r3, r1
 800dfea:	72fb      	strb	r3, [r7, #11]
 800dfec:	4613      	mov	r3, r2
 800dfee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	799b      	ldrb	r3, [r3, #6]
 800dff4:	b2db      	uxtb	r3, r3
 800dff6:	2b01      	cmp	r3, #1
 800dff8:	d14a      	bne.n	800e090 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	795b      	ldrb	r3, [r3, #5]
 800dffe:	2b01      	cmp	r3, #1
 800e000:	d101      	bne.n	800e006 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800e002:	2302      	movs	r3, #2
 800e004:	e045      	b.n	800e092 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	2201      	movs	r2, #1
 800e00a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800e00c:	68f8      	ldr	r0, [r7, #12]
 800e00e:	f000 fa8f 	bl	800e530 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800e012:	7afb      	ldrb	r3, [r7, #11]
 800e014:	2b84      	cmp	r3, #132	; 0x84
 800e016:	d002      	beq.n	800e01e <HAL_SUBGHZ_ExecSetCmd+0x42>
 800e018:	7afb      	ldrb	r3, [r7, #11]
 800e01a:	2b94      	cmp	r3, #148	; 0x94
 800e01c:	d103      	bne.n	800e026 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	2201      	movs	r2, #1
 800e022:	711a      	strb	r2, [r3, #4]
 800e024:	e002      	b.n	800e02c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	2200      	movs	r2, #0
 800e02a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800e02c:	f7ff fe42 	bl	800dcb4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800e030:	7afb      	ldrb	r3, [r7, #11]
 800e032:	4619      	mov	r1, r3
 800e034:	68f8      	ldr	r0, [r7, #12]
 800e036:	f000 f9cd 	bl	800e3d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800e03a:	2300      	movs	r3, #0
 800e03c:	82bb      	strh	r3, [r7, #20]
 800e03e:	e00a      	b.n	800e056 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800e040:	8abb      	ldrh	r3, [r7, #20]
 800e042:	687a      	ldr	r2, [r7, #4]
 800e044:	4413      	add	r3, r2
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	4619      	mov	r1, r3
 800e04a:	68f8      	ldr	r0, [r7, #12]
 800e04c:	f000 f9c2 	bl	800e3d4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800e050:	8abb      	ldrh	r3, [r7, #20]
 800e052:	3301      	adds	r3, #1
 800e054:	82bb      	strh	r3, [r7, #20]
 800e056:	8aba      	ldrh	r2, [r7, #20]
 800e058:	893b      	ldrh	r3, [r7, #8]
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d3f0      	bcc.n	800e040 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800e05e:	f7ff fe19 	bl	800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800e062:	7afb      	ldrb	r3, [r7, #11]
 800e064:	2b84      	cmp	r3, #132	; 0x84
 800e066:	d002      	beq.n	800e06e <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800e068:	68f8      	ldr	r0, [r7, #12]
 800e06a:	f000 fa79 	bl	800e560 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	689b      	ldr	r3, [r3, #8]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d002      	beq.n	800e07c <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800e076:	2301      	movs	r3, #1
 800e078:	75fb      	strb	r3, [r7, #23]
 800e07a:	e001      	b.n	800e080 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800e07c:	2300      	movs	r3, #0
 800e07e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	2201      	movs	r2, #1
 800e084:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	2200      	movs	r2, #0
 800e08a:	715a      	strb	r2, [r3, #5]

    return status;
 800e08c:	7dfb      	ldrb	r3, [r7, #23]
 800e08e:	e000      	b.n	800e092 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800e090:	2302      	movs	r3, #2
  }
}
 800e092:	4618      	mov	r0, r3
 800e094:	3718      	adds	r7, #24
 800e096:	46bd      	mov	sp, r7
 800e098:	bd80      	pop	{r7, pc}

0800e09a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800e09a:	b580      	push	{r7, lr}
 800e09c:	b088      	sub	sp, #32
 800e09e:	af00      	add	r7, sp, #0
 800e0a0:	60f8      	str	r0, [r7, #12]
 800e0a2:	607a      	str	r2, [r7, #4]
 800e0a4:	461a      	mov	r2, r3
 800e0a6:	460b      	mov	r3, r1
 800e0a8:	72fb      	strb	r3, [r7, #11]
 800e0aa:	4613      	mov	r3, r2
 800e0ac:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	799b      	ldrb	r3, [r3, #6]
 800e0b6:	b2db      	uxtb	r3, r3
 800e0b8:	2b01      	cmp	r3, #1
 800e0ba:	d13d      	bne.n	800e138 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	795b      	ldrb	r3, [r3, #5]
 800e0c0:	2b01      	cmp	r3, #1
 800e0c2:	d101      	bne.n	800e0c8 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800e0c4:	2302      	movs	r3, #2
 800e0c6:	e038      	b.n	800e13a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	2201      	movs	r2, #1
 800e0cc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800e0ce:	68f8      	ldr	r0, [r7, #12]
 800e0d0:	f000 fa2e 	bl	800e530 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800e0d4:	f7ff fdee 	bl	800dcb4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800e0d8:	7afb      	ldrb	r3, [r7, #11]
 800e0da:	4619      	mov	r1, r3
 800e0dc:	68f8      	ldr	r0, [r7, #12]
 800e0de:	f000 f979 	bl	800e3d4 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800e0e2:	2100      	movs	r1, #0
 800e0e4:	68f8      	ldr	r0, [r7, #12]
 800e0e6:	f000 f975 	bl	800e3d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	82fb      	strh	r3, [r7, #22]
 800e0ee:	e009      	b.n	800e104 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800e0f0:	69b9      	ldr	r1, [r7, #24]
 800e0f2:	68f8      	ldr	r0, [r7, #12]
 800e0f4:	f000 f9c4 	bl	800e480 <SUBGHZSPI_Receive>
      pData++;
 800e0f8:	69bb      	ldr	r3, [r7, #24]
 800e0fa:	3301      	adds	r3, #1
 800e0fc:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800e0fe:	8afb      	ldrh	r3, [r7, #22]
 800e100:	3301      	adds	r3, #1
 800e102:	82fb      	strh	r3, [r7, #22]
 800e104:	8afa      	ldrh	r2, [r7, #22]
 800e106:	893b      	ldrh	r3, [r7, #8]
 800e108:	429a      	cmp	r2, r3
 800e10a:	d3f1      	bcc.n	800e0f0 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800e10c:	f7ff fdc2 	bl	800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800e110:	68f8      	ldr	r0, [r7, #12]
 800e112:	f000 fa25 	bl	800e560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	689b      	ldr	r3, [r3, #8]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d002      	beq.n	800e124 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800e11e:	2301      	movs	r3, #1
 800e120:	77fb      	strb	r3, [r7, #31]
 800e122:	e001      	b.n	800e128 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800e124:	2300      	movs	r3, #0
 800e126:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	2201      	movs	r2, #1
 800e12c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	2200      	movs	r2, #0
 800e132:	715a      	strb	r2, [r3, #5]

    return status;
 800e134:	7ffb      	ldrb	r3, [r7, #31]
 800e136:	e000      	b.n	800e13a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800e138:	2302      	movs	r3, #2
  }
}
 800e13a:	4618      	mov	r0, r3
 800e13c:	3720      	adds	r7, #32
 800e13e:	46bd      	mov	sp, r7
 800e140:	bd80      	pop	{r7, pc}

0800e142 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800e142:	b580      	push	{r7, lr}
 800e144:	b086      	sub	sp, #24
 800e146:	af00      	add	r7, sp, #0
 800e148:	60f8      	str	r0, [r7, #12]
 800e14a:	607a      	str	r2, [r7, #4]
 800e14c:	461a      	mov	r2, r3
 800e14e:	460b      	mov	r3, r1
 800e150:	72fb      	strb	r3, [r7, #11]
 800e152:	4613      	mov	r3, r2
 800e154:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	799b      	ldrb	r3, [r3, #6]
 800e15a:	b2db      	uxtb	r3, r3
 800e15c:	2b01      	cmp	r3, #1
 800e15e:	d13e      	bne.n	800e1de <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	795b      	ldrb	r3, [r3, #5]
 800e164:	2b01      	cmp	r3, #1
 800e166:	d101      	bne.n	800e16c <HAL_SUBGHZ_WriteBuffer+0x2a>
 800e168:	2302      	movs	r3, #2
 800e16a:	e039      	b.n	800e1e0 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	2201      	movs	r2, #1
 800e170:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800e172:	68f8      	ldr	r0, [r7, #12]
 800e174:	f000 f9dc 	bl	800e530 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800e178:	f7ff fd9c 	bl	800dcb4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800e17c:	210e      	movs	r1, #14
 800e17e:	68f8      	ldr	r0, [r7, #12]
 800e180:	f000 f928 	bl	800e3d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800e184:	7afb      	ldrb	r3, [r7, #11]
 800e186:	4619      	mov	r1, r3
 800e188:	68f8      	ldr	r0, [r7, #12]
 800e18a:	f000 f923 	bl	800e3d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800e18e:	2300      	movs	r3, #0
 800e190:	82bb      	strh	r3, [r7, #20]
 800e192:	e00a      	b.n	800e1aa <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800e194:	8abb      	ldrh	r3, [r7, #20]
 800e196:	687a      	ldr	r2, [r7, #4]
 800e198:	4413      	add	r3, r2
 800e19a:	781b      	ldrb	r3, [r3, #0]
 800e19c:	4619      	mov	r1, r3
 800e19e:	68f8      	ldr	r0, [r7, #12]
 800e1a0:	f000 f918 	bl	800e3d4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800e1a4:	8abb      	ldrh	r3, [r7, #20]
 800e1a6:	3301      	adds	r3, #1
 800e1a8:	82bb      	strh	r3, [r7, #20]
 800e1aa:	8aba      	ldrh	r2, [r7, #20]
 800e1ac:	893b      	ldrh	r3, [r7, #8]
 800e1ae:	429a      	cmp	r2, r3
 800e1b0:	d3f0      	bcc.n	800e194 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800e1b2:	f7ff fd6f 	bl	800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800e1b6:	68f8      	ldr	r0, [r7, #12]
 800e1b8:	f000 f9d2 	bl	800e560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800e1bc:	68fb      	ldr	r3, [r7, #12]
 800e1be:	689b      	ldr	r3, [r3, #8]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d002      	beq.n	800e1ca <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	75fb      	strb	r3, [r7, #23]
 800e1c8:	e001      	b.n	800e1ce <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	2201      	movs	r2, #1
 800e1d2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	715a      	strb	r2, [r3, #5]

    return status;
 800e1da:	7dfb      	ldrb	r3, [r7, #23]
 800e1dc:	e000      	b.n	800e1e0 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800e1de:	2302      	movs	r3, #2
  }
}
 800e1e0:	4618      	mov	r0, r3
 800e1e2:	3718      	adds	r7, #24
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	bd80      	pop	{r7, pc}

0800e1e8 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800e1e8:	b580      	push	{r7, lr}
 800e1ea:	b088      	sub	sp, #32
 800e1ec:	af00      	add	r7, sp, #0
 800e1ee:	60f8      	str	r0, [r7, #12]
 800e1f0:	607a      	str	r2, [r7, #4]
 800e1f2:	461a      	mov	r2, r3
 800e1f4:	460b      	mov	r3, r1
 800e1f6:	72fb      	strb	r3, [r7, #11]
 800e1f8:	4613      	mov	r3, r2
 800e1fa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	799b      	ldrb	r3, [r3, #6]
 800e204:	b2db      	uxtb	r3, r3
 800e206:	2b01      	cmp	r3, #1
 800e208:	d141      	bne.n	800e28e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	795b      	ldrb	r3, [r3, #5]
 800e20e:	2b01      	cmp	r3, #1
 800e210:	d101      	bne.n	800e216 <HAL_SUBGHZ_ReadBuffer+0x2e>
 800e212:	2302      	movs	r3, #2
 800e214:	e03c      	b.n	800e290 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	2201      	movs	r2, #1
 800e21a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800e21c:	68f8      	ldr	r0, [r7, #12]
 800e21e:	f000 f987 	bl	800e530 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800e222:	f7ff fd47 	bl	800dcb4 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800e226:	211e      	movs	r1, #30
 800e228:	68f8      	ldr	r0, [r7, #12]
 800e22a:	f000 f8d3 	bl	800e3d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800e22e:	7afb      	ldrb	r3, [r7, #11]
 800e230:	4619      	mov	r1, r3
 800e232:	68f8      	ldr	r0, [r7, #12]
 800e234:	f000 f8ce 	bl	800e3d4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800e238:	2100      	movs	r1, #0
 800e23a:	68f8      	ldr	r0, [r7, #12]
 800e23c:	f000 f8ca 	bl	800e3d4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800e240:	2300      	movs	r3, #0
 800e242:	82fb      	strh	r3, [r7, #22]
 800e244:	e009      	b.n	800e25a <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800e246:	69b9      	ldr	r1, [r7, #24]
 800e248:	68f8      	ldr	r0, [r7, #12]
 800e24a:	f000 f919 	bl	800e480 <SUBGHZSPI_Receive>
      pData++;
 800e24e:	69bb      	ldr	r3, [r7, #24]
 800e250:	3301      	adds	r3, #1
 800e252:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800e254:	8afb      	ldrh	r3, [r7, #22]
 800e256:	3301      	adds	r3, #1
 800e258:	82fb      	strh	r3, [r7, #22]
 800e25a:	8afa      	ldrh	r2, [r7, #22]
 800e25c:	893b      	ldrh	r3, [r7, #8]
 800e25e:	429a      	cmp	r2, r3
 800e260:	d3f1      	bcc.n	800e246 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800e262:	f7ff fd17 	bl	800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800e266:	68f8      	ldr	r0, [r7, #12]
 800e268:	f000 f97a 	bl	800e560 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	689b      	ldr	r3, [r3, #8]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d002      	beq.n	800e27a <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800e274:	2301      	movs	r3, #1
 800e276:	77fb      	strb	r3, [r7, #31]
 800e278:	e001      	b.n	800e27e <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800e27a:	2300      	movs	r3, #0
 800e27c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	2201      	movs	r2, #1
 800e282:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	2200      	movs	r2, #0
 800e288:	715a      	strb	r2, [r3, #5]

    return status;
 800e28a:	7ffb      	ldrb	r3, [r7, #31]
 800e28c:	e000      	b.n	800e290 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800e28e:	2302      	movs	r3, #2
  }
}
 800e290:	4618      	mov	r0, r3
 800e292:	3720      	adds	r7, #32
 800e294:	46bd      	mov	sp, r7
 800e296:	bd80      	pop	{r7, pc}

0800e298 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b084      	sub	sp, #16
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 800e2a4:	f107 020c 	add.w	r2, r7, #12
 800e2a8:	2302      	movs	r3, #2
 800e2aa:	2112      	movs	r1, #18
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f7ff fef4 	bl	800e09a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 800e2b2:	7b3b      	ldrb	r3, [r7, #12]
 800e2b4:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 800e2b6:	89fb      	ldrh	r3, [r7, #14]
 800e2b8:	021b      	lsls	r3, r3, #8
 800e2ba:	b21a      	sxth	r2, r3
 800e2bc:	7b7b      	ldrb	r3, [r7, #13]
 800e2be:	b21b      	sxth	r3, r3
 800e2c0:	4313      	orrs	r3, r2
 800e2c2:	b21b      	sxth	r3, r3
 800e2c4:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800e2c6:	89fb      	ldrh	r3, [r7, #14]
 800e2c8:	f003 0301 	and.w	r3, r3, #1
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d002      	beq.n	800e2d6 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f016 f8a9 	bl	8024428 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800e2d6:	89fb      	ldrh	r3, [r7, #14]
 800e2d8:	085b      	lsrs	r3, r3, #1
 800e2da:	f003 0301 	and.w	r3, r3, #1
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d002      	beq.n	800e2e8 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f016 f8ae 	bl	8024444 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800e2e8:	89fb      	ldrh	r3, [r7, #14]
 800e2ea:	089b      	lsrs	r3, r3, #2
 800e2ec:	f003 0301 	and.w	r3, r3, #1
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d002      	beq.n	800e2fa <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800e2f4:	6878      	ldr	r0, [r7, #4]
 800e2f6:	f016 f8fd 	bl	80244f4 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800e2fa:	89fb      	ldrh	r3, [r7, #14]
 800e2fc:	08db      	lsrs	r3, r3, #3
 800e2fe:	f003 0301 	and.w	r3, r3, #1
 800e302:	2b00      	cmp	r3, #0
 800e304:	d002      	beq.n	800e30c <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f016 f902 	bl	8024510 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800e30c:	89fb      	ldrh	r3, [r7, #14]
 800e30e:	091b      	lsrs	r3, r3, #4
 800e310:	f003 0301 	and.w	r3, r3, #1
 800e314:	2b00      	cmp	r3, #0
 800e316:	d002      	beq.n	800e31e <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800e318:	6878      	ldr	r0, [r7, #4]
 800e31a:	f016 f907 	bl	802452c <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800e31e:	89fb      	ldrh	r3, [r7, #14]
 800e320:	095b      	lsrs	r3, r3, #5
 800e322:	f003 0301 	and.w	r3, r3, #1
 800e326:	2b00      	cmp	r3, #0
 800e328:	d002      	beq.n	800e330 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800e32a:	6878      	ldr	r0, [r7, #4]
 800e32c:	f016 f8d4 	bl	80244d8 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800e330:	89fb      	ldrh	r3, [r7, #14]
 800e332:	099b      	lsrs	r3, r3, #6
 800e334:	f003 0301 	and.w	r3, r3, #1
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d002      	beq.n	800e342 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800e33c:	6878      	ldr	r0, [r7, #4]
 800e33e:	f016 f88f 	bl	8024460 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800e342:	89fb      	ldrh	r3, [r7, #14]
 800e344:	09db      	lsrs	r3, r3, #7
 800e346:	f003 0301 	and.w	r3, r3, #1
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d00e      	beq.n	800e36c <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800e34e:	89fb      	ldrh	r3, [r7, #14]
 800e350:	0a1b      	lsrs	r3, r3, #8
 800e352:	f003 0301 	and.w	r3, r3, #1
 800e356:	2b00      	cmp	r3, #0
 800e358:	d004      	beq.n	800e364 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800e35a:	2101      	movs	r1, #1
 800e35c:	6878      	ldr	r0, [r7, #4]
 800e35e:	f016 f88d 	bl	802447c <HAL_SUBGHZ_CADStatusCallback>
 800e362:	e003      	b.n	800e36c <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800e364:	2100      	movs	r1, #0
 800e366:	6878      	ldr	r0, [r7, #4]
 800e368:	f016 f888 	bl	802447c <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800e36c:	89fb      	ldrh	r3, [r7, #14]
 800e36e:	0a5b      	lsrs	r3, r3, #9
 800e370:	f003 0301 	and.w	r3, r3, #1
 800e374:	2b00      	cmp	r3, #0
 800e376:	d002      	beq.n	800e37e <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f016 f89d 	bl	80244b8 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800e37e:	f107 020c 	add.w	r2, r7, #12
 800e382:	2302      	movs	r3, #2
 800e384:	2102      	movs	r1, #2
 800e386:	6878      	ldr	r0, [r7, #4]
 800e388:	f7ff fe28 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 800e38c:	bf00      	nop
 800e38e:	3710      	adds	r7, #16
 800e390:	46bd      	mov	sp, r7
 800e392:	bd80      	pop	{r7, pc}

0800e394 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800e394:	b480      	push	{r7}
 800e396:	b083      	sub	sp, #12
 800e398:	af00      	add	r7, sp, #0
 800e39a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800e39c:	4b0c      	ldr	r3, [pc, #48]	; (800e3d0 <SUBGHZSPI_Init+0x3c>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	4a0b      	ldr	r2, [pc, #44]	; (800e3d0 <SUBGHZSPI_Init+0x3c>)
 800e3a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e3a6:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800e3a8:	4a09      	ldr	r2, [pc, #36]	; (800e3d0 <SUBGHZSPI_Init+0x3c>)
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800e3b0:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800e3b2:	4b07      	ldr	r3, [pc, #28]	; (800e3d0 <SUBGHZSPI_Init+0x3c>)
 800e3b4:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800e3b8:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800e3ba:	4b05      	ldr	r3, [pc, #20]	; (800e3d0 <SUBGHZSPI_Init+0x3c>)
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	4a04      	ldr	r2, [pc, #16]	; (800e3d0 <SUBGHZSPI_Init+0x3c>)
 800e3c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e3c4:	6013      	str	r3, [r2, #0]
}
 800e3c6:	bf00      	nop
 800e3c8:	370c      	adds	r7, #12
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	bc80      	pop	{r7}
 800e3ce:	4770      	bx	lr
 800e3d0:	58010000 	.word	0x58010000

0800e3d4 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800e3d4:	b480      	push	{r7}
 800e3d6:	b087      	sub	sp, #28
 800e3d8:	af00      	add	r7, sp, #0
 800e3da:	6078      	str	r0, [r7, #4]
 800e3dc:	460b      	mov	r3, r1
 800e3de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800e3e0:	2300      	movs	r3, #0
 800e3e2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800e3e4:	4b23      	ldr	r3, [pc, #140]	; (800e474 <SUBGHZSPI_Transmit+0xa0>)
 800e3e6:	681a      	ldr	r2, [r3, #0]
 800e3e8:	4613      	mov	r3, r2
 800e3ea:	00db      	lsls	r3, r3, #3
 800e3ec:	1a9b      	subs	r3, r3, r2
 800e3ee:	009b      	lsls	r3, r3, #2
 800e3f0:	0cdb      	lsrs	r3, r3, #19
 800e3f2:	2264      	movs	r2, #100	; 0x64
 800e3f4:	fb02 f303 	mul.w	r3, r2, r3
 800e3f8:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d105      	bne.n	800e40c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800e400:	2301      	movs	r3, #1
 800e402:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	2201      	movs	r2, #1
 800e408:	609a      	str	r2, [r3, #8]
      break;
 800e40a:	e008      	b.n	800e41e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	3b01      	subs	r3, #1
 800e410:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800e412:	4b19      	ldr	r3, [pc, #100]	; (800e478 <SUBGHZSPI_Transmit+0xa4>)
 800e414:	689b      	ldr	r3, [r3, #8]
 800e416:	f003 0302 	and.w	r3, r3, #2
 800e41a:	2b02      	cmp	r3, #2
 800e41c:	d1ed      	bne.n	800e3fa <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800e41e:	4b17      	ldr	r3, [pc, #92]	; (800e47c <SUBGHZSPI_Transmit+0xa8>)
 800e420:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800e422:	693b      	ldr	r3, [r7, #16]
 800e424:	78fa      	ldrb	r2, [r7, #3]
 800e426:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800e428:	4b12      	ldr	r3, [pc, #72]	; (800e474 <SUBGHZSPI_Transmit+0xa0>)
 800e42a:	681a      	ldr	r2, [r3, #0]
 800e42c:	4613      	mov	r3, r2
 800e42e:	00db      	lsls	r3, r3, #3
 800e430:	1a9b      	subs	r3, r3, r2
 800e432:	009b      	lsls	r3, r3, #2
 800e434:	0cdb      	lsrs	r3, r3, #19
 800e436:	2264      	movs	r2, #100	; 0x64
 800e438:	fb02 f303 	mul.w	r3, r2, r3
 800e43c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d105      	bne.n	800e450 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800e444:	2301      	movs	r3, #1
 800e446:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	2201      	movs	r2, #1
 800e44c:	609a      	str	r2, [r3, #8]
      break;
 800e44e:	e008      	b.n	800e462 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	3b01      	subs	r3, #1
 800e454:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800e456:	4b08      	ldr	r3, [pc, #32]	; (800e478 <SUBGHZSPI_Transmit+0xa4>)
 800e458:	689b      	ldr	r3, [r3, #8]
 800e45a:	f003 0301 	and.w	r3, r3, #1
 800e45e:	2b01      	cmp	r3, #1
 800e460:	d1ed      	bne.n	800e43e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800e462:	4b05      	ldr	r3, [pc, #20]	; (800e478 <SUBGHZSPI_Transmit+0xa4>)
 800e464:	68db      	ldr	r3, [r3, #12]

  return status;
 800e466:	7dfb      	ldrb	r3, [r7, #23]
}
 800e468:	4618      	mov	r0, r3
 800e46a:	371c      	adds	r7, #28
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bc80      	pop	{r7}
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	20000038 	.word	0x20000038
 800e478:	58010000 	.word	0x58010000
 800e47c:	5801000c 	.word	0x5801000c

0800e480 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800e480:	b480      	push	{r7}
 800e482:	b087      	sub	sp, #28
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e48a:	2300      	movs	r3, #0
 800e48c:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800e48e:	4b25      	ldr	r3, [pc, #148]	; (800e524 <SUBGHZSPI_Receive+0xa4>)
 800e490:	681a      	ldr	r2, [r3, #0]
 800e492:	4613      	mov	r3, r2
 800e494:	00db      	lsls	r3, r3, #3
 800e496:	1a9b      	subs	r3, r3, r2
 800e498:	009b      	lsls	r3, r3, #2
 800e49a:	0cdb      	lsrs	r3, r3, #19
 800e49c:	2264      	movs	r2, #100	; 0x64
 800e49e:	fb02 f303 	mul.w	r3, r2, r3
 800e4a2:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d105      	bne.n	800e4b6 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800e4aa:	2301      	movs	r3, #1
 800e4ac:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2201      	movs	r2, #1
 800e4b2:	609a      	str	r2, [r3, #8]
      break;
 800e4b4:	e008      	b.n	800e4c8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	3b01      	subs	r3, #1
 800e4ba:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800e4bc:	4b1a      	ldr	r3, [pc, #104]	; (800e528 <SUBGHZSPI_Receive+0xa8>)
 800e4be:	689b      	ldr	r3, [r3, #8]
 800e4c0:	f003 0302 	and.w	r3, r3, #2
 800e4c4:	2b02      	cmp	r3, #2
 800e4c6:	d1ed      	bne.n	800e4a4 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800e4c8:	4b18      	ldr	r3, [pc, #96]	; (800e52c <SUBGHZSPI_Receive+0xac>)
 800e4ca:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800e4cc:	693b      	ldr	r3, [r7, #16]
 800e4ce:	22ff      	movs	r2, #255	; 0xff
 800e4d0:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800e4d2:	4b14      	ldr	r3, [pc, #80]	; (800e524 <SUBGHZSPI_Receive+0xa4>)
 800e4d4:	681a      	ldr	r2, [r3, #0]
 800e4d6:	4613      	mov	r3, r2
 800e4d8:	00db      	lsls	r3, r3, #3
 800e4da:	1a9b      	subs	r3, r3, r2
 800e4dc:	009b      	lsls	r3, r3, #2
 800e4de:	0cdb      	lsrs	r3, r3, #19
 800e4e0:	2264      	movs	r2, #100	; 0x64
 800e4e2:	fb02 f303 	mul.w	r3, r2, r3
 800e4e6:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d105      	bne.n	800e4fa <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800e4ee:	2301      	movs	r3, #1
 800e4f0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	2201      	movs	r2, #1
 800e4f6:	609a      	str	r2, [r3, #8]
      break;
 800e4f8:	e008      	b.n	800e50c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	3b01      	subs	r3, #1
 800e4fe:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800e500:	4b09      	ldr	r3, [pc, #36]	; (800e528 <SUBGHZSPI_Receive+0xa8>)
 800e502:	689b      	ldr	r3, [r3, #8]
 800e504:	f003 0301 	and.w	r3, r3, #1
 800e508:	2b01      	cmp	r3, #1
 800e50a:	d1ed      	bne.n	800e4e8 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800e50c:	4b06      	ldr	r3, [pc, #24]	; (800e528 <SUBGHZSPI_Receive+0xa8>)
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	b2da      	uxtb	r2, r3
 800e512:	683b      	ldr	r3, [r7, #0]
 800e514:	701a      	strb	r2, [r3, #0]

  return status;
 800e516:	7dfb      	ldrb	r3, [r7, #23]
}
 800e518:	4618      	mov	r0, r3
 800e51a:	371c      	adds	r7, #28
 800e51c:	46bd      	mov	sp, r7
 800e51e:	bc80      	pop	{r7}
 800e520:	4770      	bx	lr
 800e522:	bf00      	nop
 800e524:	20000038 	.word	0x20000038
 800e528:	58010000 	.word	0x58010000
 800e52c:	5801000c 	.word	0x5801000c

0800e530 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b082      	sub	sp, #8
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	791b      	ldrb	r3, [r3, #4]
 800e53c:	2b01      	cmp	r3, #1
 800e53e:	d106      	bne.n	800e54e <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800e540:	f7ff fbb8 	bl	800dcb4 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 800e544:	2001      	movs	r0, #1
 800e546:	f7f7 ffda 	bl	80064fe <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800e54a:	f7ff fba3 	bl	800dc94 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800e54e:	6878      	ldr	r0, [r7, #4]
 800e550:	f000 f806 	bl	800e560 <SUBGHZ_WaitOnBusy>
 800e554:	4603      	mov	r3, r0
}
 800e556:	4618      	mov	r0, r3
 800e558:	3708      	adds	r7, #8
 800e55a:	46bd      	mov	sp, r7
 800e55c:	bd80      	pop	{r7, pc}
	...

0800e560 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b086      	sub	sp, #24
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800e568:	2300      	movs	r3, #0
 800e56a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800e56c:	4b12      	ldr	r3, [pc, #72]	; (800e5b8 <SUBGHZ_WaitOnBusy+0x58>)
 800e56e:	681a      	ldr	r2, [r3, #0]
 800e570:	4613      	mov	r3, r2
 800e572:	005b      	lsls	r3, r3, #1
 800e574:	4413      	add	r3, r2
 800e576:	00db      	lsls	r3, r3, #3
 800e578:	0d1b      	lsrs	r3, r3, #20
 800e57a:	2264      	movs	r2, #100	; 0x64
 800e57c:	fb02 f303 	mul.w	r3, r2, r3
 800e580:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800e582:	f7ff fbc5 	bl	800dd10 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800e586:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d105      	bne.n	800e59a <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800e58e:	2301      	movs	r3, #1
 800e590:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	2202      	movs	r2, #2
 800e596:	609a      	str	r2, [r3, #8]
      break;
 800e598:	e009      	b.n	800e5ae <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	3b01      	subs	r3, #1
 800e59e:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800e5a0:	f7ff fba4 	bl	800dcec <LL_PWR_IsActiveFlag_RFBUSYS>
 800e5a4:	4602      	mov	r2, r0
 800e5a6:	693b      	ldr	r3, [r7, #16]
 800e5a8:	4013      	ands	r3, r2
 800e5aa:	2b01      	cmp	r3, #1
 800e5ac:	d0e9      	beq.n	800e582 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800e5ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	3718      	adds	r7, #24
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	bd80      	pop	{r7, pc}
 800e5b8:	20000038 	.word	0x20000038

0800e5bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b082      	sub	sp, #8
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d101      	bne.n	800e5ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e5ca:	2301      	movs	r3, #1
 800e5cc:	e049      	b.n	800e662 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e5d4:	b2db      	uxtb	r3, r3
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d106      	bne.n	800e5e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2200      	movs	r2, #0
 800e5de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e5e2:	6878      	ldr	r0, [r7, #4]
 800e5e4:	f7f8 f934 	bl	8006850 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	2202      	movs	r2, #2
 800e5ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681a      	ldr	r2, [r3, #0]
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	3304      	adds	r3, #4
 800e5f8:	4619      	mov	r1, r3
 800e5fa:	4610      	mov	r0, r2
 800e5fc:	f000 f8fc 	bl	800e7f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	2201      	movs	r2, #1
 800e604:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	2201      	movs	r2, #1
 800e60c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2201      	movs	r2, #1
 800e614:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	2201      	movs	r2, #1
 800e61c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	2201      	movs	r2, #1
 800e624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	2201      	movs	r2, #1
 800e62c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	2201      	movs	r2, #1
 800e634:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	2201      	movs	r2, #1
 800e63c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	2201      	movs	r2, #1
 800e644:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	2201      	movs	r2, #1
 800e64c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	2201      	movs	r2, #1
 800e654:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	2201      	movs	r2, #1
 800e65c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e660:	2300      	movs	r3, #0
}
 800e662:	4618      	mov	r0, r3
 800e664:	3708      	adds	r7, #8
 800e666:	46bd      	mov	sp, r7
 800e668:	bd80      	pop	{r7, pc}

0800e66a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e66a:	b580      	push	{r7, lr}
 800e66c:	b084      	sub	sp, #16
 800e66e:	af00      	add	r7, sp, #0
 800e670:	6078      	str	r0, [r7, #4]
 800e672:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e67a:	2b01      	cmp	r3, #1
 800e67c:	d101      	bne.n	800e682 <HAL_TIM_ConfigClockSource+0x18>
 800e67e:	2302      	movs	r3, #2
 800e680:	e0b5      	b.n	800e7ee <HAL_TIM_ConfigClockSource+0x184>
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	2201      	movs	r2, #1
 800e686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	2202      	movs	r2, #2
 800e68e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	689b      	ldr	r3, [r3, #8]
 800e698:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800e6a0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800e6a4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e6ac:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	68fa      	ldr	r2, [r7, #12]
 800e6b4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e6be:	d03e      	beq.n	800e73e <HAL_TIM_ConfigClockSource+0xd4>
 800e6c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e6c4:	f200 8087 	bhi.w	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
 800e6c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e6cc:	f000 8085 	beq.w	800e7da <HAL_TIM_ConfigClockSource+0x170>
 800e6d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e6d4:	d87f      	bhi.n	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
 800e6d6:	2b70      	cmp	r3, #112	; 0x70
 800e6d8:	d01a      	beq.n	800e710 <HAL_TIM_ConfigClockSource+0xa6>
 800e6da:	2b70      	cmp	r3, #112	; 0x70
 800e6dc:	d87b      	bhi.n	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
 800e6de:	2b60      	cmp	r3, #96	; 0x60
 800e6e0:	d050      	beq.n	800e784 <HAL_TIM_ConfigClockSource+0x11a>
 800e6e2:	2b60      	cmp	r3, #96	; 0x60
 800e6e4:	d877      	bhi.n	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
 800e6e6:	2b50      	cmp	r3, #80	; 0x50
 800e6e8:	d03c      	beq.n	800e764 <HAL_TIM_ConfigClockSource+0xfa>
 800e6ea:	2b50      	cmp	r3, #80	; 0x50
 800e6ec:	d873      	bhi.n	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
 800e6ee:	2b40      	cmp	r3, #64	; 0x40
 800e6f0:	d058      	beq.n	800e7a4 <HAL_TIM_ConfigClockSource+0x13a>
 800e6f2:	2b40      	cmp	r3, #64	; 0x40
 800e6f4:	d86f      	bhi.n	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
 800e6f6:	2b30      	cmp	r3, #48	; 0x30
 800e6f8:	d064      	beq.n	800e7c4 <HAL_TIM_ConfigClockSource+0x15a>
 800e6fa:	2b30      	cmp	r3, #48	; 0x30
 800e6fc:	d86b      	bhi.n	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
 800e6fe:	2b20      	cmp	r3, #32
 800e700:	d060      	beq.n	800e7c4 <HAL_TIM_ConfigClockSource+0x15a>
 800e702:	2b20      	cmp	r3, #32
 800e704:	d867      	bhi.n	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
 800e706:	2b00      	cmp	r3, #0
 800e708:	d05c      	beq.n	800e7c4 <HAL_TIM_ConfigClockSource+0x15a>
 800e70a:	2b10      	cmp	r3, #16
 800e70c:	d05a      	beq.n	800e7c4 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800e70e:	e062      	b.n	800e7d6 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	6818      	ldr	r0, [r3, #0]
 800e714:	683b      	ldr	r3, [r7, #0]
 800e716:	6899      	ldr	r1, [r3, #8]
 800e718:	683b      	ldr	r3, [r7, #0]
 800e71a:	685a      	ldr	r2, [r3, #4]
 800e71c:	683b      	ldr	r3, [r7, #0]
 800e71e:	68db      	ldr	r3, [r3, #12]
 800e720:	f000 f945 	bl	800e9ae <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	689b      	ldr	r3, [r3, #8]
 800e72a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e732:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	68fa      	ldr	r2, [r7, #12]
 800e73a:	609a      	str	r2, [r3, #8]
      break;
 800e73c:	e04e      	b.n	800e7dc <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	6818      	ldr	r0, [r3, #0]
 800e742:	683b      	ldr	r3, [r7, #0]
 800e744:	6899      	ldr	r1, [r3, #8]
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	685a      	ldr	r2, [r3, #4]
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	68db      	ldr	r3, [r3, #12]
 800e74e:	f000 f92e 	bl	800e9ae <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	689a      	ldr	r2, [r3, #8]
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e760:	609a      	str	r2, [r3, #8]
      break;
 800e762:	e03b      	b.n	800e7dc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	6818      	ldr	r0, [r3, #0]
 800e768:	683b      	ldr	r3, [r7, #0]
 800e76a:	6859      	ldr	r1, [r3, #4]
 800e76c:	683b      	ldr	r3, [r7, #0]
 800e76e:	68db      	ldr	r3, [r3, #12]
 800e770:	461a      	mov	r2, r3
 800e772:	f000 f8a3 	bl	800e8bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	2150      	movs	r1, #80	; 0x50
 800e77c:	4618      	mov	r0, r3
 800e77e:	f000 f8fa 	bl	800e976 <TIM_ITRx_SetConfig>
      break;
 800e782:	e02b      	b.n	800e7dc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	6818      	ldr	r0, [r3, #0]
 800e788:	683b      	ldr	r3, [r7, #0]
 800e78a:	6859      	ldr	r1, [r3, #4]
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	68db      	ldr	r3, [r3, #12]
 800e790:	461a      	mov	r2, r3
 800e792:	f000 f8c1 	bl	800e918 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	2160      	movs	r1, #96	; 0x60
 800e79c:	4618      	mov	r0, r3
 800e79e:	f000 f8ea 	bl	800e976 <TIM_ITRx_SetConfig>
      break;
 800e7a2:	e01b      	b.n	800e7dc <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	6818      	ldr	r0, [r3, #0]
 800e7a8:	683b      	ldr	r3, [r7, #0]
 800e7aa:	6859      	ldr	r1, [r3, #4]
 800e7ac:	683b      	ldr	r3, [r7, #0]
 800e7ae:	68db      	ldr	r3, [r3, #12]
 800e7b0:	461a      	mov	r2, r3
 800e7b2:	f000 f883 	bl	800e8bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	2140      	movs	r1, #64	; 0x40
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f000 f8da 	bl	800e976 <TIM_ITRx_SetConfig>
      break;
 800e7c2:	e00b      	b.n	800e7dc <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	681a      	ldr	r2, [r3, #0]
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	4619      	mov	r1, r3
 800e7ce:	4610      	mov	r0, r2
 800e7d0:	f000 f8d1 	bl	800e976 <TIM_ITRx_SetConfig>
        break;
 800e7d4:	e002      	b.n	800e7dc <HAL_TIM_ConfigClockSource+0x172>
      break;
 800e7d6:	bf00      	nop
 800e7d8:	e000      	b.n	800e7dc <HAL_TIM_ConfigClockSource+0x172>
      break;
 800e7da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2201      	movs	r2, #1
 800e7e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e7ec:	2300      	movs	r3, #0
}
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	3710      	adds	r7, #16
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
	...

0800e7f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b085      	sub	sp, #20
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
 800e800:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	681b      	ldr	r3, [r3, #0]
 800e806:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	4a29      	ldr	r2, [pc, #164]	; (800e8b0 <TIM_Base_SetConfig+0xb8>)
 800e80c:	4293      	cmp	r3, r2
 800e80e:	d003      	beq.n	800e818 <TIM_Base_SetConfig+0x20>
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e816:	d108      	bne.n	800e82a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e818:	68fb      	ldr	r3, [r7, #12]
 800e81a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e81e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	685b      	ldr	r3, [r3, #4]
 800e824:	68fa      	ldr	r2, [r7, #12]
 800e826:	4313      	orrs	r3, r2
 800e828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	4a20      	ldr	r2, [pc, #128]	; (800e8b0 <TIM_Base_SetConfig+0xb8>)
 800e82e:	4293      	cmp	r3, r2
 800e830:	d00b      	beq.n	800e84a <TIM_Base_SetConfig+0x52>
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e838:	d007      	beq.n	800e84a <TIM_Base_SetConfig+0x52>
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	4a1d      	ldr	r2, [pc, #116]	; (800e8b4 <TIM_Base_SetConfig+0xbc>)
 800e83e:	4293      	cmp	r3, r2
 800e840:	d003      	beq.n	800e84a <TIM_Base_SetConfig+0x52>
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	4a1c      	ldr	r2, [pc, #112]	; (800e8b8 <TIM_Base_SetConfig+0xc0>)
 800e846:	4293      	cmp	r3, r2
 800e848:	d108      	bne.n	800e85c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e850:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	68db      	ldr	r3, [r3, #12]
 800e856:	68fa      	ldr	r2, [r7, #12]
 800e858:	4313      	orrs	r3, r2
 800e85a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e862:	683b      	ldr	r3, [r7, #0]
 800e864:	695b      	ldr	r3, [r3, #20]
 800e866:	4313      	orrs	r3, r2
 800e868:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	68fa      	ldr	r2, [r7, #12]
 800e86e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e870:	683b      	ldr	r3, [r7, #0]
 800e872:	689a      	ldr	r2, [r3, #8]
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	681a      	ldr	r2, [r3, #0]
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	4a0b      	ldr	r2, [pc, #44]	; (800e8b0 <TIM_Base_SetConfig+0xb8>)
 800e884:	4293      	cmp	r3, r2
 800e886:	d007      	beq.n	800e898 <TIM_Base_SetConfig+0xa0>
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	4a0a      	ldr	r2, [pc, #40]	; (800e8b4 <TIM_Base_SetConfig+0xbc>)
 800e88c:	4293      	cmp	r3, r2
 800e88e:	d003      	beq.n	800e898 <TIM_Base_SetConfig+0xa0>
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	4a09      	ldr	r2, [pc, #36]	; (800e8b8 <TIM_Base_SetConfig+0xc0>)
 800e894:	4293      	cmp	r3, r2
 800e896:	d103      	bne.n	800e8a0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	691a      	ldr	r2, [r3, #16]
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	2201      	movs	r2, #1
 800e8a4:	615a      	str	r2, [r3, #20]
}
 800e8a6:	bf00      	nop
 800e8a8:	3714      	adds	r7, #20
 800e8aa:	46bd      	mov	sp, r7
 800e8ac:	bc80      	pop	{r7}
 800e8ae:	4770      	bx	lr
 800e8b0:	40012c00 	.word	0x40012c00
 800e8b4:	40014400 	.word	0x40014400
 800e8b8:	40014800 	.word	0x40014800

0800e8bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e8bc:	b480      	push	{r7}
 800e8be:	b087      	sub	sp, #28
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	60f8      	str	r0, [r7, #12]
 800e8c4:	60b9      	str	r1, [r7, #8]
 800e8c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	6a1b      	ldr	r3, [r3, #32]
 800e8cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	6a1b      	ldr	r3, [r3, #32]
 800e8d2:	f023 0201 	bic.w	r2, r3, #1
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	699b      	ldr	r3, [r3, #24]
 800e8de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e8e0:	693b      	ldr	r3, [r7, #16]
 800e8e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e8e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	011b      	lsls	r3, r3, #4
 800e8ec:	693a      	ldr	r2, [r7, #16]
 800e8ee:	4313      	orrs	r3, r2
 800e8f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e8f2:	697b      	ldr	r3, [r7, #20]
 800e8f4:	f023 030a 	bic.w	r3, r3, #10
 800e8f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e8fa:	697a      	ldr	r2, [r7, #20]
 800e8fc:	68bb      	ldr	r3, [r7, #8]
 800e8fe:	4313      	orrs	r3, r2
 800e900:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	693a      	ldr	r2, [r7, #16]
 800e906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	697a      	ldr	r2, [r7, #20]
 800e90c:	621a      	str	r2, [r3, #32]
}
 800e90e:	bf00      	nop
 800e910:	371c      	adds	r7, #28
 800e912:	46bd      	mov	sp, r7
 800e914:	bc80      	pop	{r7}
 800e916:	4770      	bx	lr

0800e918 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e918:	b480      	push	{r7}
 800e91a:	b087      	sub	sp, #28
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	60f8      	str	r0, [r7, #12]
 800e920:	60b9      	str	r1, [r7, #8]
 800e922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	6a1b      	ldr	r3, [r3, #32]
 800e928:	f023 0210 	bic.w	r2, r3, #16
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	699b      	ldr	r3, [r3, #24]
 800e934:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	6a1b      	ldr	r3, [r3, #32]
 800e93a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e942:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	031b      	lsls	r3, r3, #12
 800e948:	697a      	ldr	r2, [r7, #20]
 800e94a:	4313      	orrs	r3, r2
 800e94c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e94e:	693b      	ldr	r3, [r7, #16]
 800e950:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e954:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	011b      	lsls	r3, r3, #4
 800e95a:	693a      	ldr	r2, [r7, #16]
 800e95c:	4313      	orrs	r3, r2
 800e95e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	697a      	ldr	r2, [r7, #20]
 800e964:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	693a      	ldr	r2, [r7, #16]
 800e96a:	621a      	str	r2, [r3, #32]
}
 800e96c:	bf00      	nop
 800e96e:	371c      	adds	r7, #28
 800e970:	46bd      	mov	sp, r7
 800e972:	bc80      	pop	{r7}
 800e974:	4770      	bx	lr

0800e976 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e976:	b480      	push	{r7}
 800e978:	b085      	sub	sp, #20
 800e97a:	af00      	add	r7, sp, #0
 800e97c:	6078      	str	r0, [r7, #4]
 800e97e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	689b      	ldr	r3, [r3, #8]
 800e984:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800e98c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e990:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e992:	683a      	ldr	r2, [r7, #0]
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	4313      	orrs	r3, r2
 800e998:	f043 0307 	orr.w	r3, r3, #7
 800e99c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	68fa      	ldr	r2, [r7, #12]
 800e9a2:	609a      	str	r2, [r3, #8]
}
 800e9a4:	bf00      	nop
 800e9a6:	3714      	adds	r7, #20
 800e9a8:	46bd      	mov	sp, r7
 800e9aa:	bc80      	pop	{r7}
 800e9ac:	4770      	bx	lr

0800e9ae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e9ae:	b480      	push	{r7}
 800e9b0:	b087      	sub	sp, #28
 800e9b2:	af00      	add	r7, sp, #0
 800e9b4:	60f8      	str	r0, [r7, #12]
 800e9b6:	60b9      	str	r1, [r7, #8]
 800e9b8:	607a      	str	r2, [r7, #4]
 800e9ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	689b      	ldr	r3, [r3, #8]
 800e9c0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e9c2:	697b      	ldr	r3, [r7, #20]
 800e9c4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e9c8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	021a      	lsls	r2, r3, #8
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	431a      	orrs	r2, r3
 800e9d2:	68bb      	ldr	r3, [r7, #8]
 800e9d4:	4313      	orrs	r3, r2
 800e9d6:	697a      	ldr	r2, [r7, #20]
 800e9d8:	4313      	orrs	r3, r2
 800e9da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	697a      	ldr	r2, [r7, #20]
 800e9e0:	609a      	str	r2, [r3, #8]
}
 800e9e2:	bf00      	nop
 800e9e4:	371c      	adds	r7, #28
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bc80      	pop	{r7}
 800e9ea:	4770      	bx	lr

0800e9ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e9ec:	b480      	push	{r7}
 800e9ee:	b085      	sub	sp, #20
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	6078      	str	r0, [r7, #4]
 800e9f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e9fc:	2b01      	cmp	r3, #1
 800e9fe:	d101      	bne.n	800ea04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ea00:	2302      	movs	r3, #2
 800ea02:	e04a      	b.n	800ea9a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	2201      	movs	r2, #1
 800ea08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	2202      	movs	r2, #2
 800ea10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	685b      	ldr	r3, [r3, #4]
 800ea1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	689b      	ldr	r3, [r3, #8]
 800ea22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	4a1e      	ldr	r2, [pc, #120]	; (800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800ea2a:	4293      	cmp	r3, r2
 800ea2c:	d108      	bne.n	800ea40 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ea2e:	68fb      	ldr	r3, [r7, #12]
 800ea30:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ea34:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	685b      	ldr	r3, [r3, #4]
 800ea3a:	68fa      	ldr	r2, [r7, #12]
 800ea3c:	4313      	orrs	r3, r2
 800ea3e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ea40:	68fb      	ldr	r3, [r7, #12]
 800ea42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ea46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ea48:	683b      	ldr	r3, [r7, #0]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	68fa      	ldr	r2, [r7, #12]
 800ea4e:	4313      	orrs	r3, r2
 800ea50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681b      	ldr	r3, [r3, #0]
 800ea56:	68fa      	ldr	r2, [r7, #12]
 800ea58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	4a11      	ldr	r2, [pc, #68]	; (800eaa4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800ea60:	4293      	cmp	r3, r2
 800ea62:	d004      	beq.n	800ea6e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ea6c:	d10c      	bne.n	800ea88 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ea6e:	68bb      	ldr	r3, [r7, #8]
 800ea70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ea74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	689b      	ldr	r3, [r3, #8]
 800ea7a:	68ba      	ldr	r2, [r7, #8]
 800ea7c:	4313      	orrs	r3, r2
 800ea7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	68ba      	ldr	r2, [r7, #8]
 800ea86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	2201      	movs	r2, #1
 800ea8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	2200      	movs	r2, #0
 800ea94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ea98:	2300      	movs	r3, #0
}
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	3714      	adds	r7, #20
 800ea9e:	46bd      	mov	sp, r7
 800eaa0:	bc80      	pop	{r7}
 800eaa2:	4770      	bx	lr
 800eaa4:	40012c00 	.word	0x40012c00

0800eaa8 <LL_RCC_GetUSARTClockSource>:
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b083      	sub	sp, #12
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800eab0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800eab4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	401a      	ands	r2, r3
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	041b      	lsls	r3, r3, #16
 800eac0:	4313      	orrs	r3, r2
}
 800eac2:	4618      	mov	r0, r3
 800eac4:	370c      	adds	r7, #12
 800eac6:	46bd      	mov	sp, r7
 800eac8:	bc80      	pop	{r7}
 800eaca:	4770      	bx	lr

0800eacc <LL_RCC_GetLPUARTClockSource>:
{
 800eacc:	b480      	push	{r7}
 800eace:	b083      	sub	sp, #12
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800ead4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ead8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	4013      	ands	r3, r2
}
 800eae0:	4618      	mov	r0, r3
 800eae2:	370c      	adds	r7, #12
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bc80      	pop	{r7}
 800eae8:	4770      	bx	lr

0800eaea <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eaea:	b580      	push	{r7, lr}
 800eaec:	b082      	sub	sp, #8
 800eaee:	af00      	add	r7, sp, #0
 800eaf0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800eaf2:	687b      	ldr	r3, [r7, #4]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d101      	bne.n	800eafc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800eaf8:	2301      	movs	r3, #1
 800eafa:	e042      	b.n	800eb82 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d106      	bne.n	800eb14 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	2200      	movs	r2, #0
 800eb0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800eb0e:	6878      	ldr	r0, [r7, #4]
 800eb10:	f7f8 f946 	bl	8006da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	2224      	movs	r2, #36	; 0x24
 800eb18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	681a      	ldr	r2, [r3, #0]
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	f022 0201 	bic.w	r2, r2, #1
 800eb2a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eb2c:	6878      	ldr	r0, [r7, #4]
 800eb2e:	f000 fb2d 	bl	800f18c <UART_SetConfig>
 800eb32:	4603      	mov	r3, r0
 800eb34:	2b01      	cmp	r3, #1
 800eb36:	d101      	bne.n	800eb3c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800eb38:	2301      	movs	r3, #1
 800eb3a:	e022      	b.n	800eb82 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d002      	beq.n	800eb4a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800eb44:	6878      	ldr	r0, [r7, #4]
 800eb46:	f000 fd95 	bl	800f674 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	681b      	ldr	r3, [r3, #0]
 800eb4e:	685a      	ldr	r2, [r3, #4]
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800eb58:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	689a      	ldr	r2, [r3, #8]
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800eb68:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	681a      	ldr	r2, [r3, #0]
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	f042 0201 	orr.w	r2, r2, #1
 800eb78:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eb7a:	6878      	ldr	r0, [r7, #4]
 800eb7c:	f000 fe1b 	bl	800f7b6 <UART_CheckIdleState>
 800eb80:	4603      	mov	r3, r0
}
 800eb82:	4618      	mov	r0, r3
 800eb84:	3708      	adds	r7, #8
 800eb86:	46bd      	mov	sp, r7
 800eb88:	bd80      	pop	{r7, pc}

0800eb8a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800eb8a:	b580      	push	{r7, lr}
 800eb8c:	b084      	sub	sp, #16
 800eb8e:	af00      	add	r7, sp, #0
 800eb90:	60f8      	str	r0, [r7, #12]
 800eb92:	60b9      	str	r1, [r7, #8]
 800eb94:	4613      	mov	r3, r2
 800eb96:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eb9e:	2b20      	cmp	r3, #32
 800eba0:	d11d      	bne.n	800ebde <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800eba2:	68bb      	ldr	r3, [r7, #8]
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d002      	beq.n	800ebae <HAL_UART_Receive_IT+0x24>
 800eba8:	88fb      	ldrh	r3, [r7, #6]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d101      	bne.n	800ebb2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ebae:	2301      	movs	r3, #1
 800ebb0:	e016      	b.n	800ebe0 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ebb8:	2b01      	cmp	r3, #1
 800ebba:	d101      	bne.n	800ebc0 <HAL_UART_Receive_IT+0x36>
 800ebbc:	2302      	movs	r3, #2
 800ebbe:	e00f      	b.n	800ebe0 <HAL_UART_Receive_IT+0x56>
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	2201      	movs	r2, #1
 800ebc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	2200      	movs	r2, #0
 800ebcc:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 800ebce:	88fb      	ldrh	r3, [r7, #6]
 800ebd0:	461a      	mov	r2, r3
 800ebd2:	68b9      	ldr	r1, [r7, #8]
 800ebd4:	68f8      	ldr	r0, [r7, #12]
 800ebd6:	f000 feb9 	bl	800f94c <UART_Start_Receive_IT>
 800ebda:	4603      	mov	r3, r0
 800ebdc:	e000      	b.n	800ebe0 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 800ebde:	2302      	movs	r3, #2
  }
}
 800ebe0:	4618      	mov	r0, r3
 800ebe2:	3710      	adds	r7, #16
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	bd80      	pop	{r7, pc}

0800ebe8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ebe8:	b580      	push	{r7, lr}
 800ebea:	b084      	sub	sp, #16
 800ebec:	af00      	add	r7, sp, #0
 800ebee:	60f8      	str	r0, [r7, #12]
 800ebf0:	60b9      	str	r1, [r7, #8]
 800ebf2:	4613      	mov	r3, r2
 800ebf4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ebfc:	2b20      	cmp	r3, #32
 800ebfe:	d168      	bne.n	800ecd2 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800ec00:	68bb      	ldr	r3, [r7, #8]
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d002      	beq.n	800ec0c <HAL_UART_Transmit_DMA+0x24>
 800ec06:	88fb      	ldrh	r3, [r7, #6]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d101      	bne.n	800ec10 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800ec0c:	2301      	movs	r3, #1
 800ec0e:	e061      	b.n	800ecd4 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ec16:	2b01      	cmp	r3, #1
 800ec18:	d101      	bne.n	800ec1e <HAL_UART_Transmit_DMA+0x36>
 800ec1a:	2302      	movs	r3, #2
 800ec1c:	e05a      	b.n	800ecd4 <HAL_UART_Transmit_DMA+0xec>
 800ec1e:	68fb      	ldr	r3, [r7, #12]
 800ec20:	2201      	movs	r2, #1
 800ec22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	68ba      	ldr	r2, [r7, #8]
 800ec2a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	88fa      	ldrh	r2, [r7, #6]
 800ec30:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	88fa      	ldrh	r2, [r7, #6]
 800ec38:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	2200      	movs	r2, #0
 800ec40:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2221      	movs	r2, #33	; 0x21
 800ec48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d02c      	beq.n	800ecae <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ec58:	4a20      	ldr	r2, [pc, #128]	; (800ecdc <HAL_UART_Transmit_DMA+0xf4>)
 800ec5a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ec60:	4a1f      	ldr	r2, [pc, #124]	; (800ece0 <HAL_UART_Transmit_DMA+0xf8>)
 800ec62:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ec64:	68fb      	ldr	r3, [r7, #12]
 800ec66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ec68:	4a1e      	ldr	r2, [pc, #120]	; (800ece4 <HAL_UART_Transmit_DMA+0xfc>)
 800ec6a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ec70:	2200      	movs	r2, #0
 800ec72:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec7c:	4619      	mov	r1, r3
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	3328      	adds	r3, #40	; 0x28
 800ec84:	461a      	mov	r2, r3
 800ec86:	88fb      	ldrh	r3, [r7, #6]
 800ec88:	f7f9 fcc8 	bl	800861c <HAL_DMA_Start_IT>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d00d      	beq.n	800ecae <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	2210      	movs	r2, #16
 800ec96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	2220      	movs	r2, #32
 800eca6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800ecaa:	2301      	movs	r3, #1
 800ecac:	e012      	b.n	800ecd4 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	2240      	movs	r2, #64	; 0x40
 800ecb4:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	2200      	movs	r2, #0
 800ecba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	689a      	ldr	r2, [r3, #8]
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800eccc:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800ecce:	2300      	movs	r3, #0
 800ecd0:	e000      	b.n	800ecd4 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800ecd2:	2302      	movs	r3, #2
  }
}
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	3710      	adds	r7, #16
 800ecd8:	46bd      	mov	sp, r7
 800ecda:	bd80      	pop	{r7, pc}
 800ecdc:	0800fb61 	.word	0x0800fb61
 800ece0:	0800fbb5 	.word	0x0800fbb5
 800ece4:	0800fbd1 	.word	0x0800fbd1

0800ece8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ece8:	b580      	push	{r7, lr}
 800ecea:	b088      	sub	sp, #32
 800ecec:	af00      	add	r7, sp, #0
 800ecee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	69db      	ldr	r3, [r3, #28]
 800ecf6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	689b      	ldr	r3, [r3, #8]
 800ed06:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ed08:	69fa      	ldr	r2, [r7, #28]
 800ed0a:	f640 030f 	movw	r3, #2063	; 0x80f
 800ed0e:	4013      	ands	r3, r2
 800ed10:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800ed12:	693b      	ldr	r3, [r7, #16]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d118      	bne.n	800ed4a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ed18:	69fb      	ldr	r3, [r7, #28]
 800ed1a:	f003 0320 	and.w	r3, r3, #32
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d013      	beq.n	800ed4a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ed22:	69bb      	ldr	r3, [r7, #24]
 800ed24:	f003 0320 	and.w	r3, r3, #32
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d104      	bne.n	800ed36 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ed2c:	697b      	ldr	r3, [r7, #20]
 800ed2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d009      	beq.n	800ed4a <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	f000 81fb 	beq.w	800f136 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ed44:	6878      	ldr	r0, [r7, #4]
 800ed46:	4798      	blx	r3
      }
      return;
 800ed48:	e1f5      	b.n	800f136 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ed4a:	693b      	ldr	r3, [r7, #16]
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	f000 80ef 	beq.w	800ef30 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ed52:	697a      	ldr	r2, [r7, #20]
 800ed54:	4b73      	ldr	r3, [pc, #460]	; (800ef24 <HAL_UART_IRQHandler+0x23c>)
 800ed56:	4013      	ands	r3, r2
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d105      	bne.n	800ed68 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ed5c:	69ba      	ldr	r2, [r7, #24]
 800ed5e:	4b72      	ldr	r3, [pc, #456]	; (800ef28 <HAL_UART_IRQHandler+0x240>)
 800ed60:	4013      	ands	r3, r2
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	f000 80e4 	beq.w	800ef30 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ed68:	69fb      	ldr	r3, [r7, #28]
 800ed6a:	f003 0301 	and.w	r3, r3, #1
 800ed6e:	2b00      	cmp	r3, #0
 800ed70:	d010      	beq.n	800ed94 <HAL_UART_IRQHandler+0xac>
 800ed72:	69bb      	ldr	r3, [r7, #24]
 800ed74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d00b      	beq.n	800ed94 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	2201      	movs	r2, #1
 800ed82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ed8a:	f043 0201 	orr.w	r2, r3, #1
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ed94:	69fb      	ldr	r3, [r7, #28]
 800ed96:	f003 0302 	and.w	r3, r3, #2
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d010      	beq.n	800edc0 <HAL_UART_IRQHandler+0xd8>
 800ed9e:	697b      	ldr	r3, [r7, #20]
 800eda0:	f003 0301 	and.w	r3, r3, #1
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d00b      	beq.n	800edc0 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	2202      	movs	r2, #2
 800edae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800edb6:	f043 0204 	orr.w	r2, r3, #4
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800edc0:	69fb      	ldr	r3, [r7, #28]
 800edc2:	f003 0304 	and.w	r3, r3, #4
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d010      	beq.n	800edec <HAL_UART_IRQHandler+0x104>
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	f003 0301 	and.w	r3, r3, #1
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d00b      	beq.n	800edec <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	2204      	movs	r2, #4
 800edda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ede2:	f043 0202 	orr.w	r2, r3, #2
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800edec:	69fb      	ldr	r3, [r7, #28]
 800edee:	f003 0308 	and.w	r3, r3, #8
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d015      	beq.n	800ee22 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800edf6:	69bb      	ldr	r3, [r7, #24]
 800edf8:	f003 0320 	and.w	r3, r3, #32
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d104      	bne.n	800ee0a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ee00:	697a      	ldr	r2, [r7, #20]
 800ee02:	4b48      	ldr	r3, [pc, #288]	; (800ef24 <HAL_UART_IRQHandler+0x23c>)
 800ee04:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d00b      	beq.n	800ee22 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	2208      	movs	r2, #8
 800ee10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ee18:	f043 0208 	orr.w	r2, r3, #8
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ee22:	69fb      	ldr	r3, [r7, #28]
 800ee24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d011      	beq.n	800ee50 <HAL_UART_IRQHandler+0x168>
 800ee2c:	69bb      	ldr	r3, [r7, #24]
 800ee2e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d00c      	beq.n	800ee50 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ee3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ee46:	f043 0220 	orr.w	r2, r3, #32
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	f000 816f 	beq.w	800f13a <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ee5c:	69fb      	ldr	r3, [r7, #28]
 800ee5e:	f003 0320 	and.w	r3, r3, #32
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d011      	beq.n	800ee8a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ee66:	69bb      	ldr	r3, [r7, #24]
 800ee68:	f003 0320 	and.w	r3, r3, #32
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d104      	bne.n	800ee7a <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ee70:	697b      	ldr	r3, [r7, #20]
 800ee72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d007      	beq.n	800ee8a <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d003      	beq.n	800ee8a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ee86:	6878      	ldr	r0, [r7, #4]
 800ee88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ee90:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	689b      	ldr	r3, [r3, #8]
 800ee98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee9c:	2b40      	cmp	r3, #64	; 0x40
 800ee9e:	d004      	beq.n	800eeaa <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d031      	beq.n	800ef0e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800eeaa:	6878      	ldr	r0, [r7, #4]
 800eeac:	f000 fe27 	bl	800fafe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	689b      	ldr	r3, [r3, #8]
 800eeb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eeba:	2b40      	cmp	r3, #64	; 0x40
 800eebc:	d123      	bne.n	800ef06 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	689a      	ldr	r2, [r3, #8]
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eecc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d013      	beq.n	800eefe <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eeda:	4a14      	ldr	r2, [pc, #80]	; (800ef2c <HAL_UART_IRQHandler+0x244>)
 800eedc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eee2:	4618      	mov	r0, r3
 800eee4:	f7f9 fc76 	bl	80087d4 <HAL_DMA_Abort_IT>
 800eee8:	4603      	mov	r3, r0
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d017      	beq.n	800ef1e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eef4:	687a      	ldr	r2, [r7, #4]
 800eef6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800eef8:	4610      	mov	r0, r2
 800eefa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800eefc:	e00f      	b.n	800ef1e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f000 f92f 	bl	800f162 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ef04:	e00b      	b.n	800ef1e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ef06:	6878      	ldr	r0, [r7, #4]
 800ef08:	f000 f92b 	bl	800f162 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ef0c:	e007      	b.n	800ef1e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ef0e:	6878      	ldr	r0, [r7, #4]
 800ef10:	f000 f927 	bl	800f162 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	2200      	movs	r2, #0
 800ef18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800ef1c:	e10d      	b.n	800f13a <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ef1e:	bf00      	nop
    return;
 800ef20:	e10b      	b.n	800f13a <HAL_UART_IRQHandler+0x452>
 800ef22:	bf00      	nop
 800ef24:	10000001 	.word	0x10000001
 800ef28:	04000120 	.word	0x04000120
 800ef2c:	0800fc51 	.word	0x0800fc51

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ef34:	2b01      	cmp	r3, #1
 800ef36:	f040 80ab 	bne.w	800f090 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800ef3a:	69fb      	ldr	r3, [r7, #28]
 800ef3c:	f003 0310 	and.w	r3, r3, #16
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	f000 80a5 	beq.w	800f090 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800ef46:	69bb      	ldr	r3, [r7, #24]
 800ef48:	f003 0310 	and.w	r3, r3, #16
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	f000 809f 	beq.w	800f090 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	681b      	ldr	r3, [r3, #0]
 800ef56:	2210      	movs	r2, #16
 800ef58:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	689b      	ldr	r3, [r3, #8]
 800ef60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef64:	2b40      	cmp	r3, #64	; 0x40
 800ef66:	d155      	bne.n	800f014 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	685b      	ldr	r3, [r3, #4]
 800ef70:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800ef72:	893b      	ldrh	r3, [r7, #8]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	f000 80e2 	beq.w	800f13e <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ef80:	893a      	ldrh	r2, [r7, #8]
 800ef82:	429a      	cmp	r2, r3
 800ef84:	f080 80db 	bcs.w	800f13e <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ef88:	687b      	ldr	r3, [r7, #4]
 800ef8a:	893a      	ldrh	r2, [r7, #8]
 800ef8c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	f003 0320 	and.w	r3, r3, #32
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d12b      	bne.n	800eff8 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800efa0:	687b      	ldr	r3, [r7, #4]
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	681a      	ldr	r2, [r3, #0]
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800efae:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	681b      	ldr	r3, [r3, #0]
 800efb4:	689a      	ldr	r2, [r3, #8]
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	f022 0201 	bic.w	r2, r2, #1
 800efbe:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	689a      	ldr	r2, [r3, #8]
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800efce:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	2220      	movs	r2, #32
 800efd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2200      	movs	r2, #0
 800efdc:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	681a      	ldr	r2, [r3, #0]
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	f022 0210 	bic.w	r2, r2, #16
 800efec:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eff2:	4618      	mov	r0, r3
 800eff4:	f7f9 fb90 	bl	8008718 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f004:	b29b      	uxth	r3, r3
 800f006:	1ad3      	subs	r3, r2, r3
 800f008:	b29b      	uxth	r3, r3
 800f00a:	4619      	mov	r1, r3
 800f00c:	6878      	ldr	r0, [r7, #4]
 800f00e:	f000 f8b1 	bl	800f174 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800f012:	e094      	b.n	800f13e <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f020:	b29b      	uxth	r3, r3
 800f022:	1ad3      	subs	r3, r2, r3
 800f024:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f02c:	b29b      	uxth	r3, r3
 800f02e:	2b00      	cmp	r3, #0
 800f030:	f000 8087 	beq.w	800f142 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800f034:	897b      	ldrh	r3, [r7, #10]
 800f036:	2b00      	cmp	r3, #0
 800f038:	f000 8083 	beq.w	800f142 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	681a      	ldr	r2, [r3, #0]
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800f04a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	689b      	ldr	r3, [r3, #8]
 800f052:	687a      	ldr	r2, [r7, #4]
 800f054:	6812      	ldr	r2, [r2, #0]
 800f056:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f05a:	f023 0301 	bic.w	r3, r3, #1
 800f05e:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2220      	movs	r2, #32
 800f064:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	2200      	movs	r2, #0
 800f06c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	2200      	movs	r2, #0
 800f072:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	681a      	ldr	r2, [r3, #0]
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	f022 0210 	bic.w	r2, r2, #16
 800f082:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f084:	897b      	ldrh	r3, [r7, #10]
 800f086:	4619      	mov	r1, r3
 800f088:	6878      	ldr	r0, [r7, #4]
 800f08a:	f000 f873 	bl	800f174 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800f08e:	e058      	b.n	800f142 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f090:	69fb      	ldr	r3, [r7, #28]
 800f092:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f096:	2b00      	cmp	r3, #0
 800f098:	d00d      	beq.n	800f0b6 <HAL_UART_IRQHandler+0x3ce>
 800f09a:	697b      	ldr	r3, [r7, #20]
 800f09c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d008      	beq.n	800f0b6 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f0ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	f001 f8da 	bl	8010268 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f0b4:	e048      	b.n	800f148 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f0b6:	69fb      	ldr	r3, [r7, #28]
 800f0b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d012      	beq.n	800f0e6 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f0c0:	69bb      	ldr	r3, [r7, #24]
 800f0c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d104      	bne.n	800f0d4 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d008      	beq.n	800f0e6 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d034      	beq.n	800f146 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f0e0:	6878      	ldr	r0, [r7, #4]
 800f0e2:	4798      	blx	r3
    }
    return;
 800f0e4:	e02f      	b.n	800f146 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f0e6:	69fb      	ldr	r3, [r7, #28]
 800f0e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d008      	beq.n	800f102 <HAL_UART_IRQHandler+0x41a>
 800f0f0:	69bb      	ldr	r3, [r7, #24]
 800f0f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d003      	beq.n	800f102 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800f0fa:	6878      	ldr	r0, [r7, #4]
 800f0fc:	f000 fdbe 	bl	800fc7c <UART_EndTransmit_IT>
    return;
 800f100:	e022      	b.n	800f148 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f102:	69fb      	ldr	r3, [r7, #28]
 800f104:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d008      	beq.n	800f11e <HAL_UART_IRQHandler+0x436>
 800f10c:	69bb      	ldr	r3, [r7, #24]
 800f10e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f112:	2b00      	cmp	r3, #0
 800f114:	d003      	beq.n	800f11e <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	f001 f8b8 	bl	801028c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f11c:	e014      	b.n	800f148 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f11e:	69fb      	ldr	r3, [r7, #28]
 800f120:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f124:	2b00      	cmp	r3, #0
 800f126:	d00f      	beq.n	800f148 <HAL_UART_IRQHandler+0x460>
 800f128:	69bb      	ldr	r3, [r7, #24]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	da0c      	bge.n	800f148 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f12e:	6878      	ldr	r0, [r7, #4]
 800f130:	f001 f8a3 	bl	801027a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f134:	e008      	b.n	800f148 <HAL_UART_IRQHandler+0x460>
      return;
 800f136:	bf00      	nop
 800f138:	e006      	b.n	800f148 <HAL_UART_IRQHandler+0x460>
    return;
 800f13a:	bf00      	nop
 800f13c:	e004      	b.n	800f148 <HAL_UART_IRQHandler+0x460>
      return;
 800f13e:	bf00      	nop
 800f140:	e002      	b.n	800f148 <HAL_UART_IRQHandler+0x460>
      return;
 800f142:	bf00      	nop
 800f144:	e000      	b.n	800f148 <HAL_UART_IRQHandler+0x460>
    return;
 800f146:	bf00      	nop
  }
}
 800f148:	3720      	adds	r7, #32
 800f14a:	46bd      	mov	sp, r7
 800f14c:	bd80      	pop	{r7, pc}
 800f14e:	bf00      	nop

0800f150 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f150:	b480      	push	{r7}
 800f152:	b083      	sub	sp, #12
 800f154:	af00      	add	r7, sp, #0
 800f156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f158:	bf00      	nop
 800f15a:	370c      	adds	r7, #12
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bc80      	pop	{r7}
 800f160:	4770      	bx	lr

0800f162 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f162:	b480      	push	{r7}
 800f164:	b083      	sub	sp, #12
 800f166:	af00      	add	r7, sp, #0
 800f168:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f16a:	bf00      	nop
 800f16c:	370c      	adds	r7, #12
 800f16e:	46bd      	mov	sp, r7
 800f170:	bc80      	pop	{r7}
 800f172:	4770      	bx	lr

0800f174 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f174:	b480      	push	{r7}
 800f176:	b083      	sub	sp, #12
 800f178:	af00      	add	r7, sp, #0
 800f17a:	6078      	str	r0, [r7, #4]
 800f17c:	460b      	mov	r3, r1
 800f17e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f180:	bf00      	nop
 800f182:	370c      	adds	r7, #12
 800f184:	46bd      	mov	sp, r7
 800f186:	bc80      	pop	{r7}
 800f188:	4770      	bx	lr
	...

0800f18c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f18c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f190:	b08c      	sub	sp, #48	; 0x30
 800f192:	af00      	add	r7, sp, #0
 800f194:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f196:	2300      	movs	r3, #0
 800f198:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f19c:	697b      	ldr	r3, [r7, #20]
 800f19e:	689a      	ldr	r2, [r3, #8]
 800f1a0:	697b      	ldr	r3, [r7, #20]
 800f1a2:	691b      	ldr	r3, [r3, #16]
 800f1a4:	431a      	orrs	r2, r3
 800f1a6:	697b      	ldr	r3, [r7, #20]
 800f1a8:	695b      	ldr	r3, [r3, #20]
 800f1aa:	431a      	orrs	r2, r3
 800f1ac:	697b      	ldr	r3, [r7, #20]
 800f1ae:	69db      	ldr	r3, [r3, #28]
 800f1b0:	4313      	orrs	r3, r2
 800f1b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f1b4:	697b      	ldr	r3, [r7, #20]
 800f1b6:	681b      	ldr	r3, [r3, #0]
 800f1b8:	681a      	ldr	r2, [r3, #0]
 800f1ba:	4b94      	ldr	r3, [pc, #592]	; (800f40c <UART_SetConfig+0x280>)
 800f1bc:	4013      	ands	r3, r2
 800f1be:	697a      	ldr	r2, [r7, #20]
 800f1c0:	6812      	ldr	r2, [r2, #0]
 800f1c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f1c4:	430b      	orrs	r3, r1
 800f1c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f1c8:	697b      	ldr	r3, [r7, #20]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	685b      	ldr	r3, [r3, #4]
 800f1ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f1d2:	697b      	ldr	r3, [r7, #20]
 800f1d4:	68da      	ldr	r2, [r3, #12]
 800f1d6:	697b      	ldr	r3, [r7, #20]
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	430a      	orrs	r2, r1
 800f1dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	699b      	ldr	r3, [r3, #24]
 800f1e2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f1e4:	697b      	ldr	r3, [r7, #20]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	4a89      	ldr	r2, [pc, #548]	; (800f410 <UART_SetConfig+0x284>)
 800f1ea:	4293      	cmp	r3, r2
 800f1ec:	d004      	beq.n	800f1f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f1ee:	697b      	ldr	r3, [r7, #20]
 800f1f0:	6a1b      	ldr	r3, [r3, #32]
 800f1f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f1f4:	4313      	orrs	r3, r2
 800f1f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f1f8:	697b      	ldr	r3, [r7, #20]
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	689b      	ldr	r3, [r3, #8]
 800f1fe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800f202:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800f206:	697a      	ldr	r2, [r7, #20]
 800f208:	6812      	ldr	r2, [r2, #0]
 800f20a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f20c:	430b      	orrs	r3, r1
 800f20e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f210:	697b      	ldr	r3, [r7, #20]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f216:	f023 010f 	bic.w	r1, r3, #15
 800f21a:	697b      	ldr	r3, [r7, #20]
 800f21c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f21e:	697b      	ldr	r3, [r7, #20]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	430a      	orrs	r2, r1
 800f224:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f226:	697b      	ldr	r3, [r7, #20]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	4a7a      	ldr	r2, [pc, #488]	; (800f414 <UART_SetConfig+0x288>)
 800f22c:	4293      	cmp	r3, r2
 800f22e:	d127      	bne.n	800f280 <UART_SetConfig+0xf4>
 800f230:	2003      	movs	r0, #3
 800f232:	f7ff fc39 	bl	800eaa8 <LL_RCC_GetUSARTClockSource>
 800f236:	4603      	mov	r3, r0
 800f238:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800f23c:	2b03      	cmp	r3, #3
 800f23e:	d81b      	bhi.n	800f278 <UART_SetConfig+0xec>
 800f240:	a201      	add	r2, pc, #4	; (adr r2, 800f248 <UART_SetConfig+0xbc>)
 800f242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f246:	bf00      	nop
 800f248:	0800f259 	.word	0x0800f259
 800f24c:	0800f269 	.word	0x0800f269
 800f250:	0800f261 	.word	0x0800f261
 800f254:	0800f271 	.word	0x0800f271
 800f258:	2301      	movs	r3, #1
 800f25a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f25e:	e080      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f260:	2302      	movs	r3, #2
 800f262:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f266:	e07c      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f268:	2304      	movs	r3, #4
 800f26a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f26e:	e078      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f270:	2308      	movs	r3, #8
 800f272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f276:	e074      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f278:	2310      	movs	r3, #16
 800f27a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f27e:	e070      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f280:	697b      	ldr	r3, [r7, #20]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	4a64      	ldr	r2, [pc, #400]	; (800f418 <UART_SetConfig+0x28c>)
 800f286:	4293      	cmp	r3, r2
 800f288:	d138      	bne.n	800f2fc <UART_SetConfig+0x170>
 800f28a:	200c      	movs	r0, #12
 800f28c:	f7ff fc0c 	bl	800eaa8 <LL_RCC_GetUSARTClockSource>
 800f290:	4603      	mov	r3, r0
 800f292:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800f296:	2b0c      	cmp	r3, #12
 800f298:	d82c      	bhi.n	800f2f4 <UART_SetConfig+0x168>
 800f29a:	a201      	add	r2, pc, #4	; (adr r2, 800f2a0 <UART_SetConfig+0x114>)
 800f29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2a0:	0800f2d5 	.word	0x0800f2d5
 800f2a4:	0800f2f5 	.word	0x0800f2f5
 800f2a8:	0800f2f5 	.word	0x0800f2f5
 800f2ac:	0800f2f5 	.word	0x0800f2f5
 800f2b0:	0800f2e5 	.word	0x0800f2e5
 800f2b4:	0800f2f5 	.word	0x0800f2f5
 800f2b8:	0800f2f5 	.word	0x0800f2f5
 800f2bc:	0800f2f5 	.word	0x0800f2f5
 800f2c0:	0800f2dd 	.word	0x0800f2dd
 800f2c4:	0800f2f5 	.word	0x0800f2f5
 800f2c8:	0800f2f5 	.word	0x0800f2f5
 800f2cc:	0800f2f5 	.word	0x0800f2f5
 800f2d0:	0800f2ed 	.word	0x0800f2ed
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f2da:	e042      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f2dc:	2302      	movs	r3, #2
 800f2de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f2e2:	e03e      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f2e4:	2304      	movs	r3, #4
 800f2e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f2ea:	e03a      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f2ec:	2308      	movs	r3, #8
 800f2ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f2f2:	e036      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f2f4:	2310      	movs	r3, #16
 800f2f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f2fa:	e032      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f2fc:	697b      	ldr	r3, [r7, #20]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	4a43      	ldr	r2, [pc, #268]	; (800f410 <UART_SetConfig+0x284>)
 800f302:	4293      	cmp	r3, r2
 800f304:	d12a      	bne.n	800f35c <UART_SetConfig+0x1d0>
 800f306:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800f30a:	f7ff fbdf 	bl	800eacc <LL_RCC_GetLPUARTClockSource>
 800f30e:	4603      	mov	r3, r0
 800f310:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f314:	d01a      	beq.n	800f34c <UART_SetConfig+0x1c0>
 800f316:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f31a:	d81b      	bhi.n	800f354 <UART_SetConfig+0x1c8>
 800f31c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f320:	d00c      	beq.n	800f33c <UART_SetConfig+0x1b0>
 800f322:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f326:	d815      	bhi.n	800f354 <UART_SetConfig+0x1c8>
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d003      	beq.n	800f334 <UART_SetConfig+0x1a8>
 800f32c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f330:	d008      	beq.n	800f344 <UART_SetConfig+0x1b8>
 800f332:	e00f      	b.n	800f354 <UART_SetConfig+0x1c8>
 800f334:	2300      	movs	r3, #0
 800f336:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f33a:	e012      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f33c:	2302      	movs	r3, #2
 800f33e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f342:	e00e      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f344:	2304      	movs	r3, #4
 800f346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f34a:	e00a      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f34c:	2308      	movs	r3, #8
 800f34e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f352:	e006      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f354:	2310      	movs	r3, #16
 800f356:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f35a:	e002      	b.n	800f362 <UART_SetConfig+0x1d6>
 800f35c:	2310      	movs	r3, #16
 800f35e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f362:	697b      	ldr	r3, [r7, #20]
 800f364:	681b      	ldr	r3, [r3, #0]
 800f366:	4a2a      	ldr	r2, [pc, #168]	; (800f410 <UART_SetConfig+0x284>)
 800f368:	4293      	cmp	r3, r2
 800f36a:	f040 80a4 	bne.w	800f4b6 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f36e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f372:	2b08      	cmp	r3, #8
 800f374:	d823      	bhi.n	800f3be <UART_SetConfig+0x232>
 800f376:	a201      	add	r2, pc, #4	; (adr r2, 800f37c <UART_SetConfig+0x1f0>)
 800f378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f37c:	0800f3a1 	.word	0x0800f3a1
 800f380:	0800f3bf 	.word	0x0800f3bf
 800f384:	0800f3a9 	.word	0x0800f3a9
 800f388:	0800f3bf 	.word	0x0800f3bf
 800f38c:	0800f3af 	.word	0x0800f3af
 800f390:	0800f3bf 	.word	0x0800f3bf
 800f394:	0800f3bf 	.word	0x0800f3bf
 800f398:	0800f3bf 	.word	0x0800f3bf
 800f39c:	0800f3b7 	.word	0x0800f3b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f3a0:	f7fc ff78 	bl	800c294 <HAL_RCC_GetPCLK1Freq>
 800f3a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f3a6:	e010      	b.n	800f3ca <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f3a8:	4b1c      	ldr	r3, [pc, #112]	; (800f41c <UART_SetConfig+0x290>)
 800f3aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f3ac:	e00d      	b.n	800f3ca <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f3ae:	f7fc febd 	bl	800c12c <HAL_RCC_GetSysClockFreq>
 800f3b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f3b4:	e009      	b.n	800f3ca <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f3b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f3ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f3bc:	e005      	b.n	800f3ca <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800f3be:	2300      	movs	r3, #0
 800f3c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800f3c2:	2301      	movs	r3, #1
 800f3c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800f3c8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f3ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	f000 8137 	beq.w	800f640 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f3d2:	697b      	ldr	r3, [r7, #20]
 800f3d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f3d6:	4a12      	ldr	r2, [pc, #72]	; (800f420 <UART_SetConfig+0x294>)
 800f3d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f3dc:	461a      	mov	r2, r3
 800f3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3e0:	fbb3 f3f2 	udiv	r3, r3, r2
 800f3e4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f3e6:	697b      	ldr	r3, [r7, #20]
 800f3e8:	685a      	ldr	r2, [r3, #4]
 800f3ea:	4613      	mov	r3, r2
 800f3ec:	005b      	lsls	r3, r3, #1
 800f3ee:	4413      	add	r3, r2
 800f3f0:	69ba      	ldr	r2, [r7, #24]
 800f3f2:	429a      	cmp	r2, r3
 800f3f4:	d305      	bcc.n	800f402 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f3f6:	697b      	ldr	r3, [r7, #20]
 800f3f8:	685b      	ldr	r3, [r3, #4]
 800f3fa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f3fc:	69ba      	ldr	r2, [r7, #24]
 800f3fe:	429a      	cmp	r2, r3
 800f400:	d910      	bls.n	800f424 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800f402:	2301      	movs	r3, #1
 800f404:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f408:	e11a      	b.n	800f640 <UART_SetConfig+0x4b4>
 800f40a:	bf00      	nop
 800f40c:	cfff69f3 	.word	0xcfff69f3
 800f410:	40008000 	.word	0x40008000
 800f414:	40013800 	.word	0x40013800
 800f418:	40004400 	.word	0x40004400
 800f41c:	00f42400 	.word	0x00f42400
 800f420:	08027bc4 	.word	0x08027bc4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f426:	2200      	movs	r2, #0
 800f428:	60bb      	str	r3, [r7, #8]
 800f42a:	60fa      	str	r2, [r7, #12]
 800f42c:	697b      	ldr	r3, [r7, #20]
 800f42e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f430:	4a8e      	ldr	r2, [pc, #568]	; (800f66c <UART_SetConfig+0x4e0>)
 800f432:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f436:	b29b      	uxth	r3, r3
 800f438:	2200      	movs	r2, #0
 800f43a:	603b      	str	r3, [r7, #0]
 800f43c:	607a      	str	r2, [r7, #4]
 800f43e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f442:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f446:	f7f1 fe0f 	bl	8001068 <__aeabi_uldivmod>
 800f44a:	4602      	mov	r2, r0
 800f44c:	460b      	mov	r3, r1
 800f44e:	4610      	mov	r0, r2
 800f450:	4619      	mov	r1, r3
 800f452:	f04f 0200 	mov.w	r2, #0
 800f456:	f04f 0300 	mov.w	r3, #0
 800f45a:	020b      	lsls	r3, r1, #8
 800f45c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f460:	0202      	lsls	r2, r0, #8
 800f462:	6979      	ldr	r1, [r7, #20]
 800f464:	6849      	ldr	r1, [r1, #4]
 800f466:	0849      	lsrs	r1, r1, #1
 800f468:	2000      	movs	r0, #0
 800f46a:	460c      	mov	r4, r1
 800f46c:	4605      	mov	r5, r0
 800f46e:	eb12 0804 	adds.w	r8, r2, r4
 800f472:	eb43 0905 	adc.w	r9, r3, r5
 800f476:	697b      	ldr	r3, [r7, #20]
 800f478:	685b      	ldr	r3, [r3, #4]
 800f47a:	2200      	movs	r2, #0
 800f47c:	469a      	mov	sl, r3
 800f47e:	4693      	mov	fp, r2
 800f480:	4652      	mov	r2, sl
 800f482:	465b      	mov	r3, fp
 800f484:	4640      	mov	r0, r8
 800f486:	4649      	mov	r1, r9
 800f488:	f7f1 fdee 	bl	8001068 <__aeabi_uldivmod>
 800f48c:	4602      	mov	r2, r0
 800f48e:	460b      	mov	r3, r1
 800f490:	4613      	mov	r3, r2
 800f492:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f494:	6a3b      	ldr	r3, [r7, #32]
 800f496:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f49a:	d308      	bcc.n	800f4ae <UART_SetConfig+0x322>
 800f49c:	6a3b      	ldr	r3, [r7, #32]
 800f49e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f4a2:	d204      	bcs.n	800f4ae <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800f4a4:	697b      	ldr	r3, [r7, #20]
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	6a3a      	ldr	r2, [r7, #32]
 800f4aa:	60da      	str	r2, [r3, #12]
 800f4ac:	e0c8      	b.n	800f640 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 800f4ae:	2301      	movs	r3, #1
 800f4b0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f4b4:	e0c4      	b.n	800f640 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f4b6:	697b      	ldr	r3, [r7, #20]
 800f4b8:	69db      	ldr	r3, [r3, #28]
 800f4ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f4be:	d168      	bne.n	800f592 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800f4c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f4c4:	2b08      	cmp	r3, #8
 800f4c6:	d828      	bhi.n	800f51a <UART_SetConfig+0x38e>
 800f4c8:	a201      	add	r2, pc, #4	; (adr r2, 800f4d0 <UART_SetConfig+0x344>)
 800f4ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4ce:	bf00      	nop
 800f4d0:	0800f4f5 	.word	0x0800f4f5
 800f4d4:	0800f4fd 	.word	0x0800f4fd
 800f4d8:	0800f505 	.word	0x0800f505
 800f4dc:	0800f51b 	.word	0x0800f51b
 800f4e0:	0800f50b 	.word	0x0800f50b
 800f4e4:	0800f51b 	.word	0x0800f51b
 800f4e8:	0800f51b 	.word	0x0800f51b
 800f4ec:	0800f51b 	.word	0x0800f51b
 800f4f0:	0800f513 	.word	0x0800f513
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f4f4:	f7fc fece 	bl	800c294 <HAL_RCC_GetPCLK1Freq>
 800f4f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f4fa:	e014      	b.n	800f526 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f4fc:	f7fc fedc 	bl	800c2b8 <HAL_RCC_GetPCLK2Freq>
 800f500:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f502:	e010      	b.n	800f526 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f504:	4b5a      	ldr	r3, [pc, #360]	; (800f670 <UART_SetConfig+0x4e4>)
 800f506:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f508:	e00d      	b.n	800f526 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f50a:	f7fc fe0f 	bl	800c12c <HAL_RCC_GetSysClockFreq>
 800f50e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f510:	e009      	b.n	800f526 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f512:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f516:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f518:	e005      	b.n	800f526 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800f51a:	2300      	movs	r3, #0
 800f51c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800f51e:	2301      	movs	r3, #1
 800f520:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800f524:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f528:	2b00      	cmp	r3, #0
 800f52a:	f000 8089 	beq.w	800f640 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f52e:	697b      	ldr	r3, [r7, #20]
 800f530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f532:	4a4e      	ldr	r2, [pc, #312]	; (800f66c <UART_SetConfig+0x4e0>)
 800f534:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f538:	461a      	mov	r2, r3
 800f53a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f53c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f540:	005a      	lsls	r2, r3, #1
 800f542:	697b      	ldr	r3, [r7, #20]
 800f544:	685b      	ldr	r3, [r3, #4]
 800f546:	085b      	lsrs	r3, r3, #1
 800f548:	441a      	add	r2, r3
 800f54a:	697b      	ldr	r3, [r7, #20]
 800f54c:	685b      	ldr	r3, [r3, #4]
 800f54e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f552:	b29b      	uxth	r3, r3
 800f554:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f556:	6a3b      	ldr	r3, [r7, #32]
 800f558:	2b0f      	cmp	r3, #15
 800f55a:	d916      	bls.n	800f58a <UART_SetConfig+0x3fe>
 800f55c:	6a3b      	ldr	r3, [r7, #32]
 800f55e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f562:	d212      	bcs.n	800f58a <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f564:	6a3b      	ldr	r3, [r7, #32]
 800f566:	b29b      	uxth	r3, r3
 800f568:	f023 030f 	bic.w	r3, r3, #15
 800f56c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f56e:	6a3b      	ldr	r3, [r7, #32]
 800f570:	085b      	lsrs	r3, r3, #1
 800f572:	b29b      	uxth	r3, r3
 800f574:	f003 0307 	and.w	r3, r3, #7
 800f578:	b29a      	uxth	r2, r3
 800f57a:	8bfb      	ldrh	r3, [r7, #30]
 800f57c:	4313      	orrs	r3, r2
 800f57e:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f580:	697b      	ldr	r3, [r7, #20]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	8bfa      	ldrh	r2, [r7, #30]
 800f586:	60da      	str	r2, [r3, #12]
 800f588:	e05a      	b.n	800f640 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800f58a:	2301      	movs	r3, #1
 800f58c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800f590:	e056      	b.n	800f640 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f592:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f596:	2b08      	cmp	r3, #8
 800f598:	d827      	bhi.n	800f5ea <UART_SetConfig+0x45e>
 800f59a:	a201      	add	r2, pc, #4	; (adr r2, 800f5a0 <UART_SetConfig+0x414>)
 800f59c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5a0:	0800f5c5 	.word	0x0800f5c5
 800f5a4:	0800f5cd 	.word	0x0800f5cd
 800f5a8:	0800f5d5 	.word	0x0800f5d5
 800f5ac:	0800f5eb 	.word	0x0800f5eb
 800f5b0:	0800f5db 	.word	0x0800f5db
 800f5b4:	0800f5eb 	.word	0x0800f5eb
 800f5b8:	0800f5eb 	.word	0x0800f5eb
 800f5bc:	0800f5eb 	.word	0x0800f5eb
 800f5c0:	0800f5e3 	.word	0x0800f5e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f5c4:	f7fc fe66 	bl	800c294 <HAL_RCC_GetPCLK1Freq>
 800f5c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f5ca:	e014      	b.n	800f5f6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f5cc:	f7fc fe74 	bl	800c2b8 <HAL_RCC_GetPCLK2Freq>
 800f5d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f5d2:	e010      	b.n	800f5f6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f5d4:	4b26      	ldr	r3, [pc, #152]	; (800f670 <UART_SetConfig+0x4e4>)
 800f5d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f5d8:	e00d      	b.n	800f5f6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f5da:	f7fc fda7 	bl	800c12c <HAL_RCC_GetSysClockFreq>
 800f5de:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800f5e0:	e009      	b.n	800f5f6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f5e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f5e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800f5e8:	e005      	b.n	800f5f6 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800f5ee:	2301      	movs	r3, #1
 800f5f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800f5f4:	bf00      	nop
    }

    if (pclk != 0U)
 800f5f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d021      	beq.n	800f640 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f5fc:	697b      	ldr	r3, [r7, #20]
 800f5fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f600:	4a1a      	ldr	r2, [pc, #104]	; (800f66c <UART_SetConfig+0x4e0>)
 800f602:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f606:	461a      	mov	r2, r3
 800f608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f60a:	fbb3 f2f2 	udiv	r2, r3, r2
 800f60e:	697b      	ldr	r3, [r7, #20]
 800f610:	685b      	ldr	r3, [r3, #4]
 800f612:	085b      	lsrs	r3, r3, #1
 800f614:	441a      	add	r2, r3
 800f616:	697b      	ldr	r3, [r7, #20]
 800f618:	685b      	ldr	r3, [r3, #4]
 800f61a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f61e:	b29b      	uxth	r3, r3
 800f620:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f622:	6a3b      	ldr	r3, [r7, #32]
 800f624:	2b0f      	cmp	r3, #15
 800f626:	d908      	bls.n	800f63a <UART_SetConfig+0x4ae>
 800f628:	6a3b      	ldr	r3, [r7, #32]
 800f62a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f62e:	d204      	bcs.n	800f63a <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 800f630:	697b      	ldr	r3, [r7, #20]
 800f632:	681b      	ldr	r3, [r3, #0]
 800f634:	6a3a      	ldr	r2, [r7, #32]
 800f636:	60da      	str	r2, [r3, #12]
 800f638:	e002      	b.n	800f640 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800f63a:	2301      	movs	r3, #1
 800f63c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f640:	697b      	ldr	r3, [r7, #20]
 800f642:	2201      	movs	r2, #1
 800f644:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800f648:	697b      	ldr	r3, [r7, #20]
 800f64a:	2201      	movs	r2, #1
 800f64c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f650:	697b      	ldr	r3, [r7, #20]
 800f652:	2200      	movs	r2, #0
 800f654:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800f656:	697b      	ldr	r3, [r7, #20]
 800f658:	2200      	movs	r2, #0
 800f65a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800f65c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800f660:	4618      	mov	r0, r3
 800f662:	3730      	adds	r7, #48	; 0x30
 800f664:	46bd      	mov	sp, r7
 800f666:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f66a:	bf00      	nop
 800f66c:	08027bc4 	.word	0x08027bc4
 800f670:	00f42400 	.word	0x00f42400

0800f674 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f674:	b480      	push	{r7}
 800f676:	b083      	sub	sp, #12
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f680:	f003 0301 	and.w	r3, r3, #1
 800f684:	2b00      	cmp	r3, #0
 800f686:	d00a      	beq.n	800f69e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	685b      	ldr	r3, [r3, #4]
 800f68e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	430a      	orrs	r2, r1
 800f69c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6a2:	f003 0302 	and.w	r3, r3, #2
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d00a      	beq.n	800f6c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	681b      	ldr	r3, [r3, #0]
 800f6ae:	685b      	ldr	r3, [r3, #4]
 800f6b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	430a      	orrs	r2, r1
 800f6be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6c4:	f003 0304 	and.w	r3, r3, #4
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d00a      	beq.n	800f6e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	685b      	ldr	r3, [r3, #4]
 800f6d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	681b      	ldr	r3, [r3, #0]
 800f6de:	430a      	orrs	r2, r1
 800f6e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f6e6:	f003 0308 	and.w	r3, r3, #8
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d00a      	beq.n	800f704 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	685b      	ldr	r3, [r3, #4]
 800f6f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	681b      	ldr	r3, [r3, #0]
 800f700:	430a      	orrs	r2, r1
 800f702:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f708:	f003 0310 	and.w	r3, r3, #16
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d00a      	beq.n	800f726 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	689b      	ldr	r3, [r3, #8]
 800f716:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	430a      	orrs	r2, r1
 800f724:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f72a:	f003 0320 	and.w	r3, r3, #32
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d00a      	beq.n	800f748 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	689b      	ldr	r3, [r3, #8]
 800f738:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	430a      	orrs	r2, r1
 800f746:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f74c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f750:	2b00      	cmp	r3, #0
 800f752:	d01a      	beq.n	800f78a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	685b      	ldr	r3, [r3, #4]
 800f75a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	430a      	orrs	r2, r1
 800f768:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f76e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f772:	d10a      	bne.n	800f78a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	685b      	ldr	r3, [r3, #4]
 800f77a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	430a      	orrs	r2, r1
 800f788:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f78e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f792:	2b00      	cmp	r3, #0
 800f794:	d00a      	beq.n	800f7ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	685b      	ldr	r3, [r3, #4]
 800f79c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	430a      	orrs	r2, r1
 800f7aa:	605a      	str	r2, [r3, #4]
  }
}
 800f7ac:	bf00      	nop
 800f7ae:	370c      	adds	r7, #12
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	bc80      	pop	{r7}
 800f7b4:	4770      	bx	lr

0800f7b6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f7b6:	b580      	push	{r7, lr}
 800f7b8:	b086      	sub	sp, #24
 800f7ba:	af02      	add	r7, sp, #8
 800f7bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	2200      	movs	r2, #0
 800f7c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f7c6:	f7f6 fe93 	bl	80064f0 <HAL_GetTick>
 800f7ca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	f003 0308 	and.w	r3, r3, #8
 800f7d6:	2b08      	cmp	r3, #8
 800f7d8:	d10e      	bne.n	800f7f8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f7da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f7de:	9300      	str	r3, [sp, #0]
 800f7e0:	68fb      	ldr	r3, [r7, #12]
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f7e8:	6878      	ldr	r0, [r7, #4]
 800f7ea:	f000 f82f 	bl	800f84c <UART_WaitOnFlagUntilTimeout>
 800f7ee:	4603      	mov	r3, r0
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d001      	beq.n	800f7f8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f7f4:	2303      	movs	r3, #3
 800f7f6:	e025      	b.n	800f844 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	f003 0304 	and.w	r3, r3, #4
 800f802:	2b04      	cmp	r3, #4
 800f804:	d10e      	bne.n	800f824 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f806:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f80a:	9300      	str	r3, [sp, #0]
 800f80c:	68fb      	ldr	r3, [r7, #12]
 800f80e:	2200      	movs	r2, #0
 800f810:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f814:	6878      	ldr	r0, [r7, #4]
 800f816:	f000 f819 	bl	800f84c <UART_WaitOnFlagUntilTimeout>
 800f81a:	4603      	mov	r3, r0
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d001      	beq.n	800f824 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f820:	2303      	movs	r3, #3
 800f822:	e00f      	b.n	800f844 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	2220      	movs	r2, #32
 800f828:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	2220      	movs	r2, #32
 800f830:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	2200      	movs	r2, #0
 800f838:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	2200      	movs	r2, #0
 800f83e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800f842:	2300      	movs	r3, #0
}
 800f844:	4618      	mov	r0, r3
 800f846:	3710      	adds	r7, #16
 800f848:	46bd      	mov	sp, r7
 800f84a:	bd80      	pop	{r7, pc}

0800f84c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f84c:	b580      	push	{r7, lr}
 800f84e:	b084      	sub	sp, #16
 800f850:	af00      	add	r7, sp, #0
 800f852:	60f8      	str	r0, [r7, #12]
 800f854:	60b9      	str	r1, [r7, #8]
 800f856:	603b      	str	r3, [r7, #0]
 800f858:	4613      	mov	r3, r2
 800f85a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f85c:	e062      	b.n	800f924 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f85e:	69bb      	ldr	r3, [r7, #24]
 800f860:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f864:	d05e      	beq.n	800f924 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f866:	f7f6 fe43 	bl	80064f0 <HAL_GetTick>
 800f86a:	4602      	mov	r2, r0
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	1ad3      	subs	r3, r2, r3
 800f870:	69ba      	ldr	r2, [r7, #24]
 800f872:	429a      	cmp	r2, r3
 800f874:	d302      	bcc.n	800f87c <UART_WaitOnFlagUntilTimeout+0x30>
 800f876:	69bb      	ldr	r3, [r7, #24]
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d11d      	bne.n	800f8b8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	681a      	ldr	r2, [r3, #0]
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f88a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f88c:	68fb      	ldr	r3, [r7, #12]
 800f88e:	681b      	ldr	r3, [r3, #0]
 800f890:	689a      	ldr	r2, [r3, #8]
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	f022 0201 	bic.w	r2, r2, #1
 800f89a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	2220      	movs	r2, #32
 800f8a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	2220      	movs	r2, #32
 800f8a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	2200      	movs	r2, #0
 800f8b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800f8b4:	2303      	movs	r3, #3
 800f8b6:	e045      	b.n	800f944 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	681b      	ldr	r3, [r3, #0]
 800f8be:	f003 0304 	and.w	r3, r3, #4
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d02e      	beq.n	800f924 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	69db      	ldr	r3, [r3, #28]
 800f8cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f8d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f8d4:	d126      	bne.n	800f924 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f8de:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	681a      	ldr	r2, [r3, #0]
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f8ee:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	689a      	ldr	r2, [r3, #8]
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	f022 0201 	bic.w	r2, r2, #1
 800f8fe:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	2220      	movs	r2, #32
 800f904:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	2220      	movs	r2, #32
 800f90c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f910:	68fb      	ldr	r3, [r7, #12]
 800f912:	2220      	movs	r2, #32
 800f914:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	2200      	movs	r2, #0
 800f91c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800f920:	2303      	movs	r3, #3
 800f922:	e00f      	b.n	800f944 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	69da      	ldr	r2, [r3, #28]
 800f92a:	68bb      	ldr	r3, [r7, #8]
 800f92c:	4013      	ands	r3, r2
 800f92e:	68ba      	ldr	r2, [r7, #8]
 800f930:	429a      	cmp	r2, r3
 800f932:	bf0c      	ite	eq
 800f934:	2301      	moveq	r3, #1
 800f936:	2300      	movne	r3, #0
 800f938:	b2db      	uxtb	r3, r3
 800f93a:	461a      	mov	r2, r3
 800f93c:	79fb      	ldrb	r3, [r7, #7]
 800f93e:	429a      	cmp	r2, r3
 800f940:	d08d      	beq.n	800f85e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f942:	2300      	movs	r3, #0
}
 800f944:	4618      	mov	r0, r3
 800f946:	3710      	adds	r7, #16
 800f948:	46bd      	mov	sp, r7
 800f94a:	bd80      	pop	{r7, pc}

0800f94c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f94c:	b480      	push	{r7}
 800f94e:	b085      	sub	sp, #20
 800f950:	af00      	add	r7, sp, #0
 800f952:	60f8      	str	r0, [r7, #12]
 800f954:	60b9      	str	r1, [r7, #8]
 800f956:	4613      	mov	r3, r2
 800f958:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	68ba      	ldr	r2, [r7, #8]
 800f95e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	88fa      	ldrh	r2, [r7, #6]
 800f964:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	88fa      	ldrh	r2, [r7, #6]
 800f96c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	2200      	movs	r2, #0
 800f974:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	689b      	ldr	r3, [r3, #8]
 800f97a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f97e:	d10e      	bne.n	800f99e <UART_Start_Receive_IT+0x52>
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	691b      	ldr	r3, [r3, #16]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d105      	bne.n	800f994 <UART_Start_Receive_IT+0x48>
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800f98e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f992:	e02d      	b.n	800f9f0 <UART_Start_Receive_IT+0xa4>
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	22ff      	movs	r2, #255	; 0xff
 800f998:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f99c:	e028      	b.n	800f9f0 <UART_Start_Receive_IT+0xa4>
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	689b      	ldr	r3, [r3, #8]
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	d10d      	bne.n	800f9c2 <UART_Start_Receive_IT+0x76>
 800f9a6:	68fb      	ldr	r3, [r7, #12]
 800f9a8:	691b      	ldr	r3, [r3, #16]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d104      	bne.n	800f9b8 <UART_Start_Receive_IT+0x6c>
 800f9ae:	68fb      	ldr	r3, [r7, #12]
 800f9b0:	22ff      	movs	r2, #255	; 0xff
 800f9b2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f9b6:	e01b      	b.n	800f9f0 <UART_Start_Receive_IT+0xa4>
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	227f      	movs	r2, #127	; 0x7f
 800f9bc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f9c0:	e016      	b.n	800f9f0 <UART_Start_Receive_IT+0xa4>
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	689b      	ldr	r3, [r3, #8]
 800f9c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800f9ca:	d10d      	bne.n	800f9e8 <UART_Start_Receive_IT+0x9c>
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	691b      	ldr	r3, [r3, #16]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d104      	bne.n	800f9de <UART_Start_Receive_IT+0x92>
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	227f      	movs	r2, #127	; 0x7f
 800f9d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f9dc:	e008      	b.n	800f9f0 <UART_Start_Receive_IT+0xa4>
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	223f      	movs	r2, #63	; 0x3f
 800f9e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800f9e6:	e003      	b.n	800f9f0 <UART_Start_Receive_IT+0xa4>
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	2200      	movs	r2, #0
 800f9f4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	2222      	movs	r2, #34	; 0x22
 800f9fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	689a      	ldr	r2, [r3, #8]
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	f042 0201 	orr.w	r2, r2, #1
 800fa0e:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800fa14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800fa18:	d12a      	bne.n	800fa70 <UART_Start_Receive_IT+0x124>
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fa20:	88fa      	ldrh	r2, [r7, #6]
 800fa22:	429a      	cmp	r2, r3
 800fa24:	d324      	bcc.n	800fa70 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	689b      	ldr	r3, [r3, #8]
 800fa2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fa2e:	d107      	bne.n	800fa40 <UART_Start_Receive_IT+0xf4>
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	691b      	ldr	r3, [r3, #16]
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d103      	bne.n	800fa40 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800fa38:	68fb      	ldr	r3, [r7, #12]
 800fa3a:	4a1e      	ldr	r2, [pc, #120]	; (800fab4 <UART_Start_Receive_IT+0x168>)
 800fa3c:	671a      	str	r2, [r3, #112]	; 0x70
 800fa3e:	e002      	b.n	800fa46 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	4a1d      	ldr	r2, [pc, #116]	; (800fab8 <UART_Start_Receive_IT+0x16c>)
 800fa44:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	2200      	movs	r2, #0
 800fa4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	681a      	ldr	r2, [r3, #0]
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800fa5c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	689a      	ldr	r2, [r3, #8]
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800fa6c:	609a      	str	r2, [r3, #8]
 800fa6e:	e01b      	b.n	800faa8 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	689b      	ldr	r3, [r3, #8]
 800fa74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fa78:	d107      	bne.n	800fa8a <UART_Start_Receive_IT+0x13e>
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	691b      	ldr	r3, [r3, #16]
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d103      	bne.n	800fa8a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	4a0d      	ldr	r2, [pc, #52]	; (800fabc <UART_Start_Receive_IT+0x170>)
 800fa86:	671a      	str	r2, [r3, #112]	; 0x70
 800fa88:	e002      	b.n	800fa90 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	4a0c      	ldr	r2, [pc, #48]	; (800fac0 <UART_Start_Receive_IT+0x174>)
 800fa8e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	2200      	movs	r2, #0
 800fa94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	681a      	ldr	r2, [r3, #0]
 800fa9e:	68fb      	ldr	r3, [r7, #12]
 800faa0:	681b      	ldr	r3, [r3, #0]
 800faa2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800faa6:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800faa8:	2300      	movs	r3, #0
}
 800faaa:	4618      	mov	r0, r3
 800faac:	3714      	adds	r7, #20
 800faae:	46bd      	mov	sp, r7
 800fab0:	bc80      	pop	{r7}
 800fab2:	4770      	bx	lr
 800fab4:	08010065 	.word	0x08010065
 800fab8:	0800fe61 	.word	0x0800fe61
 800fabc:	0800fd89 	.word	0x0800fd89
 800fac0:	0800fcb1 	.word	0x0800fcb1

0800fac4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fac4:	b480      	push	{r7}
 800fac6:	b083      	sub	sp, #12
 800fac8:	af00      	add	r7, sp, #0
 800faca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	681b      	ldr	r3, [r3, #0]
 800fad0:	681a      	ldr	r2, [r3, #0]
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800fada:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	689a      	ldr	r2, [r3, #8]
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800faea:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	2220      	movs	r2, #32
 800faf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800faf4:	bf00      	nop
 800faf6:	370c      	adds	r7, #12
 800faf8:	46bd      	mov	sp, r7
 800fafa:	bc80      	pop	{r7}
 800fafc:	4770      	bx	lr

0800fafe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fafe:	b480      	push	{r7}
 800fb00:	b083      	sub	sp, #12
 800fb02:	af00      	add	r7, sp, #0
 800fb04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	681a      	ldr	r2, [r3, #0]
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800fb14:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	689b      	ldr	r3, [r3, #8]
 800fb1c:	687a      	ldr	r2, [r7, #4]
 800fb1e:	6812      	ldr	r2, [r2, #0]
 800fb20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800fb24:	f023 0301 	bic.w	r3, r3, #1
 800fb28:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fb2e:	2b01      	cmp	r3, #1
 800fb30:	d107      	bne.n	800fb42 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	681a      	ldr	r2, [r3, #0]
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	f022 0210 	bic.w	r2, r2, #16
 800fb40:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	2220      	movs	r2, #32
 800fb46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	2200      	movs	r2, #0
 800fb4e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	2200      	movs	r2, #0
 800fb54:	671a      	str	r2, [r3, #112]	; 0x70
}
 800fb56:	bf00      	nop
 800fb58:	370c      	adds	r7, #12
 800fb5a:	46bd      	mov	sp, r7
 800fb5c:	bc80      	pop	{r7}
 800fb5e:	4770      	bx	lr

0800fb60 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fb60:	b580      	push	{r7, lr}
 800fb62:	b084      	sub	sp, #16
 800fb64:	af00      	add	r7, sp, #0
 800fb66:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fb6c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	681b      	ldr	r3, [r3, #0]
 800fb74:	f003 0320 	and.w	r3, r3, #32
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d114      	bne.n	800fba6 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	2200      	movs	r2, #0
 800fb80:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	681b      	ldr	r3, [r3, #0]
 800fb88:	689a      	ldr	r2, [r3, #8]
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fb92:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	681a      	ldr	r2, [r3, #0]
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800fba2:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fba4:	e002      	b.n	800fbac <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800fba6:	68f8      	ldr	r0, [r7, #12]
 800fba8:	f7f7 fa54 	bl	8007054 <HAL_UART_TxCpltCallback>
}
 800fbac:	bf00      	nop
 800fbae:	3710      	adds	r7, #16
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	bd80      	pop	{r7, pc}

0800fbb4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fbb4:	b580      	push	{r7, lr}
 800fbb6:	b084      	sub	sp, #16
 800fbb8:	af00      	add	r7, sp, #0
 800fbba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fbc0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fbc2:	68f8      	ldr	r0, [r7, #12]
 800fbc4:	f7ff fac4 	bl	800f150 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fbc8:	bf00      	nop
 800fbca:	3710      	adds	r7, #16
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	bd80      	pop	{r7, pc}

0800fbd0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b086      	sub	sp, #24
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fbdc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fbde:	697b      	ldr	r3, [r7, #20]
 800fbe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800fbe4:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fbe6:	697b      	ldr	r3, [r7, #20]
 800fbe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fbec:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fbee:	697b      	ldr	r3, [r7, #20]
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	689b      	ldr	r3, [r3, #8]
 800fbf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fbf8:	2b80      	cmp	r3, #128	; 0x80
 800fbfa:	d109      	bne.n	800fc10 <UART_DMAError+0x40>
 800fbfc:	693b      	ldr	r3, [r7, #16]
 800fbfe:	2b21      	cmp	r3, #33	; 0x21
 800fc00:	d106      	bne.n	800fc10 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800fc02:	697b      	ldr	r3, [r7, #20]
 800fc04:	2200      	movs	r2, #0
 800fc06:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800fc0a:	6978      	ldr	r0, [r7, #20]
 800fc0c:	f7ff ff5a 	bl	800fac4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800fc10:	697b      	ldr	r3, [r7, #20]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	689b      	ldr	r3, [r3, #8]
 800fc16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fc1a:	2b40      	cmp	r3, #64	; 0x40
 800fc1c:	d109      	bne.n	800fc32 <UART_DMAError+0x62>
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	2b22      	cmp	r3, #34	; 0x22
 800fc22:	d106      	bne.n	800fc32 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800fc24:	697b      	ldr	r3, [r7, #20]
 800fc26:	2200      	movs	r2, #0
 800fc28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800fc2c:	6978      	ldr	r0, [r7, #20]
 800fc2e:	f7ff ff66 	bl	800fafe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800fc32:	697b      	ldr	r3, [r7, #20]
 800fc34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fc38:	f043 0210 	orr.w	r2, r3, #16
 800fc3c:	697b      	ldr	r3, [r7, #20]
 800fc3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc42:	6978      	ldr	r0, [r7, #20]
 800fc44:	f7ff fa8d 	bl	800f162 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc48:	bf00      	nop
 800fc4a:	3718      	adds	r7, #24
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	bd80      	pop	{r7, pc}

0800fc50 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b084      	sub	sp, #16
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800fc5e:	68fb      	ldr	r3, [r7, #12]
 800fc60:	2200      	movs	r2, #0
 800fc62:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	2200      	movs	r2, #0
 800fc6a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fc6e:	68f8      	ldr	r0, [r7, #12]
 800fc70:	f7ff fa77 	bl	800f162 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fc74:	bf00      	nop
 800fc76:	3710      	adds	r7, #16
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	bd80      	pop	{r7, pc}

0800fc7c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b082      	sub	sp, #8
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	681a      	ldr	r2, [r3, #0]
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fc92:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	2220      	movs	r2, #32
 800fc98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	2200      	movs	r2, #0
 800fca0:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800fca2:	6878      	ldr	r0, [r7, #4]
 800fca4:	f7f7 f9d6 	bl	8007054 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fca8:	bf00      	nop
 800fcaa:	3708      	adds	r7, #8
 800fcac:	46bd      	mov	sp, r7
 800fcae:	bd80      	pop	{r7, pc}

0800fcb0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800fcb0:	b580      	push	{r7, lr}
 800fcb2:	b084      	sub	sp, #16
 800fcb4:	af00      	add	r7, sp, #0
 800fcb6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fcbe:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fcc6:	2b22      	cmp	r3, #34	; 0x22
 800fcc8:	d152      	bne.n	800fd70 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fcd0:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fcd2:	89bb      	ldrh	r3, [r7, #12]
 800fcd4:	b2d9      	uxtb	r1, r3
 800fcd6:	89fb      	ldrh	r3, [r7, #14]
 800fcd8:	b2da      	uxtb	r2, r3
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fcde:	400a      	ands	r2, r1
 800fce0:	b2d2      	uxtb	r2, r2
 800fce2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fce8:	1c5a      	adds	r2, r3, #1
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fcf4:	b29b      	uxth	r3, r3
 800fcf6:	3b01      	subs	r3, #1
 800fcf8:	b29a      	uxth	r2, r3
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fd06:	b29b      	uxth	r3, r3
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d139      	bne.n	800fd80 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	681a      	ldr	r2, [r3, #0]
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800fd1a:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	689a      	ldr	r2, [r3, #8]
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	f022 0201 	bic.w	r2, r2, #1
 800fd2a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	2220      	movs	r2, #32
 800fd30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	2200      	movs	r2, #0
 800fd38:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fd3e:	2b01      	cmp	r3, #1
 800fd40:	d10f      	bne.n	800fd62 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	681a      	ldr	r2, [r3, #0]
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	f022 0210 	bic.w	r2, r2, #16
 800fd50:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fd58:	4619      	mov	r1, r3
 800fd5a:	6878      	ldr	r0, [r7, #4]
 800fd5c:	f7ff fa0a 	bl	800f174 <HAL_UARTEx_RxEventCallback>
 800fd60:	e002      	b.n	800fd68 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800fd62:	6878      	ldr	r0, [r7, #4]
 800fd64:	f7f7 f984 	bl	8007070 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	2200      	movs	r2, #0
 800fd6c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fd6e:	e007      	b.n	800fd80 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	699a      	ldr	r2, [r3, #24]
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	681b      	ldr	r3, [r3, #0]
 800fd7a:	f042 0208 	orr.w	r2, r2, #8
 800fd7e:	619a      	str	r2, [r3, #24]
}
 800fd80:	bf00      	nop
 800fd82:	3710      	adds	r7, #16
 800fd84:	46bd      	mov	sp, r7
 800fd86:	bd80      	pop	{r7, pc}

0800fd88 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b084      	sub	sp, #16
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fd96:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fd9e:	2b22      	cmp	r3, #34	; 0x22
 800fda0:	d152      	bne.n	800fe48 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fda2:	687b      	ldr	r3, [r7, #4]
 800fda4:	681b      	ldr	r3, [r3, #0]
 800fda6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fda8:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fdae:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800fdb0:	89ba      	ldrh	r2, [r7, #12]
 800fdb2:	89fb      	ldrh	r3, [r7, #14]
 800fdb4:	4013      	ands	r3, r2
 800fdb6:	b29a      	uxth	r2, r3
 800fdb8:	68bb      	ldr	r3, [r7, #8]
 800fdba:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fdc0:	1c9a      	adds	r2, r3, #2
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fdcc:	b29b      	uxth	r3, r3
 800fdce:	3b01      	subs	r3, #1
 800fdd0:	b29a      	uxth	r2, r3
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fdde:	b29b      	uxth	r3, r3
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d139      	bne.n	800fe58 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	681a      	ldr	r2, [r3, #0]
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	681b      	ldr	r3, [r3, #0]
 800fdee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800fdf2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	681b      	ldr	r3, [r3, #0]
 800fdf8:	689a      	ldr	r2, [r3, #8]
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	f022 0201 	bic.w	r2, r2, #1
 800fe02:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	2220      	movs	r2, #32
 800fe08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	2200      	movs	r2, #0
 800fe10:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800fe16:	2b01      	cmp	r3, #1
 800fe18:	d10f      	bne.n	800fe3a <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	681a      	ldr	r2, [r3, #0]
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	f022 0210 	bic.w	r2, r2, #16
 800fe28:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fe30:	4619      	mov	r1, r3
 800fe32:	6878      	ldr	r0, [r7, #4]
 800fe34:	f7ff f99e 	bl	800f174 <HAL_UARTEx_RxEventCallback>
 800fe38:	e002      	b.n	800fe40 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800fe3a:	6878      	ldr	r0, [r7, #4]
 800fe3c:	f7f7 f918 	bl	8007070 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	2200      	movs	r2, #0
 800fe44:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800fe46:	e007      	b.n	800fe58 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	699a      	ldr	r2, [r3, #24]
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	f042 0208 	orr.w	r2, r2, #8
 800fe56:	619a      	str	r2, [r3, #24]
}
 800fe58:	bf00      	nop
 800fe5a:	3710      	adds	r7, #16
 800fe5c:	46bd      	mov	sp, r7
 800fe5e:	bd80      	pop	{r7, pc}

0800fe60 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b088      	sub	sp, #32
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fe6e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	69db      	ldr	r3, [r3, #28]
 800fe76:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	689b      	ldr	r3, [r3, #8]
 800fe86:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fe8e:	2b22      	cmp	r3, #34	; 0x22
 800fe90:	f040 80da 	bne.w	8010048 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800fe9a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fe9c:	e0aa      	b.n	800fff4 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fea4:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800fea6:	89bb      	ldrh	r3, [r7, #12]
 800fea8:	b2d9      	uxtb	r1, r3
 800feaa:	8b7b      	ldrh	r3, [r7, #26]
 800feac:	b2da      	uxtb	r2, r3
 800feae:	687b      	ldr	r3, [r7, #4]
 800feb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800feb2:	400a      	ands	r2, r1
 800feb4:	b2d2      	uxtb	r2, r2
 800feb6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800febc:	1c5a      	adds	r2, r3, #1
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fec8:	b29b      	uxth	r3, r3
 800feca:	3b01      	subs	r3, #1
 800fecc:	b29a      	uxth	r2, r3
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	69db      	ldr	r3, [r3, #28]
 800feda:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800fedc:	69fb      	ldr	r3, [r7, #28]
 800fede:	f003 0307 	and.w	r3, r3, #7
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d04d      	beq.n	800ff82 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fee6:	69fb      	ldr	r3, [r7, #28]
 800fee8:	f003 0301 	and.w	r3, r3, #1
 800feec:	2b00      	cmp	r3, #0
 800feee:	d010      	beq.n	800ff12 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800fef0:	697b      	ldr	r3, [r7, #20]
 800fef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d00b      	beq.n	800ff12 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	2201      	movs	r2, #1
 800ff00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff08:	f043 0201 	orr.w	r2, r3, #1
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff12:	69fb      	ldr	r3, [r7, #28]
 800ff14:	f003 0302 	and.w	r3, r3, #2
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d010      	beq.n	800ff3e <UART_RxISR_8BIT_FIFOEN+0xde>
 800ff1c:	693b      	ldr	r3, [r7, #16]
 800ff1e:	f003 0301 	and.w	r3, r3, #1
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d00b      	beq.n	800ff3e <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	2202      	movs	r2, #2
 800ff2c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff34:	f043 0204 	orr.w	r2, r3, #4
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ff3e:	69fb      	ldr	r3, [r7, #28]
 800ff40:	f003 0304 	and.w	r3, r3, #4
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	d010      	beq.n	800ff6a <UART_RxISR_8BIT_FIFOEN+0x10a>
 800ff48:	693b      	ldr	r3, [r7, #16]
 800ff4a:	f003 0301 	and.w	r3, r3, #1
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d00b      	beq.n	800ff6a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	2204      	movs	r2, #4
 800ff58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff60:	f043 0202 	orr.w	r2, r3, #2
 800ff64:	687b      	ldr	r3, [r7, #4]
 800ff66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d006      	beq.n	800ff82 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ff74:	6878      	ldr	r0, [r7, #4]
 800ff76:	f7ff f8f4 	bl	800f162 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	2200      	movs	r2, #0
 800ff7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff88:	b29b      	uxth	r3, r3
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d132      	bne.n	800fff4 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	681a      	ldr	r2, [r3, #0]
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ff9c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	689b      	ldr	r3, [r3, #8]
 800ffa4:	687a      	ldr	r2, [r7, #4]
 800ffa6:	6812      	ldr	r2, [r2, #0]
 800ffa8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ffac:	f023 0301 	bic.w	r3, r3, #1
 800ffb0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	2220      	movs	r2, #32
 800ffb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	2200      	movs	r2, #0
 800ffbe:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ffc4:	2b01      	cmp	r3, #1
 800ffc6:	d10f      	bne.n	800ffe8 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	681a      	ldr	r2, [r3, #0]
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	f022 0210 	bic.w	r2, r2, #16
 800ffd6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ffde:	4619      	mov	r1, r3
 800ffe0:	6878      	ldr	r0, [r7, #4]
 800ffe2:	f7ff f8c7 	bl	800f174 <HAL_UARTEx_RxEventCallback>
 800ffe6:	e002      	b.n	800ffee <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800ffe8:	6878      	ldr	r0, [r7, #4]
 800ffea:	f7f7 f841 	bl	8007070 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	2200      	movs	r2, #0
 800fff2:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800fff4:	89fb      	ldrh	r3, [r7, #14]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d005      	beq.n	8010006 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800fffa:	69fb      	ldr	r3, [r7, #28]
 800fffc:	f003 0320 	and.w	r3, r3, #32
 8010000:	2b00      	cmp	r3, #0
 8010002:	f47f af4c 	bne.w	800fe9e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801000c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801000e:	897b      	ldrh	r3, [r7, #10]
 8010010:	2b00      	cmp	r3, #0
 8010012:	d021      	beq.n	8010058 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801001a:	897a      	ldrh	r2, [r7, #10]
 801001c:	429a      	cmp	r2, r3
 801001e:	d21b      	bcs.n	8010058 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	689a      	ldr	r2, [r3, #8]
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 801002e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	4a0b      	ldr	r2, [pc, #44]	; (8010060 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8010034:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	681a      	ldr	r2, [r3, #0]
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	f042 0220 	orr.w	r2, r2, #32
 8010044:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010046:	e007      	b.n	8010058 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	699a      	ldr	r2, [r3, #24]
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	f042 0208 	orr.w	r2, r2, #8
 8010056:	619a      	str	r2, [r3, #24]
}
 8010058:	bf00      	nop
 801005a:	3720      	adds	r7, #32
 801005c:	46bd      	mov	sp, r7
 801005e:	bd80      	pop	{r7, pc}
 8010060:	0800fcb1 	.word	0x0800fcb1

08010064 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010064:	b580      	push	{r7, lr}
 8010066:	b08a      	sub	sp, #40	; 0x28
 8010068:	af00      	add	r7, sp, #0
 801006a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010072:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	69db      	ldr	r3, [r3, #28]
 801007a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	689b      	ldr	r3, [r3, #8]
 801008a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010092:	2b22      	cmp	r3, #34	; 0x22
 8010094:	f040 80da 	bne.w	801024c <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801009e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80100a0:	e0aa      	b.n	80101f8 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80100a8:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80100ae:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 80100b0:	8aba      	ldrh	r2, [r7, #20]
 80100b2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80100b4:	4013      	ands	r3, r2
 80100b6:	b29a      	uxth	r2, r3
 80100b8:	693b      	ldr	r3, [r7, #16]
 80100ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80100c0:	1c9a      	adds	r2, r3, #2
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80100cc:	b29b      	uxth	r3, r3
 80100ce:	3b01      	subs	r3, #1
 80100d0:	b29a      	uxth	r2, r3
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	69db      	ldr	r3, [r3, #28]
 80100de:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80100e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100e2:	f003 0307 	and.w	r3, r3, #7
 80100e6:	2b00      	cmp	r3, #0
 80100e8:	d04d      	beq.n	8010186 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80100ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100ec:	f003 0301 	and.w	r3, r3, #1
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d010      	beq.n	8010116 <UART_RxISR_16BIT_FIFOEN+0xb2>
 80100f4:	69fb      	ldr	r3, [r7, #28]
 80100f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d00b      	beq.n	8010116 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	2201      	movs	r2, #1
 8010104:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801010c:	f043 0201 	orr.w	r2, r3, #1
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010118:	f003 0302 	and.w	r3, r3, #2
 801011c:	2b00      	cmp	r3, #0
 801011e:	d010      	beq.n	8010142 <UART_RxISR_16BIT_FIFOEN+0xde>
 8010120:	69bb      	ldr	r3, [r7, #24]
 8010122:	f003 0301 	and.w	r3, r3, #1
 8010126:	2b00      	cmp	r3, #0
 8010128:	d00b      	beq.n	8010142 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	2202      	movs	r2, #2
 8010130:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010138:	f043 0204 	orr.w	r2, r3, #4
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010144:	f003 0304 	and.w	r3, r3, #4
 8010148:	2b00      	cmp	r3, #0
 801014a:	d010      	beq.n	801016e <UART_RxISR_16BIT_FIFOEN+0x10a>
 801014c:	69bb      	ldr	r3, [r7, #24]
 801014e:	f003 0301 	and.w	r3, r3, #1
 8010152:	2b00      	cmp	r3, #0
 8010154:	d00b      	beq.n	801016e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	2204      	movs	r2, #4
 801015c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010164:	f043 0202 	orr.w	r2, r3, #2
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010174:	2b00      	cmp	r3, #0
 8010176:	d006      	beq.n	8010186 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010178:	6878      	ldr	r0, [r7, #4]
 801017a:	f7fe fff2 	bl	800f162 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	2200      	movs	r2, #0
 8010182:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801018c:	b29b      	uxth	r3, r3
 801018e:	2b00      	cmp	r3, #0
 8010190:	d132      	bne.n	80101f8 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	681a      	ldr	r2, [r3, #0]
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80101a0:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	689b      	ldr	r3, [r3, #8]
 80101a8:	687a      	ldr	r2, [r7, #4]
 80101aa:	6812      	ldr	r2, [r2, #0]
 80101ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80101b0:	f023 0301 	bic.w	r3, r3, #1
 80101b4:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	2220      	movs	r2, #32
 80101ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	2200      	movs	r2, #0
 80101c2:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80101c8:	2b01      	cmp	r3, #1
 80101ca:	d10f      	bne.n	80101ec <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	681a      	ldr	r2, [r3, #0]
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	f022 0210 	bic.w	r2, r2, #16
 80101da:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80101e2:	4619      	mov	r1, r3
 80101e4:	6878      	ldr	r0, [r7, #4]
 80101e6:	f7fe ffc5 	bl	800f174 <HAL_UARTEx_RxEventCallback>
 80101ea:	e002      	b.n	80101f2 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80101ec:	6878      	ldr	r0, [r7, #4]
 80101ee:	f7f6 ff3f 	bl	8007070 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	2200      	movs	r2, #0
 80101f6:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80101f8:	8afb      	ldrh	r3, [r7, #22]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d005      	beq.n	801020a <UART_RxISR_16BIT_FIFOEN+0x1a6>
 80101fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010200:	f003 0320 	and.w	r3, r3, #32
 8010204:	2b00      	cmp	r3, #0
 8010206:	f47f af4c 	bne.w	80100a2 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010210:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010212:	89fb      	ldrh	r3, [r7, #14]
 8010214:	2b00      	cmp	r3, #0
 8010216:	d021      	beq.n	801025c <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801021e:	89fa      	ldrh	r2, [r7, #14]
 8010220:	429a      	cmp	r2, r3
 8010222:	d21b      	bcs.n	801025c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	681b      	ldr	r3, [r3, #0]
 8010228:	689a      	ldr	r2, [r3, #8]
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8010232:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	4a0b      	ldr	r2, [pc, #44]	; (8010264 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8010238:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	681a      	ldr	r2, [r3, #0]
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	681b      	ldr	r3, [r3, #0]
 8010244:	f042 0220 	orr.w	r2, r2, #32
 8010248:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801024a:	e007      	b.n	801025c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	699a      	ldr	r2, [r3, #24]
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	f042 0208 	orr.w	r2, r2, #8
 801025a:	619a      	str	r2, [r3, #24]
}
 801025c:	bf00      	nop
 801025e:	3728      	adds	r7, #40	; 0x28
 8010260:	46bd      	mov	sp, r7
 8010262:	bd80      	pop	{r7, pc}
 8010264:	0800fd89 	.word	0x0800fd89

08010268 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010268:	b480      	push	{r7}
 801026a:	b083      	sub	sp, #12
 801026c:	af00      	add	r7, sp, #0
 801026e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010270:	bf00      	nop
 8010272:	370c      	adds	r7, #12
 8010274:	46bd      	mov	sp, r7
 8010276:	bc80      	pop	{r7}
 8010278:	4770      	bx	lr

0801027a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801027a:	b480      	push	{r7}
 801027c:	b083      	sub	sp, #12
 801027e:	af00      	add	r7, sp, #0
 8010280:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010282:	bf00      	nop
 8010284:	370c      	adds	r7, #12
 8010286:	46bd      	mov	sp, r7
 8010288:	bc80      	pop	{r7}
 801028a:	4770      	bx	lr

0801028c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801028c:	b480      	push	{r7}
 801028e:	b083      	sub	sp, #12
 8010290:	af00      	add	r7, sp, #0
 8010292:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010294:	bf00      	nop
 8010296:	370c      	adds	r7, #12
 8010298:	46bd      	mov	sp, r7
 801029a:	bc80      	pop	{r7}
 801029c:	4770      	bx	lr

0801029e <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 801029e:	b580      	push	{r7, lr}
 80102a0:	b088      	sub	sp, #32
 80102a2:	af02      	add	r7, sp, #8
 80102a4:	60f8      	str	r0, [r7, #12]
 80102a6:	1d3b      	adds	r3, r7, #4
 80102a8:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 80102ac:	2300      	movs	r3, #0
 80102ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80102b6:	2b01      	cmp	r3, #1
 80102b8:	d101      	bne.n	80102be <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 80102ba:	2302      	movs	r3, #2
 80102bc:	e046      	b.n	801034c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	2201      	movs	r2, #1
 80102c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	2224      	movs	r2, #36	; 0x24
 80102ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	681a      	ldr	r2, [r3, #0]
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	f022 0201 	bic.w	r2, r2, #1
 80102dc:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80102de:	68fb      	ldr	r3, [r7, #12]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	689b      	ldr	r3, [r3, #8]
 80102e4:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80102e8:	687a      	ldr	r2, [r7, #4]
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	430a      	orrs	r2, r1
 80102f0:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	2b00      	cmp	r3, #0
 80102f6:	d105      	bne.n	8010304 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 80102f8:	1d3b      	adds	r3, r7, #4
 80102fa:	e893 0006 	ldmia.w	r3, {r1, r2}
 80102fe:	68f8      	ldr	r0, [r7, #12]
 8010300:	f000 f900 	bl	8010504 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	681a      	ldr	r2, [r3, #0]
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	f042 0201 	orr.w	r2, r2, #1
 8010312:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010314:	f7f6 f8ec 	bl	80064f0 <HAL_GetTick>
 8010318:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801031a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801031e:	9300      	str	r3, [sp, #0]
 8010320:	693b      	ldr	r3, [r7, #16]
 8010322:	2200      	movs	r2, #0
 8010324:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8010328:	68f8      	ldr	r0, [r7, #12]
 801032a:	f7ff fa8f 	bl	800f84c <UART_WaitOnFlagUntilTimeout>
 801032e:	4603      	mov	r3, r0
 8010330:	2b00      	cmp	r3, #0
 8010332:	d002      	beq.n	801033a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8010334:	2303      	movs	r3, #3
 8010336:	75fb      	strb	r3, [r7, #23]
 8010338:	e003      	b.n	8010342 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	2220      	movs	r2, #32
 801033e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	2200      	movs	r2, #0
 8010346:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 801034a:	7dfb      	ldrb	r3, [r7, #23]
}
 801034c:	4618      	mov	r0, r3
 801034e:	3718      	adds	r7, #24
 8010350:	46bd      	mov	sp, r7
 8010352:	bd80      	pop	{r7, pc}

08010354 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8010354:	b480      	push	{r7}
 8010356:	b083      	sub	sp, #12
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010362:	2b01      	cmp	r3, #1
 8010364:	d101      	bne.n	801036a <HAL_UARTEx_EnableStopMode+0x16>
 8010366:	2302      	movs	r3, #2
 8010368:	e010      	b.n	801038c <HAL_UARTEx_EnableStopMode+0x38>
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	2201      	movs	r2, #1
 801036e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	681b      	ldr	r3, [r3, #0]
 8010376:	681a      	ldr	r2, [r3, #0]
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	681b      	ldr	r3, [r3, #0]
 801037c:	f042 0202 	orr.w	r2, r2, #2
 8010380:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	2200      	movs	r2, #0
 8010386:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801038a:	2300      	movs	r3, #0
}
 801038c:	4618      	mov	r0, r3
 801038e:	370c      	adds	r7, #12
 8010390:	46bd      	mov	sp, r7
 8010392:	bc80      	pop	{r7}
 8010394:	4770      	bx	lr

08010396 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8010396:	b580      	push	{r7, lr}
 8010398:	b084      	sub	sp, #16
 801039a:	af00      	add	r7, sp, #0
 801039c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801039e:	687b      	ldr	r3, [r7, #4]
 80103a0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80103a4:	2b01      	cmp	r3, #1
 80103a6:	d101      	bne.n	80103ac <HAL_UARTEx_EnableFifoMode+0x16>
 80103a8:	2302      	movs	r3, #2
 80103aa:	e02b      	b.n	8010404 <HAL_UARTEx_EnableFifoMode+0x6e>
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	2201      	movs	r2, #1
 80103b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	2224      	movs	r2, #36	; 0x24
 80103b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	681b      	ldr	r3, [r3, #0]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	681a      	ldr	r2, [r3, #0]
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	f022 0201 	bic.w	r2, r2, #1
 80103d2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80103da:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80103e2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	68fa      	ldr	r2, [r7, #12]
 80103ea:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80103ec:	6878      	ldr	r0, [r7, #4]
 80103ee:	f000 f8ab 	bl	8010548 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	2220      	movs	r2, #32
 80103f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	2200      	movs	r2, #0
 80103fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010402:	2300      	movs	r3, #0
}
 8010404:	4618      	mov	r0, r3
 8010406:	3710      	adds	r7, #16
 8010408:	46bd      	mov	sp, r7
 801040a:	bd80      	pop	{r7, pc}

0801040c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	b084      	sub	sp, #16
 8010410:	af00      	add	r7, sp, #0
 8010412:	6078      	str	r0, [r7, #4]
 8010414:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801041c:	2b01      	cmp	r3, #1
 801041e:	d101      	bne.n	8010424 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010420:	2302      	movs	r3, #2
 8010422:	e02d      	b.n	8010480 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	2201      	movs	r2, #1
 8010428:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	2224      	movs	r2, #36	; 0x24
 8010430:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	681b      	ldr	r3, [r3, #0]
 801043a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	681b      	ldr	r3, [r3, #0]
 8010440:	681a      	ldr	r2, [r3, #0]
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	f022 0201 	bic.w	r2, r2, #1
 801044a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801044c:	687b      	ldr	r3, [r7, #4]
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	689b      	ldr	r3, [r3, #8]
 8010452:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	683a      	ldr	r2, [r7, #0]
 801045c:	430a      	orrs	r2, r1
 801045e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010460:	6878      	ldr	r0, [r7, #4]
 8010462:	f000 f871 	bl	8010548 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	68fa      	ldr	r2, [r7, #12]
 801046c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	2220      	movs	r2, #32
 8010472:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	2200      	movs	r2, #0
 801047a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801047e:	2300      	movs	r3, #0
}
 8010480:	4618      	mov	r0, r3
 8010482:	3710      	adds	r7, #16
 8010484:	46bd      	mov	sp, r7
 8010486:	bd80      	pop	{r7, pc}

08010488 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010488:	b580      	push	{r7, lr}
 801048a:	b084      	sub	sp, #16
 801048c:	af00      	add	r7, sp, #0
 801048e:	6078      	str	r0, [r7, #4]
 8010490:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010498:	2b01      	cmp	r3, #1
 801049a:	d101      	bne.n	80104a0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801049c:	2302      	movs	r3, #2
 801049e:	e02d      	b.n	80104fc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	2201      	movs	r2, #1
 80104a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	2224      	movs	r2, #36	; 0x24
 80104ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	681a      	ldr	r2, [r3, #0]
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	681b      	ldr	r3, [r3, #0]
 80104c2:	f022 0201 	bic.w	r2, r2, #1
 80104c6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	681b      	ldr	r3, [r3, #0]
 80104cc:	689b      	ldr	r3, [r3, #8]
 80104ce:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	683a      	ldr	r2, [r7, #0]
 80104d8:	430a      	orrs	r2, r1
 80104da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80104dc:	6878      	ldr	r0, [r7, #4]
 80104de:	f000 f833 	bl	8010548 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	68fa      	ldr	r2, [r7, #12]
 80104e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	2220      	movs	r2, #32
 80104ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	2200      	movs	r2, #0
 80104f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80104fa:	2300      	movs	r3, #0
}
 80104fc:	4618      	mov	r0, r3
 80104fe:	3710      	adds	r7, #16
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}

08010504 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8010504:	b480      	push	{r7}
 8010506:	b085      	sub	sp, #20
 8010508:	af00      	add	r7, sp, #0
 801050a:	60f8      	str	r0, [r7, #12]
 801050c:	1d3b      	adds	r3, r7, #4
 801050e:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	685b      	ldr	r3, [r3, #4]
 8010518:	f023 0210 	bic.w	r2, r3, #16
 801051c:	893b      	ldrh	r3, [r7, #8]
 801051e:	4619      	mov	r1, r3
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	430a      	orrs	r2, r1
 8010526:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	681b      	ldr	r3, [r3, #0]
 801052c:	685b      	ldr	r3, [r3, #4]
 801052e:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8010532:	7abb      	ldrb	r3, [r7, #10]
 8010534:	061a      	lsls	r2, r3, #24
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	430a      	orrs	r2, r1
 801053c:	605a      	str	r2, [r3, #4]
}
 801053e:	bf00      	nop
 8010540:	3714      	adds	r7, #20
 8010542:	46bd      	mov	sp, r7
 8010544:	bc80      	pop	{r7}
 8010546:	4770      	bx	lr

08010548 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010548:	b480      	push	{r7}
 801054a:	b089      	sub	sp, #36	; 0x24
 801054c:	af00      	add	r7, sp, #0
 801054e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8010550:	4a2c      	ldr	r2, [pc, #176]	; (8010604 <UARTEx_SetNbDataToProcess+0xbc>)
 8010552:	f107 0314 	add.w	r3, r7, #20
 8010556:	e892 0003 	ldmia.w	r2, {r0, r1}
 801055a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 801055e:	4a2a      	ldr	r2, [pc, #168]	; (8010608 <UARTEx_SetNbDataToProcess+0xc0>)
 8010560:	f107 030c 	add.w	r3, r7, #12
 8010564:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010568:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010570:	2b00      	cmp	r3, #0
 8010572:	d108      	bne.n	8010586 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2201      	movs	r2, #1
 8010578:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	2201      	movs	r2, #1
 8010580:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010584:	e039      	b.n	80105fa <UARTEx_SetNbDataToProcess+0xb2>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010586:	2308      	movs	r3, #8
 8010588:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801058a:	2308      	movs	r3, #8
 801058c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	681b      	ldr	r3, [r3, #0]
 8010592:	689b      	ldr	r3, [r3, #8]
 8010594:	0e5b      	lsrs	r3, r3, #25
 8010596:	b2db      	uxtb	r3, r3
 8010598:	f003 0307 	and.w	r3, r3, #7
 801059c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	681b      	ldr	r3, [r3, #0]
 80105a2:	689b      	ldr	r3, [r3, #8]
 80105a4:	0f5b      	lsrs	r3, r3, #29
 80105a6:	b2db      	uxtb	r3, r3
 80105a8:	f003 0307 	and.w	r3, r3, #7
 80105ac:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80105ae:	7fbb      	ldrb	r3, [r7, #30]
 80105b0:	7f3a      	ldrb	r2, [r7, #28]
 80105b2:	3220      	adds	r2, #32
 80105b4:	443a      	add	r2, r7
 80105b6:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80105ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80105be:	7f3a      	ldrb	r2, [r7, #28]
 80105c0:	3220      	adds	r2, #32
 80105c2:	443a      	add	r2, r7
 80105c4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80105c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80105cc:	b29a      	uxth	r2, r3
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80105d4:	7ffb      	ldrb	r3, [r7, #31]
 80105d6:	7f7a      	ldrb	r2, [r7, #29]
 80105d8:	3220      	adds	r2, #32
 80105da:	443a      	add	r2, r7
 80105dc:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80105e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80105e4:	7f7a      	ldrb	r2, [r7, #29]
 80105e6:	3220      	adds	r2, #32
 80105e8:	443a      	add	r2, r7
 80105ea:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80105ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80105f2:	b29a      	uxth	r2, r3
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80105fa:	bf00      	nop
 80105fc:	3724      	adds	r7, #36	; 0x24
 80105fe:	46bd      	mov	sp, r7
 8010600:	bc80      	pop	{r7}
 8010602:	4770      	bx	lr
 8010604:	080271ac 	.word	0x080271ac
 8010608:	080271b4 	.word	0x080271b4

0801060c <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/
  if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8010610:	4907      	ldr	r1, [pc, #28]	; (8010630 <MX_FATFS_Init+0x24>)
 8010612:	4808      	ldr	r0, [pc, #32]	; (8010634 <MX_FATFS_Init+0x28>)
 8010614:	f003 fe82 	bl	801431c <FATFS_LinkDriver>
 8010618:	4603      	mov	r3, r0
 801061a:	2b00      	cmp	r3, #0
 801061c:	d002      	beq.n	8010624 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 801061e:	f04f 33ff 	mov.w	r3, #4294967295
 8010622:	e003      	b.n	801062c <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8010624:	4b04      	ldr	r3, [pc, #16]	; (8010638 <MX_FATFS_Init+0x2c>)
 8010626:	2201      	movs	r2, #1
 8010628:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 801062a:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 801062c:	4618      	mov	r0, r3
 801062e:	bd80      	pop	{r7, pc}
 8010630:	20002afc 	.word	0x20002afc
 8010634:	20000044 	.word	0x20000044
 8010638:	20002b00 	.word	0x20002b00

0801063c <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 801063c:	b480      	push	{r7}
 801063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8010640:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8010642:	4618      	mov	r0, r3
 8010644:	46bd      	mov	sp, r7
 8010646:	bc80      	pop	{r7}
 8010648:	4770      	bx	lr

0801064a <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 801064a:	b580      	push	{r7, lr}
 801064c:	b082      	sub	sp, #8
 801064e:	af00      	add	r7, sp, #0
 8010650:	4603      	mov	r3, r0
 8010652:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	SD_disk_initialize (pdrv);
 8010654:	79fb      	ldrb	r3, [r7, #7]
 8010656:	4618      	mov	r0, r3
 8010658:	f7f4 fb96 	bl	8004d88 <SD_disk_initialize>
/* USER CODE END INIT */
}
 801065c:	bf00      	nop
 801065e:	4618      	mov	r0, r3
 8010660:	3708      	adds	r7, #8
 8010662:	46bd      	mov	sp, r7
 8010664:	bd80      	pop	{r7, pc}

08010666 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8010666:	b580      	push	{r7, lr}
 8010668:	b082      	sub	sp, #8
 801066a:	af00      	add	r7, sp, #0
 801066c:	4603      	mov	r3, r0
 801066e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	SD_disk_status (pdrv);
 8010670:	79fb      	ldrb	r3, [r7, #7]
 8010672:	4618      	mov	r0, r3
 8010674:	f7f4 fc6e 	bl	8004f54 <SD_disk_status>
  /* USER CODE END STATUS */
}
 8010678:	bf00      	nop
 801067a:	4618      	mov	r0, r3
 801067c:	3708      	adds	r7, #8
 801067e:	46bd      	mov	sp, r7
 8010680:	bd80      	pop	{r7, pc}

08010682 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8010682:	b580      	push	{r7, lr}
 8010684:	b084      	sub	sp, #16
 8010686:	af00      	add	r7, sp, #0
 8010688:	60b9      	str	r1, [r7, #8]
 801068a:	607a      	str	r2, [r7, #4]
 801068c:	603b      	str	r3, [r7, #0]
 801068e:	4603      	mov	r3, r0
 8010690:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
//    return RES_OK;
	SD_disk_read (pdrv, buff, sector, count);
 8010692:	7bf8      	ldrb	r0, [r7, #15]
 8010694:	683b      	ldr	r3, [r7, #0]
 8010696:	687a      	ldr	r2, [r7, #4]
 8010698:	68b9      	ldr	r1, [r7, #8]
 801069a:	f7f4 fc6f 	bl	8004f7c <SD_disk_read>
  /* USER CODE END READ */
}
 801069e:	bf00      	nop
 80106a0:	4618      	mov	r0, r3
 80106a2:	3710      	adds	r7, #16
 80106a4:	46bd      	mov	sp, r7
 80106a6:	bd80      	pop	{r7, pc}

080106a8 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b084      	sub	sp, #16
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	60b9      	str	r1, [r7, #8]
 80106b0:	607a      	str	r2, [r7, #4]
 80106b2:	603b      	str	r3, [r7, #0]
 80106b4:	4603      	mov	r3, r0
 80106b6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	SD_disk_write (pdrv, buff, sector, count);
 80106b8:	7bf8      	ldrb	r0, [r7, #15]
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	687a      	ldr	r2, [r7, #4]
 80106be:	68b9      	ldr	r1, [r7, #8]
 80106c0:	f7f4 fcc6 	bl	8005050 <SD_disk_write>
  /* USER CODE END WRITE */
}
 80106c4:	bf00      	nop
 80106c6:	4618      	mov	r0, r3
 80106c8:	3710      	adds	r7, #16
 80106ca:	46bd      	mov	sp, r7
 80106cc:	bd80      	pop	{r7, pc}

080106ce <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80106ce:	b580      	push	{r7, lr}
 80106d0:	b082      	sub	sp, #8
 80106d2:	af00      	add	r7, sp, #0
 80106d4:	4603      	mov	r3, r0
 80106d6:	603a      	str	r2, [r7, #0]
 80106d8:	71fb      	strb	r3, [r7, #7]
 80106da:	460b      	mov	r3, r1
 80106dc:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	SD_disk_ioctl (pdrv, cmd, buff);
 80106de:	79fb      	ldrb	r3, [r7, #7]
 80106e0:	79b9      	ldrb	r1, [r7, #6]
 80106e2:	683a      	ldr	r2, [r7, #0]
 80106e4:	4618      	mov	r0, r3
 80106e6:	f7f4 fd37 	bl	8005158 <SD_disk_ioctl>
  /* USER CODE END IOCTL */
}
 80106ea:	bf00      	nop
 80106ec:	4618      	mov	r0, r3
 80106ee:	3708      	adds	r7, #8
 80106f0:	46bd      	mov	sp, r7
 80106f2:	bd80      	pop	{r7, pc}

080106f4 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 80106f4:	b580      	push	{r7, lr}
 80106f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */
  //sprintf( myString, "... vor ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  //ITM_SendChar('x');
  printf( "... MX_LoRaWAN_init() ... \n" );
 80106f8:	4804      	ldr	r0, [pc, #16]	; (801070c <MX_LoRaWAN_Init+0x18>)
 80106fa:	f015 fa31 	bl	8025b60 <puts>
  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 80106fe:	f7f5 fd43 	bl	8006188 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */
  //sprintf( myString, "... nach ... SystemApp_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8010702:	f000 f805 	bl	8010710 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */
  //sprintf( myString, "... nach ... LoRaWAN_Init() ... counter: %d \n", counter++ ); ITM_PrintString(myString);
  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8010706:	bf00      	nop
 8010708:	bd80      	pop	{r7, pc}
 801070a:	bf00      	nop
 801070c:	080271bc 	.word	0x080271bc

08010710 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 8010710:	b580      	push	{r7, lr}
 8010712:	b084      	sub	sp, #16
 8010714:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */
  printf( "... LoRaWAN_Init() ... \n" );
 8010716:	484a      	ldr	r0, [pc, #296]	; (8010840 <LoRaWAN_Init+0x130>)
 8010718:	f015 fa22 	bl	8025b60 <puts>
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 801071c:	2002      	movs	r0, #2
 801071e:	f7f4 f817 	bl	8004750 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_GREEN);
 8010722:	2001      	movs	r0, #1
 8010724:	f7f4 f814 	bl	8004750 <SYS_LED_Init>
  SYS_LED_Init(SYS_LED_RED);
 8010728:	2000      	movs	r0, #0
 801072a:	f7f4 f811 	bl	8004750 <SYS_LED_Init>
  SYS_PB_Init(SYS_BUTTON2, SYS_BUTTON_MODE_EXTI);
 801072e:	2101      	movs	r1, #1
 8010730:	2002      	movs	r0, #2
 8010732:	f7f4 f895 	bl	8004860 <SYS_PB_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8010736:	2300      	movs	r3, #0
 8010738:	9302      	str	r3, [sp, #8]
 801073a:	2300      	movs	r3, #0
 801073c:	9301      	str	r3, [sp, #4]
 801073e:	2301      	movs	r3, #1
 8010740:	9300      	str	r3, [sp, #0]
 8010742:	4b40      	ldr	r3, [pc, #256]	; (8010844 <LoRaWAN_Init+0x134>)
 8010744:	2200      	movs	r2, #0
 8010746:	2100      	movs	r1, #0
 8010748:	2002      	movs	r0, #2
 801074a:	f014 fe5d 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 801074e:	2301      	movs	r3, #1
 8010750:	9302      	str	r3, [sp, #8]
 8010752:	2302      	movs	r3, #2
 8010754:	9301      	str	r3, [sp, #4]
 8010756:	2302      	movs	r3, #2
 8010758:	9300      	str	r3, [sp, #0]
 801075a:	4b3b      	ldr	r3, [pc, #236]	; (8010848 <LoRaWAN_Init+0x138>)
 801075c:	2200      	movs	r2, #0
 801075e:	2100      	movs	r1, #0
 8010760:	2002      	movs	r0, #2
 8010762:	f014 fe51 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8010766:	2301      	movs	r3, #1
 8010768:	9302      	str	r3, [sp, #8]
 801076a:	2306      	movs	r3, #6
 801076c:	9301      	str	r3, [sp, #4]
 801076e:	2300      	movs	r3, #0
 8010770:	9300      	str	r3, [sp, #0]
 8010772:	4b36      	ldr	r3, [pc, #216]	; (801084c <LoRaWAN_Init+0x13c>)
 8010774:	2200      	movs	r2, #0
 8010776:	2100      	movs	r1, #0
 8010778:	2002      	movs	r0, #2
 801077a:	f014 fe45 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 801077e:	2300      	movs	r3, #0
 8010780:	9300      	str	r3, [sp, #0]
 8010782:	4b33      	ldr	r3, [pc, #204]	; (8010850 <LoRaWAN_Init+0x140>)
 8010784:	2200      	movs	r2, #0
 8010786:	f04f 31ff 	mov.w	r1, #4294967295
 801078a:	4832      	ldr	r0, [pc, #200]	; (8010854 <LoRaWAN_Init+0x144>)
 801078c:	f014 fba0 	bl	8024ed0 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8010790:	2300      	movs	r3, #0
 8010792:	9300      	str	r3, [sp, #0]
 8010794:	4b30      	ldr	r3, [pc, #192]	; (8010858 <LoRaWAN_Init+0x148>)
 8010796:	2200      	movs	r2, #0
 8010798:	f04f 31ff 	mov.w	r1, #4294967295
 801079c:	482f      	ldr	r0, [pc, #188]	; (801085c <LoRaWAN_Init+0x14c>)
 801079e:	f014 fb97 	bl	8024ed0 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 80107a2:	2300      	movs	r3, #0
 80107a4:	9300      	str	r3, [sp, #0]
 80107a6:	4b2e      	ldr	r3, [pc, #184]	; (8010860 <LoRaWAN_Init+0x150>)
 80107a8:	2201      	movs	r2, #1
 80107aa:	f04f 31ff 	mov.w	r1, #4294967295
 80107ae:	482d      	ldr	r0, [pc, #180]	; (8010864 <LoRaWAN_Init+0x154>)
 80107b0:	f014 fb8e 	bl	8024ed0 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 80107b4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80107b8:	4826      	ldr	r0, [pc, #152]	; (8010854 <LoRaWAN_Init+0x144>)
 80107ba:	f014 fc9d 	bl	80250f8 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 80107be:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80107c2:	4826      	ldr	r0, [pc, #152]	; (801085c <LoRaWAN_Init+0x14c>)
 80107c4:	f014 fc98 	bl	80250f8 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 80107c8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80107cc:	4825      	ldr	r0, [pc, #148]	; (8010864 <LoRaWAN_Init+0x154>)
 80107ce:	f014 fc93 	bl	80250f8 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 80107d2:	4a25      	ldr	r2, [pc, #148]	; (8010868 <LoRaWAN_Init+0x158>)
 80107d4:	2100      	movs	r1, #0
 80107d6:	2001      	movs	r0, #1
 80107d8:	f014 fae4 	bl	8024da4 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 80107dc:	4a23      	ldr	r2, [pc, #140]	; (801086c <LoRaWAN_Init+0x15c>)
 80107de:	2100      	movs	r1, #0
 80107e0:	2002      	movs	r0, #2
 80107e2:	f014 fadf 	bl	8024da4 <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 80107e6:	f000 fb43 	bl	8010e70 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 80107ea:	4821      	ldr	r0, [pc, #132]	; (8010870 <LoRaWAN_Init+0x160>)
 80107ec:	f005 fae8 	bl	8015dc0 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 80107f0:	4820      	ldr	r0, [pc, #128]	; (8010874 <LoRaWAN_Init+0x164>)
 80107f2:	f005 fb2b 	bl	8015e4c <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 80107f6:	481b      	ldr	r0, [pc, #108]	; (8010864 <LoRaWAN_Init+0x154>)
 80107f8:	f014 fba0 	bl	8024f3c <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 80107fc:	4b1e      	ldr	r3, [pc, #120]	; (8010878 <LoRaWAN_Init+0x168>)
 80107fe:	781b      	ldrb	r3, [r3, #0]
 8010800:	4618      	mov	r0, r3
 8010802:	f005 fc69 	bl	80160d8 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 8010806:	4b1d      	ldr	r3, [pc, #116]	; (801087c <LoRaWAN_Init+0x16c>)
 8010808:	781b      	ldrb	r3, [r3, #0]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d111      	bne.n	8010832 <LoRaWAN_Init+0x122>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 801080e:	2300      	movs	r3, #0
 8010810:	9300      	str	r3, [sp, #0]
 8010812:	4b1b      	ldr	r3, [pc, #108]	; (8010880 <LoRaWAN_Init+0x170>)
 8010814:	2200      	movs	r2, #0
 8010816:	f04f 31ff 	mov.w	r1, #4294967295
 801081a:	481a      	ldr	r0, [pc, #104]	; (8010884 <LoRaWAN_Init+0x174>)
 801081c:	f014 fb58 	bl	8024ed0 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 8010820:	f242 7110 	movw	r1, #10000	; 0x2710
 8010824:	4817      	ldr	r0, [pc, #92]	; (8010884 <LoRaWAN_Init+0x174>)
 8010826:	f014 fc67 	bl	80250f8 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 801082a:	4816      	ldr	r0, [pc, #88]	; (8010884 <LoRaWAN_Init+0x174>)
 801082c:	f014 fb86 	bl	8024f3c <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 8010830:	e003      	b.n	801083a <LoRaWAN_Init+0x12a>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 8010832:	2101      	movs	r1, #1
 8010834:	2000      	movs	r0, #0
 8010836:	f7f4 f813 	bl	8004860 <SYS_PB_Init>
}
 801083a:	bf00      	nop
 801083c:	46bd      	mov	sp, r7
 801083e:	bd80      	pop	{r7, pc}
 8010840:	080271f8 	.word	0x080271f8
 8010844:	08027210 	.word	0x08027210
 8010848:	08027230 	.word	0x08027230
 801084c:	08027250 	.word	0x08027250
 8010850:	08010c99 	.word	0x08010c99
 8010854:	20002c10 	.word	0x20002c10
 8010858:	08010cb9 	.word	0x08010cb9
 801085c:	20002c28 	.word	0x20002c28
 8010860:	08010cd9 	.word	0x08010cd9
 8010864:	20002c40 	.word	0x20002c40
 8010868:	08016031 	.word	0x08016031
 801086c:	08010a01 	.word	0x08010a01
 8010870:	20000064 	.word	0x20000064
 8010874:	2000007c 	.word	0x2000007c
 8010878:	20000060 	.word	0x20000060
 801087c:	20002bf7 	.word	0x20002bf7
 8010880:	08010c6d 	.word	0x08010c6d
 8010884:	20002bf8 	.word	0x20002bf8

08010888 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8010888:	b580      	push	{r7, lr}
 801088a:	b082      	sub	sp, #8
 801088c:	af00      	add	r7, sp, #0
 801088e:	4603      	mov	r3, r0
 8010890:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */
   printf( "... HAL_GPIO_EXTI_Callback() ... GPIO_Pin: %d \n", GPIO_Pin );
 8010892:	88fb      	ldrh	r3, [r7, #6]
 8010894:	4619      	mov	r1, r3
 8010896:	4809      	ldr	r0, [pc, #36]	; (80108bc <HAL_GPIO_EXTI_Callback+0x34>)
 8010898:	f015 f8dc 	bl	8025a54 <iprintf>

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 801089c:	88fb      	ldrh	r3, [r7, #6]
 801089e:	2b01      	cmp	r3, #1
 80108a0:	d002      	beq.n	80108a8 <HAL_GPIO_EXTI_Callback+0x20>
 80108a2:	2b02      	cmp	r3, #2
 80108a4:	d005      	beq.n	80108b2 <HAL_GPIO_EXTI_Callback+0x2a>

    /* USER CODE END EXTI_Callback_Switch_case */
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 80108a6:	e005      	b.n	80108b4 <HAL_GPIO_EXTI_Callback+0x2c>
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 80108a8:	2100      	movs	r1, #0
 80108aa:	2002      	movs	r0, #2
 80108ac:	f014 fa9c 	bl	8024de8 <UTIL_SEQ_SetTask>
      break;
 80108b0:	e000      	b.n	80108b4 <HAL_GPIO_EXTI_Callback+0x2c>
      break;
 80108b2:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 80108b4:	bf00      	nop
 80108b6:	3708      	adds	r7, #8
 80108b8:	46bd      	mov	sp, r7
 80108ba:	bd80      	pop	{r7, pc}
 80108bc:	08027270 	.word	0x08027270

080108c0 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 80108c0:	b5b0      	push	{r4, r5, r7, lr}
 80108c2:	b088      	sub	sp, #32
 80108c4:	af06      	add	r7, sp, #24
 80108c6:	6078      	str	r0, [r7, #4]
 80108c8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  printf( "... OnRxData() ... \n" );
 80108ca:	4845      	ldr	r0, [pc, #276]	; (80109e0 <OnRxData+0x120>)
 80108cc:	f015 f948 	bl	8025b60 <puts>

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d07b      	beq.n	80109ce <OnRxData+0x10e>
 80108d6:	683b      	ldr	r3, [r7, #0]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d078      	beq.n	80109ce <OnRxData+0x10e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 80108dc:	2002      	movs	r0, #2
 80108de:	f7f3 ff71 	bl	80047c4 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 80108e2:	4840      	ldr	r0, [pc, #256]	; (80109e4 <OnRxData+0x124>)
 80108e4:	f014 fb2a 	bl	8024f3c <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 80108e8:	4b3f      	ldr	r3, [pc, #252]	; (80109e8 <OnRxData+0x128>)
 80108ea:	2200      	movs	r2, #0
 80108ec:	2100      	movs	r1, #0
 80108ee:	2002      	movs	r0, #2
 80108f0:	f014 fd8a 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 80108f4:	683b      	ldr	r3, [r7, #0]
 80108f6:	689b      	ldr	r3, [r3, #8]
 80108f8:	683a      	ldr	r2, [r7, #0]
 80108fa:	f992 200c 	ldrsb.w	r2, [r2, #12]
 80108fe:	4611      	mov	r1, r2
 8010900:	4a3a      	ldr	r2, [pc, #232]	; (80109ec <OnRxData+0x12c>)
 8010902:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8010906:	6879      	ldr	r1, [r7, #4]
 8010908:	7809      	ldrb	r1, [r1, #0]
 801090a:	4608      	mov	r0, r1
 801090c:	6839      	ldr	r1, [r7, #0]
 801090e:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8010912:	460c      	mov	r4, r1
 8010914:	6839      	ldr	r1, [r7, #0]
 8010916:	f991 1003 	ldrsb.w	r1, [r1, #3]
 801091a:	460d      	mov	r5, r1
 801091c:	6839      	ldr	r1, [r7, #0]
 801091e:	f991 1004 	ldrsb.w	r1, [r1, #4]
 8010922:	9105      	str	r1, [sp, #20]
 8010924:	9504      	str	r5, [sp, #16]
 8010926:	9403      	str	r4, [sp, #12]
 8010928:	9002      	str	r0, [sp, #8]
 801092a:	9201      	str	r2, [sp, #4]
 801092c:	9300      	str	r3, [sp, #0]
 801092e:	4b30      	ldr	r3, [pc, #192]	; (80109f0 <OnRxData+0x130>)
 8010930:	2200      	movs	r2, #0
 8010932:	2100      	movs	r1, #0
 8010934:	2003      	movs	r0, #3
 8010936:	f014 fd67 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 801093a:	687b      	ldr	r3, [r7, #4]
 801093c:	781b      	ldrb	r3, [r3, #0]
 801093e:	2b02      	cmp	r3, #2
 8010940:	d021      	beq.n	8010986 <OnRxData+0xc6>
 8010942:	2b03      	cmp	r3, #3
 8010944:	d145      	bne.n	80109d2 <OnRxData+0x112>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	785b      	ldrb	r3, [r3, #1]
 801094a:	2b01      	cmp	r3, #1
 801094c:	d117      	bne.n	801097e <OnRxData+0xbe>
        {
          switch (appData->Buffer[0])
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	685b      	ldr	r3, [r3, #4]
 8010952:	781b      	ldrb	r3, [r3, #0]
 8010954:	2b02      	cmp	r3, #2
 8010956:	d00e      	beq.n	8010976 <OnRxData+0xb6>
 8010958:	2b02      	cmp	r3, #2
 801095a:	dc12      	bgt.n	8010982 <OnRxData+0xc2>
 801095c:	2b00      	cmp	r3, #0
 801095e:	d002      	beq.n	8010966 <OnRxData+0xa6>
 8010960:	2b01      	cmp	r3, #1
 8010962:	d004      	beq.n	801096e <OnRxData+0xae>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 8010964:	e00d      	b.n	8010982 <OnRxData+0xc2>
              LmHandlerRequestClass(CLASS_A);
 8010966:	2000      	movs	r0, #0
 8010968:	f005 fd06 	bl	8016378 <LmHandlerRequestClass>
              break;
 801096c:	e00a      	b.n	8010984 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_B);
 801096e:	2001      	movs	r0, #1
 8010970:	f005 fd02 	bl	8016378 <LmHandlerRequestClass>
              break;
 8010974:	e006      	b.n	8010984 <OnRxData+0xc4>
              LmHandlerRequestClass(CLASS_C);
 8010976:	2002      	movs	r0, #2
 8010978:	f005 fcfe 	bl	8016378 <LmHandlerRequestClass>
              break;
 801097c:	e002      	b.n	8010984 <OnRxData+0xc4>
          }
        }
 801097e:	bf00      	nop
 8010980:	e02a      	b.n	80109d8 <OnRxData+0x118>
              break;
 8010982:	bf00      	nop
        break;
 8010984:	e028      	b.n	80109d8 <OnRxData+0x118>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	785b      	ldrb	r3, [r3, #1]
 801098a:	2b01      	cmp	r3, #1
 801098c:	d123      	bne.n	80109d6 <OnRxData+0x116>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	685b      	ldr	r3, [r3, #4]
 8010992:	781b      	ldrb	r3, [r3, #0]
 8010994:	f003 0301 	and.w	r3, r3, #1
 8010998:	b2da      	uxtb	r2, r3
 801099a:	4b16      	ldr	r3, [pc, #88]	; (80109f4 <OnRxData+0x134>)
 801099c:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 801099e:	4b15      	ldr	r3, [pc, #84]	; (80109f4 <OnRxData+0x134>)
 80109a0:	781b      	ldrb	r3, [r3, #0]
 80109a2:	2b00      	cmp	r3, #0
 80109a4:	d109      	bne.n	80109ba <OnRxData+0xfa>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 80109a6:	4b14      	ldr	r3, [pc, #80]	; (80109f8 <OnRxData+0x138>)
 80109a8:	2200      	movs	r2, #0
 80109aa:	2100      	movs	r1, #0
 80109ac:	2003      	movs	r0, #3
 80109ae:	f014 fd2b 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>

#if defined(USE_BSP_DRIVER)
            BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_Off(SYS_LED_RED) ;
 80109b2:	2000      	movs	r0, #0
 80109b4:	f7f3 ff20 	bl	80047f8 <SYS_LED_Off>
#elif defined(MX_BOARD_PSEUDODRIVER)
            SYS_LED_On(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
          }
        }
        break;
 80109b8:	e00d      	b.n	80109d6 <OnRxData+0x116>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 80109ba:	4b10      	ldr	r3, [pc, #64]	; (80109fc <OnRxData+0x13c>)
 80109bc:	2200      	movs	r2, #0
 80109be:	2100      	movs	r1, #0
 80109c0:	2003      	movs	r0, #3
 80109c2:	f014 fd21 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED) ;
 80109c6:	2000      	movs	r0, #0
 80109c8:	f7f3 fefc 	bl	80047c4 <SYS_LED_On>
        break;
 80109cc:	e003      	b.n	80109d6 <OnRxData+0x116>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 80109ce:	bf00      	nop
 80109d0:	e002      	b.n	80109d8 <OnRxData+0x118>
        break;
 80109d2:	bf00      	nop
 80109d4:	e000      	b.n	80109d8 <OnRxData+0x118>
        break;
 80109d6:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 80109d8:	bf00      	nop
 80109da:	3708      	adds	r7, #8
 80109dc:	46bd      	mov	sp, r7
 80109de:	bdb0      	pop	{r4, r5, r7, pc}
 80109e0:	080272a0 	.word	0x080272a0
 80109e4:	20002c28 	.word	0x20002c28
 80109e8:	080272b4 	.word	0x080272b4
 80109ec:	20000084 	.word	0x20000084
 80109f0:	080272e8 	.word	0x080272e8
 80109f4:	20002bf6 	.word	0x20002bf6
 80109f8:	08027330 	.word	0x08027330
 80109fc:	0802733c 	.word	0x0802733c

08010a00 <SendTxData>:

static void SendTxData(void)
{
 8010a00:	b590      	push	{r4, r7, lr}
 8010a02:	b091      	sub	sp, #68	; 0x44
 8010a04:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 8010a06:	2300      	movs	r3, #0
 8010a08:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 8010a0a:	2300      	movs	r3, #0
 8010a0c:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 8010a0e:	2300      	movs	r3, #0
 8010a10:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t humidity = 0;
 8010a12:	2300      	movs	r3, #0
 8010a14:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 8010a16:	2300      	movs	r3, #0
 8010a18:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 8010a1a:	2300      	movs	r3, #0
 8010a1c:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 8010a22:	2300      	movs	r3, #0
 8010a24:	847b      	strh	r3, [r7, #34]	; 0x22
#endif /* CAYENNE_LPP */
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */

  EnvSensors_Read(&sensor_data);
 8010a26:	f107 0308 	add.w	r3, r7, #8
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	f7f5 fdb0 	bl	8006590 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 8010a30:	f7f3 fd82 	bl	8004538 <SYS_GetTemperatureLevel>
 8010a34:	4603      	mov	r3, r0
 8010a36:	121b      	asrs	r3, r3, #8
 8010a38:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 8010a3a:	68bb      	ldr	r3, [r7, #8]
 8010a3c:	4983      	ldr	r1, [pc, #524]	; (8010c4c <SendTxData+0x24c>)
 8010a3e:	4618      	mov	r0, r3
 8010a40:	f7f0 f9a2 	bl	8000d88 <__aeabi_fmul>
 8010a44:	4603      	mov	r3, r0
 8010a46:	4982      	ldr	r1, [pc, #520]	; (8010c50 <SendTxData+0x250>)
 8010a48:	4618      	mov	r0, r3
 8010a4a:	f7f0 fa51 	bl	8000ef0 <__aeabi_fdiv>
 8010a4e:	4603      	mov	r3, r0
 8010a50:	4618      	mov	r0, r3
 8010a52:	f7f0 fae9 	bl	8001028 <__aeabi_f2uiz>
 8010a56:	4603      	mov	r3, r0
 8010a58:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 8010a5a:	4b7e      	ldr	r3, [pc, #504]	; (8010c54 <SendTxData+0x254>)
 8010a5c:	2202      	movs	r2, #2
 8010a5e:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 8010a60:	693b      	ldr	r3, [r7, #16]
 8010a62:	497b      	ldr	r1, [pc, #492]	; (8010c50 <SendTxData+0x250>)
 8010a64:	4618      	mov	r0, r3
 8010a66:	f7f0 f98f 	bl	8000d88 <__aeabi_fmul>
 8010a6a:	4603      	mov	r3, r0
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	f7f0 fadb 	bl	8001028 <__aeabi_f2uiz>
 8010a72:	4603      	mov	r3, r0
 8010a74:	85fb      	strh	r3, [r7, #46]	; 0x2e

  AppData.Buffer[i++] = AppLedStateOn;
 8010a76:	4b77      	ldr	r3, [pc, #476]	; (8010c54 <SendTxData+0x254>)
 8010a78:	685a      	ldr	r2, [r3, #4]
 8010a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a7c:	1c59      	adds	r1, r3, #1
 8010a7e:	6379      	str	r1, [r7, #52]	; 0x34
 8010a80:	4413      	add	r3, r2
 8010a82:	4a75      	ldr	r2, [pc, #468]	; (8010c58 <SendTxData+0x258>)
 8010a84:	7812      	ldrb	r2, [r2, #0]
 8010a86:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 8010a88:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8010a8a:	0a1b      	lsrs	r3, r3, #8
 8010a8c:	b298      	uxth	r0, r3
 8010a8e:	4b71      	ldr	r3, [pc, #452]	; (8010c54 <SendTxData+0x254>)
 8010a90:	685a      	ldr	r2, [r3, #4]
 8010a92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010a94:	1c59      	adds	r1, r3, #1
 8010a96:	6379      	str	r1, [r7, #52]	; 0x34
 8010a98:	4413      	add	r3, r2
 8010a9a:	b2c2      	uxtb	r2, r0
 8010a9c:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 8010a9e:	4b6d      	ldr	r3, [pc, #436]	; (8010c54 <SendTxData+0x254>)
 8010aa0:	685a      	ldr	r2, [r3, #4]
 8010aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010aa4:	1c59      	adds	r1, r3, #1
 8010aa6:	6379      	str	r1, [r7, #52]	; 0x34
 8010aa8:	4413      	add	r3, r2
 8010aaa:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8010aac:	b2d2      	uxtb	r2, r2
 8010aae:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 8010ab0:	4b68      	ldr	r3, [pc, #416]	; (8010c54 <SendTxData+0x254>)
 8010ab2:	685a      	ldr	r2, [r3, #4]
 8010ab4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ab6:	1c59      	adds	r1, r3, #1
 8010ab8:	6379      	str	r1, [r7, #52]	; 0x34
 8010aba:	4413      	add	r3, r2
 8010abc:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8010abe:	b2d2      	uxtb	r2, r2
 8010ac0:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 8010ac2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010ac4:	0a1b      	lsrs	r3, r3, #8
 8010ac6:	b298      	uxth	r0, r3
 8010ac8:	4b62      	ldr	r3, [pc, #392]	; (8010c54 <SendTxData+0x254>)
 8010aca:	685a      	ldr	r2, [r3, #4]
 8010acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ace:	1c59      	adds	r1, r3, #1
 8010ad0:	6379      	str	r1, [r7, #52]	; 0x34
 8010ad2:	4413      	add	r3, r2
 8010ad4:	b2c2      	uxtb	r2, r0
 8010ad6:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 8010ad8:	4b5e      	ldr	r3, [pc, #376]	; (8010c54 <SendTxData+0x254>)
 8010ada:	685a      	ldr	r2, [r3, #4]
 8010adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ade:	1c59      	adds	r1, r3, #1
 8010ae0:	6379      	str	r1, [r7, #52]	; 0x34
 8010ae2:	4413      	add	r3, r2
 8010ae4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010ae6:	b2d2      	uxtb	r2, r2
 8010ae8:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 8010aea:	4b5c      	ldr	r3, [pc, #368]	; (8010c5c <SendTxData+0x25c>)
 8010aec:	781b      	ldrb	r3, [r3, #0]
 8010aee:	2b08      	cmp	r3, #8
 8010af0:	d007      	beq.n	8010b02 <SendTxData+0x102>
 8010af2:	4b5a      	ldr	r3, [pc, #360]	; (8010c5c <SendTxData+0x25c>)
 8010af4:	781b      	ldrb	r3, [r3, #0]
 8010af6:	2b01      	cmp	r3, #1
 8010af8:	d003      	beq.n	8010b02 <SendTxData+0x102>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 8010afa:	4b58      	ldr	r3, [pc, #352]	; (8010c5c <SendTxData+0x25c>)
 8010afc:	781b      	ldrb	r3, [r3, #0]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d120      	bne.n	8010b44 <SendTxData+0x144>
  {
    AppData.Buffer[i++] = 0;
 8010b02:	4b54      	ldr	r3, [pc, #336]	; (8010c54 <SendTxData+0x254>)
 8010b04:	685a      	ldr	r2, [r3, #4]
 8010b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b08:	1c59      	adds	r1, r3, #1
 8010b0a:	6379      	str	r1, [r7, #52]	; 0x34
 8010b0c:	4413      	add	r3, r2
 8010b0e:	2200      	movs	r2, #0
 8010b10:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8010b12:	4b50      	ldr	r3, [pc, #320]	; (8010c54 <SendTxData+0x254>)
 8010b14:	685a      	ldr	r2, [r3, #4]
 8010b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b18:	1c59      	adds	r1, r3, #1
 8010b1a:	6379      	str	r1, [r7, #52]	; 0x34
 8010b1c:	4413      	add	r3, r2
 8010b1e:	2200      	movs	r2, #0
 8010b20:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8010b22:	4b4c      	ldr	r3, [pc, #304]	; (8010c54 <SendTxData+0x254>)
 8010b24:	685a      	ldr	r2, [r3, #4]
 8010b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b28:	1c59      	adds	r1, r3, #1
 8010b2a:	6379      	str	r1, [r7, #52]	; 0x34
 8010b2c:	4413      	add	r3, r2
 8010b2e:	2200      	movs	r2, #0
 8010b30:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 8010b32:	4b48      	ldr	r3, [pc, #288]	; (8010c54 <SendTxData+0x254>)
 8010b34:	685a      	ldr	r2, [r3, #4]
 8010b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b38:	1c59      	adds	r1, r3, #1
 8010b3a:	6379      	str	r1, [r7, #52]	; 0x34
 8010b3c:	4413      	add	r3, r2
 8010b3e:	2200      	movs	r2, #0
 8010b40:	701a      	strb	r2, [r3, #0]
 8010b42:	e05b      	b.n	8010bfc <SendTxData+0x1fc>
  }
  else
  {
    latitude = sensor_data.latitude;
 8010b44:	697b      	ldr	r3, [r7, #20]
 8010b46:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 8010b48:	69bb      	ldr	r3, [r7, #24]
 8010b4a:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 8010b4c:	4b41      	ldr	r3, [pc, #260]	; (8010c54 <SendTxData+0x254>)
 8010b4e:	685a      	ldr	r2, [r3, #4]
 8010b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b52:	1c59      	adds	r1, r3, #1
 8010b54:	6379      	str	r1, [r7, #52]	; 0x34
 8010b56:	18d4      	adds	r4, r2, r3
 8010b58:	f7f5 fb42 	bl	80061e0 <GetBatteryLevel>
 8010b5c:	4603      	mov	r3, r0
 8010b5e:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 8010b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b62:	1418      	asrs	r0, r3, #16
 8010b64:	4b3b      	ldr	r3, [pc, #236]	; (8010c54 <SendTxData+0x254>)
 8010b66:	685a      	ldr	r2, [r3, #4]
 8010b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b6a:	1c59      	adds	r1, r3, #1
 8010b6c:	6379      	str	r1, [r7, #52]	; 0x34
 8010b6e:	4413      	add	r3, r2
 8010b70:	b2c2      	uxtb	r2, r0
 8010b72:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 8010b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b76:	1218      	asrs	r0, r3, #8
 8010b78:	4b36      	ldr	r3, [pc, #216]	; (8010c54 <SendTxData+0x254>)
 8010b7a:	685a      	ldr	r2, [r3, #4]
 8010b7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b7e:	1c59      	adds	r1, r3, #1
 8010b80:	6379      	str	r1, [r7, #52]	; 0x34
 8010b82:	4413      	add	r3, r2
 8010b84:	b2c2      	uxtb	r2, r0
 8010b86:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 8010b88:	4b32      	ldr	r3, [pc, #200]	; (8010c54 <SendTxData+0x254>)
 8010b8a:	685a      	ldr	r2, [r3, #4]
 8010b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b8e:	1c59      	adds	r1, r3, #1
 8010b90:	6379      	str	r1, [r7, #52]	; 0x34
 8010b92:	4413      	add	r3, r2
 8010b94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010b96:	b2d2      	uxtb	r2, r2
 8010b98:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 8010b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010b9c:	1418      	asrs	r0, r3, #16
 8010b9e:	4b2d      	ldr	r3, [pc, #180]	; (8010c54 <SendTxData+0x254>)
 8010ba0:	685a      	ldr	r2, [r3, #4]
 8010ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010ba4:	1c59      	adds	r1, r3, #1
 8010ba6:	6379      	str	r1, [r7, #52]	; 0x34
 8010ba8:	4413      	add	r3, r2
 8010baa:	b2c2      	uxtb	r2, r0
 8010bac:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 8010bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010bb0:	1218      	asrs	r0, r3, #8
 8010bb2:	4b28      	ldr	r3, [pc, #160]	; (8010c54 <SendTxData+0x254>)
 8010bb4:	685a      	ldr	r2, [r3, #4]
 8010bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010bb8:	1c59      	adds	r1, r3, #1
 8010bba:	6379      	str	r1, [r7, #52]	; 0x34
 8010bbc:	4413      	add	r3, r2
 8010bbe:	b2c2      	uxtb	r2, r0
 8010bc0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 8010bc2:	4b24      	ldr	r3, [pc, #144]	; (8010c54 <SendTxData+0x254>)
 8010bc4:	685a      	ldr	r2, [r3, #4]
 8010bc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010bc8:	1c59      	adds	r1, r3, #1
 8010bca:	6379      	str	r1, [r7, #52]	; 0x34
 8010bcc:	4413      	add	r3, r2
 8010bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010bd0:	b2d2      	uxtb	r2, r2
 8010bd2:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 8010bd4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010bd6:	0a1b      	lsrs	r3, r3, #8
 8010bd8:	b298      	uxth	r0, r3
 8010bda:	4b1e      	ldr	r3, [pc, #120]	; (8010c54 <SendTxData+0x254>)
 8010bdc:	685a      	ldr	r2, [r3, #4]
 8010bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010be0:	1c59      	adds	r1, r3, #1
 8010be2:	6379      	str	r1, [r7, #52]	; 0x34
 8010be4:	4413      	add	r3, r2
 8010be6:	b2c2      	uxtb	r2, r0
 8010be8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 8010bea:	4b1a      	ldr	r3, [pc, #104]	; (8010c54 <SendTxData+0x254>)
 8010bec:	685a      	ldr	r2, [r3, #4]
 8010bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010bf0:	1c59      	adds	r1, r3, #1
 8010bf2:	6379      	str	r1, [r7, #52]	; 0x34
 8010bf4:	4413      	add	r3, r2
 8010bf6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8010bf8:	b2d2      	uxtb	r2, r2
 8010bfa:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 8010bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010bfe:	b2da      	uxtb	r2, r3
 8010c00:	4b14      	ldr	r3, [pc, #80]	; (8010c54 <SendTxData+0x254>)
 8010c02:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 8010c04:	1d3a      	adds	r2, r7, #4
 8010c06:	2300      	movs	r3, #0
 8010c08:	2100      	movs	r1, #0
 8010c0a:	4812      	ldr	r0, [pc, #72]	; (8010c54 <SendTxData+0x254>)
 8010c0c:	f005 fade 	bl	80161cc <LmHandlerSend>
 8010c10:	4603      	mov	r3, r0
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d106      	bne.n	8010c24 <SendTxData+0x224>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 8010c16:	4b12      	ldr	r3, [pc, #72]	; (8010c60 <SendTxData+0x260>)
 8010c18:	2201      	movs	r2, #1
 8010c1a:	2100      	movs	r1, #0
 8010c1c:	2001      	movs	r0, #1
 8010c1e:	f014 fbf3 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 8010c22:	e00e      	b.n	8010c42 <SendTxData+0x242>
  else if (nextTxIn > 0)
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d00b      	beq.n	8010c42 <SendTxData+0x242>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	4a0d      	ldr	r2, [pc, #52]	; (8010c64 <SendTxData+0x264>)
 8010c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8010c32:	099b      	lsrs	r3, r3, #6
 8010c34:	9300      	str	r3, [sp, #0]
 8010c36:	4b0c      	ldr	r3, [pc, #48]	; (8010c68 <SendTxData+0x268>)
 8010c38:	2201      	movs	r2, #1
 8010c3a:	2100      	movs	r1, #0
 8010c3c:	2001      	movs	r0, #1
 8010c3e:	f014 fbe3 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 8010c42:	bf00      	nop
 8010c44:	373c      	adds	r7, #60	; 0x3c
 8010c46:	46bd      	mov	sp, r7
 8010c48:	bd90      	pop	{r4, r7, pc}
 8010c4a:	bf00      	nop
 8010c4c:	42c80000 	.word	0x42c80000
 8010c50:	41200000 	.word	0x41200000
 8010c54:	20000058 	.word	0x20000058
 8010c58:	20002bf6 	.word	0x20002bf6
 8010c5c:	2000007c 	.word	0x2000007c
 8010c60:	08027348 	.word	0x08027348
 8010c64:	10624dd3 	.word	0x10624dd3
 8010c68:	08027358 	.word	0x08027358

08010c6c <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b082      	sub	sp, #8
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */
  printf( "... OnTxTimerEvent() ... \n" );
 8010c74:	4806      	ldr	r0, [pc, #24]	; (8010c90 <OnTxTimerEvent+0x24>)
 8010c76:	f014 ff73 	bl	8025b60 <puts>

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 8010c7a:	2100      	movs	r1, #0
 8010c7c:	2002      	movs	r0, #2
 8010c7e:	f014 f8b3 	bl	8024de8 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 8010c82:	4804      	ldr	r0, [pc, #16]	; (8010c94 <OnTxTimerEvent+0x28>)
 8010c84:	f014 f95a 	bl	8024f3c <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 8010c88:	bf00      	nop
 8010c8a:	3708      	adds	r7, #8
 8010c8c:	46bd      	mov	sp, r7
 8010c8e:	bd80      	pop	{r7, pc}
 8010c90:	08027378 	.word	0x08027378
 8010c94:	20002bf8 	.word	0x20002bf8

08010c98 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 8010c98:	b580      	push	{r7, lr}
 8010c9a:	b082      	sub	sp, #8
 8010c9c:	af00      	add	r7, sp, #0
 8010c9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerLedEvent_1 */
  printf( "... OnTxTimerLedEvent() ... \n" );
 8010ca0:	4804      	ldr	r0, [pc, #16]	; (8010cb4 <OnTxTimerLedEvent+0x1c>)
 8010ca2:	f014 ff5d 	bl	8025b60 <puts>

  /* USER CODE END OnTxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_GREEN) ;
#else
  SYS_LED_Off(SYS_LED_GREEN) ;
 8010ca6:	2001      	movs	r0, #1
 8010ca8:	f7f3 fda6 	bl	80047f8 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 8010cac:	bf00      	nop
 8010cae:	3708      	adds	r7, #8
 8010cb0:	46bd      	mov	sp, r7
 8010cb2:	bd80      	pop	{r7, pc}
 8010cb4:	08027394 	.word	0x08027394

08010cb8 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 8010cb8:	b580      	push	{r7, lr}
 8010cba:	b082      	sub	sp, #8
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnRxTimerLedEvent_1 */
  printf( "... OnRxTimerLedEvent() ... \n" );
 8010cc0:	4804      	ldr	r0, [pc, #16]	; (8010cd4 <OnRxTimerLedEvent+0x1c>)
 8010cc2:	f014 ff4d 	bl	8025b60 <puts>

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 8010cc6:	2002      	movs	r0, #2
 8010cc8:	f7f3 fd96 	bl	80047f8 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 8010ccc:	bf00      	nop
 8010cce:	3708      	adds	r7, #8
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	bd80      	pop	{r7, pc}
 8010cd4:	080273b4 	.word	0x080273b4

08010cd8 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 8010cd8:	b580      	push	{r7, lr}
 8010cda:	b082      	sub	sp, #8
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinTimerLedEvent_1 */
  printf( "... OnJoinTimerLedEvent() ... \n" );
 8010ce0:	4804      	ldr	r0, [pc, #16]	; (8010cf4 <OnJoinTimerLedEvent+0x1c>)
 8010ce2:	f014 ff3d 	bl	8025b60 <puts>

  /* USER CODE END OnJoinTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Toggle(LED_RED) ;
#else
  SYS_LED_Toggle(SYS_LED_RED) ;
 8010ce6:	2000      	movs	r0, #0
 8010ce8:	f7f3 fda0 	bl	800482c <SYS_LED_Toggle>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 8010cec:	bf00      	nop
 8010cee:	3708      	adds	r7, #8
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	bd80      	pop	{r7, pc}
 8010cf4:	080273d4 	.word	0x080273d4

08010cf8 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b086      	sub	sp, #24
 8010cfc:	af04      	add	r7, sp, #16
 8010cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  printf( "... OnTxData() ... \n" );
 8010d00:	4827      	ldr	r0, [pc, #156]	; (8010da0 <OnTxData+0xa8>)
 8010d02:	f014 ff2d 	bl	8025b60 <puts>

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d044      	beq.n	8010d96 <OnTxData+0x9e>
 8010d0c:	687b      	ldr	r3, [r7, #4]
 8010d0e:	781b      	ldrb	r3, [r3, #0]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d040      	beq.n	8010d96 <OnTxData+0x9e>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_GREEN) ;
 8010d14:	2001      	movs	r0, #1
 8010d16:	f7f3 fd55 	bl	80047c4 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 8010d1a:	4822      	ldr	r0, [pc, #136]	; (8010da4 <OnTxData+0xac>)
 8010d1c:	f014 f90e 	bl	8024f3c <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 8010d20:	4b21      	ldr	r3, [pc, #132]	; (8010da8 <OnTxData+0xb0>)
 8010d22:	2200      	movs	r2, #0
 8010d24:	2100      	movs	r1, #0
 8010d26:	2002      	movs	r0, #2
 8010d28:	f014 fb6e 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	689b      	ldr	r3, [r3, #8]
 8010d30:	687a      	ldr	r2, [r7, #4]
 8010d32:	7b12      	ldrb	r2, [r2, #12]
 8010d34:	4611      	mov	r1, r2
 8010d36:	687a      	ldr	r2, [r7, #4]
 8010d38:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8010d3c:	4610      	mov	r0, r2
 8010d3e:	687a      	ldr	r2, [r7, #4]
 8010d40:	f992 2014 	ldrsb.w	r2, [r2, #20]
 8010d44:	9203      	str	r2, [sp, #12]
 8010d46:	9002      	str	r0, [sp, #8]
 8010d48:	9101      	str	r1, [sp, #4]
 8010d4a:	9300      	str	r3, [sp, #0]
 8010d4c:	4b17      	ldr	r3, [pc, #92]	; (8010dac <OnTxData+0xb4>)
 8010d4e:	2200      	movs	r2, #0
 8010d50:	2100      	movs	r1, #0
 8010d52:	2003      	movs	r0, #3
 8010d54:	f014 fb58 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 8010d58:	4b15      	ldr	r3, [pc, #84]	; (8010db0 <OnTxData+0xb8>)
 8010d5a:	2200      	movs	r2, #0
 8010d5c:	2100      	movs	r1, #0
 8010d5e:	2003      	movs	r0, #3
 8010d60:	f014 fb52 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	789b      	ldrb	r3, [r3, #2]
 8010d68:	2b01      	cmp	r3, #1
 8010d6a:	d10e      	bne.n	8010d8a <OnTxData+0x92>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	78db      	ldrb	r3, [r3, #3]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	d001      	beq.n	8010d78 <OnTxData+0x80>
 8010d74:	4b0f      	ldr	r3, [pc, #60]	; (8010db4 <OnTxData+0xbc>)
 8010d76:	e000      	b.n	8010d7a <OnTxData+0x82>
 8010d78:	4b0f      	ldr	r3, [pc, #60]	; (8010db8 <OnTxData+0xc0>)
 8010d7a:	9300      	str	r3, [sp, #0]
 8010d7c:	4b0f      	ldr	r3, [pc, #60]	; (8010dbc <OnTxData+0xc4>)
 8010d7e:	2200      	movs	r2, #0
 8010d80:	2100      	movs	r1, #0
 8010d82:	2003      	movs	r0, #3
 8010d84:	f014 fb40 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */
//  mLockout = false;			//not in standard program! defined myself
  /* USER CODE END OnTxData_2 */
}
 8010d88:	e005      	b.n	8010d96 <OnTxData+0x9e>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 8010d8a:	4b0d      	ldr	r3, [pc, #52]	; (8010dc0 <OnTxData+0xc8>)
 8010d8c:	2200      	movs	r2, #0
 8010d8e:	2100      	movs	r1, #0
 8010d90:	2003      	movs	r0, #3
 8010d92:	f014 fb39 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 8010d96:	bf00      	nop
 8010d98:	3708      	adds	r7, #8
 8010d9a:	46bd      	mov	sp, r7
 8010d9c:	bd80      	pop	{r7, pc}
 8010d9e:	bf00      	nop
 8010da0:	080273f4 	.word	0x080273f4
 8010da4:	20002c10 	.word	0x20002c10
 8010da8:	08027408 	.word	0x08027408
 8010dac:	0802743c 	.word	0x0802743c
 8010db0:	08027470 	.word	0x08027470
 8010db4:	08027480 	.word	0x08027480
 8010db8:	08027484 	.word	0x08027484
 8010dbc:	0802748c 	.word	0x0802748c
 8010dc0:	080274a0 	.word	0x080274a0

08010dc4 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 8010dc4:	b580      	push	{r7, lr}
 8010dc6:	b082      	sub	sp, #8
 8010dc8:	af00      	add	r7, sp, #0
 8010dca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  printf( "... OnJoinRequest() ... \n" );
 8010dcc:	481a      	ldr	r0, [pc, #104]	; (8010e38 <OnJoinRequest+0x74>)
 8010dce:	f014 fec7 	bl	8025b60 <puts>

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d028      	beq.n	8010e2a <OnJoinRequest+0x66>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d11d      	bne.n	8010e1e <OnJoinRequest+0x5a>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 8010de2:	4816      	ldr	r0, [pc, #88]	; (8010e3c <OnJoinRequest+0x78>)
 8010de4:	f014 f918 	bl	8025018 <UTIL_TIMER_Stop>

#if defined(USE_BSP_DRIVER)
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      SYS_LED_Off(SYS_LED_RED) ;
 8010de8:	2000      	movs	r0, #0
 8010dea:	f7f3 fd05 	bl	80047f8 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 8010dee:	4b14      	ldr	r3, [pc, #80]	; (8010e40 <OnJoinRequest+0x7c>)
 8010df0:	2200      	movs	r2, #0
 8010df2:	2100      	movs	r1, #0
 8010df4:	2002      	movs	r0, #2
 8010df6:	f014 fb07 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	789b      	ldrb	r3, [r3, #2]
 8010dfe:	2b01      	cmp	r3, #1
 8010e00:	d106      	bne.n	8010e10 <OnJoinRequest+0x4c>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 8010e02:	4b10      	ldr	r3, [pc, #64]	; (8010e44 <OnJoinRequest+0x80>)
 8010e04:	2200      	movs	r2, #0
 8010e06:	2100      	movs	r1, #0
 8010e08:	2002      	movs	r0, #2
 8010e0a:	f014 fafd 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 8010e0e:	e00c      	b.n	8010e2a <OnJoinRequest+0x66>
      }
      else
      {
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 8010e10:	4b0d      	ldr	r3, [pc, #52]	; (8010e48 <OnJoinRequest+0x84>)
 8010e12:	2200      	movs	r2, #0
 8010e14:	2100      	movs	r1, #0
 8010e16:	2002      	movs	r0, #2
 8010e18:	f014 faf6 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 8010e1c:	e005      	b.n	8010e2a <OnJoinRequest+0x66>
      }
    }
    else
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 8010e1e:	4b0b      	ldr	r3, [pc, #44]	; (8010e4c <OnJoinRequest+0x88>)
 8010e20:	2200      	movs	r2, #0
 8010e22:	2100      	movs	r1, #0
 8010e24:	2002      	movs	r0, #2
 8010e26:	f014 faef 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  /* USER CODE BEGIN OnJoinRequest_2 */
 mLockout = false;
 8010e2a:	4b09      	ldr	r3, [pc, #36]	; (8010e50 <OnJoinRequest+0x8c>)
 8010e2c:	2200      	movs	r2, #0
 8010e2e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OnJoinRequest_2 */
}
 8010e30:	bf00      	nop
 8010e32:	3708      	adds	r7, #8
 8010e34:	46bd      	mov	sp, r7
 8010e36:	bd80      	pop	{r7, pc}
 8010e38:	080274b0 	.word	0x080274b0
 8010e3c:	20002c40 	.word	0x20002c40
 8010e40:	080274cc 	.word	0x080274cc
 8010e44:	080274e4 	.word	0x080274e4
 8010e48:	08027504 	.word	0x08027504
 8010e4c:	08027524 	.word	0x08027524
 8010e50:	200028f8 	.word	0x200028f8

08010e54 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */
  printf( "... OnMacProcessNotify() ... \n" );
 8010e58:	4804      	ldr	r0, [pc, #16]	; (8010e6c <OnMacProcessNotify+0x18>)
 8010e5a:	f014 fe81 	bl	8025b60 <puts>

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 8010e5e:	2100      	movs	r1, #0
 8010e60:	2001      	movs	r0, #1
 8010e62:	f013 ffc1 	bl	8024de8 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 8010e66:	bf00      	nop
 8010e68:	bd80      	pop	{r7, pc}
 8010e6a:	bf00      	nop
 8010e6c:	08027540 	.word	0x08027540

08010e70 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 8010e70:	b580      	push	{r7, lr}
 8010e72:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 8010e74:	4b15      	ldr	r3, [pc, #84]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010e76:	2200      	movs	r2, #0
 8010e78:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 8010e7a:	4b14      	ldr	r3, [pc, #80]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8010e80:	4b12      	ldr	r3, [pc, #72]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010e82:	2200      	movs	r2, #0
 8010e84:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8010e86:	4b11      	ldr	r3, [pc, #68]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010e88:	2200      	movs	r2, #0
 8010e8a:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 8010e8c:	4b0f      	ldr	r3, [pc, #60]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010e8e:	685b      	ldr	r3, [r3, #4]
 8010e90:	f043 0320 	orr.w	r3, r3, #32
 8010e94:	4a0d      	ldr	r2, [pc, #52]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010e96:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 8010e98:	4b0c      	ldr	r3, [pc, #48]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010e9a:	685b      	ldr	r3, [r3, #4]
 8010e9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010ea0:	4a0a      	ldr	r2, [pc, #40]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010ea2:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 8010ea4:	4b09      	ldr	r3, [pc, #36]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010ea6:	685b      	ldr	r3, [r3, #4]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d106      	bne.n	8010eba <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 8010eac:	4b08      	ldr	r3, [pc, #32]	; (8010ed0 <LoraInfo_Init+0x60>)
 8010eae:	2200      	movs	r2, #0
 8010eb0:	2100      	movs	r1, #0
 8010eb2:	2000      	movs	r0, #0
 8010eb4:	f014 faa8 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 8010eb8:	e7fe      	b.n	8010eb8 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 8010eba:	4b04      	ldr	r3, [pc, #16]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 8010ec0:	4b02      	ldr	r3, [pc, #8]	; (8010ecc <LoraInfo_Init+0x5c>)
 8010ec2:	2203      	movs	r2, #3
 8010ec4:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 8010ec6:	bf00      	nop
 8010ec8:	bd80      	pop	{r7, pc}
 8010eca:	bf00      	nop
 8010ecc:	20002c58 	.word	0x20002c58
 8010ed0:	0802759c 	.word	0x0802759c

08010ed4 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 8010ed4:	b480      	push	{r7}
 8010ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 8010ed8:	4b02      	ldr	r3, [pc, #8]	; (8010ee4 <LoraInfo_GetPtr+0x10>)
}
 8010eda:	4618      	mov	r0, r3
 8010edc:	46bd      	mov	sp, r7
 8010ede:	bc80      	pop	{r7}
 8010ee0:	4770      	bx	lr
 8010ee2:	bf00      	nop
 8010ee4:	20002c58 	.word	0x20002c58

08010ee8 <LL_AHB2_GRP1_EnableClock>:
{
 8010ee8:	b480      	push	{r7}
 8010eea:	b085      	sub	sp, #20
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8010ef0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8010ef4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010ef6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	4313      	orrs	r3, r2
 8010efe:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8010f00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8010f04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	4013      	ands	r3, r2
 8010f0a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010f0c:	68fb      	ldr	r3, [r7, #12]
}
 8010f0e:	bf00      	nop
 8010f10:	3714      	adds	r7, #20
 8010f12:	46bd      	mov	sp, r7
 8010f14:	bc80      	pop	{r7}
 8010f16:	4770      	bx	lr

08010f18 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8010f18:	b580      	push	{r7, lr}
 8010f1a:	b086      	sub	sp, #24
 8010f1c:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 8010f1e:	1d3b      	adds	r3, r7, #4
 8010f20:	2200      	movs	r2, #0
 8010f22:	601a      	str	r2, [r3, #0]
 8010f24:	605a      	str	r2, [r3, #4]
 8010f26:	609a      	str	r2, [r3, #8]
 8010f28:	60da      	str	r2, [r3, #12]
 8010f2a:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8010f2c:	2004      	movs	r0, #4
 8010f2e:	f7ff ffdb 	bl	8010ee8 <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8010f32:	2310      	movs	r3, #16
 8010f34:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8010f36:	2301      	movs	r3, #1
 8010f38:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010f3e:	2303      	movs	r3, #3
 8010f40:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8010f42:	1d3b      	adds	r3, r7, #4
 8010f44:	4619      	mov	r1, r3
 8010f46:	4812      	ldr	r0, [pc, #72]	; (8010f90 <RBI_Init+0x78>)
 8010f48:	f7f7 fe7c 	bl	8008c44 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8010f4c:	2320      	movs	r3, #32
 8010f4e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8010f50:	1d3b      	adds	r3, r7, #4
 8010f52:	4619      	mov	r1, r3
 8010f54:	480e      	ldr	r0, [pc, #56]	; (8010f90 <RBI_Init+0x78>)
 8010f56:	f7f7 fe75 	bl	8008c44 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8010f5a:	2308      	movs	r3, #8
 8010f5c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8010f5e:	1d3b      	adds	r3, r7, #4
 8010f60:	4619      	mov	r1, r3
 8010f62:	480b      	ldr	r0, [pc, #44]	; (8010f90 <RBI_Init+0x78>)
 8010f64:	f7f7 fe6e 	bl	8008c44 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8010f68:	2200      	movs	r2, #0
 8010f6a:	2120      	movs	r1, #32
 8010f6c:	4808      	ldr	r0, [pc, #32]	; (8010f90 <RBI_Init+0x78>)
 8010f6e:	f7f8 f897 	bl	80090a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8010f72:	2200      	movs	r2, #0
 8010f74:	2110      	movs	r1, #16
 8010f76:	4806      	ldr	r0, [pc, #24]	; (8010f90 <RBI_Init+0x78>)
 8010f78:	f7f8 f892 	bl	80090a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8010f7c:	2200      	movs	r2, #0
 8010f7e:	2108      	movs	r1, #8
 8010f80:	4803      	ldr	r0, [pc, #12]	; (8010f90 <RBI_Init+0x78>)
 8010f82:	f7f8 f88d 	bl	80090a0 <HAL_GPIO_WritePin>

  return 0;
 8010f86:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 8010f88:	4618      	mov	r0, r3
 8010f8a:	3718      	adds	r7, #24
 8010f8c:	46bd      	mov	sp, r7
 8010f8e:	bd80      	pop	{r7, pc}
 8010f90:	48000800 	.word	0x48000800

08010f94 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8010f94:	b580      	push	{r7, lr}
 8010f96:	b082      	sub	sp, #8
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 8010f9e:	79fb      	ldrb	r3, [r7, #7]
 8010fa0:	2b03      	cmp	r3, #3
 8010fa2:	d84b      	bhi.n	801103c <RBI_ConfigRFSwitch+0xa8>
 8010fa4:	a201      	add	r2, pc, #4	; (adr r2, 8010fac <RBI_ConfigRFSwitch+0x18>)
 8010fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010faa:	bf00      	nop
 8010fac:	08010fbd 	.word	0x08010fbd
 8010fb0:	08010fdd 	.word	0x08010fdd
 8010fb4:	08010ffd 	.word	0x08010ffd
 8010fb8:	0801101d 	.word	0x0801101d
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8010fbc:	2200      	movs	r2, #0
 8010fbe:	2108      	movs	r1, #8
 8010fc0:	4821      	ldr	r0, [pc, #132]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8010fc2:	f7f8 f86d 	bl	80090a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	2110      	movs	r1, #16
 8010fca:	481f      	ldr	r0, [pc, #124]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8010fcc:	f7f8 f868 	bl	80090a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8010fd0:	2200      	movs	r2, #0
 8010fd2:	2120      	movs	r1, #32
 8010fd4:	481c      	ldr	r0, [pc, #112]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8010fd6:	f7f8 f863 	bl	80090a0 <HAL_GPIO_WritePin>
      break;
 8010fda:	e030      	b.n	801103e <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8010fdc:	2201      	movs	r2, #1
 8010fde:	2108      	movs	r1, #8
 8010fe0:	4819      	ldr	r0, [pc, #100]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8010fe2:	f7f8 f85d 	bl	80090a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8010fe6:	2201      	movs	r2, #1
 8010fe8:	2110      	movs	r1, #16
 8010fea:	4817      	ldr	r0, [pc, #92]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8010fec:	f7f8 f858 	bl	80090a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8010ff0:	2200      	movs	r2, #0
 8010ff2:	2120      	movs	r1, #32
 8010ff4:	4814      	ldr	r0, [pc, #80]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8010ff6:	f7f8 f853 	bl	80090a0 <HAL_GPIO_WritePin>
      break;
 8010ffa:	e020      	b.n	801103e <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8010ffc:	2201      	movs	r2, #1
 8010ffe:	2108      	movs	r1, #8
 8011000:	4811      	ldr	r0, [pc, #68]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8011002:	f7f8 f84d 	bl	80090a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8011006:	2201      	movs	r2, #1
 8011008:	2110      	movs	r1, #16
 801100a:	480f      	ldr	r0, [pc, #60]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 801100c:	f7f8 f848 	bl	80090a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8011010:	2201      	movs	r2, #1
 8011012:	2120      	movs	r1, #32
 8011014:	480c      	ldr	r0, [pc, #48]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8011016:	f7f8 f843 	bl	80090a0 <HAL_GPIO_WritePin>
      break;
 801101a:	e010      	b.n	801103e <RBI_ConfigRFSwitch+0xaa>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 801101c:	2201      	movs	r2, #1
 801101e:	2108      	movs	r1, #8
 8011020:	4809      	ldr	r0, [pc, #36]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8011022:	f7f8 f83d 	bl	80090a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8011026:	2200      	movs	r2, #0
 8011028:	2110      	movs	r1, #16
 801102a:	4807      	ldr	r0, [pc, #28]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 801102c:	f7f8 f838 	bl	80090a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8011030:	2201      	movs	r2, #1
 8011032:	2120      	movs	r1, #32
 8011034:	4804      	ldr	r0, [pc, #16]	; (8011048 <RBI_ConfigRFSwitch+0xb4>)
 8011036:	f7f8 f833 	bl	80090a0 <HAL_GPIO_WritePin>
      break;
 801103a:	e000      	b.n	801103e <RBI_ConfigRFSwitch+0xaa>
    }
    default:
      break;
 801103c:	bf00      	nop
  }

  return 0;
 801103e:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 8011040:	4618      	mov	r0, r3
 8011042:	3708      	adds	r7, #8
 8011044:	46bd      	mov	sp, r7
 8011046:	bd80      	pop	{r7, pc}
 8011048:	48000800 	.word	0x48000800

0801104c <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 801104c:	b480      	push	{r7}
 801104e:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 8011050:	2300      	movs	r3, #0
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 8011052:	4618      	mov	r0, r3
 8011054:	46bd      	mov	sp, r7
 8011056:	bc80      	pop	{r7}
 8011058:	4770      	bx	lr

0801105a <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 801105a:	b480      	push	{r7}
 801105c:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 801105e:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 8011060:	4618      	mov	r0, r3
 8011062:	46bd      	mov	sp, r7
 8011064:	bc80      	pop	{r7}
 8011066:	4770      	bx	lr

08011068 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8011068:	b480      	push	{r7}
 801106a:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 801106c:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 801106e:	4618      	mov	r0, r3
 8011070:	46bd      	mov	sp, r7
 8011072:	bc80      	pop	{r7}
 8011074:	4770      	bx	lr

08011076 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8011076:	b480      	push	{r7}
 8011078:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 801107a:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 801107c:	4618      	mov	r0, r3
 801107e:	46bd      	mov	sp, r7
 8011080:	bc80      	pop	{r7}
 8011082:	4770      	bx	lr

08011084 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8011084:	b580      	push	{r7, lr}
 8011086:	b084      	sub	sp, #16
 8011088:	af00      	add	r7, sp, #0
 801108a:	4603      	mov	r3, r0
 801108c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801108e:	79fb      	ldrb	r3, [r7, #7]
 8011090:	4a08      	ldr	r2, [pc, #32]	; (80110b4 <disk_status+0x30>)
 8011092:	009b      	lsls	r3, r3, #2
 8011094:	4413      	add	r3, r2
 8011096:	685b      	ldr	r3, [r3, #4]
 8011098:	685b      	ldr	r3, [r3, #4]
 801109a:	79fa      	ldrb	r2, [r7, #7]
 801109c:	4905      	ldr	r1, [pc, #20]	; (80110b4 <disk_status+0x30>)
 801109e:	440a      	add	r2, r1
 80110a0:	7a12      	ldrb	r2, [r2, #8]
 80110a2:	4610      	mov	r0, r2
 80110a4:	4798      	blx	r3
 80110a6:	4603      	mov	r3, r0
 80110a8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80110aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80110ac:	4618      	mov	r0, r3
 80110ae:	3710      	adds	r7, #16
 80110b0:	46bd      	mov	sp, r7
 80110b2:	bd80      	pop	{r7, pc}
 80110b4:	20002e90 	.word	0x20002e90

080110b8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b084      	sub	sp, #16
 80110bc:	af00      	add	r7, sp, #0
 80110be:	4603      	mov	r3, r0
 80110c0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80110c2:	2300      	movs	r3, #0
 80110c4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80110c6:	79fb      	ldrb	r3, [r7, #7]
 80110c8:	4a0d      	ldr	r2, [pc, #52]	; (8011100 <disk_initialize+0x48>)
 80110ca:	5cd3      	ldrb	r3, [r2, r3]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d111      	bne.n	80110f4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80110d0:	79fb      	ldrb	r3, [r7, #7]
 80110d2:	4a0b      	ldr	r2, [pc, #44]	; (8011100 <disk_initialize+0x48>)
 80110d4:	2101      	movs	r1, #1
 80110d6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80110d8:	79fb      	ldrb	r3, [r7, #7]
 80110da:	4a09      	ldr	r2, [pc, #36]	; (8011100 <disk_initialize+0x48>)
 80110dc:	009b      	lsls	r3, r3, #2
 80110de:	4413      	add	r3, r2
 80110e0:	685b      	ldr	r3, [r3, #4]
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	79fa      	ldrb	r2, [r7, #7]
 80110e6:	4906      	ldr	r1, [pc, #24]	; (8011100 <disk_initialize+0x48>)
 80110e8:	440a      	add	r2, r1
 80110ea:	7a12      	ldrb	r2, [r2, #8]
 80110ec:	4610      	mov	r0, r2
 80110ee:	4798      	blx	r3
 80110f0:	4603      	mov	r3, r0
 80110f2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80110f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80110f6:	4618      	mov	r0, r3
 80110f8:	3710      	adds	r7, #16
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}
 80110fe:	bf00      	nop
 8011100:	20002e90 	.word	0x20002e90

08011104 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8011104:	b590      	push	{r4, r7, lr}
 8011106:	b087      	sub	sp, #28
 8011108:	af00      	add	r7, sp, #0
 801110a:	60b9      	str	r1, [r7, #8]
 801110c:	607a      	str	r2, [r7, #4]
 801110e:	603b      	str	r3, [r7, #0]
 8011110:	4603      	mov	r3, r0
 8011112:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8011114:	7bfb      	ldrb	r3, [r7, #15]
 8011116:	4a0a      	ldr	r2, [pc, #40]	; (8011140 <disk_read+0x3c>)
 8011118:	009b      	lsls	r3, r3, #2
 801111a:	4413      	add	r3, r2
 801111c:	685b      	ldr	r3, [r3, #4]
 801111e:	689c      	ldr	r4, [r3, #8]
 8011120:	7bfb      	ldrb	r3, [r7, #15]
 8011122:	4a07      	ldr	r2, [pc, #28]	; (8011140 <disk_read+0x3c>)
 8011124:	4413      	add	r3, r2
 8011126:	7a18      	ldrb	r0, [r3, #8]
 8011128:	683b      	ldr	r3, [r7, #0]
 801112a:	687a      	ldr	r2, [r7, #4]
 801112c:	68b9      	ldr	r1, [r7, #8]
 801112e:	47a0      	blx	r4
 8011130:	4603      	mov	r3, r0
 8011132:	75fb      	strb	r3, [r7, #23]
  return res;
 8011134:	7dfb      	ldrb	r3, [r7, #23]
}
 8011136:	4618      	mov	r0, r3
 8011138:	371c      	adds	r7, #28
 801113a:	46bd      	mov	sp, r7
 801113c:	bd90      	pop	{r4, r7, pc}
 801113e:	bf00      	nop
 8011140:	20002e90 	.word	0x20002e90

08011144 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8011144:	b590      	push	{r4, r7, lr}
 8011146:	b087      	sub	sp, #28
 8011148:	af00      	add	r7, sp, #0
 801114a:	60b9      	str	r1, [r7, #8]
 801114c:	607a      	str	r2, [r7, #4]
 801114e:	603b      	str	r3, [r7, #0]
 8011150:	4603      	mov	r3, r0
 8011152:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8011154:	7bfb      	ldrb	r3, [r7, #15]
 8011156:	4a0a      	ldr	r2, [pc, #40]	; (8011180 <disk_write+0x3c>)
 8011158:	009b      	lsls	r3, r3, #2
 801115a:	4413      	add	r3, r2
 801115c:	685b      	ldr	r3, [r3, #4]
 801115e:	68dc      	ldr	r4, [r3, #12]
 8011160:	7bfb      	ldrb	r3, [r7, #15]
 8011162:	4a07      	ldr	r2, [pc, #28]	; (8011180 <disk_write+0x3c>)
 8011164:	4413      	add	r3, r2
 8011166:	7a18      	ldrb	r0, [r3, #8]
 8011168:	683b      	ldr	r3, [r7, #0]
 801116a:	687a      	ldr	r2, [r7, #4]
 801116c:	68b9      	ldr	r1, [r7, #8]
 801116e:	47a0      	blx	r4
 8011170:	4603      	mov	r3, r0
 8011172:	75fb      	strb	r3, [r7, #23]
  return res;
 8011174:	7dfb      	ldrb	r3, [r7, #23]
}
 8011176:	4618      	mov	r0, r3
 8011178:	371c      	adds	r7, #28
 801117a:	46bd      	mov	sp, r7
 801117c:	bd90      	pop	{r4, r7, pc}
 801117e:	bf00      	nop
 8011180:	20002e90 	.word	0x20002e90

08011184 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8011184:	b580      	push	{r7, lr}
 8011186:	b084      	sub	sp, #16
 8011188:	af00      	add	r7, sp, #0
 801118a:	4603      	mov	r3, r0
 801118c:	603a      	str	r2, [r7, #0]
 801118e:	71fb      	strb	r3, [r7, #7]
 8011190:	460b      	mov	r3, r1
 8011192:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8011194:	79fb      	ldrb	r3, [r7, #7]
 8011196:	4a09      	ldr	r2, [pc, #36]	; (80111bc <disk_ioctl+0x38>)
 8011198:	009b      	lsls	r3, r3, #2
 801119a:	4413      	add	r3, r2
 801119c:	685b      	ldr	r3, [r3, #4]
 801119e:	691b      	ldr	r3, [r3, #16]
 80111a0:	79fa      	ldrb	r2, [r7, #7]
 80111a2:	4906      	ldr	r1, [pc, #24]	; (80111bc <disk_ioctl+0x38>)
 80111a4:	440a      	add	r2, r1
 80111a6:	7a10      	ldrb	r0, [r2, #8]
 80111a8:	79b9      	ldrb	r1, [r7, #6]
 80111aa:	683a      	ldr	r2, [r7, #0]
 80111ac:	4798      	blx	r3
 80111ae:	4603      	mov	r3, r0
 80111b0:	73fb      	strb	r3, [r7, #15]
  return res;
 80111b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80111b4:	4618      	mov	r0, r3
 80111b6:	3710      	adds	r7, #16
 80111b8:	46bd      	mov	sp, r7
 80111ba:	bd80      	pop	{r7, pc}
 80111bc:	20002e90 	.word	0x20002e90

080111c0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80111c0:	b480      	push	{r7}
 80111c2:	b085      	sub	sp, #20
 80111c4:	af00      	add	r7, sp, #0
 80111c6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	3301      	adds	r3, #1
 80111cc:	781b      	ldrb	r3, [r3, #0]
 80111ce:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80111d0:	89fb      	ldrh	r3, [r7, #14]
 80111d2:	021b      	lsls	r3, r3, #8
 80111d4:	b21a      	sxth	r2, r3
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	781b      	ldrb	r3, [r3, #0]
 80111da:	b21b      	sxth	r3, r3
 80111dc:	4313      	orrs	r3, r2
 80111de:	b21b      	sxth	r3, r3
 80111e0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80111e2:	89fb      	ldrh	r3, [r7, #14]
}
 80111e4:	4618      	mov	r0, r3
 80111e6:	3714      	adds	r7, #20
 80111e8:	46bd      	mov	sp, r7
 80111ea:	bc80      	pop	{r7}
 80111ec:	4770      	bx	lr

080111ee <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80111ee:	b480      	push	{r7}
 80111f0:	b085      	sub	sp, #20
 80111f2:	af00      	add	r7, sp, #0
 80111f4:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	3303      	adds	r3, #3
 80111fa:	781b      	ldrb	r3, [r3, #0]
 80111fc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	021b      	lsls	r3, r3, #8
 8011202:	687a      	ldr	r2, [r7, #4]
 8011204:	3202      	adds	r2, #2
 8011206:	7812      	ldrb	r2, [r2, #0]
 8011208:	4313      	orrs	r3, r2
 801120a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	021b      	lsls	r3, r3, #8
 8011210:	687a      	ldr	r2, [r7, #4]
 8011212:	3201      	adds	r2, #1
 8011214:	7812      	ldrb	r2, [r2, #0]
 8011216:	4313      	orrs	r3, r2
 8011218:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	021b      	lsls	r3, r3, #8
 801121e:	687a      	ldr	r2, [r7, #4]
 8011220:	7812      	ldrb	r2, [r2, #0]
 8011222:	4313      	orrs	r3, r2
 8011224:	60fb      	str	r3, [r7, #12]
	return rv;
 8011226:	68fb      	ldr	r3, [r7, #12]
}
 8011228:	4618      	mov	r0, r3
 801122a:	3714      	adds	r7, #20
 801122c:	46bd      	mov	sp, r7
 801122e:	bc80      	pop	{r7}
 8011230:	4770      	bx	lr

08011232 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8011232:	b480      	push	{r7}
 8011234:	b083      	sub	sp, #12
 8011236:	af00      	add	r7, sp, #0
 8011238:	6078      	str	r0, [r7, #4]
 801123a:	460b      	mov	r3, r1
 801123c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	1c5a      	adds	r2, r3, #1
 8011242:	607a      	str	r2, [r7, #4]
 8011244:	887a      	ldrh	r2, [r7, #2]
 8011246:	b2d2      	uxtb	r2, r2
 8011248:	701a      	strb	r2, [r3, #0]
 801124a:	887b      	ldrh	r3, [r7, #2]
 801124c:	0a1b      	lsrs	r3, r3, #8
 801124e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	1c5a      	adds	r2, r3, #1
 8011254:	607a      	str	r2, [r7, #4]
 8011256:	887a      	ldrh	r2, [r7, #2]
 8011258:	b2d2      	uxtb	r2, r2
 801125a:	701a      	strb	r2, [r3, #0]
}
 801125c:	bf00      	nop
 801125e:	370c      	adds	r7, #12
 8011260:	46bd      	mov	sp, r7
 8011262:	bc80      	pop	{r7}
 8011264:	4770      	bx	lr

08011266 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8011266:	b480      	push	{r7}
 8011268:	b083      	sub	sp, #12
 801126a:	af00      	add	r7, sp, #0
 801126c:	6078      	str	r0, [r7, #4]
 801126e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	1c5a      	adds	r2, r3, #1
 8011274:	607a      	str	r2, [r7, #4]
 8011276:	683a      	ldr	r2, [r7, #0]
 8011278:	b2d2      	uxtb	r2, r2
 801127a:	701a      	strb	r2, [r3, #0]
 801127c:	683b      	ldr	r3, [r7, #0]
 801127e:	0a1b      	lsrs	r3, r3, #8
 8011280:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	1c5a      	adds	r2, r3, #1
 8011286:	607a      	str	r2, [r7, #4]
 8011288:	683a      	ldr	r2, [r7, #0]
 801128a:	b2d2      	uxtb	r2, r2
 801128c:	701a      	strb	r2, [r3, #0]
 801128e:	683b      	ldr	r3, [r7, #0]
 8011290:	0a1b      	lsrs	r3, r3, #8
 8011292:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	1c5a      	adds	r2, r3, #1
 8011298:	607a      	str	r2, [r7, #4]
 801129a:	683a      	ldr	r2, [r7, #0]
 801129c:	b2d2      	uxtb	r2, r2
 801129e:	701a      	strb	r2, [r3, #0]
 80112a0:	683b      	ldr	r3, [r7, #0]
 80112a2:	0a1b      	lsrs	r3, r3, #8
 80112a4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	1c5a      	adds	r2, r3, #1
 80112aa:	607a      	str	r2, [r7, #4]
 80112ac:	683a      	ldr	r2, [r7, #0]
 80112ae:	b2d2      	uxtb	r2, r2
 80112b0:	701a      	strb	r2, [r3, #0]
}
 80112b2:	bf00      	nop
 80112b4:	370c      	adds	r7, #12
 80112b6:	46bd      	mov	sp, r7
 80112b8:	bc80      	pop	{r7}
 80112ba:	4770      	bx	lr

080112bc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80112bc:	b480      	push	{r7}
 80112be:	b087      	sub	sp, #28
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	60f8      	str	r0, [r7, #12]
 80112c4:	60b9      	str	r1, [r7, #8]
 80112c6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80112cc:	68bb      	ldr	r3, [r7, #8]
 80112ce:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d00d      	beq.n	80112f2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80112d6:	693a      	ldr	r2, [r7, #16]
 80112d8:	1c53      	adds	r3, r2, #1
 80112da:	613b      	str	r3, [r7, #16]
 80112dc:	697b      	ldr	r3, [r7, #20]
 80112de:	1c59      	adds	r1, r3, #1
 80112e0:	6179      	str	r1, [r7, #20]
 80112e2:	7812      	ldrb	r2, [r2, #0]
 80112e4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	3b01      	subs	r3, #1
 80112ea:	607b      	str	r3, [r7, #4]
 80112ec:	687b      	ldr	r3, [r7, #4]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d1f1      	bne.n	80112d6 <mem_cpy+0x1a>
	}
}
 80112f2:	bf00      	nop
 80112f4:	371c      	adds	r7, #28
 80112f6:	46bd      	mov	sp, r7
 80112f8:	bc80      	pop	{r7}
 80112fa:	4770      	bx	lr

080112fc <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80112fc:	b480      	push	{r7}
 80112fe:	b087      	sub	sp, #28
 8011300:	af00      	add	r7, sp, #0
 8011302:	60f8      	str	r0, [r7, #12]
 8011304:	60b9      	str	r1, [r7, #8]
 8011306:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801130c:	697b      	ldr	r3, [r7, #20]
 801130e:	1c5a      	adds	r2, r3, #1
 8011310:	617a      	str	r2, [r7, #20]
 8011312:	68ba      	ldr	r2, [r7, #8]
 8011314:	b2d2      	uxtb	r2, r2
 8011316:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	3b01      	subs	r3, #1
 801131c:	607b      	str	r3, [r7, #4]
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	2b00      	cmp	r3, #0
 8011322:	d1f3      	bne.n	801130c <mem_set+0x10>
}
 8011324:	bf00      	nop
 8011326:	bf00      	nop
 8011328:	371c      	adds	r7, #28
 801132a:	46bd      	mov	sp, r7
 801132c:	bc80      	pop	{r7}
 801132e:	4770      	bx	lr

08011330 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8011330:	b480      	push	{r7}
 8011332:	b089      	sub	sp, #36	; 0x24
 8011334:	af00      	add	r7, sp, #0
 8011336:	60f8      	str	r0, [r7, #12]
 8011338:	60b9      	str	r1, [r7, #8]
 801133a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	61fb      	str	r3, [r7, #28]
 8011340:	68bb      	ldr	r3, [r7, #8]
 8011342:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8011344:	2300      	movs	r3, #0
 8011346:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8011348:	69fb      	ldr	r3, [r7, #28]
 801134a:	1c5a      	adds	r2, r3, #1
 801134c:	61fa      	str	r2, [r7, #28]
 801134e:	781b      	ldrb	r3, [r3, #0]
 8011350:	4619      	mov	r1, r3
 8011352:	69bb      	ldr	r3, [r7, #24]
 8011354:	1c5a      	adds	r2, r3, #1
 8011356:	61ba      	str	r2, [r7, #24]
 8011358:	781b      	ldrb	r3, [r3, #0]
 801135a:	1acb      	subs	r3, r1, r3
 801135c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	3b01      	subs	r3, #1
 8011362:	607b      	str	r3, [r7, #4]
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	2b00      	cmp	r3, #0
 8011368:	d002      	beq.n	8011370 <mem_cmp+0x40>
 801136a:	697b      	ldr	r3, [r7, #20]
 801136c:	2b00      	cmp	r3, #0
 801136e:	d0eb      	beq.n	8011348 <mem_cmp+0x18>

	return r;
 8011370:	697b      	ldr	r3, [r7, #20]
}
 8011372:	4618      	mov	r0, r3
 8011374:	3724      	adds	r7, #36	; 0x24
 8011376:	46bd      	mov	sp, r7
 8011378:	bc80      	pop	{r7}
 801137a:	4770      	bx	lr

0801137c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 801137c:	b480      	push	{r7}
 801137e:	b083      	sub	sp, #12
 8011380:	af00      	add	r7, sp, #0
 8011382:	6078      	str	r0, [r7, #4]
 8011384:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8011386:	e002      	b.n	801138e <chk_chr+0x12>
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	3301      	adds	r3, #1
 801138c:	607b      	str	r3, [r7, #4]
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	781b      	ldrb	r3, [r3, #0]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d005      	beq.n	80113a2 <chk_chr+0x26>
 8011396:	687b      	ldr	r3, [r7, #4]
 8011398:	781b      	ldrb	r3, [r3, #0]
 801139a:	461a      	mov	r2, r3
 801139c:	683b      	ldr	r3, [r7, #0]
 801139e:	4293      	cmp	r3, r2
 80113a0:	d1f2      	bne.n	8011388 <chk_chr+0xc>
	return *str;
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	781b      	ldrb	r3, [r3, #0]
}
 80113a6:	4618      	mov	r0, r3
 80113a8:	370c      	adds	r7, #12
 80113aa:	46bd      	mov	sp, r7
 80113ac:	bc80      	pop	{r7}
 80113ae:	4770      	bx	lr

080113b0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80113b0:	b480      	push	{r7}
 80113b2:	b085      	sub	sp, #20
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
 80113b8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80113ba:	2300      	movs	r3, #0
 80113bc:	60bb      	str	r3, [r7, #8]
 80113be:	68bb      	ldr	r3, [r7, #8]
 80113c0:	60fb      	str	r3, [r7, #12]
 80113c2:	e029      	b.n	8011418 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80113c4:	4a26      	ldr	r2, [pc, #152]	; (8011460 <chk_lock+0xb0>)
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	011b      	lsls	r3, r3, #4
 80113ca:	4413      	add	r3, r2
 80113cc:	681b      	ldr	r3, [r3, #0]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d01d      	beq.n	801140e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80113d2:	4a23      	ldr	r2, [pc, #140]	; (8011460 <chk_lock+0xb0>)
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	011b      	lsls	r3, r3, #4
 80113d8:	4413      	add	r3, r2
 80113da:	681a      	ldr	r2, [r3, #0]
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	429a      	cmp	r2, r3
 80113e2:	d116      	bne.n	8011412 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80113e4:	4a1e      	ldr	r2, [pc, #120]	; (8011460 <chk_lock+0xb0>)
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	011b      	lsls	r3, r3, #4
 80113ea:	4413      	add	r3, r2
 80113ec:	3304      	adds	r3, #4
 80113ee:	681a      	ldr	r2, [r3, #0]
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80113f4:	429a      	cmp	r2, r3
 80113f6:	d10c      	bne.n	8011412 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80113f8:	4a19      	ldr	r2, [pc, #100]	; (8011460 <chk_lock+0xb0>)
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	011b      	lsls	r3, r3, #4
 80113fe:	4413      	add	r3, r2
 8011400:	3308      	adds	r3, #8
 8011402:	681a      	ldr	r2, [r3, #0]
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8011408:	429a      	cmp	r2, r3
 801140a:	d102      	bne.n	8011412 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 801140c:	e007      	b.n	801141e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 801140e:	2301      	movs	r3, #1
 8011410:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	3301      	adds	r3, #1
 8011416:	60fb      	str	r3, [r7, #12]
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	2b01      	cmp	r3, #1
 801141c:	d9d2      	bls.n	80113c4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	2b02      	cmp	r3, #2
 8011422:	d109      	bne.n	8011438 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8011424:	68bb      	ldr	r3, [r7, #8]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d102      	bne.n	8011430 <chk_lock+0x80>
 801142a:	683b      	ldr	r3, [r7, #0]
 801142c:	2b02      	cmp	r3, #2
 801142e:	d101      	bne.n	8011434 <chk_lock+0x84>
 8011430:	2300      	movs	r3, #0
 8011432:	e010      	b.n	8011456 <chk_lock+0xa6>
 8011434:	2312      	movs	r3, #18
 8011436:	e00e      	b.n	8011456 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8011438:	683b      	ldr	r3, [r7, #0]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d108      	bne.n	8011450 <chk_lock+0xa0>
 801143e:	4a08      	ldr	r2, [pc, #32]	; (8011460 <chk_lock+0xb0>)
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	011b      	lsls	r3, r3, #4
 8011444:	4413      	add	r3, r2
 8011446:	330c      	adds	r3, #12
 8011448:	881b      	ldrh	r3, [r3, #0]
 801144a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801144e:	d101      	bne.n	8011454 <chk_lock+0xa4>
 8011450:	2310      	movs	r3, #16
 8011452:	e000      	b.n	8011456 <chk_lock+0xa6>
 8011454:	2300      	movs	r3, #0
}
 8011456:	4618      	mov	r0, r3
 8011458:	3714      	adds	r7, #20
 801145a:	46bd      	mov	sp, r7
 801145c:	bc80      	pop	{r7}
 801145e:	4770      	bx	lr
 8011460:	20002c70 	.word	0x20002c70

08011464 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8011464:	b480      	push	{r7}
 8011466:	b083      	sub	sp, #12
 8011468:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801146a:	2300      	movs	r3, #0
 801146c:	607b      	str	r3, [r7, #4]
 801146e:	e002      	b.n	8011476 <enq_lock+0x12>
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	3301      	adds	r3, #1
 8011474:	607b      	str	r3, [r7, #4]
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	2b01      	cmp	r3, #1
 801147a:	d806      	bhi.n	801148a <enq_lock+0x26>
 801147c:	4a08      	ldr	r2, [pc, #32]	; (80114a0 <enq_lock+0x3c>)
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	011b      	lsls	r3, r3, #4
 8011482:	4413      	add	r3, r2
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d1f2      	bne.n	8011470 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	2b02      	cmp	r3, #2
 801148e:	bf14      	ite	ne
 8011490:	2301      	movne	r3, #1
 8011492:	2300      	moveq	r3, #0
 8011494:	b2db      	uxtb	r3, r3
}
 8011496:	4618      	mov	r0, r3
 8011498:	370c      	adds	r7, #12
 801149a:	46bd      	mov	sp, r7
 801149c:	bc80      	pop	{r7}
 801149e:	4770      	bx	lr
 80114a0:	20002c70 	.word	0x20002c70

080114a4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80114a4:	b480      	push	{r7}
 80114a6:	b085      	sub	sp, #20
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
 80114ac:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80114ae:	2300      	movs	r3, #0
 80114b0:	60fb      	str	r3, [r7, #12]
 80114b2:	e01f      	b.n	80114f4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80114b4:	4a41      	ldr	r2, [pc, #260]	; (80115bc <inc_lock+0x118>)
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	011b      	lsls	r3, r3, #4
 80114ba:	4413      	add	r3, r2
 80114bc:	681a      	ldr	r2, [r3, #0]
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	429a      	cmp	r2, r3
 80114c4:	d113      	bne.n	80114ee <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80114c6:	4a3d      	ldr	r2, [pc, #244]	; (80115bc <inc_lock+0x118>)
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	011b      	lsls	r3, r3, #4
 80114cc:	4413      	add	r3, r2
 80114ce:	3304      	adds	r3, #4
 80114d0:	681a      	ldr	r2, [r3, #0]
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d109      	bne.n	80114ee <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80114da:	4a38      	ldr	r2, [pc, #224]	; (80115bc <inc_lock+0x118>)
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	011b      	lsls	r3, r3, #4
 80114e0:	4413      	add	r3, r2
 80114e2:	3308      	adds	r3, #8
 80114e4:	681a      	ldr	r2, [r3, #0]
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80114ea:	429a      	cmp	r2, r3
 80114ec:	d006      	beq.n	80114fc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	3301      	adds	r3, #1
 80114f2:	60fb      	str	r3, [r7, #12]
 80114f4:	68fb      	ldr	r3, [r7, #12]
 80114f6:	2b01      	cmp	r3, #1
 80114f8:	d9dc      	bls.n	80114b4 <inc_lock+0x10>
 80114fa:	e000      	b.n	80114fe <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80114fc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	2b02      	cmp	r3, #2
 8011502:	d132      	bne.n	801156a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8011504:	2300      	movs	r3, #0
 8011506:	60fb      	str	r3, [r7, #12]
 8011508:	e002      	b.n	8011510 <inc_lock+0x6c>
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	3301      	adds	r3, #1
 801150e:	60fb      	str	r3, [r7, #12]
 8011510:	68fb      	ldr	r3, [r7, #12]
 8011512:	2b01      	cmp	r3, #1
 8011514:	d806      	bhi.n	8011524 <inc_lock+0x80>
 8011516:	4a29      	ldr	r2, [pc, #164]	; (80115bc <inc_lock+0x118>)
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	011b      	lsls	r3, r3, #4
 801151c:	4413      	add	r3, r2
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d1f2      	bne.n	801150a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	2b02      	cmp	r3, #2
 8011528:	d101      	bne.n	801152e <inc_lock+0x8a>
 801152a:	2300      	movs	r3, #0
 801152c:	e040      	b.n	80115b0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	681a      	ldr	r2, [r3, #0]
 8011532:	4922      	ldr	r1, [pc, #136]	; (80115bc <inc_lock+0x118>)
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	011b      	lsls	r3, r3, #4
 8011538:	440b      	add	r3, r1
 801153a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	689a      	ldr	r2, [r3, #8]
 8011540:	491e      	ldr	r1, [pc, #120]	; (80115bc <inc_lock+0x118>)
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	011b      	lsls	r3, r3, #4
 8011546:	440b      	add	r3, r1
 8011548:	3304      	adds	r3, #4
 801154a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	695a      	ldr	r2, [r3, #20]
 8011550:	491a      	ldr	r1, [pc, #104]	; (80115bc <inc_lock+0x118>)
 8011552:	68fb      	ldr	r3, [r7, #12]
 8011554:	011b      	lsls	r3, r3, #4
 8011556:	440b      	add	r3, r1
 8011558:	3308      	adds	r3, #8
 801155a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 801155c:	4a17      	ldr	r2, [pc, #92]	; (80115bc <inc_lock+0x118>)
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	011b      	lsls	r3, r3, #4
 8011562:	4413      	add	r3, r2
 8011564:	330c      	adds	r3, #12
 8011566:	2200      	movs	r2, #0
 8011568:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801156a:	683b      	ldr	r3, [r7, #0]
 801156c:	2b00      	cmp	r3, #0
 801156e:	d009      	beq.n	8011584 <inc_lock+0xe0>
 8011570:	4a12      	ldr	r2, [pc, #72]	; (80115bc <inc_lock+0x118>)
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	011b      	lsls	r3, r3, #4
 8011576:	4413      	add	r3, r2
 8011578:	330c      	adds	r3, #12
 801157a:	881b      	ldrh	r3, [r3, #0]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d001      	beq.n	8011584 <inc_lock+0xe0>
 8011580:	2300      	movs	r3, #0
 8011582:	e015      	b.n	80115b0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8011584:	683b      	ldr	r3, [r7, #0]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d108      	bne.n	801159c <inc_lock+0xf8>
 801158a:	4a0c      	ldr	r2, [pc, #48]	; (80115bc <inc_lock+0x118>)
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	011b      	lsls	r3, r3, #4
 8011590:	4413      	add	r3, r2
 8011592:	330c      	adds	r3, #12
 8011594:	881b      	ldrh	r3, [r3, #0]
 8011596:	3301      	adds	r3, #1
 8011598:	b29a      	uxth	r2, r3
 801159a:	e001      	b.n	80115a0 <inc_lock+0xfc>
 801159c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80115a0:	4906      	ldr	r1, [pc, #24]	; (80115bc <inc_lock+0x118>)
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	011b      	lsls	r3, r3, #4
 80115a6:	440b      	add	r3, r1
 80115a8:	330c      	adds	r3, #12
 80115aa:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	3301      	adds	r3, #1
}
 80115b0:	4618      	mov	r0, r3
 80115b2:	3714      	adds	r7, #20
 80115b4:	46bd      	mov	sp, r7
 80115b6:	bc80      	pop	{r7}
 80115b8:	4770      	bx	lr
 80115ba:	bf00      	nop
 80115bc:	20002c70 	.word	0x20002c70

080115c0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80115c0:	b480      	push	{r7}
 80115c2:	b085      	sub	sp, #20
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	3b01      	subs	r3, #1
 80115cc:	607b      	str	r3, [r7, #4]
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	2b01      	cmp	r3, #1
 80115d2:	d825      	bhi.n	8011620 <dec_lock+0x60>
		n = Files[i].ctr;
 80115d4:	4a16      	ldr	r2, [pc, #88]	; (8011630 <dec_lock+0x70>)
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	011b      	lsls	r3, r3, #4
 80115da:	4413      	add	r3, r2
 80115dc:	330c      	adds	r3, #12
 80115de:	881b      	ldrh	r3, [r3, #0]
 80115e0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80115e2:	89fb      	ldrh	r3, [r7, #14]
 80115e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80115e8:	d101      	bne.n	80115ee <dec_lock+0x2e>
 80115ea:	2300      	movs	r3, #0
 80115ec:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80115ee:	89fb      	ldrh	r3, [r7, #14]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d002      	beq.n	80115fa <dec_lock+0x3a>
 80115f4:	89fb      	ldrh	r3, [r7, #14]
 80115f6:	3b01      	subs	r3, #1
 80115f8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80115fa:	4a0d      	ldr	r2, [pc, #52]	; (8011630 <dec_lock+0x70>)
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	011b      	lsls	r3, r3, #4
 8011600:	4413      	add	r3, r2
 8011602:	330c      	adds	r3, #12
 8011604:	89fa      	ldrh	r2, [r7, #14]
 8011606:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8011608:	89fb      	ldrh	r3, [r7, #14]
 801160a:	2b00      	cmp	r3, #0
 801160c:	d105      	bne.n	801161a <dec_lock+0x5a>
 801160e:	4a08      	ldr	r2, [pc, #32]	; (8011630 <dec_lock+0x70>)
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	011b      	lsls	r3, r3, #4
 8011614:	4413      	add	r3, r2
 8011616:	2200      	movs	r2, #0
 8011618:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801161a:	2300      	movs	r3, #0
 801161c:	737b      	strb	r3, [r7, #13]
 801161e:	e001      	b.n	8011624 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8011620:	2302      	movs	r3, #2
 8011622:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8011624:	7b7b      	ldrb	r3, [r7, #13]
}
 8011626:	4618      	mov	r0, r3
 8011628:	3714      	adds	r7, #20
 801162a:	46bd      	mov	sp, r7
 801162c:	bc80      	pop	{r7}
 801162e:	4770      	bx	lr
 8011630:	20002c70 	.word	0x20002c70

08011634 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8011634:	b480      	push	{r7}
 8011636:	b085      	sub	sp, #20
 8011638:	af00      	add	r7, sp, #0
 801163a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 801163c:	2300      	movs	r3, #0
 801163e:	60fb      	str	r3, [r7, #12]
 8011640:	e010      	b.n	8011664 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8011642:	4a0d      	ldr	r2, [pc, #52]	; (8011678 <clear_lock+0x44>)
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	011b      	lsls	r3, r3, #4
 8011648:	4413      	add	r3, r2
 801164a:	681b      	ldr	r3, [r3, #0]
 801164c:	687a      	ldr	r2, [r7, #4]
 801164e:	429a      	cmp	r2, r3
 8011650:	d105      	bne.n	801165e <clear_lock+0x2a>
 8011652:	4a09      	ldr	r2, [pc, #36]	; (8011678 <clear_lock+0x44>)
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	011b      	lsls	r3, r3, #4
 8011658:	4413      	add	r3, r2
 801165a:	2200      	movs	r2, #0
 801165c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	3301      	adds	r3, #1
 8011662:	60fb      	str	r3, [r7, #12]
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	2b01      	cmp	r3, #1
 8011668:	d9eb      	bls.n	8011642 <clear_lock+0xe>
	}
}
 801166a:	bf00      	nop
 801166c:	bf00      	nop
 801166e:	3714      	adds	r7, #20
 8011670:	46bd      	mov	sp, r7
 8011672:	bc80      	pop	{r7}
 8011674:	4770      	bx	lr
 8011676:	bf00      	nop
 8011678:	20002c70 	.word	0x20002c70

0801167c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 801167c:	b580      	push	{r7, lr}
 801167e:	b086      	sub	sp, #24
 8011680:	af00      	add	r7, sp, #0
 8011682:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8011684:	2300      	movs	r3, #0
 8011686:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	78db      	ldrb	r3, [r3, #3]
 801168c:	2b00      	cmp	r3, #0
 801168e:	d034      	beq.n	80116fa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011694:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8011696:	687b      	ldr	r3, [r7, #4]
 8011698:	7858      	ldrb	r0, [r3, #1]
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80116a0:	2301      	movs	r3, #1
 80116a2:	697a      	ldr	r2, [r7, #20]
 80116a4:	f7ff fd4e 	bl	8011144 <disk_write>
 80116a8:	4603      	mov	r3, r0
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d002      	beq.n	80116b4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80116ae:	2301      	movs	r3, #1
 80116b0:	73fb      	strb	r3, [r7, #15]
 80116b2:	e022      	b.n	80116fa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	2200      	movs	r2, #0
 80116b8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80116be:	697a      	ldr	r2, [r7, #20]
 80116c0:	1ad2      	subs	r2, r2, r3
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	6a1b      	ldr	r3, [r3, #32]
 80116c6:	429a      	cmp	r2, r3
 80116c8:	d217      	bcs.n	80116fa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	789b      	ldrb	r3, [r3, #2]
 80116ce:	613b      	str	r3, [r7, #16]
 80116d0:	e010      	b.n	80116f4 <sync_window+0x78>
					wsect += fs->fsize;
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	6a1b      	ldr	r3, [r3, #32]
 80116d6:	697a      	ldr	r2, [r7, #20]
 80116d8:	4413      	add	r3, r2
 80116da:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	7858      	ldrb	r0, [r3, #1]
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80116e6:	2301      	movs	r3, #1
 80116e8:	697a      	ldr	r2, [r7, #20]
 80116ea:	f7ff fd2b 	bl	8011144 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80116ee:	693b      	ldr	r3, [r7, #16]
 80116f0:	3b01      	subs	r3, #1
 80116f2:	613b      	str	r3, [r7, #16]
 80116f4:	693b      	ldr	r3, [r7, #16]
 80116f6:	2b01      	cmp	r3, #1
 80116f8:	d8eb      	bhi.n	80116d2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80116fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80116fc:	4618      	mov	r0, r3
 80116fe:	3718      	adds	r7, #24
 8011700:	46bd      	mov	sp, r7
 8011702:	bd80      	pop	{r7, pc}

08011704 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8011704:	b580      	push	{r7, lr}
 8011706:	b084      	sub	sp, #16
 8011708:	af00      	add	r7, sp, #0
 801170a:	6078      	str	r0, [r7, #4]
 801170c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 801170e:	2300      	movs	r3, #0
 8011710:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011716:	683a      	ldr	r2, [r7, #0]
 8011718:	429a      	cmp	r2, r3
 801171a:	d01b      	beq.n	8011754 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 801171c:	6878      	ldr	r0, [r7, #4]
 801171e:	f7ff ffad 	bl	801167c <sync_window>
 8011722:	4603      	mov	r3, r0
 8011724:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8011726:	7bfb      	ldrb	r3, [r7, #15]
 8011728:	2b00      	cmp	r3, #0
 801172a:	d113      	bne.n	8011754 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	7858      	ldrb	r0, [r3, #1]
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011736:	2301      	movs	r3, #1
 8011738:	683a      	ldr	r2, [r7, #0]
 801173a:	f7ff fce3 	bl	8011104 <disk_read>
 801173e:	4603      	mov	r3, r0
 8011740:	2b00      	cmp	r3, #0
 8011742:	d004      	beq.n	801174e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8011744:	f04f 33ff 	mov.w	r3, #4294967295
 8011748:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801174a:	2301      	movs	r3, #1
 801174c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	683a      	ldr	r2, [r7, #0]
 8011752:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8011754:	7bfb      	ldrb	r3, [r7, #15]
}
 8011756:	4618      	mov	r0, r3
 8011758:	3710      	adds	r7, #16
 801175a:	46bd      	mov	sp, r7
 801175c:	bd80      	pop	{r7, pc}
	...

08011760 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8011760:	b580      	push	{r7, lr}
 8011762:	b084      	sub	sp, #16
 8011764:	af00      	add	r7, sp, #0
 8011766:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8011768:	6878      	ldr	r0, [r7, #4]
 801176a:	f7ff ff87 	bl	801167c <sync_window>
 801176e:	4603      	mov	r3, r0
 8011770:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011772:	7bfb      	ldrb	r3, [r7, #15]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d159      	bne.n	801182c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	781b      	ldrb	r3, [r3, #0]
 801177c:	2b03      	cmp	r3, #3
 801177e:	d149      	bne.n	8011814 <sync_fs+0xb4>
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	791b      	ldrb	r3, [r3, #4]
 8011784:	2b01      	cmp	r3, #1
 8011786:	d145      	bne.n	8011814 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	899b      	ldrh	r3, [r3, #12]
 8011792:	461a      	mov	r2, r3
 8011794:	2100      	movs	r1, #0
 8011796:	f7ff fdb1 	bl	80112fc <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	3338      	adds	r3, #56	; 0x38
 801179e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80117a2:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80117a6:	4618      	mov	r0, r3
 80117a8:	f7ff fd43 	bl	8011232 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	3338      	adds	r3, #56	; 0x38
 80117b0:	4921      	ldr	r1, [pc, #132]	; (8011838 <sync_fs+0xd8>)
 80117b2:	4618      	mov	r0, r3
 80117b4:	f7ff fd57 	bl	8011266 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	3338      	adds	r3, #56	; 0x38
 80117bc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80117c0:	491e      	ldr	r1, [pc, #120]	; (801183c <sync_fs+0xdc>)
 80117c2:	4618      	mov	r0, r3
 80117c4:	f7ff fd4f 	bl	8011266 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	3338      	adds	r3, #56	; 0x38
 80117cc:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	699b      	ldr	r3, [r3, #24]
 80117d4:	4619      	mov	r1, r3
 80117d6:	4610      	mov	r0, r2
 80117d8:	f7ff fd45 	bl	8011266 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	3338      	adds	r3, #56	; 0x38
 80117e0:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	695b      	ldr	r3, [r3, #20]
 80117e8:	4619      	mov	r1, r3
 80117ea:	4610      	mov	r0, r2
 80117ec:	f7ff fd3b 	bl	8011266 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117f4:	1c5a      	adds	r2, r3, #1
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	7858      	ldrb	r0, [r3, #1]
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011808:	2301      	movs	r3, #1
 801180a:	f7ff fc9b 	bl	8011144 <disk_write>
			fs->fsi_flag = 0;
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	2200      	movs	r2, #0
 8011812:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	785b      	ldrb	r3, [r3, #1]
 8011818:	2200      	movs	r2, #0
 801181a:	2100      	movs	r1, #0
 801181c:	4618      	mov	r0, r3
 801181e:	f7ff fcb1 	bl	8011184 <disk_ioctl>
 8011822:	4603      	mov	r3, r0
 8011824:	2b00      	cmp	r3, #0
 8011826:	d001      	beq.n	801182c <sync_fs+0xcc>
 8011828:	2301      	movs	r3, #1
 801182a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 801182c:	7bfb      	ldrb	r3, [r7, #15]
}
 801182e:	4618      	mov	r0, r3
 8011830:	3710      	adds	r7, #16
 8011832:	46bd      	mov	sp, r7
 8011834:	bd80      	pop	{r7, pc}
 8011836:	bf00      	nop
 8011838:	41615252 	.word	0x41615252
 801183c:	61417272 	.word	0x61417272

08011840 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8011840:	b480      	push	{r7}
 8011842:	b083      	sub	sp, #12
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
 8011848:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801184a:	683b      	ldr	r3, [r7, #0]
 801184c:	3b02      	subs	r3, #2
 801184e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	69db      	ldr	r3, [r3, #28]
 8011854:	3b02      	subs	r3, #2
 8011856:	683a      	ldr	r2, [r7, #0]
 8011858:	429a      	cmp	r2, r3
 801185a:	d301      	bcc.n	8011860 <clust2sect+0x20>
 801185c:	2300      	movs	r3, #0
 801185e:	e008      	b.n	8011872 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	895b      	ldrh	r3, [r3, #10]
 8011864:	461a      	mov	r2, r3
 8011866:	683b      	ldr	r3, [r7, #0]
 8011868:	fb03 f202 	mul.w	r2, r3, r2
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011870:	4413      	add	r3, r2
}
 8011872:	4618      	mov	r0, r3
 8011874:	370c      	adds	r7, #12
 8011876:	46bd      	mov	sp, r7
 8011878:	bc80      	pop	{r7}
 801187a:	4770      	bx	lr

0801187c <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 801187c:	b580      	push	{r7, lr}
 801187e:	b086      	sub	sp, #24
 8011880:	af00      	add	r7, sp, #0
 8011882:	6078      	str	r0, [r7, #4]
 8011884:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	2b01      	cmp	r3, #1
 8011890:	d904      	bls.n	801189c <get_fat+0x20>
 8011892:	693b      	ldr	r3, [r7, #16]
 8011894:	69db      	ldr	r3, [r3, #28]
 8011896:	683a      	ldr	r2, [r7, #0]
 8011898:	429a      	cmp	r2, r3
 801189a:	d302      	bcc.n	80118a2 <get_fat+0x26>
		val = 1;	/* Internal error */
 801189c:	2301      	movs	r3, #1
 801189e:	617b      	str	r3, [r7, #20]
 80118a0:	e0bb      	b.n	8011a1a <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80118a2:	f04f 33ff 	mov.w	r3, #4294967295
 80118a6:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80118a8:	693b      	ldr	r3, [r7, #16]
 80118aa:	781b      	ldrb	r3, [r3, #0]
 80118ac:	2b03      	cmp	r3, #3
 80118ae:	f000 8083 	beq.w	80119b8 <get_fat+0x13c>
 80118b2:	2b03      	cmp	r3, #3
 80118b4:	f300 80a7 	bgt.w	8011a06 <get_fat+0x18a>
 80118b8:	2b01      	cmp	r3, #1
 80118ba:	d002      	beq.n	80118c2 <get_fat+0x46>
 80118bc:	2b02      	cmp	r3, #2
 80118be:	d056      	beq.n	801196e <get_fat+0xf2>
 80118c0:	e0a1      	b.n	8011a06 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80118c2:	683b      	ldr	r3, [r7, #0]
 80118c4:	60fb      	str	r3, [r7, #12]
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	085b      	lsrs	r3, r3, #1
 80118ca:	68fa      	ldr	r2, [r7, #12]
 80118cc:	4413      	add	r3, r2
 80118ce:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80118d0:	693b      	ldr	r3, [r7, #16]
 80118d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80118d4:	693b      	ldr	r3, [r7, #16]
 80118d6:	899b      	ldrh	r3, [r3, #12]
 80118d8:	4619      	mov	r1, r3
 80118da:	68fb      	ldr	r3, [r7, #12]
 80118dc:	fbb3 f3f1 	udiv	r3, r3, r1
 80118e0:	4413      	add	r3, r2
 80118e2:	4619      	mov	r1, r3
 80118e4:	6938      	ldr	r0, [r7, #16]
 80118e6:	f7ff ff0d 	bl	8011704 <move_window>
 80118ea:	4603      	mov	r3, r0
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	f040 808d 	bne.w	8011a0c <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 80118f2:	68fb      	ldr	r3, [r7, #12]
 80118f4:	1c5a      	adds	r2, r3, #1
 80118f6:	60fa      	str	r2, [r7, #12]
 80118f8:	693a      	ldr	r2, [r7, #16]
 80118fa:	8992      	ldrh	r2, [r2, #12]
 80118fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8011900:	fb01 f202 	mul.w	r2, r1, r2
 8011904:	1a9b      	subs	r3, r3, r2
 8011906:	693a      	ldr	r2, [r7, #16]
 8011908:	4413      	add	r3, r2
 801190a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801190e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011910:	693b      	ldr	r3, [r7, #16]
 8011912:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011914:	693b      	ldr	r3, [r7, #16]
 8011916:	899b      	ldrh	r3, [r3, #12]
 8011918:	4619      	mov	r1, r3
 801191a:	68fb      	ldr	r3, [r7, #12]
 801191c:	fbb3 f3f1 	udiv	r3, r3, r1
 8011920:	4413      	add	r3, r2
 8011922:	4619      	mov	r1, r3
 8011924:	6938      	ldr	r0, [r7, #16]
 8011926:	f7ff feed 	bl	8011704 <move_window>
 801192a:	4603      	mov	r3, r0
 801192c:	2b00      	cmp	r3, #0
 801192e:	d16f      	bne.n	8011a10 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011930:	693b      	ldr	r3, [r7, #16]
 8011932:	899b      	ldrh	r3, [r3, #12]
 8011934:	461a      	mov	r2, r3
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	fbb3 f1f2 	udiv	r1, r3, r2
 801193c:	fb01 f202 	mul.w	r2, r1, r2
 8011940:	1a9b      	subs	r3, r3, r2
 8011942:	693a      	ldr	r2, [r7, #16]
 8011944:	4413      	add	r3, r2
 8011946:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801194a:	021b      	lsls	r3, r3, #8
 801194c:	461a      	mov	r2, r3
 801194e:	68bb      	ldr	r3, [r7, #8]
 8011950:	4313      	orrs	r3, r2
 8011952:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8011954:	683b      	ldr	r3, [r7, #0]
 8011956:	f003 0301 	and.w	r3, r3, #1
 801195a:	2b00      	cmp	r3, #0
 801195c:	d002      	beq.n	8011964 <get_fat+0xe8>
 801195e:	68bb      	ldr	r3, [r7, #8]
 8011960:	091b      	lsrs	r3, r3, #4
 8011962:	e002      	b.n	801196a <get_fat+0xee>
 8011964:	68bb      	ldr	r3, [r7, #8]
 8011966:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801196a:	617b      	str	r3, [r7, #20]
			break;
 801196c:	e055      	b.n	8011a1a <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801196e:	693b      	ldr	r3, [r7, #16]
 8011970:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011972:	693b      	ldr	r3, [r7, #16]
 8011974:	899b      	ldrh	r3, [r3, #12]
 8011976:	085b      	lsrs	r3, r3, #1
 8011978:	b29b      	uxth	r3, r3
 801197a:	4619      	mov	r1, r3
 801197c:	683b      	ldr	r3, [r7, #0]
 801197e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011982:	4413      	add	r3, r2
 8011984:	4619      	mov	r1, r3
 8011986:	6938      	ldr	r0, [r7, #16]
 8011988:	f7ff febc 	bl	8011704 <move_window>
 801198c:	4603      	mov	r3, r0
 801198e:	2b00      	cmp	r3, #0
 8011990:	d140      	bne.n	8011a14 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8011992:	693b      	ldr	r3, [r7, #16]
 8011994:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011998:	683b      	ldr	r3, [r7, #0]
 801199a:	005b      	lsls	r3, r3, #1
 801199c:	693a      	ldr	r2, [r7, #16]
 801199e:	8992      	ldrh	r2, [r2, #12]
 80119a0:	fbb3 f0f2 	udiv	r0, r3, r2
 80119a4:	fb00 f202 	mul.w	r2, r0, r2
 80119a8:	1a9b      	subs	r3, r3, r2
 80119aa:	440b      	add	r3, r1
 80119ac:	4618      	mov	r0, r3
 80119ae:	f7ff fc07 	bl	80111c0 <ld_word>
 80119b2:	4603      	mov	r3, r0
 80119b4:	617b      	str	r3, [r7, #20]
			break;
 80119b6:	e030      	b.n	8011a1a <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80119b8:	693b      	ldr	r3, [r7, #16]
 80119ba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80119bc:	693b      	ldr	r3, [r7, #16]
 80119be:	899b      	ldrh	r3, [r3, #12]
 80119c0:	089b      	lsrs	r3, r3, #2
 80119c2:	b29b      	uxth	r3, r3
 80119c4:	4619      	mov	r1, r3
 80119c6:	683b      	ldr	r3, [r7, #0]
 80119c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80119cc:	4413      	add	r3, r2
 80119ce:	4619      	mov	r1, r3
 80119d0:	6938      	ldr	r0, [r7, #16]
 80119d2:	f7ff fe97 	bl	8011704 <move_window>
 80119d6:	4603      	mov	r3, r0
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d11d      	bne.n	8011a18 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80119dc:	693b      	ldr	r3, [r7, #16]
 80119de:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80119e2:	683b      	ldr	r3, [r7, #0]
 80119e4:	009b      	lsls	r3, r3, #2
 80119e6:	693a      	ldr	r2, [r7, #16]
 80119e8:	8992      	ldrh	r2, [r2, #12]
 80119ea:	fbb3 f0f2 	udiv	r0, r3, r2
 80119ee:	fb00 f202 	mul.w	r2, r0, r2
 80119f2:	1a9b      	subs	r3, r3, r2
 80119f4:	440b      	add	r3, r1
 80119f6:	4618      	mov	r0, r3
 80119f8:	f7ff fbf9 	bl	80111ee <ld_dword>
 80119fc:	4603      	mov	r3, r0
 80119fe:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8011a02:	617b      	str	r3, [r7, #20]
			break;
 8011a04:	e009      	b.n	8011a1a <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8011a06:	2301      	movs	r3, #1
 8011a08:	617b      	str	r3, [r7, #20]
 8011a0a:	e006      	b.n	8011a1a <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011a0c:	bf00      	nop
 8011a0e:	e004      	b.n	8011a1a <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8011a10:	bf00      	nop
 8011a12:	e002      	b.n	8011a1a <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011a14:	bf00      	nop
 8011a16:	e000      	b.n	8011a1a <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8011a18:	bf00      	nop
		}
	}

	return val;
 8011a1a:	697b      	ldr	r3, [r7, #20]
}
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	3718      	adds	r7, #24
 8011a20:	46bd      	mov	sp, r7
 8011a22:	bd80      	pop	{r7, pc}

08011a24 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8011a24:	b590      	push	{r4, r7, lr}
 8011a26:	b089      	sub	sp, #36	; 0x24
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	60f8      	str	r0, [r7, #12]
 8011a2c:	60b9      	str	r1, [r7, #8]
 8011a2e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011a30:	2302      	movs	r3, #2
 8011a32:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011a34:	68bb      	ldr	r3, [r7, #8]
 8011a36:	2b01      	cmp	r3, #1
 8011a38:	f240 8102 	bls.w	8011c40 <put_fat+0x21c>
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	69db      	ldr	r3, [r3, #28]
 8011a40:	68ba      	ldr	r2, [r7, #8]
 8011a42:	429a      	cmp	r2, r3
 8011a44:	f080 80fc 	bcs.w	8011c40 <put_fat+0x21c>
		switch (fs->fs_type) {
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	781b      	ldrb	r3, [r3, #0]
 8011a4c:	2b03      	cmp	r3, #3
 8011a4e:	f000 80b6 	beq.w	8011bbe <put_fat+0x19a>
 8011a52:	2b03      	cmp	r3, #3
 8011a54:	f300 80fd 	bgt.w	8011c52 <put_fat+0x22e>
 8011a58:	2b01      	cmp	r3, #1
 8011a5a:	d003      	beq.n	8011a64 <put_fat+0x40>
 8011a5c:	2b02      	cmp	r3, #2
 8011a5e:	f000 8083 	beq.w	8011b68 <put_fat+0x144>
 8011a62:	e0f6      	b.n	8011c52 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8011a64:	68bb      	ldr	r3, [r7, #8]
 8011a66:	61bb      	str	r3, [r7, #24]
 8011a68:	69bb      	ldr	r3, [r7, #24]
 8011a6a:	085b      	lsrs	r3, r3, #1
 8011a6c:	69ba      	ldr	r2, [r7, #24]
 8011a6e:	4413      	add	r3, r2
 8011a70:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011a76:	68fb      	ldr	r3, [r7, #12]
 8011a78:	899b      	ldrh	r3, [r3, #12]
 8011a7a:	4619      	mov	r1, r3
 8011a7c:	69bb      	ldr	r3, [r7, #24]
 8011a7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8011a82:	4413      	add	r3, r2
 8011a84:	4619      	mov	r1, r3
 8011a86:	68f8      	ldr	r0, [r7, #12]
 8011a88:	f7ff fe3c 	bl	8011704 <move_window>
 8011a8c:	4603      	mov	r3, r0
 8011a8e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011a90:	7ffb      	ldrb	r3, [r7, #31]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	f040 80d6 	bne.w	8011c44 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8011a98:	68fb      	ldr	r3, [r7, #12]
 8011a9a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011a9e:	69bb      	ldr	r3, [r7, #24]
 8011aa0:	1c5a      	adds	r2, r3, #1
 8011aa2:	61ba      	str	r2, [r7, #24]
 8011aa4:	68fa      	ldr	r2, [r7, #12]
 8011aa6:	8992      	ldrh	r2, [r2, #12]
 8011aa8:	fbb3 f0f2 	udiv	r0, r3, r2
 8011aac:	fb00 f202 	mul.w	r2, r0, r2
 8011ab0:	1a9b      	subs	r3, r3, r2
 8011ab2:	440b      	add	r3, r1
 8011ab4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8011ab6:	68bb      	ldr	r3, [r7, #8]
 8011ab8:	f003 0301 	and.w	r3, r3, #1
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d00d      	beq.n	8011adc <put_fat+0xb8>
 8011ac0:	697b      	ldr	r3, [r7, #20]
 8011ac2:	781b      	ldrb	r3, [r3, #0]
 8011ac4:	b25b      	sxtb	r3, r3
 8011ac6:	f003 030f 	and.w	r3, r3, #15
 8011aca:	b25a      	sxtb	r2, r3
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	b2db      	uxtb	r3, r3
 8011ad0:	011b      	lsls	r3, r3, #4
 8011ad2:	b25b      	sxtb	r3, r3
 8011ad4:	4313      	orrs	r3, r2
 8011ad6:	b25b      	sxtb	r3, r3
 8011ad8:	b2db      	uxtb	r3, r3
 8011ada:	e001      	b.n	8011ae0 <put_fat+0xbc>
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	b2db      	uxtb	r3, r3
 8011ae0:	697a      	ldr	r2, [r7, #20]
 8011ae2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	2201      	movs	r2, #1
 8011ae8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	899b      	ldrh	r3, [r3, #12]
 8011af2:	4619      	mov	r1, r3
 8011af4:	69bb      	ldr	r3, [r7, #24]
 8011af6:	fbb3 f3f1 	udiv	r3, r3, r1
 8011afa:	4413      	add	r3, r2
 8011afc:	4619      	mov	r1, r3
 8011afe:	68f8      	ldr	r0, [r7, #12]
 8011b00:	f7ff fe00 	bl	8011704 <move_window>
 8011b04:	4603      	mov	r3, r0
 8011b06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011b08:	7ffb      	ldrb	r3, [r7, #31]
 8011b0a:	2b00      	cmp	r3, #0
 8011b0c:	f040 809c 	bne.w	8011c48 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8011b10:	68fb      	ldr	r3, [r7, #12]
 8011b12:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	899b      	ldrh	r3, [r3, #12]
 8011b1a:	461a      	mov	r2, r3
 8011b1c:	69bb      	ldr	r3, [r7, #24]
 8011b1e:	fbb3 f0f2 	udiv	r0, r3, r2
 8011b22:	fb00 f202 	mul.w	r2, r0, r2
 8011b26:	1a9b      	subs	r3, r3, r2
 8011b28:	440b      	add	r3, r1
 8011b2a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	f003 0301 	and.w	r3, r3, #1
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d003      	beq.n	8011b3e <put_fat+0x11a>
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	091b      	lsrs	r3, r3, #4
 8011b3a:	b2db      	uxtb	r3, r3
 8011b3c:	e00e      	b.n	8011b5c <put_fat+0x138>
 8011b3e:	697b      	ldr	r3, [r7, #20]
 8011b40:	781b      	ldrb	r3, [r3, #0]
 8011b42:	b25b      	sxtb	r3, r3
 8011b44:	f023 030f 	bic.w	r3, r3, #15
 8011b48:	b25a      	sxtb	r2, r3
 8011b4a:	687b      	ldr	r3, [r7, #4]
 8011b4c:	0a1b      	lsrs	r3, r3, #8
 8011b4e:	b25b      	sxtb	r3, r3
 8011b50:	f003 030f 	and.w	r3, r3, #15
 8011b54:	b25b      	sxtb	r3, r3
 8011b56:	4313      	orrs	r3, r2
 8011b58:	b25b      	sxtb	r3, r3
 8011b5a:	b2db      	uxtb	r3, r3
 8011b5c:	697a      	ldr	r2, [r7, #20]
 8011b5e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	2201      	movs	r2, #1
 8011b64:	70da      	strb	r2, [r3, #3]
			break;
 8011b66:	e074      	b.n	8011c52 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	899b      	ldrh	r3, [r3, #12]
 8011b70:	085b      	lsrs	r3, r3, #1
 8011b72:	b29b      	uxth	r3, r3
 8011b74:	4619      	mov	r1, r3
 8011b76:	68bb      	ldr	r3, [r7, #8]
 8011b78:	fbb3 f3f1 	udiv	r3, r3, r1
 8011b7c:	4413      	add	r3, r2
 8011b7e:	4619      	mov	r1, r3
 8011b80:	68f8      	ldr	r0, [r7, #12]
 8011b82:	f7ff fdbf 	bl	8011704 <move_window>
 8011b86:	4603      	mov	r3, r0
 8011b88:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011b8a:	7ffb      	ldrb	r3, [r7, #31]
 8011b8c:	2b00      	cmp	r3, #0
 8011b8e:	d15d      	bne.n	8011c4c <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011b96:	68bb      	ldr	r3, [r7, #8]
 8011b98:	005b      	lsls	r3, r3, #1
 8011b9a:	68fa      	ldr	r2, [r7, #12]
 8011b9c:	8992      	ldrh	r2, [r2, #12]
 8011b9e:	fbb3 f0f2 	udiv	r0, r3, r2
 8011ba2:	fb00 f202 	mul.w	r2, r0, r2
 8011ba6:	1a9b      	subs	r3, r3, r2
 8011ba8:	440b      	add	r3, r1
 8011baa:	687a      	ldr	r2, [r7, #4]
 8011bac:	b292      	uxth	r2, r2
 8011bae:	4611      	mov	r1, r2
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f7ff fb3e 	bl	8011232 <st_word>
			fs->wflag = 1;
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	2201      	movs	r2, #1
 8011bba:	70da      	strb	r2, [r3, #3]
			break;
 8011bbc:	e049      	b.n	8011c52 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	899b      	ldrh	r3, [r3, #12]
 8011bc6:	089b      	lsrs	r3, r3, #2
 8011bc8:	b29b      	uxth	r3, r3
 8011bca:	4619      	mov	r1, r3
 8011bcc:	68bb      	ldr	r3, [r7, #8]
 8011bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8011bd2:	4413      	add	r3, r2
 8011bd4:	4619      	mov	r1, r3
 8011bd6:	68f8      	ldr	r0, [r7, #12]
 8011bd8:	f7ff fd94 	bl	8011704 <move_window>
 8011bdc:	4603      	mov	r3, r0
 8011bde:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011be0:	7ffb      	ldrb	r3, [r7, #31]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d134      	bne.n	8011c50 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8011bec:	68fb      	ldr	r3, [r7, #12]
 8011bee:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011bf2:	68bb      	ldr	r3, [r7, #8]
 8011bf4:	009b      	lsls	r3, r3, #2
 8011bf6:	68fa      	ldr	r2, [r7, #12]
 8011bf8:	8992      	ldrh	r2, [r2, #12]
 8011bfa:	fbb3 f0f2 	udiv	r0, r3, r2
 8011bfe:	fb00 f202 	mul.w	r2, r0, r2
 8011c02:	1a9b      	subs	r3, r3, r2
 8011c04:	440b      	add	r3, r1
 8011c06:	4618      	mov	r0, r3
 8011c08:	f7ff faf1 	bl	80111ee <ld_dword>
 8011c0c:	4603      	mov	r3, r0
 8011c0e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8011c12:	4323      	orrs	r3, r4
 8011c14:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011c1c:	68bb      	ldr	r3, [r7, #8]
 8011c1e:	009b      	lsls	r3, r3, #2
 8011c20:	68fa      	ldr	r2, [r7, #12]
 8011c22:	8992      	ldrh	r2, [r2, #12]
 8011c24:	fbb3 f0f2 	udiv	r0, r3, r2
 8011c28:	fb00 f202 	mul.w	r2, r0, r2
 8011c2c:	1a9b      	subs	r3, r3, r2
 8011c2e:	440b      	add	r3, r1
 8011c30:	6879      	ldr	r1, [r7, #4]
 8011c32:	4618      	mov	r0, r3
 8011c34:	f7ff fb17 	bl	8011266 <st_dword>
			fs->wflag = 1;
 8011c38:	68fb      	ldr	r3, [r7, #12]
 8011c3a:	2201      	movs	r2, #1
 8011c3c:	70da      	strb	r2, [r3, #3]
			break;
 8011c3e:	e008      	b.n	8011c52 <put_fat+0x22e>
		}
	}
 8011c40:	bf00      	nop
 8011c42:	e006      	b.n	8011c52 <put_fat+0x22e>
			if (res != FR_OK) break;
 8011c44:	bf00      	nop
 8011c46:	e004      	b.n	8011c52 <put_fat+0x22e>
			if (res != FR_OK) break;
 8011c48:	bf00      	nop
 8011c4a:	e002      	b.n	8011c52 <put_fat+0x22e>
			if (res != FR_OK) break;
 8011c4c:	bf00      	nop
 8011c4e:	e000      	b.n	8011c52 <put_fat+0x22e>
			if (res != FR_OK) break;
 8011c50:	bf00      	nop
	return res;
 8011c52:	7ffb      	ldrb	r3, [r7, #31]
}
 8011c54:	4618      	mov	r0, r3
 8011c56:	3724      	adds	r7, #36	; 0x24
 8011c58:	46bd      	mov	sp, r7
 8011c5a:	bd90      	pop	{r4, r7, pc}

08011c5c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	b088      	sub	sp, #32
 8011c60:	af00      	add	r7, sp, #0
 8011c62:	60f8      	str	r0, [r7, #12]
 8011c64:	60b9      	str	r1, [r7, #8]
 8011c66:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8011c68:	2300      	movs	r3, #0
 8011c6a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8011c72:	68bb      	ldr	r3, [r7, #8]
 8011c74:	2b01      	cmp	r3, #1
 8011c76:	d904      	bls.n	8011c82 <remove_chain+0x26>
 8011c78:	69bb      	ldr	r3, [r7, #24]
 8011c7a:	69db      	ldr	r3, [r3, #28]
 8011c7c:	68ba      	ldr	r2, [r7, #8]
 8011c7e:	429a      	cmp	r2, r3
 8011c80:	d301      	bcc.n	8011c86 <remove_chain+0x2a>
 8011c82:	2302      	movs	r3, #2
 8011c84:	e04b      	b.n	8011d1e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	d00c      	beq.n	8011ca6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8011c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8011c90:	6879      	ldr	r1, [r7, #4]
 8011c92:	69b8      	ldr	r0, [r7, #24]
 8011c94:	f7ff fec6 	bl	8011a24 <put_fat>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011c9c:	7ffb      	ldrb	r3, [r7, #31]
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d001      	beq.n	8011ca6 <remove_chain+0x4a>
 8011ca2:	7ffb      	ldrb	r3, [r7, #31]
 8011ca4:	e03b      	b.n	8011d1e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011ca6:	68b9      	ldr	r1, [r7, #8]
 8011ca8:	68f8      	ldr	r0, [r7, #12]
 8011caa:	f7ff fde7 	bl	801187c <get_fat>
 8011cae:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8011cb0:	697b      	ldr	r3, [r7, #20]
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d031      	beq.n	8011d1a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011cb6:	697b      	ldr	r3, [r7, #20]
 8011cb8:	2b01      	cmp	r3, #1
 8011cba:	d101      	bne.n	8011cc0 <remove_chain+0x64>
 8011cbc:	2302      	movs	r3, #2
 8011cbe:	e02e      	b.n	8011d1e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8011cc0:	697b      	ldr	r3, [r7, #20]
 8011cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011cc6:	d101      	bne.n	8011ccc <remove_chain+0x70>
 8011cc8:	2301      	movs	r3, #1
 8011cca:	e028      	b.n	8011d1e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011ccc:	2200      	movs	r2, #0
 8011cce:	68b9      	ldr	r1, [r7, #8]
 8011cd0:	69b8      	ldr	r0, [r7, #24]
 8011cd2:	f7ff fea7 	bl	8011a24 <put_fat>
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011cda:	7ffb      	ldrb	r3, [r7, #31]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d001      	beq.n	8011ce4 <remove_chain+0x88>
 8011ce0:	7ffb      	ldrb	r3, [r7, #31]
 8011ce2:	e01c      	b.n	8011d1e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011ce4:	69bb      	ldr	r3, [r7, #24]
 8011ce6:	699a      	ldr	r2, [r3, #24]
 8011ce8:	69bb      	ldr	r3, [r7, #24]
 8011cea:	69db      	ldr	r3, [r3, #28]
 8011cec:	3b02      	subs	r3, #2
 8011cee:	429a      	cmp	r2, r3
 8011cf0:	d20b      	bcs.n	8011d0a <remove_chain+0xae>
			fs->free_clst++;
 8011cf2:	69bb      	ldr	r3, [r7, #24]
 8011cf4:	699b      	ldr	r3, [r3, #24]
 8011cf6:	1c5a      	adds	r2, r3, #1
 8011cf8:	69bb      	ldr	r3, [r7, #24]
 8011cfa:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8011cfc:	69bb      	ldr	r3, [r7, #24]
 8011cfe:	791b      	ldrb	r3, [r3, #4]
 8011d00:	f043 0301 	orr.w	r3, r3, #1
 8011d04:	b2da      	uxtb	r2, r3
 8011d06:	69bb      	ldr	r3, [r7, #24]
 8011d08:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011d0a:	697b      	ldr	r3, [r7, #20]
 8011d0c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8011d0e:	69bb      	ldr	r3, [r7, #24]
 8011d10:	69db      	ldr	r3, [r3, #28]
 8011d12:	68ba      	ldr	r2, [r7, #8]
 8011d14:	429a      	cmp	r2, r3
 8011d16:	d3c6      	bcc.n	8011ca6 <remove_chain+0x4a>
 8011d18:	e000      	b.n	8011d1c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011d1a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011d1c:	2300      	movs	r3, #0
}
 8011d1e:	4618      	mov	r0, r3
 8011d20:	3720      	adds	r7, #32
 8011d22:	46bd      	mov	sp, r7
 8011d24:	bd80      	pop	{r7, pc}

08011d26 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8011d26:	b580      	push	{r7, lr}
 8011d28:	b088      	sub	sp, #32
 8011d2a:	af00      	add	r7, sp, #0
 8011d2c:	6078      	str	r0, [r7, #4]
 8011d2e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8011d36:	683b      	ldr	r3, [r7, #0]
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d10d      	bne.n	8011d58 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8011d3c:	693b      	ldr	r3, [r7, #16]
 8011d3e:	695b      	ldr	r3, [r3, #20]
 8011d40:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8011d42:	69bb      	ldr	r3, [r7, #24]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d004      	beq.n	8011d52 <create_chain+0x2c>
 8011d48:	693b      	ldr	r3, [r7, #16]
 8011d4a:	69db      	ldr	r3, [r3, #28]
 8011d4c:	69ba      	ldr	r2, [r7, #24]
 8011d4e:	429a      	cmp	r2, r3
 8011d50:	d31b      	bcc.n	8011d8a <create_chain+0x64>
 8011d52:	2301      	movs	r3, #1
 8011d54:	61bb      	str	r3, [r7, #24]
 8011d56:	e018      	b.n	8011d8a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8011d58:	6839      	ldr	r1, [r7, #0]
 8011d5a:	6878      	ldr	r0, [r7, #4]
 8011d5c:	f7ff fd8e 	bl	801187c <get_fat>
 8011d60:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	2b01      	cmp	r3, #1
 8011d66:	d801      	bhi.n	8011d6c <create_chain+0x46>
 8011d68:	2301      	movs	r3, #1
 8011d6a:	e070      	b.n	8011e4e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d72:	d101      	bne.n	8011d78 <create_chain+0x52>
 8011d74:	68fb      	ldr	r3, [r7, #12]
 8011d76:	e06a      	b.n	8011e4e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8011d78:	693b      	ldr	r3, [r7, #16]
 8011d7a:	69db      	ldr	r3, [r3, #28]
 8011d7c:	68fa      	ldr	r2, [r7, #12]
 8011d7e:	429a      	cmp	r2, r3
 8011d80:	d201      	bcs.n	8011d86 <create_chain+0x60>
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	e063      	b.n	8011e4e <create_chain+0x128>
		scl = clst;
 8011d86:	683b      	ldr	r3, [r7, #0]
 8011d88:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8011d8a:	69bb      	ldr	r3, [r7, #24]
 8011d8c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8011d8e:	69fb      	ldr	r3, [r7, #28]
 8011d90:	3301      	adds	r3, #1
 8011d92:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011d94:	693b      	ldr	r3, [r7, #16]
 8011d96:	69db      	ldr	r3, [r3, #28]
 8011d98:	69fa      	ldr	r2, [r7, #28]
 8011d9a:	429a      	cmp	r2, r3
 8011d9c:	d307      	bcc.n	8011dae <create_chain+0x88>
				ncl = 2;
 8011d9e:	2302      	movs	r3, #2
 8011da0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8011da2:	69fa      	ldr	r2, [r7, #28]
 8011da4:	69bb      	ldr	r3, [r7, #24]
 8011da6:	429a      	cmp	r2, r3
 8011da8:	d901      	bls.n	8011dae <create_chain+0x88>
 8011daa:	2300      	movs	r3, #0
 8011dac:	e04f      	b.n	8011e4e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8011dae:	69f9      	ldr	r1, [r7, #28]
 8011db0:	6878      	ldr	r0, [r7, #4]
 8011db2:	f7ff fd63 	bl	801187c <get_fat>
 8011db6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011db8:	68fb      	ldr	r3, [r7, #12]
 8011dba:	2b00      	cmp	r3, #0
 8011dbc:	d00e      	beq.n	8011ddc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8011dbe:	68fb      	ldr	r3, [r7, #12]
 8011dc0:	2b01      	cmp	r3, #1
 8011dc2:	d003      	beq.n	8011dcc <create_chain+0xa6>
 8011dc4:	68fb      	ldr	r3, [r7, #12]
 8011dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dca:	d101      	bne.n	8011dd0 <create_chain+0xaa>
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	e03e      	b.n	8011e4e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8011dd0:	69fa      	ldr	r2, [r7, #28]
 8011dd2:	69bb      	ldr	r3, [r7, #24]
 8011dd4:	429a      	cmp	r2, r3
 8011dd6:	d1da      	bne.n	8011d8e <create_chain+0x68>
 8011dd8:	2300      	movs	r3, #0
 8011dda:	e038      	b.n	8011e4e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011ddc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8011dde:	f04f 32ff 	mov.w	r2, #4294967295
 8011de2:	69f9      	ldr	r1, [r7, #28]
 8011de4:	6938      	ldr	r0, [r7, #16]
 8011de6:	f7ff fe1d 	bl	8011a24 <put_fat>
 8011dea:	4603      	mov	r3, r0
 8011dec:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8011dee:	7dfb      	ldrb	r3, [r7, #23]
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d109      	bne.n	8011e08 <create_chain+0xe2>
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d006      	beq.n	8011e08 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011dfa:	69fa      	ldr	r2, [r7, #28]
 8011dfc:	6839      	ldr	r1, [r7, #0]
 8011dfe:	6938      	ldr	r0, [r7, #16]
 8011e00:	f7ff fe10 	bl	8011a24 <put_fat>
 8011e04:	4603      	mov	r3, r0
 8011e06:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011e08:	7dfb      	ldrb	r3, [r7, #23]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d116      	bne.n	8011e3c <create_chain+0x116>
		fs->last_clst = ncl;
 8011e0e:	693b      	ldr	r3, [r7, #16]
 8011e10:	69fa      	ldr	r2, [r7, #28]
 8011e12:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011e14:	693b      	ldr	r3, [r7, #16]
 8011e16:	699a      	ldr	r2, [r3, #24]
 8011e18:	693b      	ldr	r3, [r7, #16]
 8011e1a:	69db      	ldr	r3, [r3, #28]
 8011e1c:	3b02      	subs	r3, #2
 8011e1e:	429a      	cmp	r2, r3
 8011e20:	d804      	bhi.n	8011e2c <create_chain+0x106>
 8011e22:	693b      	ldr	r3, [r7, #16]
 8011e24:	699b      	ldr	r3, [r3, #24]
 8011e26:	1e5a      	subs	r2, r3, #1
 8011e28:	693b      	ldr	r3, [r7, #16]
 8011e2a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8011e2c:	693b      	ldr	r3, [r7, #16]
 8011e2e:	791b      	ldrb	r3, [r3, #4]
 8011e30:	f043 0301 	orr.w	r3, r3, #1
 8011e34:	b2da      	uxtb	r2, r3
 8011e36:	693b      	ldr	r3, [r7, #16]
 8011e38:	711a      	strb	r2, [r3, #4]
 8011e3a:	e007      	b.n	8011e4c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8011e3c:	7dfb      	ldrb	r3, [r7, #23]
 8011e3e:	2b01      	cmp	r3, #1
 8011e40:	d102      	bne.n	8011e48 <create_chain+0x122>
 8011e42:	f04f 33ff 	mov.w	r3, #4294967295
 8011e46:	e000      	b.n	8011e4a <create_chain+0x124>
 8011e48:	2301      	movs	r3, #1
 8011e4a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8011e4c:	69fb      	ldr	r3, [r7, #28]
}
 8011e4e:	4618      	mov	r0, r3
 8011e50:	3720      	adds	r7, #32
 8011e52:	46bd      	mov	sp, r7
 8011e54:	bd80      	pop	{r7, pc}

08011e56 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8011e56:	b480      	push	{r7}
 8011e58:	b087      	sub	sp, #28
 8011e5a:	af00      	add	r7, sp, #0
 8011e5c:	6078      	str	r0, [r7, #4]
 8011e5e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8011e66:	687b      	ldr	r3, [r7, #4]
 8011e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e6a:	3304      	adds	r3, #4
 8011e6c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	899b      	ldrh	r3, [r3, #12]
 8011e72:	461a      	mov	r2, r3
 8011e74:	683b      	ldr	r3, [r7, #0]
 8011e76:	fbb3 f3f2 	udiv	r3, r3, r2
 8011e7a:	68fa      	ldr	r2, [r7, #12]
 8011e7c:	8952      	ldrh	r2, [r2, #10]
 8011e7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8011e82:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011e84:	693b      	ldr	r3, [r7, #16]
 8011e86:	1d1a      	adds	r2, r3, #4
 8011e88:	613a      	str	r2, [r7, #16]
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8011e8e:	68bb      	ldr	r3, [r7, #8]
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d101      	bne.n	8011e98 <clmt_clust+0x42>
 8011e94:	2300      	movs	r3, #0
 8011e96:	e010      	b.n	8011eba <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8011e98:	697a      	ldr	r2, [r7, #20]
 8011e9a:	68bb      	ldr	r3, [r7, #8]
 8011e9c:	429a      	cmp	r2, r3
 8011e9e:	d307      	bcc.n	8011eb0 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8011ea0:	697a      	ldr	r2, [r7, #20]
 8011ea2:	68bb      	ldr	r3, [r7, #8]
 8011ea4:	1ad3      	subs	r3, r2, r3
 8011ea6:	617b      	str	r3, [r7, #20]
 8011ea8:	693b      	ldr	r3, [r7, #16]
 8011eaa:	3304      	adds	r3, #4
 8011eac:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011eae:	e7e9      	b.n	8011e84 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8011eb0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8011eb2:	693b      	ldr	r3, [r7, #16]
 8011eb4:	681a      	ldr	r2, [r3, #0]
 8011eb6:	697b      	ldr	r3, [r7, #20]
 8011eb8:	4413      	add	r3, r2
}
 8011eba:	4618      	mov	r0, r3
 8011ebc:	371c      	adds	r7, #28
 8011ebe:	46bd      	mov	sp, r7
 8011ec0:	bc80      	pop	{r7}
 8011ec2:	4770      	bx	lr

08011ec4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8011ec4:	b580      	push	{r7, lr}
 8011ec6:	b086      	sub	sp, #24
 8011ec8:	af00      	add	r7, sp, #0
 8011eca:	6078      	str	r0, [r7, #4]
 8011ecc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8011ed4:	683b      	ldr	r3, [r7, #0]
 8011ed6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011eda:	d204      	bcs.n	8011ee6 <dir_sdi+0x22>
 8011edc:	683b      	ldr	r3, [r7, #0]
 8011ede:	f003 031f 	and.w	r3, r3, #31
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d001      	beq.n	8011eea <dir_sdi+0x26>
		return FR_INT_ERR;
 8011ee6:	2302      	movs	r3, #2
 8011ee8:	e071      	b.n	8011fce <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	683a      	ldr	r2, [r7, #0]
 8011eee:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8011ef0:	687b      	ldr	r3, [r7, #4]
 8011ef2:	689b      	ldr	r3, [r3, #8]
 8011ef4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8011ef6:	697b      	ldr	r3, [r7, #20]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d106      	bne.n	8011f0a <dir_sdi+0x46>
 8011efc:	693b      	ldr	r3, [r7, #16]
 8011efe:	781b      	ldrb	r3, [r3, #0]
 8011f00:	2b02      	cmp	r3, #2
 8011f02:	d902      	bls.n	8011f0a <dir_sdi+0x46>
		clst = fs->dirbase;
 8011f04:	693b      	ldr	r3, [r7, #16]
 8011f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011f08:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011f0a:	697b      	ldr	r3, [r7, #20]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d10c      	bne.n	8011f2a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8011f10:	683b      	ldr	r3, [r7, #0]
 8011f12:	095b      	lsrs	r3, r3, #5
 8011f14:	693a      	ldr	r2, [r7, #16]
 8011f16:	8912      	ldrh	r2, [r2, #8]
 8011f18:	4293      	cmp	r3, r2
 8011f1a:	d301      	bcc.n	8011f20 <dir_sdi+0x5c>
 8011f1c:	2302      	movs	r3, #2
 8011f1e:	e056      	b.n	8011fce <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8011f20:	693b      	ldr	r3, [r7, #16]
 8011f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	61da      	str	r2, [r3, #28]
 8011f28:	e02d      	b.n	8011f86 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8011f2a:	693b      	ldr	r3, [r7, #16]
 8011f2c:	895b      	ldrh	r3, [r3, #10]
 8011f2e:	461a      	mov	r2, r3
 8011f30:	693b      	ldr	r3, [r7, #16]
 8011f32:	899b      	ldrh	r3, [r3, #12]
 8011f34:	fb02 f303 	mul.w	r3, r2, r3
 8011f38:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011f3a:	e019      	b.n	8011f70 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	6979      	ldr	r1, [r7, #20]
 8011f40:	4618      	mov	r0, r3
 8011f42:	f7ff fc9b 	bl	801187c <get_fat>
 8011f46:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8011f48:	697b      	ldr	r3, [r7, #20]
 8011f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f4e:	d101      	bne.n	8011f54 <dir_sdi+0x90>
 8011f50:	2301      	movs	r3, #1
 8011f52:	e03c      	b.n	8011fce <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8011f54:	697b      	ldr	r3, [r7, #20]
 8011f56:	2b01      	cmp	r3, #1
 8011f58:	d904      	bls.n	8011f64 <dir_sdi+0xa0>
 8011f5a:	693b      	ldr	r3, [r7, #16]
 8011f5c:	69db      	ldr	r3, [r3, #28]
 8011f5e:	697a      	ldr	r2, [r7, #20]
 8011f60:	429a      	cmp	r2, r3
 8011f62:	d301      	bcc.n	8011f68 <dir_sdi+0xa4>
 8011f64:	2302      	movs	r3, #2
 8011f66:	e032      	b.n	8011fce <dir_sdi+0x10a>
			ofs -= csz;
 8011f68:	683a      	ldr	r2, [r7, #0]
 8011f6a:	68fb      	ldr	r3, [r7, #12]
 8011f6c:	1ad3      	subs	r3, r2, r3
 8011f6e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011f70:	683a      	ldr	r2, [r7, #0]
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	429a      	cmp	r2, r3
 8011f76:	d2e1      	bcs.n	8011f3c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8011f78:	6979      	ldr	r1, [r7, #20]
 8011f7a:	6938      	ldr	r0, [r7, #16]
 8011f7c:	f7ff fc60 	bl	8011840 <clust2sect>
 8011f80:	4602      	mov	r2, r0
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	697a      	ldr	r2, [r7, #20]
 8011f8a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8011f8c:	687b      	ldr	r3, [r7, #4]
 8011f8e:	69db      	ldr	r3, [r3, #28]
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d101      	bne.n	8011f98 <dir_sdi+0xd4>
 8011f94:	2302      	movs	r3, #2
 8011f96:	e01a      	b.n	8011fce <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	69da      	ldr	r2, [r3, #28]
 8011f9c:	693b      	ldr	r3, [r7, #16]
 8011f9e:	899b      	ldrh	r3, [r3, #12]
 8011fa0:	4619      	mov	r1, r3
 8011fa2:	683b      	ldr	r3, [r7, #0]
 8011fa4:	fbb3 f3f1 	udiv	r3, r3, r1
 8011fa8:	441a      	add	r2, r3
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8011fae:	693b      	ldr	r3, [r7, #16]
 8011fb0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8011fb4:	693b      	ldr	r3, [r7, #16]
 8011fb6:	899b      	ldrh	r3, [r3, #12]
 8011fb8:	461a      	mov	r2, r3
 8011fba:	683b      	ldr	r3, [r7, #0]
 8011fbc:	fbb3 f0f2 	udiv	r0, r3, r2
 8011fc0:	fb00 f202 	mul.w	r2, r0, r2
 8011fc4:	1a9b      	subs	r3, r3, r2
 8011fc6:	18ca      	adds	r2, r1, r3
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011fcc:	2300      	movs	r3, #0
}
 8011fce:	4618      	mov	r0, r3
 8011fd0:	3718      	adds	r7, #24
 8011fd2:	46bd      	mov	sp, r7
 8011fd4:	bd80      	pop	{r7, pc}

08011fd6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8011fd6:	b580      	push	{r7, lr}
 8011fd8:	b086      	sub	sp, #24
 8011fda:	af00      	add	r7, sp, #0
 8011fdc:	6078      	str	r0, [r7, #4]
 8011fde:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8011fe6:	687b      	ldr	r3, [r7, #4]
 8011fe8:	695b      	ldr	r3, [r3, #20]
 8011fea:	3320      	adds	r3, #32
 8011fec:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8011fee:	687b      	ldr	r3, [r7, #4]
 8011ff0:	69db      	ldr	r3, [r3, #28]
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d003      	beq.n	8011ffe <dir_next+0x28>
 8011ff6:	68bb      	ldr	r3, [r7, #8]
 8011ff8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011ffc:	d301      	bcc.n	8012002 <dir_next+0x2c>
 8011ffe:	2304      	movs	r3, #4
 8012000:	e0bb      	b.n	801217a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	899b      	ldrh	r3, [r3, #12]
 8012006:	461a      	mov	r2, r3
 8012008:	68bb      	ldr	r3, [r7, #8]
 801200a:	fbb3 f1f2 	udiv	r1, r3, r2
 801200e:	fb01 f202 	mul.w	r2, r1, r2
 8012012:	1a9b      	subs	r3, r3, r2
 8012014:	2b00      	cmp	r3, #0
 8012016:	f040 809d 	bne.w	8012154 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	69db      	ldr	r3, [r3, #28]
 801201e:	1c5a      	adds	r2, r3, #1
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	699b      	ldr	r3, [r3, #24]
 8012028:	2b00      	cmp	r3, #0
 801202a:	d10b      	bne.n	8012044 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801202c:	68bb      	ldr	r3, [r7, #8]
 801202e:	095b      	lsrs	r3, r3, #5
 8012030:	68fa      	ldr	r2, [r7, #12]
 8012032:	8912      	ldrh	r2, [r2, #8]
 8012034:	4293      	cmp	r3, r2
 8012036:	f0c0 808d 	bcc.w	8012154 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 801203a:	687b      	ldr	r3, [r7, #4]
 801203c:	2200      	movs	r2, #0
 801203e:	61da      	str	r2, [r3, #28]
 8012040:	2304      	movs	r3, #4
 8012042:	e09a      	b.n	801217a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8012044:	68fb      	ldr	r3, [r7, #12]
 8012046:	899b      	ldrh	r3, [r3, #12]
 8012048:	461a      	mov	r2, r3
 801204a:	68bb      	ldr	r3, [r7, #8]
 801204c:	fbb3 f3f2 	udiv	r3, r3, r2
 8012050:	68fa      	ldr	r2, [r7, #12]
 8012052:	8952      	ldrh	r2, [r2, #10]
 8012054:	3a01      	subs	r2, #1
 8012056:	4013      	ands	r3, r2
 8012058:	2b00      	cmp	r3, #0
 801205a:	d17b      	bne.n	8012154 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801205c:	687a      	ldr	r2, [r7, #4]
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	699b      	ldr	r3, [r3, #24]
 8012062:	4619      	mov	r1, r3
 8012064:	4610      	mov	r0, r2
 8012066:	f7ff fc09 	bl	801187c <get_fat>
 801206a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801206c:	697b      	ldr	r3, [r7, #20]
 801206e:	2b01      	cmp	r3, #1
 8012070:	d801      	bhi.n	8012076 <dir_next+0xa0>
 8012072:	2302      	movs	r3, #2
 8012074:	e081      	b.n	801217a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8012076:	697b      	ldr	r3, [r7, #20]
 8012078:	f1b3 3fff 	cmp.w	r3, #4294967295
 801207c:	d101      	bne.n	8012082 <dir_next+0xac>
 801207e:	2301      	movs	r3, #1
 8012080:	e07b      	b.n	801217a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8012082:	68fb      	ldr	r3, [r7, #12]
 8012084:	69db      	ldr	r3, [r3, #28]
 8012086:	697a      	ldr	r2, [r7, #20]
 8012088:	429a      	cmp	r2, r3
 801208a:	d359      	bcc.n	8012140 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801208c:	683b      	ldr	r3, [r7, #0]
 801208e:	2b00      	cmp	r3, #0
 8012090:	d104      	bne.n	801209c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	2200      	movs	r2, #0
 8012096:	61da      	str	r2, [r3, #28]
 8012098:	2304      	movs	r3, #4
 801209a:	e06e      	b.n	801217a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801209c:	687a      	ldr	r2, [r7, #4]
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	699b      	ldr	r3, [r3, #24]
 80120a2:	4619      	mov	r1, r3
 80120a4:	4610      	mov	r0, r2
 80120a6:	f7ff fe3e 	bl	8011d26 <create_chain>
 80120aa:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80120ac:	697b      	ldr	r3, [r7, #20]
 80120ae:	2b00      	cmp	r3, #0
 80120b0:	d101      	bne.n	80120b6 <dir_next+0xe0>
 80120b2:	2307      	movs	r3, #7
 80120b4:	e061      	b.n	801217a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80120b6:	697b      	ldr	r3, [r7, #20]
 80120b8:	2b01      	cmp	r3, #1
 80120ba:	d101      	bne.n	80120c0 <dir_next+0xea>
 80120bc:	2302      	movs	r3, #2
 80120be:	e05c      	b.n	801217a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80120c0:	697b      	ldr	r3, [r7, #20]
 80120c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120c6:	d101      	bne.n	80120cc <dir_next+0xf6>
 80120c8:	2301      	movs	r3, #1
 80120ca:	e056      	b.n	801217a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80120cc:	68f8      	ldr	r0, [r7, #12]
 80120ce:	f7ff fad5 	bl	801167c <sync_window>
 80120d2:	4603      	mov	r3, r0
 80120d4:	2b00      	cmp	r3, #0
 80120d6:	d001      	beq.n	80120dc <dir_next+0x106>
 80120d8:	2301      	movs	r3, #1
 80120da:	e04e      	b.n	801217a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	899b      	ldrh	r3, [r3, #12]
 80120e6:	461a      	mov	r2, r3
 80120e8:	2100      	movs	r1, #0
 80120ea:	f7ff f907 	bl	80112fc <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80120ee:	2300      	movs	r3, #0
 80120f0:	613b      	str	r3, [r7, #16]
 80120f2:	6979      	ldr	r1, [r7, #20]
 80120f4:	68f8      	ldr	r0, [r7, #12]
 80120f6:	f7ff fba3 	bl	8011840 <clust2sect>
 80120fa:	4602      	mov	r2, r0
 80120fc:	68fb      	ldr	r3, [r7, #12]
 80120fe:	635a      	str	r2, [r3, #52]	; 0x34
 8012100:	e012      	b.n	8012128 <dir_next+0x152>
						fs->wflag = 1;
 8012102:	68fb      	ldr	r3, [r7, #12]
 8012104:	2201      	movs	r2, #1
 8012106:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8012108:	68f8      	ldr	r0, [r7, #12]
 801210a:	f7ff fab7 	bl	801167c <sync_window>
 801210e:	4603      	mov	r3, r0
 8012110:	2b00      	cmp	r3, #0
 8012112:	d001      	beq.n	8012118 <dir_next+0x142>
 8012114:	2301      	movs	r3, #1
 8012116:	e030      	b.n	801217a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8012118:	693b      	ldr	r3, [r7, #16]
 801211a:	3301      	adds	r3, #1
 801211c:	613b      	str	r3, [r7, #16]
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012122:	1c5a      	adds	r2, r3, #1
 8012124:	68fb      	ldr	r3, [r7, #12]
 8012126:	635a      	str	r2, [r3, #52]	; 0x34
 8012128:	68fb      	ldr	r3, [r7, #12]
 801212a:	895b      	ldrh	r3, [r3, #10]
 801212c:	461a      	mov	r2, r3
 801212e:	693b      	ldr	r3, [r7, #16]
 8012130:	4293      	cmp	r3, r2
 8012132:	d3e6      	bcc.n	8012102 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8012134:	68fb      	ldr	r3, [r7, #12]
 8012136:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8012138:	693b      	ldr	r3, [r7, #16]
 801213a:	1ad2      	subs	r2, r2, r3
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	697a      	ldr	r2, [r7, #20]
 8012144:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8012146:	6979      	ldr	r1, [r7, #20]
 8012148:	68f8      	ldr	r0, [r7, #12]
 801214a:	f7ff fb79 	bl	8011840 <clust2sect>
 801214e:	4602      	mov	r2, r0
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	68ba      	ldr	r2, [r7, #8]
 8012158:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	899b      	ldrh	r3, [r3, #12]
 8012164:	461a      	mov	r2, r3
 8012166:	68bb      	ldr	r3, [r7, #8]
 8012168:	fbb3 f0f2 	udiv	r0, r3, r2
 801216c:	fb00 f202 	mul.w	r2, r0, r2
 8012170:	1a9b      	subs	r3, r3, r2
 8012172:	18ca      	adds	r2, r1, r3
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8012178:	2300      	movs	r3, #0
}
 801217a:	4618      	mov	r0, r3
 801217c:	3718      	adds	r7, #24
 801217e:	46bd      	mov	sp, r7
 8012180:	bd80      	pop	{r7, pc}

08012182 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8012182:	b580      	push	{r7, lr}
 8012184:	b086      	sub	sp, #24
 8012186:	af00      	add	r7, sp, #0
 8012188:	6078      	str	r0, [r7, #4]
 801218a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 801218c:	687b      	ldr	r3, [r7, #4]
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8012192:	2100      	movs	r1, #0
 8012194:	6878      	ldr	r0, [r7, #4]
 8012196:	f7ff fe95 	bl	8011ec4 <dir_sdi>
 801219a:	4603      	mov	r3, r0
 801219c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801219e:	7dfb      	ldrb	r3, [r7, #23]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d12b      	bne.n	80121fc <dir_alloc+0x7a>
		n = 0;
 80121a4:	2300      	movs	r3, #0
 80121a6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	69db      	ldr	r3, [r3, #28]
 80121ac:	4619      	mov	r1, r3
 80121ae:	68f8      	ldr	r0, [r7, #12]
 80121b0:	f7ff faa8 	bl	8011704 <move_window>
 80121b4:	4603      	mov	r3, r0
 80121b6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80121b8:	7dfb      	ldrb	r3, [r7, #23]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d11d      	bne.n	80121fa <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	6a1b      	ldr	r3, [r3, #32]
 80121c2:	781b      	ldrb	r3, [r3, #0]
 80121c4:	2be5      	cmp	r3, #229	; 0xe5
 80121c6:	d004      	beq.n	80121d2 <dir_alloc+0x50>
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	6a1b      	ldr	r3, [r3, #32]
 80121cc:	781b      	ldrb	r3, [r3, #0]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d107      	bne.n	80121e2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80121d2:	693b      	ldr	r3, [r7, #16]
 80121d4:	3301      	adds	r3, #1
 80121d6:	613b      	str	r3, [r7, #16]
 80121d8:	693a      	ldr	r2, [r7, #16]
 80121da:	683b      	ldr	r3, [r7, #0]
 80121dc:	429a      	cmp	r2, r3
 80121de:	d102      	bne.n	80121e6 <dir_alloc+0x64>
 80121e0:	e00c      	b.n	80121fc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80121e2:	2300      	movs	r3, #0
 80121e4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80121e6:	2101      	movs	r1, #1
 80121e8:	6878      	ldr	r0, [r7, #4]
 80121ea:	f7ff fef4 	bl	8011fd6 <dir_next>
 80121ee:	4603      	mov	r3, r0
 80121f0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80121f2:	7dfb      	ldrb	r3, [r7, #23]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d0d7      	beq.n	80121a8 <dir_alloc+0x26>
 80121f8:	e000      	b.n	80121fc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80121fa:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80121fc:	7dfb      	ldrb	r3, [r7, #23]
 80121fe:	2b04      	cmp	r3, #4
 8012200:	d101      	bne.n	8012206 <dir_alloc+0x84>
 8012202:	2307      	movs	r3, #7
 8012204:	75fb      	strb	r3, [r7, #23]
	return res;
 8012206:	7dfb      	ldrb	r3, [r7, #23]
}
 8012208:	4618      	mov	r0, r3
 801220a:	3718      	adds	r7, #24
 801220c:	46bd      	mov	sp, r7
 801220e:	bd80      	pop	{r7, pc}

08012210 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8012210:	b580      	push	{r7, lr}
 8012212:	b084      	sub	sp, #16
 8012214:	af00      	add	r7, sp, #0
 8012216:	6078      	str	r0, [r7, #4]
 8012218:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801221a:	683b      	ldr	r3, [r7, #0]
 801221c:	331a      	adds	r3, #26
 801221e:	4618      	mov	r0, r3
 8012220:	f7fe ffce 	bl	80111c0 <ld_word>
 8012224:	4603      	mov	r3, r0
 8012226:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	781b      	ldrb	r3, [r3, #0]
 801222c:	2b03      	cmp	r3, #3
 801222e:	d109      	bne.n	8012244 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8012230:	683b      	ldr	r3, [r7, #0]
 8012232:	3314      	adds	r3, #20
 8012234:	4618      	mov	r0, r3
 8012236:	f7fe ffc3 	bl	80111c0 <ld_word>
 801223a:	4603      	mov	r3, r0
 801223c:	041b      	lsls	r3, r3, #16
 801223e:	68fa      	ldr	r2, [r7, #12]
 8012240:	4313      	orrs	r3, r2
 8012242:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8012244:	68fb      	ldr	r3, [r7, #12]
}
 8012246:	4618      	mov	r0, r3
 8012248:	3710      	adds	r7, #16
 801224a:	46bd      	mov	sp, r7
 801224c:	bd80      	pop	{r7, pc}

0801224e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801224e:	b580      	push	{r7, lr}
 8012250:	b084      	sub	sp, #16
 8012252:	af00      	add	r7, sp, #0
 8012254:	60f8      	str	r0, [r7, #12]
 8012256:	60b9      	str	r1, [r7, #8]
 8012258:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801225a:	68bb      	ldr	r3, [r7, #8]
 801225c:	331a      	adds	r3, #26
 801225e:	687a      	ldr	r2, [r7, #4]
 8012260:	b292      	uxth	r2, r2
 8012262:	4611      	mov	r1, r2
 8012264:	4618      	mov	r0, r3
 8012266:	f7fe ffe4 	bl	8011232 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	781b      	ldrb	r3, [r3, #0]
 801226e:	2b03      	cmp	r3, #3
 8012270:	d109      	bne.n	8012286 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	f103 0214 	add.w	r2, r3, #20
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	0c1b      	lsrs	r3, r3, #16
 801227c:	b29b      	uxth	r3, r3
 801227e:	4619      	mov	r1, r3
 8012280:	4610      	mov	r0, r2
 8012282:	f7fe ffd6 	bl	8011232 <st_word>
	}
}
 8012286:	bf00      	nop
 8012288:	3710      	adds	r7, #16
 801228a:	46bd      	mov	sp, r7
 801228c:	bd80      	pop	{r7, pc}
	...

08012290 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8012290:	b590      	push	{r4, r7, lr}
 8012292:	b087      	sub	sp, #28
 8012294:	af00      	add	r7, sp, #0
 8012296:	6078      	str	r0, [r7, #4]
 8012298:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801229a:	683b      	ldr	r3, [r7, #0]
 801229c:	331a      	adds	r3, #26
 801229e:	4618      	mov	r0, r3
 80122a0:	f7fe ff8e 	bl	80111c0 <ld_word>
 80122a4:	4603      	mov	r3, r0
 80122a6:	2b00      	cmp	r3, #0
 80122a8:	d001      	beq.n	80122ae <cmp_lfn+0x1e>
 80122aa:	2300      	movs	r3, #0
 80122ac:	e059      	b.n	8012362 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80122ae:	683b      	ldr	r3, [r7, #0]
 80122b0:	781b      	ldrb	r3, [r3, #0]
 80122b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80122b6:	1e5a      	subs	r2, r3, #1
 80122b8:	4613      	mov	r3, r2
 80122ba:	005b      	lsls	r3, r3, #1
 80122bc:	4413      	add	r3, r2
 80122be:	009b      	lsls	r3, r3, #2
 80122c0:	4413      	add	r3, r2
 80122c2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80122c4:	2301      	movs	r3, #1
 80122c6:	81fb      	strh	r3, [r7, #14]
 80122c8:	2300      	movs	r3, #0
 80122ca:	613b      	str	r3, [r7, #16]
 80122cc:	e033      	b.n	8012336 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80122ce:	4a27      	ldr	r2, [pc, #156]	; (801236c <cmp_lfn+0xdc>)
 80122d0:	693b      	ldr	r3, [r7, #16]
 80122d2:	4413      	add	r3, r2
 80122d4:	781b      	ldrb	r3, [r3, #0]
 80122d6:	461a      	mov	r2, r3
 80122d8:	683b      	ldr	r3, [r7, #0]
 80122da:	4413      	add	r3, r2
 80122dc:	4618      	mov	r0, r3
 80122de:	f7fe ff6f 	bl	80111c0 <ld_word>
 80122e2:	4603      	mov	r3, r0
 80122e4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80122e6:	89fb      	ldrh	r3, [r7, #14]
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d01a      	beq.n	8012322 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80122ec:	697b      	ldr	r3, [r7, #20]
 80122ee:	2bfe      	cmp	r3, #254	; 0xfe
 80122f0:	d812      	bhi.n	8012318 <cmp_lfn+0x88>
 80122f2:	89bb      	ldrh	r3, [r7, #12]
 80122f4:	4618      	mov	r0, r3
 80122f6:	f002 f85b 	bl	80143b0 <ff_wtoupper>
 80122fa:	4603      	mov	r3, r0
 80122fc:	461c      	mov	r4, r3
 80122fe:	697b      	ldr	r3, [r7, #20]
 8012300:	1c5a      	adds	r2, r3, #1
 8012302:	617a      	str	r2, [r7, #20]
 8012304:	005b      	lsls	r3, r3, #1
 8012306:	687a      	ldr	r2, [r7, #4]
 8012308:	4413      	add	r3, r2
 801230a:	881b      	ldrh	r3, [r3, #0]
 801230c:	4618      	mov	r0, r3
 801230e:	f002 f84f 	bl	80143b0 <ff_wtoupper>
 8012312:	4603      	mov	r3, r0
 8012314:	429c      	cmp	r4, r3
 8012316:	d001      	beq.n	801231c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8012318:	2300      	movs	r3, #0
 801231a:	e022      	b.n	8012362 <cmp_lfn+0xd2>
			}
			wc = uc;
 801231c:	89bb      	ldrh	r3, [r7, #12]
 801231e:	81fb      	strh	r3, [r7, #14]
 8012320:	e006      	b.n	8012330 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8012322:	89bb      	ldrh	r3, [r7, #12]
 8012324:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012328:	4293      	cmp	r3, r2
 801232a:	d001      	beq.n	8012330 <cmp_lfn+0xa0>
 801232c:	2300      	movs	r3, #0
 801232e:	e018      	b.n	8012362 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8012330:	693b      	ldr	r3, [r7, #16]
 8012332:	3301      	adds	r3, #1
 8012334:	613b      	str	r3, [r7, #16]
 8012336:	693b      	ldr	r3, [r7, #16]
 8012338:	2b0c      	cmp	r3, #12
 801233a:	d9c8      	bls.n	80122ce <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 801233c:	683b      	ldr	r3, [r7, #0]
 801233e:	781b      	ldrb	r3, [r3, #0]
 8012340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012344:	2b00      	cmp	r3, #0
 8012346:	d00b      	beq.n	8012360 <cmp_lfn+0xd0>
 8012348:	89fb      	ldrh	r3, [r7, #14]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d008      	beq.n	8012360 <cmp_lfn+0xd0>
 801234e:	697b      	ldr	r3, [r7, #20]
 8012350:	005b      	lsls	r3, r3, #1
 8012352:	687a      	ldr	r2, [r7, #4]
 8012354:	4413      	add	r3, r2
 8012356:	881b      	ldrh	r3, [r3, #0]
 8012358:	2b00      	cmp	r3, #0
 801235a:	d001      	beq.n	8012360 <cmp_lfn+0xd0>
 801235c:	2300      	movs	r3, #0
 801235e:	e000      	b.n	8012362 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8012360:	2301      	movs	r3, #1
}
 8012362:	4618      	mov	r0, r3
 8012364:	371c      	adds	r7, #28
 8012366:	46bd      	mov	sp, r7
 8012368:	bd90      	pop	{r4, r7, pc}
 801236a:	bf00      	nop
 801236c:	08027c5c 	.word	0x08027c5c

08012370 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8012370:	b580      	push	{r7, lr}
 8012372:	b088      	sub	sp, #32
 8012374:	af00      	add	r7, sp, #0
 8012376:	60f8      	str	r0, [r7, #12]
 8012378:	60b9      	str	r1, [r7, #8]
 801237a:	4611      	mov	r1, r2
 801237c:	461a      	mov	r2, r3
 801237e:	460b      	mov	r3, r1
 8012380:	71fb      	strb	r3, [r7, #7]
 8012382:	4613      	mov	r3, r2
 8012384:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8012386:	68bb      	ldr	r3, [r7, #8]
 8012388:	330d      	adds	r3, #13
 801238a:	79ba      	ldrb	r2, [r7, #6]
 801238c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 801238e:	68bb      	ldr	r3, [r7, #8]
 8012390:	330b      	adds	r3, #11
 8012392:	220f      	movs	r2, #15
 8012394:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8012396:	68bb      	ldr	r3, [r7, #8]
 8012398:	330c      	adds	r3, #12
 801239a:	2200      	movs	r2, #0
 801239c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 801239e:	68bb      	ldr	r3, [r7, #8]
 80123a0:	331a      	adds	r3, #26
 80123a2:	2100      	movs	r1, #0
 80123a4:	4618      	mov	r0, r3
 80123a6:	f7fe ff44 	bl	8011232 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80123aa:	79fb      	ldrb	r3, [r7, #7]
 80123ac:	1e5a      	subs	r2, r3, #1
 80123ae:	4613      	mov	r3, r2
 80123b0:	005b      	lsls	r3, r3, #1
 80123b2:	4413      	add	r3, r2
 80123b4:	009b      	lsls	r3, r3, #2
 80123b6:	4413      	add	r3, r2
 80123b8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80123ba:	2300      	movs	r3, #0
 80123bc:	82fb      	strh	r3, [r7, #22]
 80123be:	2300      	movs	r3, #0
 80123c0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80123c2:	8afb      	ldrh	r3, [r7, #22]
 80123c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80123c8:	4293      	cmp	r3, r2
 80123ca:	d007      	beq.n	80123dc <put_lfn+0x6c>
 80123cc:	69fb      	ldr	r3, [r7, #28]
 80123ce:	1c5a      	adds	r2, r3, #1
 80123d0:	61fa      	str	r2, [r7, #28]
 80123d2:	005b      	lsls	r3, r3, #1
 80123d4:	68fa      	ldr	r2, [r7, #12]
 80123d6:	4413      	add	r3, r2
 80123d8:	881b      	ldrh	r3, [r3, #0]
 80123da:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80123dc:	4a17      	ldr	r2, [pc, #92]	; (801243c <put_lfn+0xcc>)
 80123de:	69bb      	ldr	r3, [r7, #24]
 80123e0:	4413      	add	r3, r2
 80123e2:	781b      	ldrb	r3, [r3, #0]
 80123e4:	461a      	mov	r2, r3
 80123e6:	68bb      	ldr	r3, [r7, #8]
 80123e8:	4413      	add	r3, r2
 80123ea:	8afa      	ldrh	r2, [r7, #22]
 80123ec:	4611      	mov	r1, r2
 80123ee:	4618      	mov	r0, r3
 80123f0:	f7fe ff1f 	bl	8011232 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80123f4:	8afb      	ldrh	r3, [r7, #22]
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d102      	bne.n	8012400 <put_lfn+0x90>
 80123fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80123fe:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8012400:	69bb      	ldr	r3, [r7, #24]
 8012402:	3301      	adds	r3, #1
 8012404:	61bb      	str	r3, [r7, #24]
 8012406:	69bb      	ldr	r3, [r7, #24]
 8012408:	2b0c      	cmp	r3, #12
 801240a:	d9da      	bls.n	80123c2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 801240c:	8afb      	ldrh	r3, [r7, #22]
 801240e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012412:	4293      	cmp	r3, r2
 8012414:	d006      	beq.n	8012424 <put_lfn+0xb4>
 8012416:	69fb      	ldr	r3, [r7, #28]
 8012418:	005b      	lsls	r3, r3, #1
 801241a:	68fa      	ldr	r2, [r7, #12]
 801241c:	4413      	add	r3, r2
 801241e:	881b      	ldrh	r3, [r3, #0]
 8012420:	2b00      	cmp	r3, #0
 8012422:	d103      	bne.n	801242c <put_lfn+0xbc>
 8012424:	79fb      	ldrb	r3, [r7, #7]
 8012426:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801242a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 801242c:	68bb      	ldr	r3, [r7, #8]
 801242e:	79fa      	ldrb	r2, [r7, #7]
 8012430:	701a      	strb	r2, [r3, #0]
}
 8012432:	bf00      	nop
 8012434:	3720      	adds	r7, #32
 8012436:	46bd      	mov	sp, r7
 8012438:	bd80      	pop	{r7, pc}
 801243a:	bf00      	nop
 801243c:	08027c5c 	.word	0x08027c5c

08012440 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8012440:	b580      	push	{r7, lr}
 8012442:	b08c      	sub	sp, #48	; 0x30
 8012444:	af00      	add	r7, sp, #0
 8012446:	60f8      	str	r0, [r7, #12]
 8012448:	60b9      	str	r1, [r7, #8]
 801244a:	607a      	str	r2, [r7, #4]
 801244c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 801244e:	220b      	movs	r2, #11
 8012450:	68b9      	ldr	r1, [r7, #8]
 8012452:	68f8      	ldr	r0, [r7, #12]
 8012454:	f7fe ff32 	bl	80112bc <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8012458:	683b      	ldr	r3, [r7, #0]
 801245a:	2b05      	cmp	r3, #5
 801245c:	d92b      	bls.n	80124b6 <gen_numname+0x76>
		sr = seq;
 801245e:	683b      	ldr	r3, [r7, #0]
 8012460:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8012462:	e022      	b.n	80124aa <gen_numname+0x6a>
			wc = *lfn++;
 8012464:	687b      	ldr	r3, [r7, #4]
 8012466:	1c9a      	adds	r2, r3, #2
 8012468:	607a      	str	r2, [r7, #4]
 801246a:	881b      	ldrh	r3, [r3, #0]
 801246c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 801246e:	2300      	movs	r3, #0
 8012470:	62bb      	str	r3, [r7, #40]	; 0x28
 8012472:	e017      	b.n	80124a4 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8012474:	69fb      	ldr	r3, [r7, #28]
 8012476:	005a      	lsls	r2, r3, #1
 8012478:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801247a:	f003 0301 	and.w	r3, r3, #1
 801247e:	4413      	add	r3, r2
 8012480:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8012482:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012484:	085b      	lsrs	r3, r3, #1
 8012486:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8012488:	69fb      	ldr	r3, [r7, #28]
 801248a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801248e:	2b00      	cmp	r3, #0
 8012490:	d005      	beq.n	801249e <gen_numname+0x5e>
 8012492:	69fb      	ldr	r3, [r7, #28]
 8012494:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8012498:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 801249c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 801249e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124a0:	3301      	adds	r3, #1
 80124a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80124a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124a6:	2b0f      	cmp	r3, #15
 80124a8:	d9e4      	bls.n	8012474 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	881b      	ldrh	r3, [r3, #0]
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d1d8      	bne.n	8012464 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80124b2:	69fb      	ldr	r3, [r7, #28]
 80124b4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80124b6:	2307      	movs	r3, #7
 80124b8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80124ba:	683b      	ldr	r3, [r7, #0]
 80124bc:	b2db      	uxtb	r3, r3
 80124be:	f003 030f 	and.w	r3, r3, #15
 80124c2:	b2db      	uxtb	r3, r3
 80124c4:	3330      	adds	r3, #48	; 0x30
 80124c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80124ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80124ce:	2b39      	cmp	r3, #57	; 0x39
 80124d0:	d904      	bls.n	80124dc <gen_numname+0x9c>
 80124d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80124d6:	3307      	adds	r3, #7
 80124d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80124dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80124de:	1e5a      	subs	r2, r3, #1
 80124e0:	62ba      	str	r2, [r7, #40]	; 0x28
 80124e2:	3330      	adds	r3, #48	; 0x30
 80124e4:	443b      	add	r3, r7
 80124e6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80124ea:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80124ee:	683b      	ldr	r3, [r7, #0]
 80124f0:	091b      	lsrs	r3, r3, #4
 80124f2:	603b      	str	r3, [r7, #0]
	} while (seq);
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d1df      	bne.n	80124ba <gen_numname+0x7a>
	ns[i] = '~';
 80124fa:	f107 0214 	add.w	r2, r7, #20
 80124fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012500:	4413      	add	r3, r2
 8012502:	227e      	movs	r2, #126	; 0x7e
 8012504:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8012506:	2300      	movs	r3, #0
 8012508:	627b      	str	r3, [r7, #36]	; 0x24
 801250a:	e002      	b.n	8012512 <gen_numname+0xd2>
 801250c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801250e:	3301      	adds	r3, #1
 8012510:	627b      	str	r3, [r7, #36]	; 0x24
 8012512:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012516:	429a      	cmp	r2, r3
 8012518:	d205      	bcs.n	8012526 <gen_numname+0xe6>
 801251a:	68fa      	ldr	r2, [r7, #12]
 801251c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801251e:	4413      	add	r3, r2
 8012520:	781b      	ldrb	r3, [r3, #0]
 8012522:	2b20      	cmp	r3, #32
 8012524:	d1f2      	bne.n	801250c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8012526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012528:	2b07      	cmp	r3, #7
 801252a:	d807      	bhi.n	801253c <gen_numname+0xfc>
 801252c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801252e:	1c5a      	adds	r2, r3, #1
 8012530:	62ba      	str	r2, [r7, #40]	; 0x28
 8012532:	3330      	adds	r3, #48	; 0x30
 8012534:	443b      	add	r3, r7
 8012536:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 801253a:	e000      	b.n	801253e <gen_numname+0xfe>
 801253c:	2120      	movs	r1, #32
 801253e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012540:	1c5a      	adds	r2, r3, #1
 8012542:	627a      	str	r2, [r7, #36]	; 0x24
 8012544:	68fa      	ldr	r2, [r7, #12]
 8012546:	4413      	add	r3, r2
 8012548:	460a      	mov	r2, r1
 801254a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 801254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801254e:	2b07      	cmp	r3, #7
 8012550:	d9e9      	bls.n	8012526 <gen_numname+0xe6>
}
 8012552:	bf00      	nop
 8012554:	bf00      	nop
 8012556:	3730      	adds	r7, #48	; 0x30
 8012558:	46bd      	mov	sp, r7
 801255a:	bd80      	pop	{r7, pc}

0801255c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 801255c:	b480      	push	{r7}
 801255e:	b085      	sub	sp, #20
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8012564:	2300      	movs	r3, #0
 8012566:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8012568:	230b      	movs	r3, #11
 801256a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 801256c:	7bfb      	ldrb	r3, [r7, #15]
 801256e:	b2da      	uxtb	r2, r3
 8012570:	0852      	lsrs	r2, r2, #1
 8012572:	01db      	lsls	r3, r3, #7
 8012574:	4313      	orrs	r3, r2
 8012576:	b2da      	uxtb	r2, r3
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	1c59      	adds	r1, r3, #1
 801257c:	6079      	str	r1, [r7, #4]
 801257e:	781b      	ldrb	r3, [r3, #0]
 8012580:	4413      	add	r3, r2
 8012582:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8012584:	68bb      	ldr	r3, [r7, #8]
 8012586:	3b01      	subs	r3, #1
 8012588:	60bb      	str	r3, [r7, #8]
 801258a:	68bb      	ldr	r3, [r7, #8]
 801258c:	2b00      	cmp	r3, #0
 801258e:	d1ed      	bne.n	801256c <sum_sfn+0x10>
	return sum;
 8012590:	7bfb      	ldrb	r3, [r7, #15]
}
 8012592:	4618      	mov	r0, r3
 8012594:	3714      	adds	r7, #20
 8012596:	46bd      	mov	sp, r7
 8012598:	bc80      	pop	{r7}
 801259a:	4770      	bx	lr

0801259c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 801259c:	b580      	push	{r7, lr}
 801259e:	b086      	sub	sp, #24
 80125a0:	af00      	add	r7, sp, #0
 80125a2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80125aa:	2100      	movs	r1, #0
 80125ac:	6878      	ldr	r0, [r7, #4]
 80125ae:	f7ff fc89 	bl	8011ec4 <dir_sdi>
 80125b2:	4603      	mov	r3, r0
 80125b4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80125b6:	7dfb      	ldrb	r3, [r7, #23]
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	d001      	beq.n	80125c0 <dir_find+0x24>
 80125bc:	7dfb      	ldrb	r3, [r7, #23]
 80125be:	e0a9      	b.n	8012714 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80125c0:	23ff      	movs	r3, #255	; 0xff
 80125c2:	753b      	strb	r3, [r7, #20]
 80125c4:	7d3b      	ldrb	r3, [r7, #20]
 80125c6:	757b      	strb	r3, [r7, #21]
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	f04f 32ff 	mov.w	r2, #4294967295
 80125ce:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	69db      	ldr	r3, [r3, #28]
 80125d4:	4619      	mov	r1, r3
 80125d6:	6938      	ldr	r0, [r7, #16]
 80125d8:	f7ff f894 	bl	8011704 <move_window>
 80125dc:	4603      	mov	r3, r0
 80125de:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80125e0:	7dfb      	ldrb	r3, [r7, #23]
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	f040 8090 	bne.w	8012708 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	6a1b      	ldr	r3, [r3, #32]
 80125ec:	781b      	ldrb	r3, [r3, #0]
 80125ee:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80125f0:	7dbb      	ldrb	r3, [r7, #22]
 80125f2:	2b00      	cmp	r3, #0
 80125f4:	d102      	bne.n	80125fc <dir_find+0x60>
 80125f6:	2304      	movs	r3, #4
 80125f8:	75fb      	strb	r3, [r7, #23]
 80125fa:	e08a      	b.n	8012712 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	6a1b      	ldr	r3, [r3, #32]
 8012600:	330b      	adds	r3, #11
 8012602:	781b      	ldrb	r3, [r3, #0]
 8012604:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012608:	73fb      	strb	r3, [r7, #15]
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	7bfa      	ldrb	r2, [r7, #15]
 801260e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8012610:	7dbb      	ldrb	r3, [r7, #22]
 8012612:	2be5      	cmp	r3, #229	; 0xe5
 8012614:	d007      	beq.n	8012626 <dir_find+0x8a>
 8012616:	7bfb      	ldrb	r3, [r7, #15]
 8012618:	f003 0308 	and.w	r3, r3, #8
 801261c:	2b00      	cmp	r3, #0
 801261e:	d009      	beq.n	8012634 <dir_find+0x98>
 8012620:	7bfb      	ldrb	r3, [r7, #15]
 8012622:	2b0f      	cmp	r3, #15
 8012624:	d006      	beq.n	8012634 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8012626:	23ff      	movs	r3, #255	; 0xff
 8012628:	757b      	strb	r3, [r7, #21]
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	f04f 32ff 	mov.w	r2, #4294967295
 8012630:	631a      	str	r2, [r3, #48]	; 0x30
 8012632:	e05e      	b.n	80126f2 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8012634:	7bfb      	ldrb	r3, [r7, #15]
 8012636:	2b0f      	cmp	r3, #15
 8012638:	d136      	bne.n	80126a8 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 801263a:	687b      	ldr	r3, [r7, #4]
 801263c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012644:	2b00      	cmp	r3, #0
 8012646:	d154      	bne.n	80126f2 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8012648:	7dbb      	ldrb	r3, [r7, #22]
 801264a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801264e:	2b00      	cmp	r3, #0
 8012650:	d00d      	beq.n	801266e <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	6a1b      	ldr	r3, [r3, #32]
 8012656:	7b5b      	ldrb	r3, [r3, #13]
 8012658:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 801265a:	7dbb      	ldrb	r3, [r7, #22]
 801265c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012660:	75bb      	strb	r3, [r7, #22]
 8012662:	7dbb      	ldrb	r3, [r7, #22]
 8012664:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	695a      	ldr	r2, [r3, #20]
 801266a:	687b      	ldr	r3, [r7, #4]
 801266c:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 801266e:	7dba      	ldrb	r2, [r7, #22]
 8012670:	7d7b      	ldrb	r3, [r7, #21]
 8012672:	429a      	cmp	r2, r3
 8012674:	d115      	bne.n	80126a2 <dir_find+0x106>
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	6a1b      	ldr	r3, [r3, #32]
 801267a:	330d      	adds	r3, #13
 801267c:	781b      	ldrb	r3, [r3, #0]
 801267e:	7d3a      	ldrb	r2, [r7, #20]
 8012680:	429a      	cmp	r2, r3
 8012682:	d10e      	bne.n	80126a2 <dir_find+0x106>
 8012684:	693b      	ldr	r3, [r7, #16]
 8012686:	691a      	ldr	r2, [r3, #16]
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	6a1b      	ldr	r3, [r3, #32]
 801268c:	4619      	mov	r1, r3
 801268e:	4610      	mov	r0, r2
 8012690:	f7ff fdfe 	bl	8012290 <cmp_lfn>
 8012694:	4603      	mov	r3, r0
 8012696:	2b00      	cmp	r3, #0
 8012698:	d003      	beq.n	80126a2 <dir_find+0x106>
 801269a:	7d7b      	ldrb	r3, [r7, #21]
 801269c:	3b01      	subs	r3, #1
 801269e:	b2db      	uxtb	r3, r3
 80126a0:	e000      	b.n	80126a4 <dir_find+0x108>
 80126a2:	23ff      	movs	r3, #255	; 0xff
 80126a4:	757b      	strb	r3, [r7, #21]
 80126a6:	e024      	b.n	80126f2 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80126a8:	7d7b      	ldrb	r3, [r7, #21]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d109      	bne.n	80126c2 <dir_find+0x126>
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	6a1b      	ldr	r3, [r3, #32]
 80126b2:	4618      	mov	r0, r3
 80126b4:	f7ff ff52 	bl	801255c <sum_sfn>
 80126b8:	4603      	mov	r3, r0
 80126ba:	461a      	mov	r2, r3
 80126bc:	7d3b      	ldrb	r3, [r7, #20]
 80126be:	4293      	cmp	r3, r2
 80126c0:	d024      	beq.n	801270c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80126c8:	f003 0301 	and.w	r3, r3, #1
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d10a      	bne.n	80126e6 <dir_find+0x14a>
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	6a18      	ldr	r0, [r3, #32]
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	3324      	adds	r3, #36	; 0x24
 80126d8:	220b      	movs	r2, #11
 80126da:	4619      	mov	r1, r3
 80126dc:	f7fe fe28 	bl	8011330 <mem_cmp>
 80126e0:	4603      	mov	r3, r0
 80126e2:	2b00      	cmp	r3, #0
 80126e4:	d014      	beq.n	8012710 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80126e6:	23ff      	movs	r3, #255	; 0xff
 80126e8:	757b      	strb	r3, [r7, #21]
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	f04f 32ff 	mov.w	r2, #4294967295
 80126f0:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80126f2:	2100      	movs	r1, #0
 80126f4:	6878      	ldr	r0, [r7, #4]
 80126f6:	f7ff fc6e 	bl	8011fd6 <dir_next>
 80126fa:	4603      	mov	r3, r0
 80126fc:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80126fe:	7dfb      	ldrb	r3, [r7, #23]
 8012700:	2b00      	cmp	r3, #0
 8012702:	f43f af65 	beq.w	80125d0 <dir_find+0x34>
 8012706:	e004      	b.n	8012712 <dir_find+0x176>
		if (res != FR_OK) break;
 8012708:	bf00      	nop
 801270a:	e002      	b.n	8012712 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801270c:	bf00      	nop
 801270e:	e000      	b.n	8012712 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8012710:	bf00      	nop

	return res;
 8012712:	7dfb      	ldrb	r3, [r7, #23]
}
 8012714:	4618      	mov	r0, r3
 8012716:	3718      	adds	r7, #24
 8012718:	46bd      	mov	sp, r7
 801271a:	bd80      	pop	{r7, pc}

0801271c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801271c:	b580      	push	{r7, lr}
 801271e:	b08c      	sub	sp, #48	; 0x30
 8012720:	af00      	add	r7, sp, #0
 8012722:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012730:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8012734:	2b00      	cmp	r3, #0
 8012736:	d001      	beq.n	801273c <dir_register+0x20>
 8012738:	2306      	movs	r3, #6
 801273a:	e0e0      	b.n	80128fe <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 801273c:	2300      	movs	r3, #0
 801273e:	627b      	str	r3, [r7, #36]	; 0x24
 8012740:	e002      	b.n	8012748 <dir_register+0x2c>
 8012742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012744:	3301      	adds	r3, #1
 8012746:	627b      	str	r3, [r7, #36]	; 0x24
 8012748:	69fb      	ldr	r3, [r7, #28]
 801274a:	691a      	ldr	r2, [r3, #16]
 801274c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801274e:	005b      	lsls	r3, r3, #1
 8012750:	4413      	add	r3, r2
 8012752:	881b      	ldrh	r3, [r3, #0]
 8012754:	2b00      	cmp	r3, #0
 8012756:	d1f4      	bne.n	8012742 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	f103 0124 	add.w	r1, r3, #36	; 0x24
 801275e:	f107 030c 	add.w	r3, r7, #12
 8012762:	220c      	movs	r2, #12
 8012764:	4618      	mov	r0, r3
 8012766:	f7fe fda9 	bl	80112bc <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 801276a:	7dfb      	ldrb	r3, [r7, #23]
 801276c:	f003 0301 	and.w	r3, r3, #1
 8012770:	2b00      	cmp	r3, #0
 8012772:	d032      	beq.n	80127da <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	2240      	movs	r2, #64	; 0x40
 8012778:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 801277c:	2301      	movs	r3, #1
 801277e:	62bb      	str	r3, [r7, #40]	; 0x28
 8012780:	e016      	b.n	80127b0 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8012788:	69fb      	ldr	r3, [r7, #28]
 801278a:	691a      	ldr	r2, [r3, #16]
 801278c:	f107 010c 	add.w	r1, r7, #12
 8012790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012792:	f7ff fe55 	bl	8012440 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8012796:	6878      	ldr	r0, [r7, #4]
 8012798:	f7ff ff00 	bl	801259c <dir_find>
 801279c:	4603      	mov	r3, r0
 801279e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80127a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	d106      	bne.n	80127b8 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80127aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127ac:	3301      	adds	r3, #1
 80127ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80127b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127b2:	2b63      	cmp	r3, #99	; 0x63
 80127b4:	d9e5      	bls.n	8012782 <dir_register+0x66>
 80127b6:	e000      	b.n	80127ba <dir_register+0x9e>
			if (res != FR_OK) break;
 80127b8:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80127ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127bc:	2b64      	cmp	r3, #100	; 0x64
 80127be:	d101      	bne.n	80127c4 <dir_register+0xa8>
 80127c0:	2307      	movs	r3, #7
 80127c2:	e09c      	b.n	80128fe <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80127c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80127c8:	2b04      	cmp	r3, #4
 80127ca:	d002      	beq.n	80127d2 <dir_register+0xb6>
 80127cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80127d0:	e095      	b.n	80128fe <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80127d2:	7dfa      	ldrb	r2, [r7, #23]
 80127d4:	687b      	ldr	r3, [r7, #4]
 80127d6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80127da:	7dfb      	ldrb	r3, [r7, #23]
 80127dc:	f003 0302 	and.w	r3, r3, #2
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d007      	beq.n	80127f4 <dir_register+0xd8>
 80127e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127e6:	330c      	adds	r3, #12
 80127e8:	4a47      	ldr	r2, [pc, #284]	; (8012908 <dir_register+0x1ec>)
 80127ea:	fba2 2303 	umull	r2, r3, r2, r3
 80127ee:	089b      	lsrs	r3, r3, #2
 80127f0:	3301      	adds	r3, #1
 80127f2:	e000      	b.n	80127f6 <dir_register+0xda>
 80127f4:	2301      	movs	r3, #1
 80127f6:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80127f8:	6a39      	ldr	r1, [r7, #32]
 80127fa:	6878      	ldr	r0, [r7, #4]
 80127fc:	f7ff fcc1 	bl	8012182 <dir_alloc>
 8012800:	4603      	mov	r3, r0
 8012802:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8012806:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801280a:	2b00      	cmp	r3, #0
 801280c:	d148      	bne.n	80128a0 <dir_register+0x184>
 801280e:	6a3b      	ldr	r3, [r7, #32]
 8012810:	3b01      	subs	r3, #1
 8012812:	623b      	str	r3, [r7, #32]
 8012814:	6a3b      	ldr	r3, [r7, #32]
 8012816:	2b00      	cmp	r3, #0
 8012818:	d042      	beq.n	80128a0 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	695a      	ldr	r2, [r3, #20]
 801281e:	6a3b      	ldr	r3, [r7, #32]
 8012820:	015b      	lsls	r3, r3, #5
 8012822:	1ad3      	subs	r3, r2, r3
 8012824:	4619      	mov	r1, r3
 8012826:	6878      	ldr	r0, [r7, #4]
 8012828:	f7ff fb4c 	bl	8011ec4 <dir_sdi>
 801282c:	4603      	mov	r3, r0
 801282e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8012832:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012836:	2b00      	cmp	r3, #0
 8012838:	d132      	bne.n	80128a0 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	3324      	adds	r3, #36	; 0x24
 801283e:	4618      	mov	r0, r3
 8012840:	f7ff fe8c 	bl	801255c <sum_sfn>
 8012844:	4603      	mov	r3, r0
 8012846:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	69db      	ldr	r3, [r3, #28]
 801284c:	4619      	mov	r1, r3
 801284e:	69f8      	ldr	r0, [r7, #28]
 8012850:	f7fe ff58 	bl	8011704 <move_window>
 8012854:	4603      	mov	r3, r0
 8012856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 801285a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801285e:	2b00      	cmp	r3, #0
 8012860:	d11d      	bne.n	801289e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8012862:	69fb      	ldr	r3, [r7, #28]
 8012864:	6918      	ldr	r0, [r3, #16]
 8012866:	687b      	ldr	r3, [r7, #4]
 8012868:	6a19      	ldr	r1, [r3, #32]
 801286a:	6a3b      	ldr	r3, [r7, #32]
 801286c:	b2da      	uxtb	r2, r3
 801286e:	7efb      	ldrb	r3, [r7, #27]
 8012870:	f7ff fd7e 	bl	8012370 <put_lfn>
				fs->wflag = 1;
 8012874:	69fb      	ldr	r3, [r7, #28]
 8012876:	2201      	movs	r2, #1
 8012878:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 801287a:	2100      	movs	r1, #0
 801287c:	6878      	ldr	r0, [r7, #4]
 801287e:	f7ff fbaa 	bl	8011fd6 <dir_next>
 8012882:	4603      	mov	r3, r0
 8012884:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8012888:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801288c:	2b00      	cmp	r3, #0
 801288e:	d107      	bne.n	80128a0 <dir_register+0x184>
 8012890:	6a3b      	ldr	r3, [r7, #32]
 8012892:	3b01      	subs	r3, #1
 8012894:	623b      	str	r3, [r7, #32]
 8012896:	6a3b      	ldr	r3, [r7, #32]
 8012898:	2b00      	cmp	r3, #0
 801289a:	d1d5      	bne.n	8012848 <dir_register+0x12c>
 801289c:	e000      	b.n	80128a0 <dir_register+0x184>
				if (res != FR_OK) break;
 801289e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80128a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d128      	bne.n	80128fa <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	69db      	ldr	r3, [r3, #28]
 80128ac:	4619      	mov	r1, r3
 80128ae:	69f8      	ldr	r0, [r7, #28]
 80128b0:	f7fe ff28 	bl	8011704 <move_window>
 80128b4:	4603      	mov	r3, r0
 80128b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80128ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d11b      	bne.n	80128fa <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	6a1b      	ldr	r3, [r3, #32]
 80128c6:	2220      	movs	r2, #32
 80128c8:	2100      	movs	r1, #0
 80128ca:	4618      	mov	r0, r3
 80128cc:	f7fe fd16 	bl	80112fc <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	6a18      	ldr	r0, [r3, #32]
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	3324      	adds	r3, #36	; 0x24
 80128d8:	220b      	movs	r2, #11
 80128da:	4619      	mov	r1, r3
 80128dc:	f7fe fcee 	bl	80112bc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	6a1b      	ldr	r3, [r3, #32]
 80128ea:	330c      	adds	r3, #12
 80128ec:	f002 0218 	and.w	r2, r2, #24
 80128f0:	b2d2      	uxtb	r2, r2
 80128f2:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80128f4:	69fb      	ldr	r3, [r7, #28]
 80128f6:	2201      	movs	r2, #1
 80128f8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80128fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80128fe:	4618      	mov	r0, r3
 8012900:	3730      	adds	r7, #48	; 0x30
 8012902:	46bd      	mov	sp, r7
 8012904:	bd80      	pop	{r7, pc}
 8012906:	bf00      	nop
 8012908:	4ec4ec4f 	.word	0x4ec4ec4f

0801290c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 801290c:	b580      	push	{r7, lr}
 801290e:	b08a      	sub	sp, #40	; 0x28
 8012910:	af00      	add	r7, sp, #0
 8012912:	6078      	str	r0, [r7, #4]
 8012914:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8012916:	683b      	ldr	r3, [r7, #0]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	613b      	str	r3, [r7, #16]
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	681b      	ldr	r3, [r3, #0]
 8012920:	691b      	ldr	r3, [r3, #16]
 8012922:	60fb      	str	r3, [r7, #12]
 8012924:	2300      	movs	r3, #0
 8012926:	617b      	str	r3, [r7, #20]
 8012928:	697b      	ldr	r3, [r7, #20]
 801292a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 801292c:	69bb      	ldr	r3, [r7, #24]
 801292e:	1c5a      	adds	r2, r3, #1
 8012930:	61ba      	str	r2, [r7, #24]
 8012932:	693a      	ldr	r2, [r7, #16]
 8012934:	4413      	add	r3, r2
 8012936:	781b      	ldrb	r3, [r3, #0]
 8012938:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801293a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801293c:	2b1f      	cmp	r3, #31
 801293e:	d940      	bls.n	80129c2 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8012940:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012942:	2b2f      	cmp	r3, #47	; 0x2f
 8012944:	d006      	beq.n	8012954 <create_name+0x48>
 8012946:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012948:	2b5c      	cmp	r3, #92	; 0x5c
 801294a:	d110      	bne.n	801296e <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801294c:	e002      	b.n	8012954 <create_name+0x48>
 801294e:	69bb      	ldr	r3, [r7, #24]
 8012950:	3301      	adds	r3, #1
 8012952:	61bb      	str	r3, [r7, #24]
 8012954:	693a      	ldr	r2, [r7, #16]
 8012956:	69bb      	ldr	r3, [r7, #24]
 8012958:	4413      	add	r3, r2
 801295a:	781b      	ldrb	r3, [r3, #0]
 801295c:	2b2f      	cmp	r3, #47	; 0x2f
 801295e:	d0f6      	beq.n	801294e <create_name+0x42>
 8012960:	693a      	ldr	r2, [r7, #16]
 8012962:	69bb      	ldr	r3, [r7, #24]
 8012964:	4413      	add	r3, r2
 8012966:	781b      	ldrb	r3, [r3, #0]
 8012968:	2b5c      	cmp	r3, #92	; 0x5c
 801296a:	d0f0      	beq.n	801294e <create_name+0x42>
			break;
 801296c:	e02a      	b.n	80129c4 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 801296e:	697b      	ldr	r3, [r7, #20]
 8012970:	2bfe      	cmp	r3, #254	; 0xfe
 8012972:	d901      	bls.n	8012978 <create_name+0x6c>
 8012974:	2306      	movs	r3, #6
 8012976:	e17d      	b.n	8012c74 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8012978:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801297a:	b2db      	uxtb	r3, r3
 801297c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 801297e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012980:	2101      	movs	r1, #1
 8012982:	4618      	mov	r0, r3
 8012984:	f001 fcda 	bl	801433c <ff_convert>
 8012988:	4603      	mov	r3, r0
 801298a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 801298c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801298e:	2b00      	cmp	r3, #0
 8012990:	d101      	bne.n	8012996 <create_name+0x8a>
 8012992:	2306      	movs	r3, #6
 8012994:	e16e      	b.n	8012c74 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8012996:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012998:	2b7f      	cmp	r3, #127	; 0x7f
 801299a:	d809      	bhi.n	80129b0 <create_name+0xa4>
 801299c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801299e:	4619      	mov	r1, r3
 80129a0:	488d      	ldr	r0, [pc, #564]	; (8012bd8 <create_name+0x2cc>)
 80129a2:	f7fe fceb 	bl	801137c <chk_chr>
 80129a6:	4603      	mov	r3, r0
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d001      	beq.n	80129b0 <create_name+0xa4>
 80129ac:	2306      	movs	r3, #6
 80129ae:	e161      	b.n	8012c74 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80129b0:	697b      	ldr	r3, [r7, #20]
 80129b2:	1c5a      	adds	r2, r3, #1
 80129b4:	617a      	str	r2, [r7, #20]
 80129b6:	005b      	lsls	r3, r3, #1
 80129b8:	68fa      	ldr	r2, [r7, #12]
 80129ba:	4413      	add	r3, r2
 80129bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80129be:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80129c0:	e7b4      	b.n	801292c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80129c2:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80129c4:	693a      	ldr	r2, [r7, #16]
 80129c6:	69bb      	ldr	r3, [r7, #24]
 80129c8:	441a      	add	r2, r3
 80129ca:	683b      	ldr	r3, [r7, #0]
 80129cc:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80129ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80129d0:	2b1f      	cmp	r3, #31
 80129d2:	d801      	bhi.n	80129d8 <create_name+0xcc>
 80129d4:	2304      	movs	r3, #4
 80129d6:	e000      	b.n	80129da <create_name+0xce>
 80129d8:	2300      	movs	r3, #0
 80129da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80129de:	e011      	b.n	8012a04 <create_name+0xf8>
		w = lfn[di - 1];
 80129e0:	697b      	ldr	r3, [r7, #20]
 80129e2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80129e6:	3b01      	subs	r3, #1
 80129e8:	005b      	lsls	r3, r3, #1
 80129ea:	68fa      	ldr	r2, [r7, #12]
 80129ec:	4413      	add	r3, r2
 80129ee:	881b      	ldrh	r3, [r3, #0]
 80129f0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80129f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80129f4:	2b20      	cmp	r3, #32
 80129f6:	d002      	beq.n	80129fe <create_name+0xf2>
 80129f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80129fa:	2b2e      	cmp	r3, #46	; 0x2e
 80129fc:	d106      	bne.n	8012a0c <create_name+0x100>
		di--;
 80129fe:	697b      	ldr	r3, [r7, #20]
 8012a00:	3b01      	subs	r3, #1
 8012a02:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8012a04:	697b      	ldr	r3, [r7, #20]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d1ea      	bne.n	80129e0 <create_name+0xd4>
 8012a0a:	e000      	b.n	8012a0e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8012a0c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8012a0e:	697b      	ldr	r3, [r7, #20]
 8012a10:	005b      	lsls	r3, r3, #1
 8012a12:	68fa      	ldr	r2, [r7, #12]
 8012a14:	4413      	add	r3, r2
 8012a16:	2200      	movs	r2, #0
 8012a18:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8012a1a:	697b      	ldr	r3, [r7, #20]
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d101      	bne.n	8012a24 <create_name+0x118>
 8012a20:	2306      	movs	r3, #6
 8012a22:	e127      	b.n	8012c74 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	3324      	adds	r3, #36	; 0x24
 8012a28:	220b      	movs	r2, #11
 8012a2a:	2120      	movs	r1, #32
 8012a2c:	4618      	mov	r0, r3
 8012a2e:	f7fe fc65 	bl	80112fc <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8012a32:	2300      	movs	r3, #0
 8012a34:	61bb      	str	r3, [r7, #24]
 8012a36:	e002      	b.n	8012a3e <create_name+0x132>
 8012a38:	69bb      	ldr	r3, [r7, #24]
 8012a3a:	3301      	adds	r3, #1
 8012a3c:	61bb      	str	r3, [r7, #24]
 8012a3e:	69bb      	ldr	r3, [r7, #24]
 8012a40:	005b      	lsls	r3, r3, #1
 8012a42:	68fa      	ldr	r2, [r7, #12]
 8012a44:	4413      	add	r3, r2
 8012a46:	881b      	ldrh	r3, [r3, #0]
 8012a48:	2b20      	cmp	r3, #32
 8012a4a:	d0f5      	beq.n	8012a38 <create_name+0x12c>
 8012a4c:	69bb      	ldr	r3, [r7, #24]
 8012a4e:	005b      	lsls	r3, r3, #1
 8012a50:	68fa      	ldr	r2, [r7, #12]
 8012a52:	4413      	add	r3, r2
 8012a54:	881b      	ldrh	r3, [r3, #0]
 8012a56:	2b2e      	cmp	r3, #46	; 0x2e
 8012a58:	d0ee      	beq.n	8012a38 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8012a5a:	69bb      	ldr	r3, [r7, #24]
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d009      	beq.n	8012a74 <create_name+0x168>
 8012a60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012a64:	f043 0303 	orr.w	r3, r3, #3
 8012a68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8012a6c:	e002      	b.n	8012a74 <create_name+0x168>
 8012a6e:	697b      	ldr	r3, [r7, #20]
 8012a70:	3b01      	subs	r3, #1
 8012a72:	617b      	str	r3, [r7, #20]
 8012a74:	697b      	ldr	r3, [r7, #20]
 8012a76:	2b00      	cmp	r3, #0
 8012a78:	d009      	beq.n	8012a8e <create_name+0x182>
 8012a7a:	697b      	ldr	r3, [r7, #20]
 8012a7c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8012a80:	3b01      	subs	r3, #1
 8012a82:	005b      	lsls	r3, r3, #1
 8012a84:	68fa      	ldr	r2, [r7, #12]
 8012a86:	4413      	add	r3, r2
 8012a88:	881b      	ldrh	r3, [r3, #0]
 8012a8a:	2b2e      	cmp	r3, #46	; 0x2e
 8012a8c:	d1ef      	bne.n	8012a6e <create_name+0x162>

	i = b = 0; ni = 8;
 8012a8e:	2300      	movs	r3, #0
 8012a90:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8012a94:	2300      	movs	r3, #0
 8012a96:	623b      	str	r3, [r7, #32]
 8012a98:	2308      	movs	r3, #8
 8012a9a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8012a9c:	69bb      	ldr	r3, [r7, #24]
 8012a9e:	1c5a      	adds	r2, r3, #1
 8012aa0:	61ba      	str	r2, [r7, #24]
 8012aa2:	005b      	lsls	r3, r3, #1
 8012aa4:	68fa      	ldr	r2, [r7, #12]
 8012aa6:	4413      	add	r3, r2
 8012aa8:	881b      	ldrh	r3, [r3, #0]
 8012aaa:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8012aac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	f000 8090 	beq.w	8012bd4 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8012ab4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012ab6:	2b20      	cmp	r3, #32
 8012ab8:	d006      	beq.n	8012ac8 <create_name+0x1bc>
 8012aba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012abc:	2b2e      	cmp	r3, #46	; 0x2e
 8012abe:	d10a      	bne.n	8012ad6 <create_name+0x1ca>
 8012ac0:	69ba      	ldr	r2, [r7, #24]
 8012ac2:	697b      	ldr	r3, [r7, #20]
 8012ac4:	429a      	cmp	r2, r3
 8012ac6:	d006      	beq.n	8012ad6 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8012ac8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012acc:	f043 0303 	orr.w	r3, r3, #3
 8012ad0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012ad4:	e07d      	b.n	8012bd2 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8012ad6:	6a3a      	ldr	r2, [r7, #32]
 8012ad8:	69fb      	ldr	r3, [r7, #28]
 8012ada:	429a      	cmp	r2, r3
 8012adc:	d203      	bcs.n	8012ae6 <create_name+0x1da>
 8012ade:	69ba      	ldr	r2, [r7, #24]
 8012ae0:	697b      	ldr	r3, [r7, #20]
 8012ae2:	429a      	cmp	r2, r3
 8012ae4:	d123      	bne.n	8012b2e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8012ae6:	69fb      	ldr	r3, [r7, #28]
 8012ae8:	2b0b      	cmp	r3, #11
 8012aea:	d106      	bne.n	8012afa <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8012aec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012af0:	f043 0303 	orr.w	r3, r3, #3
 8012af4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012af8:	e075      	b.n	8012be6 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8012afa:	69ba      	ldr	r2, [r7, #24]
 8012afc:	697b      	ldr	r3, [r7, #20]
 8012afe:	429a      	cmp	r2, r3
 8012b00:	d005      	beq.n	8012b0e <create_name+0x202>
 8012b02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b06:	f043 0303 	orr.w	r3, r3, #3
 8012b0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8012b0e:	69ba      	ldr	r2, [r7, #24]
 8012b10:	697b      	ldr	r3, [r7, #20]
 8012b12:	429a      	cmp	r2, r3
 8012b14:	d866      	bhi.n	8012be4 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8012b16:	697b      	ldr	r3, [r7, #20]
 8012b18:	61bb      	str	r3, [r7, #24]
 8012b1a:	2308      	movs	r3, #8
 8012b1c:	623b      	str	r3, [r7, #32]
 8012b1e:	230b      	movs	r3, #11
 8012b20:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8012b22:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012b26:	009b      	lsls	r3, r3, #2
 8012b28:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8012b2c:	e051      	b.n	8012bd2 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8012b2e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b30:	2b7f      	cmp	r3, #127	; 0x7f
 8012b32:	d914      	bls.n	8012b5e <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8012b34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b36:	2100      	movs	r1, #0
 8012b38:	4618      	mov	r0, r3
 8012b3a:	f001 fbff 	bl	801433c <ff_convert>
 8012b3e:	4603      	mov	r3, r0
 8012b40:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8012b42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d004      	beq.n	8012b52 <create_name+0x246>
 8012b48:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b4a:	3b80      	subs	r3, #128	; 0x80
 8012b4c:	4a23      	ldr	r2, [pc, #140]	; (8012bdc <create_name+0x2d0>)
 8012b4e:	5cd3      	ldrb	r3, [r2, r3]
 8012b50:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8012b52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b56:	f043 0302 	orr.w	r3, r3, #2
 8012b5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8012b5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d007      	beq.n	8012b74 <create_name+0x268>
 8012b64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b66:	4619      	mov	r1, r3
 8012b68:	481d      	ldr	r0, [pc, #116]	; (8012be0 <create_name+0x2d4>)
 8012b6a:	f7fe fc07 	bl	801137c <chk_chr>
 8012b6e:	4603      	mov	r3, r0
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d008      	beq.n	8012b86 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8012b74:	235f      	movs	r3, #95	; 0x5f
 8012b76:	84bb      	strh	r3, [r7, #36]	; 0x24
 8012b78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b7c:	f043 0303 	orr.w	r3, r3, #3
 8012b80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012b84:	e01b      	b.n	8012bbe <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8012b86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b88:	2b40      	cmp	r3, #64	; 0x40
 8012b8a:	d909      	bls.n	8012ba0 <create_name+0x294>
 8012b8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012b8e:	2b5a      	cmp	r3, #90	; 0x5a
 8012b90:	d806      	bhi.n	8012ba0 <create_name+0x294>
					b |= 2;
 8012b92:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012b96:	f043 0302 	orr.w	r3, r3, #2
 8012b9a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8012b9e:	e00e      	b.n	8012bbe <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8012ba0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012ba2:	2b60      	cmp	r3, #96	; 0x60
 8012ba4:	d90b      	bls.n	8012bbe <create_name+0x2b2>
 8012ba6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012ba8:	2b7a      	cmp	r3, #122	; 0x7a
 8012baa:	d808      	bhi.n	8012bbe <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8012bac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012bb0:	f043 0301 	orr.w	r3, r3, #1
 8012bb4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8012bb8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012bba:	3b20      	subs	r3, #32
 8012bbc:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8012bbe:	6a3b      	ldr	r3, [r7, #32]
 8012bc0:	1c5a      	adds	r2, r3, #1
 8012bc2:	623a      	str	r2, [r7, #32]
 8012bc4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8012bc6:	b2d1      	uxtb	r1, r2
 8012bc8:	687a      	ldr	r2, [r7, #4]
 8012bca:	4413      	add	r3, r2
 8012bcc:	460a      	mov	r2, r1
 8012bce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8012bd2:	e763      	b.n	8012a9c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8012bd4:	bf00      	nop
 8012bd6:	e006      	b.n	8012be6 <create_name+0x2da>
 8012bd8:	080275ec 	.word	0x080275ec
 8012bdc:	08027bdc 	.word	0x08027bdc
 8012be0:	080275f8 	.word	0x080275f8
			if (si > di) break;			/* No extension */
 8012be4:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8012bec:	2be5      	cmp	r3, #229	; 0xe5
 8012bee:	d103      	bne.n	8012bf8 <create_name+0x2ec>
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	2205      	movs	r2, #5
 8012bf4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8012bf8:	69fb      	ldr	r3, [r7, #28]
 8012bfa:	2b08      	cmp	r3, #8
 8012bfc:	d104      	bne.n	8012c08 <create_name+0x2fc>
 8012bfe:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012c02:	009b      	lsls	r3, r3, #2
 8012c04:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8012c08:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012c0c:	f003 030c 	and.w	r3, r3, #12
 8012c10:	2b0c      	cmp	r3, #12
 8012c12:	d005      	beq.n	8012c20 <create_name+0x314>
 8012c14:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012c18:	f003 0303 	and.w	r3, r3, #3
 8012c1c:	2b03      	cmp	r3, #3
 8012c1e:	d105      	bne.n	8012c2c <create_name+0x320>
 8012c20:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c24:	f043 0302 	orr.w	r3, r3, #2
 8012c28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8012c2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c30:	f003 0302 	and.w	r3, r3, #2
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d117      	bne.n	8012c68 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8012c38:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012c3c:	f003 0303 	and.w	r3, r3, #3
 8012c40:	2b01      	cmp	r3, #1
 8012c42:	d105      	bne.n	8012c50 <create_name+0x344>
 8012c44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c48:	f043 0310 	orr.w	r3, r3, #16
 8012c4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8012c50:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012c54:	f003 030c 	and.w	r3, r3, #12
 8012c58:	2b04      	cmp	r3, #4
 8012c5a:	d105      	bne.n	8012c68 <create_name+0x35c>
 8012c5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012c60:	f043 0308 	orr.w	r3, r3, #8
 8012c64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8012c6e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8012c72:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8012c74:	4618      	mov	r0, r3
 8012c76:	3728      	adds	r7, #40	; 0x28
 8012c78:	46bd      	mov	sp, r7
 8012c7a:	bd80      	pop	{r7, pc}

08012c7c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8012c7c:	b580      	push	{r7, lr}
 8012c7e:	b086      	sub	sp, #24
 8012c80:	af00      	add	r7, sp, #0
 8012c82:	6078      	str	r0, [r7, #4]
 8012c84:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8012c86:	687b      	ldr	r3, [r7, #4]
 8012c88:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8012c8a:	693b      	ldr	r3, [r7, #16]
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8012c90:	e002      	b.n	8012c98 <follow_path+0x1c>
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	3301      	adds	r3, #1
 8012c96:	603b      	str	r3, [r7, #0]
 8012c98:	683b      	ldr	r3, [r7, #0]
 8012c9a:	781b      	ldrb	r3, [r3, #0]
 8012c9c:	2b2f      	cmp	r3, #47	; 0x2f
 8012c9e:	d0f8      	beq.n	8012c92 <follow_path+0x16>
 8012ca0:	683b      	ldr	r3, [r7, #0]
 8012ca2:	781b      	ldrb	r3, [r3, #0]
 8012ca4:	2b5c      	cmp	r3, #92	; 0x5c
 8012ca6:	d0f4      	beq.n	8012c92 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8012ca8:	693b      	ldr	r3, [r7, #16]
 8012caa:	2200      	movs	r2, #0
 8012cac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8012cae:	683b      	ldr	r3, [r7, #0]
 8012cb0:	781b      	ldrb	r3, [r3, #0]
 8012cb2:	2b1f      	cmp	r3, #31
 8012cb4:	d80a      	bhi.n	8012ccc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	2280      	movs	r2, #128	; 0x80
 8012cba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8012cbe:	2100      	movs	r1, #0
 8012cc0:	6878      	ldr	r0, [r7, #4]
 8012cc2:	f7ff f8ff 	bl	8011ec4 <dir_sdi>
 8012cc6:	4603      	mov	r3, r0
 8012cc8:	75fb      	strb	r3, [r7, #23]
 8012cca:	e048      	b.n	8012d5e <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012ccc:	463b      	mov	r3, r7
 8012cce:	4619      	mov	r1, r3
 8012cd0:	6878      	ldr	r0, [r7, #4]
 8012cd2:	f7ff fe1b 	bl	801290c <create_name>
 8012cd6:	4603      	mov	r3, r0
 8012cd8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8012cda:	7dfb      	ldrb	r3, [r7, #23]
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	d139      	bne.n	8012d54 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8012ce0:	6878      	ldr	r0, [r7, #4]
 8012ce2:	f7ff fc5b 	bl	801259c <dir_find>
 8012ce6:	4603      	mov	r3, r0
 8012ce8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012cf0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8012cf2:	7dfb      	ldrb	r3, [r7, #23]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d00a      	beq.n	8012d0e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8012cf8:	7dfb      	ldrb	r3, [r7, #23]
 8012cfa:	2b04      	cmp	r3, #4
 8012cfc:	d12c      	bne.n	8012d58 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8012cfe:	7afb      	ldrb	r3, [r7, #11]
 8012d00:	f003 0304 	and.w	r3, r3, #4
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	d127      	bne.n	8012d58 <follow_path+0xdc>
 8012d08:	2305      	movs	r3, #5
 8012d0a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8012d0c:	e024      	b.n	8012d58 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012d0e:	7afb      	ldrb	r3, [r7, #11]
 8012d10:	f003 0304 	and.w	r3, r3, #4
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d121      	bne.n	8012d5c <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8012d18:	693b      	ldr	r3, [r7, #16]
 8012d1a:	799b      	ldrb	r3, [r3, #6]
 8012d1c:	f003 0310 	and.w	r3, r3, #16
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d102      	bne.n	8012d2a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8012d24:	2305      	movs	r3, #5
 8012d26:	75fb      	strb	r3, [r7, #23]
 8012d28:	e019      	b.n	8012d5e <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8012d2a:	68fb      	ldr	r3, [r7, #12]
 8012d2c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8012d30:	687b      	ldr	r3, [r7, #4]
 8012d32:	695b      	ldr	r3, [r3, #20]
 8012d34:	68fa      	ldr	r2, [r7, #12]
 8012d36:	8992      	ldrh	r2, [r2, #12]
 8012d38:	fbb3 f0f2 	udiv	r0, r3, r2
 8012d3c:	fb00 f202 	mul.w	r2, r0, r2
 8012d40:	1a9b      	subs	r3, r3, r2
 8012d42:	440b      	add	r3, r1
 8012d44:	4619      	mov	r1, r3
 8012d46:	68f8      	ldr	r0, [r7, #12]
 8012d48:	f7ff fa62 	bl	8012210 <ld_clust>
 8012d4c:	4602      	mov	r2, r0
 8012d4e:	693b      	ldr	r3, [r7, #16]
 8012d50:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8012d52:	e7bb      	b.n	8012ccc <follow_path+0x50>
			if (res != FR_OK) break;
 8012d54:	bf00      	nop
 8012d56:	e002      	b.n	8012d5e <follow_path+0xe2>
				break;
 8012d58:	bf00      	nop
 8012d5a:	e000      	b.n	8012d5e <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8012d5c:	bf00      	nop
			}
		}
	}

	return res;
 8012d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d60:	4618      	mov	r0, r3
 8012d62:	3718      	adds	r7, #24
 8012d64:	46bd      	mov	sp, r7
 8012d66:	bd80      	pop	{r7, pc}

08012d68 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8012d68:	b480      	push	{r7}
 8012d6a:	b087      	sub	sp, #28
 8012d6c:	af00      	add	r7, sp, #0
 8012d6e:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8012d70:	f04f 33ff 	mov.w	r3, #4294967295
 8012d74:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d031      	beq.n	8012de2 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	681b      	ldr	r3, [r3, #0]
 8012d82:	617b      	str	r3, [r7, #20]
 8012d84:	e002      	b.n	8012d8c <get_ldnumber+0x24>
 8012d86:	697b      	ldr	r3, [r7, #20]
 8012d88:	3301      	adds	r3, #1
 8012d8a:	617b      	str	r3, [r7, #20]
 8012d8c:	697b      	ldr	r3, [r7, #20]
 8012d8e:	781b      	ldrb	r3, [r3, #0]
 8012d90:	2b1f      	cmp	r3, #31
 8012d92:	d903      	bls.n	8012d9c <get_ldnumber+0x34>
 8012d94:	697b      	ldr	r3, [r7, #20]
 8012d96:	781b      	ldrb	r3, [r3, #0]
 8012d98:	2b3a      	cmp	r3, #58	; 0x3a
 8012d9a:	d1f4      	bne.n	8012d86 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8012d9c:	697b      	ldr	r3, [r7, #20]
 8012d9e:	781b      	ldrb	r3, [r3, #0]
 8012da0:	2b3a      	cmp	r3, #58	; 0x3a
 8012da2:	d11c      	bne.n	8012dde <get_ldnumber+0x76>
			tp = *path;
 8012da4:	687b      	ldr	r3, [r7, #4]
 8012da6:	681b      	ldr	r3, [r3, #0]
 8012da8:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	1c5a      	adds	r2, r3, #1
 8012dae:	60fa      	str	r2, [r7, #12]
 8012db0:	781b      	ldrb	r3, [r3, #0]
 8012db2:	3b30      	subs	r3, #48	; 0x30
 8012db4:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8012db6:	68bb      	ldr	r3, [r7, #8]
 8012db8:	2b09      	cmp	r3, #9
 8012dba:	d80e      	bhi.n	8012dda <get_ldnumber+0x72>
 8012dbc:	68fa      	ldr	r2, [r7, #12]
 8012dbe:	697b      	ldr	r3, [r7, #20]
 8012dc0:	429a      	cmp	r2, r3
 8012dc2:	d10a      	bne.n	8012dda <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8012dc4:	68bb      	ldr	r3, [r7, #8]
 8012dc6:	2b00      	cmp	r3, #0
 8012dc8:	d107      	bne.n	8012dda <get_ldnumber+0x72>
					vol = (int)i;
 8012dca:	68bb      	ldr	r3, [r7, #8]
 8012dcc:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8012dce:	697b      	ldr	r3, [r7, #20]
 8012dd0:	3301      	adds	r3, #1
 8012dd2:	617b      	str	r3, [r7, #20]
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	697a      	ldr	r2, [r7, #20]
 8012dd8:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8012dda:	693b      	ldr	r3, [r7, #16]
 8012ddc:	e002      	b.n	8012de4 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8012dde:	2300      	movs	r3, #0
 8012de0:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8012de2:	693b      	ldr	r3, [r7, #16]
}
 8012de4:	4618      	mov	r0, r3
 8012de6:	371c      	adds	r7, #28
 8012de8:	46bd      	mov	sp, r7
 8012dea:	bc80      	pop	{r7}
 8012dec:	4770      	bx	lr
	...

08012df0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8012df0:	b580      	push	{r7, lr}
 8012df2:	b082      	sub	sp, #8
 8012df4:	af00      	add	r7, sp, #0
 8012df6:	6078      	str	r0, [r7, #4]
 8012df8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	2200      	movs	r2, #0
 8012dfe:	70da      	strb	r2, [r3, #3]
 8012e00:	687b      	ldr	r3, [r7, #4]
 8012e02:	f04f 32ff 	mov.w	r2, #4294967295
 8012e06:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8012e08:	6839      	ldr	r1, [r7, #0]
 8012e0a:	6878      	ldr	r0, [r7, #4]
 8012e0c:	f7fe fc7a 	bl	8011704 <move_window>
 8012e10:	4603      	mov	r3, r0
 8012e12:	2b00      	cmp	r3, #0
 8012e14:	d001      	beq.n	8012e1a <check_fs+0x2a>
 8012e16:	2304      	movs	r3, #4
 8012e18:	e038      	b.n	8012e8c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8012e1a:	687b      	ldr	r3, [r7, #4]
 8012e1c:	3338      	adds	r3, #56	; 0x38
 8012e1e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012e22:	4618      	mov	r0, r3
 8012e24:	f7fe f9cc 	bl	80111c0 <ld_word>
 8012e28:	4603      	mov	r3, r0
 8012e2a:	461a      	mov	r2, r3
 8012e2c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012e30:	429a      	cmp	r2, r3
 8012e32:	d001      	beq.n	8012e38 <check_fs+0x48>
 8012e34:	2303      	movs	r3, #3
 8012e36:	e029      	b.n	8012e8c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012e3e:	2be9      	cmp	r3, #233	; 0xe9
 8012e40:	d009      	beq.n	8012e56 <check_fs+0x66>
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8012e48:	2beb      	cmp	r3, #235	; 0xeb
 8012e4a:	d11e      	bne.n	8012e8a <check_fs+0x9a>
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8012e52:	2b90      	cmp	r3, #144	; 0x90
 8012e54:	d119      	bne.n	8012e8a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	3338      	adds	r3, #56	; 0x38
 8012e5a:	3336      	adds	r3, #54	; 0x36
 8012e5c:	4618      	mov	r0, r3
 8012e5e:	f7fe f9c6 	bl	80111ee <ld_dword>
 8012e62:	4603      	mov	r3, r0
 8012e64:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8012e68:	4a0a      	ldr	r2, [pc, #40]	; (8012e94 <check_fs+0xa4>)
 8012e6a:	4293      	cmp	r3, r2
 8012e6c:	d101      	bne.n	8012e72 <check_fs+0x82>
 8012e6e:	2300      	movs	r3, #0
 8012e70:	e00c      	b.n	8012e8c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	3338      	adds	r3, #56	; 0x38
 8012e76:	3352      	adds	r3, #82	; 0x52
 8012e78:	4618      	mov	r0, r3
 8012e7a:	f7fe f9b8 	bl	80111ee <ld_dword>
 8012e7e:	4603      	mov	r3, r0
 8012e80:	4a05      	ldr	r2, [pc, #20]	; (8012e98 <check_fs+0xa8>)
 8012e82:	4293      	cmp	r3, r2
 8012e84:	d101      	bne.n	8012e8a <check_fs+0x9a>
 8012e86:	2300      	movs	r3, #0
 8012e88:	e000      	b.n	8012e8c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8012e8a:	2302      	movs	r3, #2
}
 8012e8c:	4618      	mov	r0, r3
 8012e8e:	3708      	adds	r7, #8
 8012e90:	46bd      	mov	sp, r7
 8012e92:	bd80      	pop	{r7, pc}
 8012e94:	00544146 	.word	0x00544146
 8012e98:	33544146 	.word	0x33544146

08012e9c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8012e9c:	b580      	push	{r7, lr}
 8012e9e:	b096      	sub	sp, #88	; 0x58
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	60f8      	str	r0, [r7, #12]
 8012ea4:	60b9      	str	r1, [r7, #8]
 8012ea6:	4613      	mov	r3, r2
 8012ea8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8012eaa:	68bb      	ldr	r3, [r7, #8]
 8012eac:	2200      	movs	r2, #0
 8012eae:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8012eb0:	68f8      	ldr	r0, [r7, #12]
 8012eb2:	f7ff ff59 	bl	8012d68 <get_ldnumber>
 8012eb6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8012eb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	da01      	bge.n	8012ec2 <find_volume+0x26>
 8012ebe:	230b      	movs	r3, #11
 8012ec0:	e265      	b.n	801338e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8012ec2:	4a9f      	ldr	r2, [pc, #636]	; (8013140 <find_volume+0x2a4>)
 8012ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012eca:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8012ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d101      	bne.n	8012ed6 <find_volume+0x3a>
 8012ed2:	230c      	movs	r3, #12
 8012ed4:	e25b      	b.n	801338e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8012ed6:	68bb      	ldr	r3, [r7, #8]
 8012ed8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012eda:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8012edc:	79fb      	ldrb	r3, [r7, #7]
 8012ede:	f023 0301 	bic.w	r3, r3, #1
 8012ee2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8012ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012ee6:	781b      	ldrb	r3, [r3, #0]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d01a      	beq.n	8012f22 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8012eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012eee:	785b      	ldrb	r3, [r3, #1]
 8012ef0:	4618      	mov	r0, r3
 8012ef2:	f7fe f8c7 	bl	8011084 <disk_status>
 8012ef6:	4603      	mov	r3, r0
 8012ef8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8012efc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012f00:	f003 0301 	and.w	r3, r3, #1
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d10c      	bne.n	8012f22 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8012f08:	79fb      	ldrb	r3, [r7, #7]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	d007      	beq.n	8012f1e <find_volume+0x82>
 8012f0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012f12:	f003 0304 	and.w	r3, r3, #4
 8012f16:	2b00      	cmp	r3, #0
 8012f18:	d001      	beq.n	8012f1e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8012f1a:	230a      	movs	r3, #10
 8012f1c:	e237      	b.n	801338e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8012f1e:	2300      	movs	r3, #0
 8012f20:	e235      	b.n	801338e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8012f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f24:	2200      	movs	r2, #0
 8012f26:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8012f28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012f2a:	b2da      	uxtb	r2, r3
 8012f2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f2e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8012f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f32:	785b      	ldrb	r3, [r3, #1]
 8012f34:	4618      	mov	r0, r3
 8012f36:	f7fe f8bf 	bl	80110b8 <disk_initialize>
 8012f3a:	4603      	mov	r3, r0
 8012f3c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8012f40:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012f44:	f003 0301 	and.w	r3, r3, #1
 8012f48:	2b00      	cmp	r3, #0
 8012f4a:	d001      	beq.n	8012f50 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8012f4c:	2303      	movs	r3, #3
 8012f4e:	e21e      	b.n	801338e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8012f50:	79fb      	ldrb	r3, [r7, #7]
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d007      	beq.n	8012f66 <find_volume+0xca>
 8012f56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012f5a:	f003 0304 	and.w	r3, r3, #4
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d001      	beq.n	8012f66 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8012f62:	230a      	movs	r3, #10
 8012f64:	e213      	b.n	801338e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8012f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f68:	7858      	ldrb	r0, [r3, #1]
 8012f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f6c:	330c      	adds	r3, #12
 8012f6e:	461a      	mov	r2, r3
 8012f70:	2102      	movs	r1, #2
 8012f72:	f7fe f907 	bl	8011184 <disk_ioctl>
 8012f76:	4603      	mov	r3, r0
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d001      	beq.n	8012f80 <find_volume+0xe4>
 8012f7c:	2301      	movs	r3, #1
 8012f7e:	e206      	b.n	801338e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8012f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f82:	899b      	ldrh	r3, [r3, #12]
 8012f84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8012f88:	d80d      	bhi.n	8012fa6 <find_volume+0x10a>
 8012f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f8c:	899b      	ldrh	r3, [r3, #12]
 8012f8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012f92:	d308      	bcc.n	8012fa6 <find_volume+0x10a>
 8012f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f96:	899b      	ldrh	r3, [r3, #12]
 8012f98:	461a      	mov	r2, r3
 8012f9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f9c:	899b      	ldrh	r3, [r3, #12]
 8012f9e:	3b01      	subs	r3, #1
 8012fa0:	4013      	ands	r3, r2
 8012fa2:	2b00      	cmp	r3, #0
 8012fa4:	d001      	beq.n	8012faa <find_volume+0x10e>
 8012fa6:	2301      	movs	r3, #1
 8012fa8:	e1f1      	b.n	801338e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8012faa:	2300      	movs	r3, #0
 8012fac:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8012fae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8012fb0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012fb2:	f7ff ff1d 	bl	8012df0 <check_fs>
 8012fb6:	4603      	mov	r3, r0
 8012fb8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8012fbc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8012fc0:	2b02      	cmp	r3, #2
 8012fc2:	d149      	bne.n	8013058 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8012fc4:	2300      	movs	r3, #0
 8012fc6:	643b      	str	r3, [r7, #64]	; 0x40
 8012fc8:	e01e      	b.n	8013008 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8012fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fcc:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8012fd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012fd2:	011b      	lsls	r3, r3, #4
 8012fd4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8012fd8:	4413      	add	r3, r2
 8012fda:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8012fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fde:	3304      	adds	r3, #4
 8012fe0:	781b      	ldrb	r3, [r3, #0]
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d006      	beq.n	8012ff4 <find_volume+0x158>
 8012fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fe8:	3308      	adds	r3, #8
 8012fea:	4618      	mov	r0, r3
 8012fec:	f7fe f8ff 	bl	80111ee <ld_dword>
 8012ff0:	4602      	mov	r2, r0
 8012ff2:	e000      	b.n	8012ff6 <find_volume+0x15a>
 8012ff4:	2200      	movs	r2, #0
 8012ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012ff8:	009b      	lsls	r3, r3, #2
 8012ffa:	3358      	adds	r3, #88	; 0x58
 8012ffc:	443b      	add	r3, r7
 8012ffe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8013002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013004:	3301      	adds	r3, #1
 8013006:	643b      	str	r3, [r7, #64]	; 0x40
 8013008:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801300a:	2b03      	cmp	r3, #3
 801300c:	d9dd      	bls.n	8012fca <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 801300e:	2300      	movs	r3, #0
 8013010:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8013012:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013014:	2b00      	cmp	r3, #0
 8013016:	d002      	beq.n	801301e <find_volume+0x182>
 8013018:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801301a:	3b01      	subs	r3, #1
 801301c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 801301e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013020:	009b      	lsls	r3, r3, #2
 8013022:	3358      	adds	r3, #88	; 0x58
 8013024:	443b      	add	r3, r7
 8013026:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801302a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 801302c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801302e:	2b00      	cmp	r3, #0
 8013030:	d005      	beq.n	801303e <find_volume+0x1a2>
 8013032:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8013034:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013036:	f7ff fedb 	bl	8012df0 <check_fs>
 801303a:	4603      	mov	r3, r0
 801303c:	e000      	b.n	8013040 <find_volume+0x1a4>
 801303e:	2303      	movs	r3, #3
 8013040:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8013044:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013048:	2b01      	cmp	r3, #1
 801304a:	d905      	bls.n	8013058 <find_volume+0x1bc>
 801304c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801304e:	3301      	adds	r3, #1
 8013050:	643b      	str	r3, [r7, #64]	; 0x40
 8013052:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013054:	2b03      	cmp	r3, #3
 8013056:	d9e2      	bls.n	801301e <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8013058:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801305c:	2b04      	cmp	r3, #4
 801305e:	d101      	bne.n	8013064 <find_volume+0x1c8>
 8013060:	2301      	movs	r3, #1
 8013062:	e194      	b.n	801338e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8013064:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013068:	2b01      	cmp	r3, #1
 801306a:	d901      	bls.n	8013070 <find_volume+0x1d4>
 801306c:	230d      	movs	r3, #13
 801306e:	e18e      	b.n	801338e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8013070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013072:	3338      	adds	r3, #56	; 0x38
 8013074:	330b      	adds	r3, #11
 8013076:	4618      	mov	r0, r3
 8013078:	f7fe f8a2 	bl	80111c0 <ld_word>
 801307c:	4603      	mov	r3, r0
 801307e:	461a      	mov	r2, r3
 8013080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013082:	899b      	ldrh	r3, [r3, #12]
 8013084:	429a      	cmp	r2, r3
 8013086:	d001      	beq.n	801308c <find_volume+0x1f0>
 8013088:	230d      	movs	r3, #13
 801308a:	e180      	b.n	801338e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801308c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801308e:	3338      	adds	r3, #56	; 0x38
 8013090:	3316      	adds	r3, #22
 8013092:	4618      	mov	r0, r3
 8013094:	f7fe f894 	bl	80111c0 <ld_word>
 8013098:	4603      	mov	r3, r0
 801309a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801309c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d106      	bne.n	80130b0 <find_volume+0x214>
 80130a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130a4:	3338      	adds	r3, #56	; 0x38
 80130a6:	3324      	adds	r3, #36	; 0x24
 80130a8:	4618      	mov	r0, r3
 80130aa:	f7fe f8a0 	bl	80111ee <ld_dword>
 80130ae:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80130b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80130b4:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80130b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130b8:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80130bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130be:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80130c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130c2:	789b      	ldrb	r3, [r3, #2]
 80130c4:	2b01      	cmp	r3, #1
 80130c6:	d005      	beq.n	80130d4 <find_volume+0x238>
 80130c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130ca:	789b      	ldrb	r3, [r3, #2]
 80130cc:	2b02      	cmp	r3, #2
 80130ce:	d001      	beq.n	80130d4 <find_volume+0x238>
 80130d0:	230d      	movs	r3, #13
 80130d2:	e15c      	b.n	801338e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80130d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130d6:	789b      	ldrb	r3, [r3, #2]
 80130d8:	461a      	mov	r2, r3
 80130da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80130dc:	fb02 f303 	mul.w	r3, r2, r3
 80130e0:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80130e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80130e8:	b29a      	uxth	r2, r3
 80130ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130ec:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80130ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130f0:	895b      	ldrh	r3, [r3, #10]
 80130f2:	2b00      	cmp	r3, #0
 80130f4:	d008      	beq.n	8013108 <find_volume+0x26c>
 80130f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130f8:	895b      	ldrh	r3, [r3, #10]
 80130fa:	461a      	mov	r2, r3
 80130fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80130fe:	895b      	ldrh	r3, [r3, #10]
 8013100:	3b01      	subs	r3, #1
 8013102:	4013      	ands	r3, r2
 8013104:	2b00      	cmp	r3, #0
 8013106:	d001      	beq.n	801310c <find_volume+0x270>
 8013108:	230d      	movs	r3, #13
 801310a:	e140      	b.n	801338e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801310c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801310e:	3338      	adds	r3, #56	; 0x38
 8013110:	3311      	adds	r3, #17
 8013112:	4618      	mov	r0, r3
 8013114:	f7fe f854 	bl	80111c0 <ld_word>
 8013118:	4603      	mov	r3, r0
 801311a:	461a      	mov	r2, r3
 801311c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801311e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8013120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013122:	891b      	ldrh	r3, [r3, #8]
 8013124:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013126:	8992      	ldrh	r2, [r2, #12]
 8013128:	0952      	lsrs	r2, r2, #5
 801312a:	b292      	uxth	r2, r2
 801312c:	fbb3 f1f2 	udiv	r1, r3, r2
 8013130:	fb01 f202 	mul.w	r2, r1, r2
 8013134:	1a9b      	subs	r3, r3, r2
 8013136:	b29b      	uxth	r3, r3
 8013138:	2b00      	cmp	r3, #0
 801313a:	d003      	beq.n	8013144 <find_volume+0x2a8>
 801313c:	230d      	movs	r3, #13
 801313e:	e126      	b.n	801338e <find_volume+0x4f2>
 8013140:	20002c68 	.word	0x20002c68

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8013144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013146:	3338      	adds	r3, #56	; 0x38
 8013148:	3313      	adds	r3, #19
 801314a:	4618      	mov	r0, r3
 801314c:	f7fe f838 	bl	80111c0 <ld_word>
 8013150:	4603      	mov	r3, r0
 8013152:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8013154:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013156:	2b00      	cmp	r3, #0
 8013158:	d106      	bne.n	8013168 <find_volume+0x2cc>
 801315a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801315c:	3338      	adds	r3, #56	; 0x38
 801315e:	3320      	adds	r3, #32
 8013160:	4618      	mov	r0, r3
 8013162:	f7fe f844 	bl	80111ee <ld_dword>
 8013166:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8013168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801316a:	3338      	adds	r3, #56	; 0x38
 801316c:	330e      	adds	r3, #14
 801316e:	4618      	mov	r0, r3
 8013170:	f7fe f826 	bl	80111c0 <ld_word>
 8013174:	4603      	mov	r3, r0
 8013176:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8013178:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801317a:	2b00      	cmp	r3, #0
 801317c:	d101      	bne.n	8013182 <find_volume+0x2e6>
 801317e:	230d      	movs	r3, #13
 8013180:	e105      	b.n	801338e <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8013182:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8013184:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013186:	4413      	add	r3, r2
 8013188:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801318a:	8911      	ldrh	r1, [r2, #8]
 801318c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801318e:	8992      	ldrh	r2, [r2, #12]
 8013190:	0952      	lsrs	r2, r2, #5
 8013192:	b292      	uxth	r2, r2
 8013194:	fbb1 f2f2 	udiv	r2, r1, r2
 8013198:	b292      	uxth	r2, r2
 801319a:	4413      	add	r3, r2
 801319c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801319e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80131a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131a2:	429a      	cmp	r2, r3
 80131a4:	d201      	bcs.n	80131aa <find_volume+0x30e>
 80131a6:	230d      	movs	r3, #13
 80131a8:	e0f1      	b.n	801338e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80131aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80131ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131ae:	1ad3      	subs	r3, r2, r3
 80131b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80131b2:	8952      	ldrh	r2, [r2, #10]
 80131b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80131b8:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80131ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d101      	bne.n	80131c4 <find_volume+0x328>
 80131c0:	230d      	movs	r3, #13
 80131c2:	e0e4      	b.n	801338e <find_volume+0x4f2>
		fmt = FS_FAT32;
 80131c4:	2303      	movs	r3, #3
 80131c6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80131ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131cc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80131d0:	4293      	cmp	r3, r2
 80131d2:	d802      	bhi.n	80131da <find_volume+0x33e>
 80131d4:	2302      	movs	r3, #2
 80131d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80131da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131dc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80131e0:	4293      	cmp	r3, r2
 80131e2:	d802      	bhi.n	80131ea <find_volume+0x34e>
 80131e4:	2301      	movs	r3, #1
 80131e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80131ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ec:	1c9a      	adds	r2, r3, #2
 80131ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131f0:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80131f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80131f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80131f6:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80131f8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80131fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80131fc:	441a      	add	r2, r3
 80131fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013200:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8013202:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8013204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013206:	441a      	add	r2, r3
 8013208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801320a:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 801320c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8013210:	2b03      	cmp	r3, #3
 8013212:	d11e      	bne.n	8013252 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8013214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013216:	3338      	adds	r3, #56	; 0x38
 8013218:	332a      	adds	r3, #42	; 0x2a
 801321a:	4618      	mov	r0, r3
 801321c:	f7fd ffd0 	bl	80111c0 <ld_word>
 8013220:	4603      	mov	r3, r0
 8013222:	2b00      	cmp	r3, #0
 8013224:	d001      	beq.n	801322a <find_volume+0x38e>
 8013226:	230d      	movs	r3, #13
 8013228:	e0b1      	b.n	801338e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801322a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801322c:	891b      	ldrh	r3, [r3, #8]
 801322e:	2b00      	cmp	r3, #0
 8013230:	d001      	beq.n	8013236 <find_volume+0x39a>
 8013232:	230d      	movs	r3, #13
 8013234:	e0ab      	b.n	801338e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8013236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013238:	3338      	adds	r3, #56	; 0x38
 801323a:	332c      	adds	r3, #44	; 0x2c
 801323c:	4618      	mov	r0, r3
 801323e:	f7fd ffd6 	bl	80111ee <ld_dword>
 8013242:	4602      	mov	r2, r0
 8013244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013246:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8013248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801324a:	69db      	ldr	r3, [r3, #28]
 801324c:	009b      	lsls	r3, r3, #2
 801324e:	647b      	str	r3, [r7, #68]	; 0x44
 8013250:	e01f      	b.n	8013292 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8013252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013254:	891b      	ldrh	r3, [r3, #8]
 8013256:	2b00      	cmp	r3, #0
 8013258:	d101      	bne.n	801325e <find_volume+0x3c2>
 801325a:	230d      	movs	r3, #13
 801325c:	e097      	b.n	801338e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801325e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013260:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013262:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013264:	441a      	add	r2, r3
 8013266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013268:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801326a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801326e:	2b02      	cmp	r3, #2
 8013270:	d103      	bne.n	801327a <find_volume+0x3de>
 8013272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013274:	69db      	ldr	r3, [r3, #28]
 8013276:	005b      	lsls	r3, r3, #1
 8013278:	e00a      	b.n	8013290 <find_volume+0x3f4>
 801327a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801327c:	69da      	ldr	r2, [r3, #28]
 801327e:	4613      	mov	r3, r2
 8013280:	005b      	lsls	r3, r3, #1
 8013282:	4413      	add	r3, r2
 8013284:	085a      	lsrs	r2, r3, #1
 8013286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013288:	69db      	ldr	r3, [r3, #28]
 801328a:	f003 0301 	and.w	r3, r3, #1
 801328e:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8013290:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8013292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013294:	6a1a      	ldr	r2, [r3, #32]
 8013296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013298:	899b      	ldrh	r3, [r3, #12]
 801329a:	4619      	mov	r1, r3
 801329c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801329e:	440b      	add	r3, r1
 80132a0:	3b01      	subs	r3, #1
 80132a2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80132a4:	8989      	ldrh	r1, [r1, #12]
 80132a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80132aa:	429a      	cmp	r2, r3
 80132ac:	d201      	bcs.n	80132b2 <find_volume+0x416>
 80132ae:	230d      	movs	r3, #13
 80132b0:	e06d      	b.n	801338e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80132b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132b4:	f04f 32ff 	mov.w	r2, #4294967295
 80132b8:	619a      	str	r2, [r3, #24]
 80132ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132bc:	699a      	ldr	r2, [r3, #24]
 80132be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132c0:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80132c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132c4:	2280      	movs	r2, #128	; 0x80
 80132c6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80132c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80132cc:	2b03      	cmp	r3, #3
 80132ce:	d149      	bne.n	8013364 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80132d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132d2:	3338      	adds	r3, #56	; 0x38
 80132d4:	3330      	adds	r3, #48	; 0x30
 80132d6:	4618      	mov	r0, r3
 80132d8:	f7fd ff72 	bl	80111c0 <ld_word>
 80132dc:	4603      	mov	r3, r0
 80132de:	2b01      	cmp	r3, #1
 80132e0:	d140      	bne.n	8013364 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80132e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80132e4:	3301      	adds	r3, #1
 80132e6:	4619      	mov	r1, r3
 80132e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80132ea:	f7fe fa0b 	bl	8011704 <move_window>
 80132ee:	4603      	mov	r3, r0
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d137      	bne.n	8013364 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80132f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132f6:	2200      	movs	r2, #0
 80132f8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80132fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132fc:	3338      	adds	r3, #56	; 0x38
 80132fe:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013302:	4618      	mov	r0, r3
 8013304:	f7fd ff5c 	bl	80111c0 <ld_word>
 8013308:	4603      	mov	r3, r0
 801330a:	461a      	mov	r2, r3
 801330c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8013310:	429a      	cmp	r2, r3
 8013312:	d127      	bne.n	8013364 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8013314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013316:	3338      	adds	r3, #56	; 0x38
 8013318:	4618      	mov	r0, r3
 801331a:	f7fd ff68 	bl	80111ee <ld_dword>
 801331e:	4603      	mov	r3, r0
 8013320:	4a1d      	ldr	r2, [pc, #116]	; (8013398 <find_volume+0x4fc>)
 8013322:	4293      	cmp	r3, r2
 8013324:	d11e      	bne.n	8013364 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8013326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013328:	3338      	adds	r3, #56	; 0x38
 801332a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801332e:	4618      	mov	r0, r3
 8013330:	f7fd ff5d 	bl	80111ee <ld_dword>
 8013334:	4603      	mov	r3, r0
 8013336:	4a19      	ldr	r2, [pc, #100]	; (801339c <find_volume+0x500>)
 8013338:	4293      	cmp	r3, r2
 801333a:	d113      	bne.n	8013364 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801333c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801333e:	3338      	adds	r3, #56	; 0x38
 8013340:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8013344:	4618      	mov	r0, r3
 8013346:	f7fd ff52 	bl	80111ee <ld_dword>
 801334a:	4602      	mov	r2, r0
 801334c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801334e:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8013350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013352:	3338      	adds	r3, #56	; 0x38
 8013354:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8013358:	4618      	mov	r0, r3
 801335a:	f7fd ff48 	bl	80111ee <ld_dword>
 801335e:	4602      	mov	r2, r0
 8013360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013362:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8013364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013366:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801336a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801336c:	4b0c      	ldr	r3, [pc, #48]	; (80133a0 <find_volume+0x504>)
 801336e:	881b      	ldrh	r3, [r3, #0]
 8013370:	3301      	adds	r3, #1
 8013372:	b29a      	uxth	r2, r3
 8013374:	4b0a      	ldr	r3, [pc, #40]	; (80133a0 <find_volume+0x504>)
 8013376:	801a      	strh	r2, [r3, #0]
 8013378:	4b09      	ldr	r3, [pc, #36]	; (80133a0 <find_volume+0x504>)
 801337a:	881a      	ldrh	r2, [r3, #0]
 801337c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801337e:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8013380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013382:	4a08      	ldr	r2, [pc, #32]	; (80133a4 <find_volume+0x508>)
 8013384:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8013386:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8013388:	f7fe f954 	bl	8011634 <clear_lock>
#endif
	return FR_OK;
 801338c:	2300      	movs	r3, #0
}
 801338e:	4618      	mov	r0, r3
 8013390:	3758      	adds	r7, #88	; 0x58
 8013392:	46bd      	mov	sp, r7
 8013394:	bd80      	pop	{r7, pc}
 8013396:	bf00      	nop
 8013398:	41615252 	.word	0x41615252
 801339c:	61417272 	.word	0x61417272
 80133a0:	20002c6c 	.word	0x20002c6c
 80133a4:	20002c90 	.word	0x20002c90

080133a8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80133a8:	b580      	push	{r7, lr}
 80133aa:	b084      	sub	sp, #16
 80133ac:	af00      	add	r7, sp, #0
 80133ae:	6078      	str	r0, [r7, #4]
 80133b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80133b2:	2309      	movs	r3, #9
 80133b4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	2b00      	cmp	r3, #0
 80133ba:	d01c      	beq.n	80133f6 <validate+0x4e>
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	681b      	ldr	r3, [r3, #0]
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d018      	beq.n	80133f6 <validate+0x4e>
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	781b      	ldrb	r3, [r3, #0]
 80133ca:	2b00      	cmp	r3, #0
 80133cc:	d013      	beq.n	80133f6 <validate+0x4e>
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	889a      	ldrh	r2, [r3, #4]
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	681b      	ldr	r3, [r3, #0]
 80133d6:	88db      	ldrh	r3, [r3, #6]
 80133d8:	429a      	cmp	r2, r3
 80133da:	d10c      	bne.n	80133f6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	785b      	ldrb	r3, [r3, #1]
 80133e2:	4618      	mov	r0, r3
 80133e4:	f7fd fe4e 	bl	8011084 <disk_status>
 80133e8:	4603      	mov	r3, r0
 80133ea:	f003 0301 	and.w	r3, r3, #1
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d101      	bne.n	80133f6 <validate+0x4e>
			res = FR_OK;
 80133f2:	2300      	movs	r3, #0
 80133f4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80133f6:	7bfb      	ldrb	r3, [r7, #15]
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d102      	bne.n	8013402 <validate+0x5a>
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	e000      	b.n	8013404 <validate+0x5c>
 8013402:	2300      	movs	r3, #0
 8013404:	683a      	ldr	r2, [r7, #0]
 8013406:	6013      	str	r3, [r2, #0]
	return res;
 8013408:	7bfb      	ldrb	r3, [r7, #15]
}
 801340a:	4618      	mov	r0, r3
 801340c:	3710      	adds	r7, #16
 801340e:	46bd      	mov	sp, r7
 8013410:	bd80      	pop	{r7, pc}
	...

08013414 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8013414:	b580      	push	{r7, lr}
 8013416:	b088      	sub	sp, #32
 8013418:	af00      	add	r7, sp, #0
 801341a:	60f8      	str	r0, [r7, #12]
 801341c:	60b9      	str	r1, [r7, #8]
 801341e:	4613      	mov	r3, r2
 8013420:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8013422:	68bb      	ldr	r3, [r7, #8]
 8013424:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8013426:	f107 0310 	add.w	r3, r7, #16
 801342a:	4618      	mov	r0, r3
 801342c:	f7ff fc9c 	bl	8012d68 <get_ldnumber>
 8013430:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8013432:	69fb      	ldr	r3, [r7, #28]
 8013434:	2b00      	cmp	r3, #0
 8013436:	da01      	bge.n	801343c <f_mount+0x28>
 8013438:	230b      	movs	r3, #11
 801343a:	e02b      	b.n	8013494 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 801343c:	4a17      	ldr	r2, [pc, #92]	; (801349c <f_mount+0x88>)
 801343e:	69fb      	ldr	r3, [r7, #28]
 8013440:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013444:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8013446:	69bb      	ldr	r3, [r7, #24]
 8013448:	2b00      	cmp	r3, #0
 801344a:	d005      	beq.n	8013458 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 801344c:	69b8      	ldr	r0, [r7, #24]
 801344e:	f7fe f8f1 	bl	8011634 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8013452:	69bb      	ldr	r3, [r7, #24]
 8013454:	2200      	movs	r2, #0
 8013456:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	2b00      	cmp	r3, #0
 801345c:	d002      	beq.n	8013464 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 801345e:	68fb      	ldr	r3, [r7, #12]
 8013460:	2200      	movs	r2, #0
 8013462:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8013464:	68fa      	ldr	r2, [r7, #12]
 8013466:	490d      	ldr	r1, [pc, #52]	; (801349c <f_mount+0x88>)
 8013468:	69fb      	ldr	r3, [r7, #28]
 801346a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	2b00      	cmp	r3, #0
 8013472:	d002      	beq.n	801347a <f_mount+0x66>
 8013474:	79fb      	ldrb	r3, [r7, #7]
 8013476:	2b01      	cmp	r3, #1
 8013478:	d001      	beq.n	801347e <f_mount+0x6a>
 801347a:	2300      	movs	r3, #0
 801347c:	e00a      	b.n	8013494 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 801347e:	f107 010c 	add.w	r1, r7, #12
 8013482:	f107 0308 	add.w	r3, r7, #8
 8013486:	2200      	movs	r2, #0
 8013488:	4618      	mov	r0, r3
 801348a:	f7ff fd07 	bl	8012e9c <find_volume>
 801348e:	4603      	mov	r3, r0
 8013490:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8013492:	7dfb      	ldrb	r3, [r7, #23]
}
 8013494:	4618      	mov	r0, r3
 8013496:	3720      	adds	r7, #32
 8013498:	46bd      	mov	sp, r7
 801349a:	bd80      	pop	{r7, pc}
 801349c:	20002c68 	.word	0x20002c68

080134a0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b09a      	sub	sp, #104	; 0x68
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	60f8      	str	r0, [r7, #12]
 80134a8:	60b9      	str	r1, [r7, #8]
 80134aa:	4613      	mov	r3, r2
 80134ac:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80134ae:	68fb      	ldr	r3, [r7, #12]
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	d101      	bne.n	80134b8 <f_open+0x18>
 80134b4:	2309      	movs	r3, #9
 80134b6:	e1bb      	b.n	8013830 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80134b8:	79fb      	ldrb	r3, [r7, #7]
 80134ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80134be:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80134c0:	79fa      	ldrb	r2, [r7, #7]
 80134c2:	f107 0114 	add.w	r1, r7, #20
 80134c6:	f107 0308 	add.w	r3, r7, #8
 80134ca:	4618      	mov	r0, r3
 80134cc:	f7ff fce6 	bl	8012e9c <find_volume>
 80134d0:	4603      	mov	r3, r0
 80134d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80134d6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80134da:	2b00      	cmp	r3, #0
 80134dc:	f040 819f 	bne.w	801381e <f_open+0x37e>
		dj.obj.fs = fs;
 80134e0:	697b      	ldr	r3, [r7, #20]
 80134e2:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80134e4:	68ba      	ldr	r2, [r7, #8]
 80134e6:	f107 0318 	add.w	r3, r7, #24
 80134ea:	4611      	mov	r1, r2
 80134ec:	4618      	mov	r0, r3
 80134ee:	f7ff fbc5 	bl	8012c7c <follow_path>
 80134f2:	4603      	mov	r3, r0
 80134f4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80134f8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d11a      	bne.n	8013536 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8013500:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8013504:	b25b      	sxtb	r3, r3
 8013506:	2b00      	cmp	r3, #0
 8013508:	da03      	bge.n	8013512 <f_open+0x72>
				res = FR_INVALID_NAME;
 801350a:	2306      	movs	r3, #6
 801350c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8013510:	e011      	b.n	8013536 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8013512:	79fb      	ldrb	r3, [r7, #7]
 8013514:	f023 0301 	bic.w	r3, r3, #1
 8013518:	2b00      	cmp	r3, #0
 801351a:	bf14      	ite	ne
 801351c:	2301      	movne	r3, #1
 801351e:	2300      	moveq	r3, #0
 8013520:	b2db      	uxtb	r3, r3
 8013522:	461a      	mov	r2, r3
 8013524:	f107 0318 	add.w	r3, r7, #24
 8013528:	4611      	mov	r1, r2
 801352a:	4618      	mov	r0, r3
 801352c:	f7fd ff40 	bl	80113b0 <chk_lock>
 8013530:	4603      	mov	r3, r0
 8013532:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8013536:	79fb      	ldrb	r3, [r7, #7]
 8013538:	f003 031c 	and.w	r3, r3, #28
 801353c:	2b00      	cmp	r3, #0
 801353e:	d07f      	beq.n	8013640 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8013540:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8013544:	2b00      	cmp	r3, #0
 8013546:	d017      	beq.n	8013578 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8013548:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801354c:	2b04      	cmp	r3, #4
 801354e:	d10e      	bne.n	801356e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8013550:	f7fd ff88 	bl	8011464 <enq_lock>
 8013554:	4603      	mov	r3, r0
 8013556:	2b00      	cmp	r3, #0
 8013558:	d006      	beq.n	8013568 <f_open+0xc8>
 801355a:	f107 0318 	add.w	r3, r7, #24
 801355e:	4618      	mov	r0, r3
 8013560:	f7ff f8dc 	bl	801271c <dir_register>
 8013564:	4603      	mov	r3, r0
 8013566:	e000      	b.n	801356a <f_open+0xca>
 8013568:	2312      	movs	r3, #18
 801356a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 801356e:	79fb      	ldrb	r3, [r7, #7]
 8013570:	f043 0308 	orr.w	r3, r3, #8
 8013574:	71fb      	strb	r3, [r7, #7]
 8013576:	e010      	b.n	801359a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8013578:	7fbb      	ldrb	r3, [r7, #30]
 801357a:	f003 0311 	and.w	r3, r3, #17
 801357e:	2b00      	cmp	r3, #0
 8013580:	d003      	beq.n	801358a <f_open+0xea>
					res = FR_DENIED;
 8013582:	2307      	movs	r3, #7
 8013584:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8013588:	e007      	b.n	801359a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801358a:	79fb      	ldrb	r3, [r7, #7]
 801358c:	f003 0304 	and.w	r3, r3, #4
 8013590:	2b00      	cmp	r3, #0
 8013592:	d002      	beq.n	801359a <f_open+0xfa>
 8013594:	2308      	movs	r3, #8
 8013596:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801359a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d168      	bne.n	8013674 <f_open+0x1d4>
 80135a2:	79fb      	ldrb	r3, [r7, #7]
 80135a4:	f003 0308 	and.w	r3, r3, #8
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d063      	beq.n	8013674 <f_open+0x1d4>
				dw = GET_FATTIME();
 80135ac:	f7fd f846 	bl	801063c <get_fattime>
 80135b0:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80135b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135b4:	330e      	adds	r3, #14
 80135b6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80135b8:	4618      	mov	r0, r3
 80135ba:	f7fd fe54 	bl	8011266 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80135be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135c0:	3316      	adds	r3, #22
 80135c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80135c4:	4618      	mov	r0, r3
 80135c6:	f7fd fe4e 	bl	8011266 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80135ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135cc:	330b      	adds	r3, #11
 80135ce:	2220      	movs	r2, #32
 80135d0:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80135d2:	697b      	ldr	r3, [r7, #20]
 80135d4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80135d6:	4611      	mov	r1, r2
 80135d8:	4618      	mov	r0, r3
 80135da:	f7fe fe19 	bl	8012210 <ld_clust>
 80135de:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80135e0:	697b      	ldr	r3, [r7, #20]
 80135e2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80135e4:	2200      	movs	r2, #0
 80135e6:	4618      	mov	r0, r3
 80135e8:	f7fe fe31 	bl	801224e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80135ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80135ee:	331c      	adds	r3, #28
 80135f0:	2100      	movs	r1, #0
 80135f2:	4618      	mov	r0, r3
 80135f4:	f7fd fe37 	bl	8011266 <st_dword>
					fs->wflag = 1;
 80135f8:	697b      	ldr	r3, [r7, #20]
 80135fa:	2201      	movs	r2, #1
 80135fc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80135fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013600:	2b00      	cmp	r3, #0
 8013602:	d037      	beq.n	8013674 <f_open+0x1d4>
						dw = fs->winsect;
 8013604:	697b      	ldr	r3, [r7, #20]
 8013606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013608:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801360a:	f107 0318 	add.w	r3, r7, #24
 801360e:	2200      	movs	r2, #0
 8013610:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8013612:	4618      	mov	r0, r3
 8013614:	f7fe fb22 	bl	8011c5c <remove_chain>
 8013618:	4603      	mov	r3, r0
 801361a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 801361e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8013622:	2b00      	cmp	r3, #0
 8013624:	d126      	bne.n	8013674 <f_open+0x1d4>
							res = move_window(fs, dw);
 8013626:	697b      	ldr	r3, [r7, #20]
 8013628:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801362a:	4618      	mov	r0, r3
 801362c:	f7fe f86a 	bl	8011704 <move_window>
 8013630:	4603      	mov	r3, r0
 8013632:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8013636:	697b      	ldr	r3, [r7, #20]
 8013638:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801363a:	3a01      	subs	r2, #1
 801363c:	615a      	str	r2, [r3, #20]
 801363e:	e019      	b.n	8013674 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8013640:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8013644:	2b00      	cmp	r3, #0
 8013646:	d115      	bne.n	8013674 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8013648:	7fbb      	ldrb	r3, [r7, #30]
 801364a:	f003 0310 	and.w	r3, r3, #16
 801364e:	2b00      	cmp	r3, #0
 8013650:	d003      	beq.n	801365a <f_open+0x1ba>
					res = FR_NO_FILE;
 8013652:	2304      	movs	r3, #4
 8013654:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8013658:	e00c      	b.n	8013674 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801365a:	79fb      	ldrb	r3, [r7, #7]
 801365c:	f003 0302 	and.w	r3, r3, #2
 8013660:	2b00      	cmp	r3, #0
 8013662:	d007      	beq.n	8013674 <f_open+0x1d4>
 8013664:	7fbb      	ldrb	r3, [r7, #30]
 8013666:	f003 0301 	and.w	r3, r3, #1
 801366a:	2b00      	cmp	r3, #0
 801366c:	d002      	beq.n	8013674 <f_open+0x1d4>
						res = FR_DENIED;
 801366e:	2307      	movs	r3, #7
 8013670:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8013674:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8013678:	2b00      	cmp	r3, #0
 801367a:	d128      	bne.n	80136ce <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 801367c:	79fb      	ldrb	r3, [r7, #7]
 801367e:	f003 0308 	and.w	r3, r3, #8
 8013682:	2b00      	cmp	r3, #0
 8013684:	d003      	beq.n	801368e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8013686:	79fb      	ldrb	r3, [r7, #7]
 8013688:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801368c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 801368e:	697b      	ldr	r3, [r7, #20]
 8013690:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013692:	68fb      	ldr	r3, [r7, #12]
 8013694:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8013696:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013698:	68fb      	ldr	r3, [r7, #12]
 801369a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 801369c:	79fb      	ldrb	r3, [r7, #7]
 801369e:	f023 0301 	bic.w	r3, r3, #1
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	bf14      	ite	ne
 80136a6:	2301      	movne	r3, #1
 80136a8:	2300      	moveq	r3, #0
 80136aa:	b2db      	uxtb	r3, r3
 80136ac:	461a      	mov	r2, r3
 80136ae:	f107 0318 	add.w	r3, r7, #24
 80136b2:	4611      	mov	r1, r2
 80136b4:	4618      	mov	r0, r3
 80136b6:	f7fd fef5 	bl	80114a4 <inc_lock>
 80136ba:	4602      	mov	r2, r0
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80136c0:	68fb      	ldr	r3, [r7, #12]
 80136c2:	691b      	ldr	r3, [r3, #16]
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d102      	bne.n	80136ce <f_open+0x22e>
 80136c8:	2302      	movs	r3, #2
 80136ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80136ce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	f040 80a3 	bne.w	801381e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80136d8:	697b      	ldr	r3, [r7, #20]
 80136da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80136dc:	4611      	mov	r1, r2
 80136de:	4618      	mov	r0, r3
 80136e0:	f7fe fd96 	bl	8012210 <ld_clust>
 80136e4:	4602      	mov	r2, r0
 80136e6:	68fb      	ldr	r3, [r7, #12]
 80136e8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80136ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80136ec:	331c      	adds	r3, #28
 80136ee:	4618      	mov	r0, r3
 80136f0:	f7fd fd7d 	bl	80111ee <ld_dword>
 80136f4:	4602      	mov	r2, r0
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80136fa:	68fb      	ldr	r3, [r7, #12]
 80136fc:	2200      	movs	r2, #0
 80136fe:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8013700:	697a      	ldr	r2, [r7, #20]
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8013706:	697b      	ldr	r3, [r7, #20]
 8013708:	88da      	ldrh	r2, [r3, #6]
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801370e:	68fb      	ldr	r3, [r7, #12]
 8013710:	79fa      	ldrb	r2, [r7, #7]
 8013712:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8013714:	68fb      	ldr	r3, [r7, #12]
 8013716:	2200      	movs	r2, #0
 8013718:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	2200      	movs	r2, #0
 801371e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	2200      	movs	r2, #0
 8013724:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8013726:	68fb      	ldr	r3, [r7, #12]
 8013728:	3330      	adds	r3, #48	; 0x30
 801372a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801372e:	2100      	movs	r1, #0
 8013730:	4618      	mov	r0, r3
 8013732:	f7fd fde3 	bl	80112fc <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8013736:	79fb      	ldrb	r3, [r7, #7]
 8013738:	f003 0320 	and.w	r3, r3, #32
 801373c:	2b00      	cmp	r3, #0
 801373e:	d06e      	beq.n	801381e <f_open+0x37e>
 8013740:	68fb      	ldr	r3, [r7, #12]
 8013742:	68db      	ldr	r3, [r3, #12]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d06a      	beq.n	801381e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8013748:	68fb      	ldr	r3, [r7, #12]
 801374a:	68da      	ldr	r2, [r3, #12]
 801374c:	68fb      	ldr	r3, [r7, #12]
 801374e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8013750:	697b      	ldr	r3, [r7, #20]
 8013752:	895b      	ldrh	r3, [r3, #10]
 8013754:	461a      	mov	r2, r3
 8013756:	697b      	ldr	r3, [r7, #20]
 8013758:	899b      	ldrh	r3, [r3, #12]
 801375a:	fb02 f303 	mul.w	r3, r2, r3
 801375e:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	689b      	ldr	r3, [r3, #8]
 8013764:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	68db      	ldr	r3, [r3, #12]
 801376a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801376c:	e016      	b.n	801379c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 801376e:	68fb      	ldr	r3, [r7, #12]
 8013770:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013772:	4618      	mov	r0, r3
 8013774:	f7fe f882 	bl	801187c <get_fat>
 8013778:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 801377a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801377c:	2b01      	cmp	r3, #1
 801377e:	d802      	bhi.n	8013786 <f_open+0x2e6>
 8013780:	2302      	movs	r3, #2
 8013782:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8013786:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013788:	f1b3 3fff 	cmp.w	r3, #4294967295
 801378c:	d102      	bne.n	8013794 <f_open+0x2f4>
 801378e:	2301      	movs	r3, #1
 8013790:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8013794:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8013796:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013798:	1ad3      	subs	r3, r2, r3
 801379a:	65fb      	str	r3, [r7, #92]	; 0x5c
 801379c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d103      	bne.n	80137ac <f_open+0x30c>
 80137a4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80137a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80137a8:	429a      	cmp	r2, r3
 80137aa:	d8e0      	bhi.n	801376e <f_open+0x2ce>
				}
				fp->clust = clst;
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80137b0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80137b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d131      	bne.n	801381e <f_open+0x37e>
 80137ba:	697b      	ldr	r3, [r7, #20]
 80137bc:	899b      	ldrh	r3, [r3, #12]
 80137be:	461a      	mov	r2, r3
 80137c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80137c2:	fbb3 f1f2 	udiv	r1, r3, r2
 80137c6:	fb01 f202 	mul.w	r2, r1, r2
 80137ca:	1a9b      	subs	r3, r3, r2
 80137cc:	2b00      	cmp	r3, #0
 80137ce:	d026      	beq.n	801381e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80137d0:	697b      	ldr	r3, [r7, #20]
 80137d2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80137d4:	4618      	mov	r0, r3
 80137d6:	f7fe f833 	bl	8011840 <clust2sect>
 80137da:	64f8      	str	r0, [r7, #76]	; 0x4c
 80137dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80137de:	2b00      	cmp	r3, #0
 80137e0:	d103      	bne.n	80137ea <f_open+0x34a>
						res = FR_INT_ERR;
 80137e2:	2302      	movs	r3, #2
 80137e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80137e8:	e019      	b.n	801381e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80137ea:	697b      	ldr	r3, [r7, #20]
 80137ec:	899b      	ldrh	r3, [r3, #12]
 80137ee:	461a      	mov	r2, r3
 80137f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80137f2:	fbb3 f2f2 	udiv	r2, r3, r2
 80137f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80137f8:	441a      	add	r2, r3
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80137fe:	697b      	ldr	r3, [r7, #20]
 8013800:	7858      	ldrb	r0, [r3, #1]
 8013802:	68fb      	ldr	r3, [r7, #12]
 8013804:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013808:	68fb      	ldr	r3, [r7, #12]
 801380a:	6a1a      	ldr	r2, [r3, #32]
 801380c:	2301      	movs	r3, #1
 801380e:	f7fd fc79 	bl	8011104 <disk_read>
 8013812:	4603      	mov	r3, r0
 8013814:	2b00      	cmp	r3, #0
 8013816:	d002      	beq.n	801381e <f_open+0x37e>
 8013818:	2301      	movs	r3, #1
 801381a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801381e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8013822:	2b00      	cmp	r3, #0
 8013824:	d002      	beq.n	801382c <f_open+0x38c>
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	2200      	movs	r2, #0
 801382a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801382c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8013830:	4618      	mov	r0, r3
 8013832:	3768      	adds	r7, #104	; 0x68
 8013834:	46bd      	mov	sp, r7
 8013836:	bd80      	pop	{r7, pc}

08013838 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8013838:	b580      	push	{r7, lr}
 801383a:	b08e      	sub	sp, #56	; 0x38
 801383c:	af00      	add	r7, sp, #0
 801383e:	60f8      	str	r0, [r7, #12]
 8013840:	60b9      	str	r1, [r7, #8]
 8013842:	607a      	str	r2, [r7, #4]
 8013844:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8013846:	68bb      	ldr	r3, [r7, #8]
 8013848:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801384a:	683b      	ldr	r3, [r7, #0]
 801384c:	2200      	movs	r2, #0
 801384e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8013850:	68fb      	ldr	r3, [r7, #12]
 8013852:	f107 0214 	add.w	r2, r7, #20
 8013856:	4611      	mov	r1, r2
 8013858:	4618      	mov	r0, r3
 801385a:	f7ff fda5 	bl	80133a8 <validate>
 801385e:	4603      	mov	r3, r0
 8013860:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013864:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013868:	2b00      	cmp	r3, #0
 801386a:	d107      	bne.n	801387c <f_read+0x44>
 801386c:	68fb      	ldr	r3, [r7, #12]
 801386e:	7d5b      	ldrb	r3, [r3, #21]
 8013870:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8013874:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013878:	2b00      	cmp	r3, #0
 801387a:	d002      	beq.n	8013882 <f_read+0x4a>
 801387c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8013880:	e135      	b.n	8013aee <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	7d1b      	ldrb	r3, [r3, #20]
 8013886:	f003 0301 	and.w	r3, r3, #1
 801388a:	2b00      	cmp	r3, #0
 801388c:	d101      	bne.n	8013892 <f_read+0x5a>
 801388e:	2307      	movs	r3, #7
 8013890:	e12d      	b.n	8013aee <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8013892:	68fb      	ldr	r3, [r7, #12]
 8013894:	68da      	ldr	r2, [r3, #12]
 8013896:	68fb      	ldr	r3, [r7, #12]
 8013898:	699b      	ldr	r3, [r3, #24]
 801389a:	1ad3      	subs	r3, r2, r3
 801389c:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 801389e:	687a      	ldr	r2, [r7, #4]
 80138a0:	6a3b      	ldr	r3, [r7, #32]
 80138a2:	429a      	cmp	r2, r3
 80138a4:	f240 811e 	bls.w	8013ae4 <f_read+0x2ac>
 80138a8:	6a3b      	ldr	r3, [r7, #32]
 80138aa:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80138ac:	e11a      	b.n	8013ae4 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	699b      	ldr	r3, [r3, #24]
 80138b2:	697a      	ldr	r2, [r7, #20]
 80138b4:	8992      	ldrh	r2, [r2, #12]
 80138b6:	fbb3 f1f2 	udiv	r1, r3, r2
 80138ba:	fb01 f202 	mul.w	r2, r1, r2
 80138be:	1a9b      	subs	r3, r3, r2
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	f040 80d5 	bne.w	8013a70 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80138c6:	68fb      	ldr	r3, [r7, #12]
 80138c8:	699b      	ldr	r3, [r3, #24]
 80138ca:	697a      	ldr	r2, [r7, #20]
 80138cc:	8992      	ldrh	r2, [r2, #12]
 80138ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80138d2:	697a      	ldr	r2, [r7, #20]
 80138d4:	8952      	ldrh	r2, [r2, #10]
 80138d6:	3a01      	subs	r2, #1
 80138d8:	4013      	ands	r3, r2
 80138da:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80138dc:	69fb      	ldr	r3, [r7, #28]
 80138de:	2b00      	cmp	r3, #0
 80138e0:	d12f      	bne.n	8013942 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	699b      	ldr	r3, [r3, #24]
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	d103      	bne.n	80138f2 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80138ea:	68fb      	ldr	r3, [r7, #12]
 80138ec:	689b      	ldr	r3, [r3, #8]
 80138ee:	633b      	str	r3, [r7, #48]	; 0x30
 80138f0:	e013      	b.n	801391a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80138f2:	68fb      	ldr	r3, [r7, #12]
 80138f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d007      	beq.n	801390a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80138fa:	68fb      	ldr	r3, [r7, #12]
 80138fc:	699b      	ldr	r3, [r3, #24]
 80138fe:	4619      	mov	r1, r3
 8013900:	68f8      	ldr	r0, [r7, #12]
 8013902:	f7fe faa8 	bl	8011e56 <clmt_clust>
 8013906:	6338      	str	r0, [r7, #48]	; 0x30
 8013908:	e007      	b.n	801391a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801390a:	68fa      	ldr	r2, [r7, #12]
 801390c:	68fb      	ldr	r3, [r7, #12]
 801390e:	69db      	ldr	r3, [r3, #28]
 8013910:	4619      	mov	r1, r3
 8013912:	4610      	mov	r0, r2
 8013914:	f7fd ffb2 	bl	801187c <get_fat>
 8013918:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801391a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801391c:	2b01      	cmp	r3, #1
 801391e:	d804      	bhi.n	801392a <f_read+0xf2>
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	2202      	movs	r2, #2
 8013924:	755a      	strb	r2, [r3, #21]
 8013926:	2302      	movs	r3, #2
 8013928:	e0e1      	b.n	8013aee <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801392a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801392c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013930:	d104      	bne.n	801393c <f_read+0x104>
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	2201      	movs	r2, #1
 8013936:	755a      	strb	r2, [r3, #21]
 8013938:	2301      	movs	r3, #1
 801393a:	e0d8      	b.n	8013aee <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 801393c:	68fb      	ldr	r3, [r7, #12]
 801393e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013940:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013942:	697a      	ldr	r2, [r7, #20]
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	69db      	ldr	r3, [r3, #28]
 8013948:	4619      	mov	r1, r3
 801394a:	4610      	mov	r0, r2
 801394c:	f7fd ff78 	bl	8011840 <clust2sect>
 8013950:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013952:	69bb      	ldr	r3, [r7, #24]
 8013954:	2b00      	cmp	r3, #0
 8013956:	d104      	bne.n	8013962 <f_read+0x12a>
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	2202      	movs	r2, #2
 801395c:	755a      	strb	r2, [r3, #21]
 801395e:	2302      	movs	r3, #2
 8013960:	e0c5      	b.n	8013aee <f_read+0x2b6>
			sect += csect;
 8013962:	69ba      	ldr	r2, [r7, #24]
 8013964:	69fb      	ldr	r3, [r7, #28]
 8013966:	4413      	add	r3, r2
 8013968:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 801396a:	697b      	ldr	r3, [r7, #20]
 801396c:	899b      	ldrh	r3, [r3, #12]
 801396e:	461a      	mov	r2, r3
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	fbb3 f3f2 	udiv	r3, r3, r2
 8013976:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8013978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801397a:	2b00      	cmp	r3, #0
 801397c:	d041      	beq.n	8013a02 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801397e:	69fa      	ldr	r2, [r7, #28]
 8013980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013982:	4413      	add	r3, r2
 8013984:	697a      	ldr	r2, [r7, #20]
 8013986:	8952      	ldrh	r2, [r2, #10]
 8013988:	4293      	cmp	r3, r2
 801398a:	d905      	bls.n	8013998 <f_read+0x160>
					cc = fs->csize - csect;
 801398c:	697b      	ldr	r3, [r7, #20]
 801398e:	895b      	ldrh	r3, [r3, #10]
 8013990:	461a      	mov	r2, r3
 8013992:	69fb      	ldr	r3, [r7, #28]
 8013994:	1ad3      	subs	r3, r2, r3
 8013996:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013998:	697b      	ldr	r3, [r7, #20]
 801399a:	7858      	ldrb	r0, [r3, #1]
 801399c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801399e:	69ba      	ldr	r2, [r7, #24]
 80139a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80139a2:	f7fd fbaf 	bl	8011104 <disk_read>
 80139a6:	4603      	mov	r3, r0
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d004      	beq.n	80139b6 <f_read+0x17e>
 80139ac:	68fb      	ldr	r3, [r7, #12]
 80139ae:	2201      	movs	r2, #1
 80139b0:	755a      	strb	r2, [r3, #21]
 80139b2:	2301      	movs	r3, #1
 80139b4:	e09b      	b.n	8013aee <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	7d1b      	ldrb	r3, [r3, #20]
 80139ba:	b25b      	sxtb	r3, r3
 80139bc:	2b00      	cmp	r3, #0
 80139be:	da18      	bge.n	80139f2 <f_read+0x1ba>
 80139c0:	68fb      	ldr	r3, [r7, #12]
 80139c2:	6a1a      	ldr	r2, [r3, #32]
 80139c4:	69bb      	ldr	r3, [r7, #24]
 80139c6:	1ad3      	subs	r3, r2, r3
 80139c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80139ca:	429a      	cmp	r2, r3
 80139cc:	d911      	bls.n	80139f2 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80139ce:	68fb      	ldr	r3, [r7, #12]
 80139d0:	6a1a      	ldr	r2, [r3, #32]
 80139d2:	69bb      	ldr	r3, [r7, #24]
 80139d4:	1ad3      	subs	r3, r2, r3
 80139d6:	697a      	ldr	r2, [r7, #20]
 80139d8:	8992      	ldrh	r2, [r2, #12]
 80139da:	fb02 f303 	mul.w	r3, r2, r3
 80139de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80139e0:	18d0      	adds	r0, r2, r3
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80139e8:	697b      	ldr	r3, [r7, #20]
 80139ea:	899b      	ldrh	r3, [r3, #12]
 80139ec:	461a      	mov	r2, r3
 80139ee:	f7fd fc65 	bl	80112bc <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80139f2:	697b      	ldr	r3, [r7, #20]
 80139f4:	899b      	ldrh	r3, [r3, #12]
 80139f6:	461a      	mov	r2, r3
 80139f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139fa:	fb02 f303 	mul.w	r3, r2, r3
 80139fe:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8013a00:	e05c      	b.n	8013abc <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	6a1b      	ldr	r3, [r3, #32]
 8013a06:	69ba      	ldr	r2, [r7, #24]
 8013a08:	429a      	cmp	r2, r3
 8013a0a:	d02e      	beq.n	8013a6a <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8013a0c:	68fb      	ldr	r3, [r7, #12]
 8013a0e:	7d1b      	ldrb	r3, [r3, #20]
 8013a10:	b25b      	sxtb	r3, r3
 8013a12:	2b00      	cmp	r3, #0
 8013a14:	da18      	bge.n	8013a48 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013a16:	697b      	ldr	r3, [r7, #20]
 8013a18:	7858      	ldrb	r0, [r3, #1]
 8013a1a:	68fb      	ldr	r3, [r7, #12]
 8013a1c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013a20:	68fb      	ldr	r3, [r7, #12]
 8013a22:	6a1a      	ldr	r2, [r3, #32]
 8013a24:	2301      	movs	r3, #1
 8013a26:	f7fd fb8d 	bl	8011144 <disk_write>
 8013a2a:	4603      	mov	r3, r0
 8013a2c:	2b00      	cmp	r3, #0
 8013a2e:	d004      	beq.n	8013a3a <f_read+0x202>
 8013a30:	68fb      	ldr	r3, [r7, #12]
 8013a32:	2201      	movs	r2, #1
 8013a34:	755a      	strb	r2, [r3, #21]
 8013a36:	2301      	movs	r3, #1
 8013a38:	e059      	b.n	8013aee <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013a3a:	68fb      	ldr	r3, [r7, #12]
 8013a3c:	7d1b      	ldrb	r3, [r3, #20]
 8013a3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013a42:	b2da      	uxtb	r2, r3
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013a48:	697b      	ldr	r3, [r7, #20]
 8013a4a:	7858      	ldrb	r0, [r3, #1]
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013a52:	2301      	movs	r3, #1
 8013a54:	69ba      	ldr	r2, [r7, #24]
 8013a56:	f7fd fb55 	bl	8011104 <disk_read>
 8013a5a:	4603      	mov	r3, r0
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	d004      	beq.n	8013a6a <f_read+0x232>
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	2201      	movs	r2, #1
 8013a64:	755a      	strb	r2, [r3, #21]
 8013a66:	2301      	movs	r3, #1
 8013a68:	e041      	b.n	8013aee <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8013a6a:	68fb      	ldr	r3, [r7, #12]
 8013a6c:	69ba      	ldr	r2, [r7, #24]
 8013a6e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013a70:	697b      	ldr	r3, [r7, #20]
 8013a72:	899b      	ldrh	r3, [r3, #12]
 8013a74:	4618      	mov	r0, r3
 8013a76:	68fb      	ldr	r3, [r7, #12]
 8013a78:	699b      	ldr	r3, [r3, #24]
 8013a7a:	697a      	ldr	r2, [r7, #20]
 8013a7c:	8992      	ldrh	r2, [r2, #12]
 8013a7e:	fbb3 f1f2 	udiv	r1, r3, r2
 8013a82:	fb01 f202 	mul.w	r2, r1, r2
 8013a86:	1a9b      	subs	r3, r3, r2
 8013a88:	1ac3      	subs	r3, r0, r3
 8013a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8013a8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	429a      	cmp	r2, r3
 8013a92:	d901      	bls.n	8013a98 <f_read+0x260>
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8013a98:	68fb      	ldr	r3, [r7, #12]
 8013a9a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	699b      	ldr	r3, [r3, #24]
 8013aa2:	697a      	ldr	r2, [r7, #20]
 8013aa4:	8992      	ldrh	r2, [r2, #12]
 8013aa6:	fbb3 f0f2 	udiv	r0, r3, r2
 8013aaa:	fb00 f202 	mul.w	r2, r0, r2
 8013aae:	1a9b      	subs	r3, r3, r2
 8013ab0:	440b      	add	r3, r1
 8013ab2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013ab4:	4619      	mov	r1, r3
 8013ab6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013ab8:	f7fd fc00 	bl	80112bc <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8013abc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ac0:	4413      	add	r3, r2
 8013ac2:	627b      	str	r3, [r7, #36]	; 0x24
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	699a      	ldr	r2, [r3, #24]
 8013ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aca:	441a      	add	r2, r3
 8013acc:	68fb      	ldr	r3, [r7, #12]
 8013ace:	619a      	str	r2, [r3, #24]
 8013ad0:	683b      	ldr	r3, [r7, #0]
 8013ad2:	681a      	ldr	r2, [r3, #0]
 8013ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ad6:	441a      	add	r2, r3
 8013ad8:	683b      	ldr	r3, [r7, #0]
 8013ada:	601a      	str	r2, [r3, #0]
 8013adc:	687a      	ldr	r2, [r7, #4]
 8013ade:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ae0:	1ad3      	subs	r3, r2, r3
 8013ae2:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	2b00      	cmp	r3, #0
 8013ae8:	f47f aee1 	bne.w	80138ae <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8013aec:	2300      	movs	r3, #0
}
 8013aee:	4618      	mov	r0, r3
 8013af0:	3738      	adds	r7, #56	; 0x38
 8013af2:	46bd      	mov	sp, r7
 8013af4:	bd80      	pop	{r7, pc}

08013af6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8013af6:	b580      	push	{r7, lr}
 8013af8:	b08c      	sub	sp, #48	; 0x30
 8013afa:	af00      	add	r7, sp, #0
 8013afc:	60f8      	str	r0, [r7, #12]
 8013afe:	60b9      	str	r1, [r7, #8]
 8013b00:	607a      	str	r2, [r7, #4]
 8013b02:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8013b04:	68bb      	ldr	r3, [r7, #8]
 8013b06:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8013b08:	683b      	ldr	r3, [r7, #0]
 8013b0a:	2200      	movs	r2, #0
 8013b0c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8013b0e:	68fb      	ldr	r3, [r7, #12]
 8013b10:	f107 0210 	add.w	r2, r7, #16
 8013b14:	4611      	mov	r1, r2
 8013b16:	4618      	mov	r0, r3
 8013b18:	f7ff fc46 	bl	80133a8 <validate>
 8013b1c:	4603      	mov	r3, r0
 8013b1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8013b22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013b26:	2b00      	cmp	r3, #0
 8013b28:	d107      	bne.n	8013b3a <f_write+0x44>
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	7d5b      	ldrb	r3, [r3, #21]
 8013b2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8013b32:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d002      	beq.n	8013b40 <f_write+0x4a>
 8013b3a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013b3e:	e16a      	b.n	8013e16 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8013b40:	68fb      	ldr	r3, [r7, #12]
 8013b42:	7d1b      	ldrb	r3, [r3, #20]
 8013b44:	f003 0302 	and.w	r3, r3, #2
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d101      	bne.n	8013b50 <f_write+0x5a>
 8013b4c:	2307      	movs	r3, #7
 8013b4e:	e162      	b.n	8013e16 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8013b50:	68fb      	ldr	r3, [r7, #12]
 8013b52:	699a      	ldr	r2, [r3, #24]
 8013b54:	687b      	ldr	r3, [r7, #4]
 8013b56:	441a      	add	r2, r3
 8013b58:	68fb      	ldr	r3, [r7, #12]
 8013b5a:	699b      	ldr	r3, [r3, #24]
 8013b5c:	429a      	cmp	r2, r3
 8013b5e:	f080 814c 	bcs.w	8013dfa <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8013b62:	68fb      	ldr	r3, [r7, #12]
 8013b64:	699b      	ldr	r3, [r3, #24]
 8013b66:	43db      	mvns	r3, r3
 8013b68:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8013b6a:	e146      	b.n	8013dfa <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8013b6c:	68fb      	ldr	r3, [r7, #12]
 8013b6e:	699b      	ldr	r3, [r3, #24]
 8013b70:	693a      	ldr	r2, [r7, #16]
 8013b72:	8992      	ldrh	r2, [r2, #12]
 8013b74:	fbb3 f1f2 	udiv	r1, r3, r2
 8013b78:	fb01 f202 	mul.w	r2, r1, r2
 8013b7c:	1a9b      	subs	r3, r3, r2
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	f040 80f1 	bne.w	8013d66 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8013b84:	68fb      	ldr	r3, [r7, #12]
 8013b86:	699b      	ldr	r3, [r3, #24]
 8013b88:	693a      	ldr	r2, [r7, #16]
 8013b8a:	8992      	ldrh	r2, [r2, #12]
 8013b8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8013b90:	693a      	ldr	r2, [r7, #16]
 8013b92:	8952      	ldrh	r2, [r2, #10]
 8013b94:	3a01      	subs	r2, #1
 8013b96:	4013      	ands	r3, r2
 8013b98:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8013b9a:	69bb      	ldr	r3, [r7, #24]
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d143      	bne.n	8013c28 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8013ba0:	68fb      	ldr	r3, [r7, #12]
 8013ba2:	699b      	ldr	r3, [r3, #24]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d10c      	bne.n	8013bc2 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	689b      	ldr	r3, [r3, #8]
 8013bac:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8013bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d11a      	bne.n	8013bea <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8013bb4:	68fb      	ldr	r3, [r7, #12]
 8013bb6:	2100      	movs	r1, #0
 8013bb8:	4618      	mov	r0, r3
 8013bba:	f7fe f8b4 	bl	8011d26 <create_chain>
 8013bbe:	62b8      	str	r0, [r7, #40]	; 0x28
 8013bc0:	e013      	b.n	8013bea <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d007      	beq.n	8013bda <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8013bca:	68fb      	ldr	r3, [r7, #12]
 8013bcc:	699b      	ldr	r3, [r3, #24]
 8013bce:	4619      	mov	r1, r3
 8013bd0:	68f8      	ldr	r0, [r7, #12]
 8013bd2:	f7fe f940 	bl	8011e56 <clmt_clust>
 8013bd6:	62b8      	str	r0, [r7, #40]	; 0x28
 8013bd8:	e007      	b.n	8013bea <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8013bda:	68fa      	ldr	r2, [r7, #12]
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	69db      	ldr	r3, [r3, #28]
 8013be0:	4619      	mov	r1, r3
 8013be2:	4610      	mov	r0, r2
 8013be4:	f7fe f89f 	bl	8011d26 <create_chain>
 8013be8:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	f000 8109 	beq.w	8013e04 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013bf4:	2b01      	cmp	r3, #1
 8013bf6:	d104      	bne.n	8013c02 <f_write+0x10c>
 8013bf8:	68fb      	ldr	r3, [r7, #12]
 8013bfa:	2202      	movs	r2, #2
 8013bfc:	755a      	strb	r2, [r3, #21]
 8013bfe:	2302      	movs	r3, #2
 8013c00:	e109      	b.n	8013e16 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c08:	d104      	bne.n	8013c14 <f_write+0x11e>
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	2201      	movs	r2, #1
 8013c0e:	755a      	strb	r2, [r3, #21]
 8013c10:	2301      	movs	r3, #1
 8013c12:	e100      	b.n	8013e16 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c18:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	689b      	ldr	r3, [r3, #8]
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d102      	bne.n	8013c28 <f_write+0x132>
 8013c22:	68fb      	ldr	r3, [r7, #12]
 8013c24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013c26:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8013c28:	68fb      	ldr	r3, [r7, #12]
 8013c2a:	7d1b      	ldrb	r3, [r3, #20]
 8013c2c:	b25b      	sxtb	r3, r3
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	da18      	bge.n	8013c64 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013c32:	693b      	ldr	r3, [r7, #16]
 8013c34:	7858      	ldrb	r0, [r3, #1]
 8013c36:	68fb      	ldr	r3, [r7, #12]
 8013c38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013c3c:	68fb      	ldr	r3, [r7, #12]
 8013c3e:	6a1a      	ldr	r2, [r3, #32]
 8013c40:	2301      	movs	r3, #1
 8013c42:	f7fd fa7f 	bl	8011144 <disk_write>
 8013c46:	4603      	mov	r3, r0
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	d004      	beq.n	8013c56 <f_write+0x160>
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	2201      	movs	r2, #1
 8013c50:	755a      	strb	r2, [r3, #21]
 8013c52:	2301      	movs	r3, #1
 8013c54:	e0df      	b.n	8013e16 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	7d1b      	ldrb	r3, [r3, #20]
 8013c5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013c5e:	b2da      	uxtb	r2, r3
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013c64:	693a      	ldr	r2, [r7, #16]
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	69db      	ldr	r3, [r3, #28]
 8013c6a:	4619      	mov	r1, r3
 8013c6c:	4610      	mov	r0, r2
 8013c6e:	f7fd fde7 	bl	8011840 <clust2sect>
 8013c72:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013c74:	697b      	ldr	r3, [r7, #20]
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d104      	bne.n	8013c84 <f_write+0x18e>
 8013c7a:	68fb      	ldr	r3, [r7, #12]
 8013c7c:	2202      	movs	r2, #2
 8013c7e:	755a      	strb	r2, [r3, #21]
 8013c80:	2302      	movs	r3, #2
 8013c82:	e0c8      	b.n	8013e16 <f_write+0x320>
			sect += csect;
 8013c84:	697a      	ldr	r2, [r7, #20]
 8013c86:	69bb      	ldr	r3, [r7, #24]
 8013c88:	4413      	add	r3, r2
 8013c8a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8013c8c:	693b      	ldr	r3, [r7, #16]
 8013c8e:	899b      	ldrh	r3, [r3, #12]
 8013c90:	461a      	mov	r2, r3
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	fbb3 f3f2 	udiv	r3, r3, r2
 8013c98:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8013c9a:	6a3b      	ldr	r3, [r7, #32]
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d043      	beq.n	8013d28 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8013ca0:	69ba      	ldr	r2, [r7, #24]
 8013ca2:	6a3b      	ldr	r3, [r7, #32]
 8013ca4:	4413      	add	r3, r2
 8013ca6:	693a      	ldr	r2, [r7, #16]
 8013ca8:	8952      	ldrh	r2, [r2, #10]
 8013caa:	4293      	cmp	r3, r2
 8013cac:	d905      	bls.n	8013cba <f_write+0x1c4>
					cc = fs->csize - csect;
 8013cae:	693b      	ldr	r3, [r7, #16]
 8013cb0:	895b      	ldrh	r3, [r3, #10]
 8013cb2:	461a      	mov	r2, r3
 8013cb4:	69bb      	ldr	r3, [r7, #24]
 8013cb6:	1ad3      	subs	r3, r2, r3
 8013cb8:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013cba:	693b      	ldr	r3, [r7, #16]
 8013cbc:	7858      	ldrb	r0, [r3, #1]
 8013cbe:	6a3b      	ldr	r3, [r7, #32]
 8013cc0:	697a      	ldr	r2, [r7, #20]
 8013cc2:	69f9      	ldr	r1, [r7, #28]
 8013cc4:	f7fd fa3e 	bl	8011144 <disk_write>
 8013cc8:	4603      	mov	r3, r0
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d004      	beq.n	8013cd8 <f_write+0x1e2>
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	2201      	movs	r2, #1
 8013cd2:	755a      	strb	r2, [r3, #21]
 8013cd4:	2301      	movs	r3, #1
 8013cd6:	e09e      	b.n	8013e16 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8013cd8:	68fb      	ldr	r3, [r7, #12]
 8013cda:	6a1a      	ldr	r2, [r3, #32]
 8013cdc:	697b      	ldr	r3, [r7, #20]
 8013cde:	1ad3      	subs	r3, r2, r3
 8013ce0:	6a3a      	ldr	r2, [r7, #32]
 8013ce2:	429a      	cmp	r2, r3
 8013ce4:	d918      	bls.n	8013d18 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	6a1a      	ldr	r2, [r3, #32]
 8013cf0:	697b      	ldr	r3, [r7, #20]
 8013cf2:	1ad3      	subs	r3, r2, r3
 8013cf4:	693a      	ldr	r2, [r7, #16]
 8013cf6:	8992      	ldrh	r2, [r2, #12]
 8013cf8:	fb02 f303 	mul.w	r3, r2, r3
 8013cfc:	69fa      	ldr	r2, [r7, #28]
 8013cfe:	18d1      	adds	r1, r2, r3
 8013d00:	693b      	ldr	r3, [r7, #16]
 8013d02:	899b      	ldrh	r3, [r3, #12]
 8013d04:	461a      	mov	r2, r3
 8013d06:	f7fd fad9 	bl	80112bc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013d0a:	68fb      	ldr	r3, [r7, #12]
 8013d0c:	7d1b      	ldrb	r3, [r3, #20]
 8013d0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013d12:	b2da      	uxtb	r2, r3
 8013d14:	68fb      	ldr	r3, [r7, #12]
 8013d16:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8013d18:	693b      	ldr	r3, [r7, #16]
 8013d1a:	899b      	ldrh	r3, [r3, #12]
 8013d1c:	461a      	mov	r2, r3
 8013d1e:	6a3b      	ldr	r3, [r7, #32]
 8013d20:	fb02 f303 	mul.w	r3, r2, r3
 8013d24:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8013d26:	e04b      	b.n	8013dc0 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013d28:	68fb      	ldr	r3, [r7, #12]
 8013d2a:	6a1b      	ldr	r3, [r3, #32]
 8013d2c:	697a      	ldr	r2, [r7, #20]
 8013d2e:	429a      	cmp	r2, r3
 8013d30:	d016      	beq.n	8013d60 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8013d32:	68fb      	ldr	r3, [r7, #12]
 8013d34:	699a      	ldr	r2, [r3, #24]
 8013d36:	68fb      	ldr	r3, [r7, #12]
 8013d38:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013d3a:	429a      	cmp	r2, r3
 8013d3c:	d210      	bcs.n	8013d60 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8013d3e:	693b      	ldr	r3, [r7, #16]
 8013d40:	7858      	ldrb	r0, [r3, #1]
 8013d42:	68fb      	ldr	r3, [r7, #12]
 8013d44:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013d48:	2301      	movs	r3, #1
 8013d4a:	697a      	ldr	r2, [r7, #20]
 8013d4c:	f7fd f9da 	bl	8011104 <disk_read>
 8013d50:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	d004      	beq.n	8013d60 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8013d56:	68fb      	ldr	r3, [r7, #12]
 8013d58:	2201      	movs	r2, #1
 8013d5a:	755a      	strb	r2, [r3, #21]
 8013d5c:	2301      	movs	r3, #1
 8013d5e:	e05a      	b.n	8013e16 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	697a      	ldr	r2, [r7, #20]
 8013d64:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013d66:	693b      	ldr	r3, [r7, #16]
 8013d68:	899b      	ldrh	r3, [r3, #12]
 8013d6a:	4618      	mov	r0, r3
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	699b      	ldr	r3, [r3, #24]
 8013d70:	693a      	ldr	r2, [r7, #16]
 8013d72:	8992      	ldrh	r2, [r2, #12]
 8013d74:	fbb3 f1f2 	udiv	r1, r3, r2
 8013d78:	fb01 f202 	mul.w	r2, r1, r2
 8013d7c:	1a9b      	subs	r3, r3, r2
 8013d7e:	1ac3      	subs	r3, r0, r3
 8013d80:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8013d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013d84:	687b      	ldr	r3, [r7, #4]
 8013d86:	429a      	cmp	r2, r3
 8013d88:	d901      	bls.n	8013d8e <f_write+0x298>
 8013d8a:	687b      	ldr	r3, [r7, #4]
 8013d8c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8013d8e:	68fb      	ldr	r3, [r7, #12]
 8013d90:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013d94:	68fb      	ldr	r3, [r7, #12]
 8013d96:	699b      	ldr	r3, [r3, #24]
 8013d98:	693a      	ldr	r2, [r7, #16]
 8013d9a:	8992      	ldrh	r2, [r2, #12]
 8013d9c:	fbb3 f0f2 	udiv	r0, r3, r2
 8013da0:	fb00 f202 	mul.w	r2, r0, r2
 8013da4:	1a9b      	subs	r3, r3, r2
 8013da6:	440b      	add	r3, r1
 8013da8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013daa:	69f9      	ldr	r1, [r7, #28]
 8013dac:	4618      	mov	r0, r3
 8013dae:	f7fd fa85 	bl	80112bc <mem_cpy>
		fp->flag |= FA_DIRTY;
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	7d1b      	ldrb	r3, [r3, #20]
 8013db6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8013dba:	b2da      	uxtb	r2, r3
 8013dbc:	68fb      	ldr	r3, [r7, #12]
 8013dbe:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8013dc0:	69fa      	ldr	r2, [r7, #28]
 8013dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dc4:	4413      	add	r3, r2
 8013dc6:	61fb      	str	r3, [r7, #28]
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	699a      	ldr	r2, [r3, #24]
 8013dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dce:	441a      	add	r2, r3
 8013dd0:	68fb      	ldr	r3, [r7, #12]
 8013dd2:	619a      	str	r2, [r3, #24]
 8013dd4:	68fb      	ldr	r3, [r7, #12]
 8013dd6:	68da      	ldr	r2, [r3, #12]
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	699b      	ldr	r3, [r3, #24]
 8013ddc:	429a      	cmp	r2, r3
 8013dde:	bf38      	it	cc
 8013de0:	461a      	movcc	r2, r3
 8013de2:	68fb      	ldr	r3, [r7, #12]
 8013de4:	60da      	str	r2, [r3, #12]
 8013de6:	683b      	ldr	r3, [r7, #0]
 8013de8:	681a      	ldr	r2, [r3, #0]
 8013dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dec:	441a      	add	r2, r3
 8013dee:	683b      	ldr	r3, [r7, #0]
 8013df0:	601a      	str	r2, [r3, #0]
 8013df2:	687a      	ldr	r2, [r7, #4]
 8013df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013df6:	1ad3      	subs	r3, r2, r3
 8013df8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	2b00      	cmp	r3, #0
 8013dfe:	f47f aeb5 	bne.w	8013b6c <f_write+0x76>
 8013e02:	e000      	b.n	8013e06 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013e04:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	7d1b      	ldrb	r3, [r3, #20]
 8013e0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013e0e:	b2da      	uxtb	r2, r3
 8013e10:	68fb      	ldr	r3, [r7, #12]
 8013e12:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8013e14:	2300      	movs	r3, #0
}
 8013e16:	4618      	mov	r0, r3
 8013e18:	3730      	adds	r7, #48	; 0x30
 8013e1a:	46bd      	mov	sp, r7
 8013e1c:	bd80      	pop	{r7, pc}

08013e1e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8013e1e:	b580      	push	{r7, lr}
 8013e20:	b086      	sub	sp, #24
 8013e22:	af00      	add	r7, sp, #0
 8013e24:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	f107 0208 	add.w	r2, r7, #8
 8013e2c:	4611      	mov	r1, r2
 8013e2e:	4618      	mov	r0, r3
 8013e30:	f7ff faba 	bl	80133a8 <validate>
 8013e34:	4603      	mov	r3, r0
 8013e36:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013e38:	7dfb      	ldrb	r3, [r7, #23]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d168      	bne.n	8013f10 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	7d1b      	ldrb	r3, [r3, #20]
 8013e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013e46:	2b00      	cmp	r3, #0
 8013e48:	d062      	beq.n	8013f10 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	7d1b      	ldrb	r3, [r3, #20]
 8013e4e:	b25b      	sxtb	r3, r3
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	da15      	bge.n	8013e80 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8013e54:	68bb      	ldr	r3, [r7, #8]
 8013e56:	7858      	ldrb	r0, [r3, #1]
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8013e5e:	687b      	ldr	r3, [r7, #4]
 8013e60:	6a1a      	ldr	r2, [r3, #32]
 8013e62:	2301      	movs	r3, #1
 8013e64:	f7fd f96e 	bl	8011144 <disk_write>
 8013e68:	4603      	mov	r3, r0
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d001      	beq.n	8013e72 <f_sync+0x54>
 8013e6e:	2301      	movs	r3, #1
 8013e70:	e04f      	b.n	8013f12 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013e72:	687b      	ldr	r3, [r7, #4]
 8013e74:	7d1b      	ldrb	r3, [r3, #20]
 8013e76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013e7a:	b2da      	uxtb	r2, r3
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8013e80:	f7fc fbdc 	bl	801063c <get_fattime>
 8013e84:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8013e86:	68ba      	ldr	r2, [r7, #8]
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e8c:	4619      	mov	r1, r3
 8013e8e:	4610      	mov	r0, r2
 8013e90:	f7fd fc38 	bl	8011704 <move_window>
 8013e94:	4603      	mov	r3, r0
 8013e96:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8013e98:	7dfb      	ldrb	r3, [r7, #23]
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d138      	bne.n	8013f10 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013ea2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	330b      	adds	r3, #11
 8013ea8:	781a      	ldrb	r2, [r3, #0]
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	330b      	adds	r3, #11
 8013eae:	f042 0220 	orr.w	r2, r2, #32
 8013eb2:	b2d2      	uxtb	r2, r2
 8013eb4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013eb6:	687b      	ldr	r3, [r7, #4]
 8013eb8:	6818      	ldr	r0, [r3, #0]
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	689b      	ldr	r3, [r3, #8]
 8013ebe:	461a      	mov	r2, r3
 8013ec0:	68f9      	ldr	r1, [r7, #12]
 8013ec2:	f7fe f9c4 	bl	801224e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	f103 021c 	add.w	r2, r3, #28
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	68db      	ldr	r3, [r3, #12]
 8013ed0:	4619      	mov	r1, r3
 8013ed2:	4610      	mov	r0, r2
 8013ed4:	f7fd f9c7 	bl	8011266 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	3316      	adds	r3, #22
 8013edc:	6939      	ldr	r1, [r7, #16]
 8013ede:	4618      	mov	r0, r3
 8013ee0:	f7fd f9c1 	bl	8011266 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	3312      	adds	r3, #18
 8013ee8:	2100      	movs	r1, #0
 8013eea:	4618      	mov	r0, r3
 8013eec:	f7fd f9a1 	bl	8011232 <st_word>
					fs->wflag = 1;
 8013ef0:	68bb      	ldr	r3, [r7, #8]
 8013ef2:	2201      	movs	r2, #1
 8013ef4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013ef6:	68bb      	ldr	r3, [r7, #8]
 8013ef8:	4618      	mov	r0, r3
 8013efa:	f7fd fc31 	bl	8011760 <sync_fs>
 8013efe:	4603      	mov	r3, r0
 8013f00:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	7d1b      	ldrb	r3, [r3, #20]
 8013f06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8013f0a:	b2da      	uxtb	r2, r3
 8013f0c:	687b      	ldr	r3, [r7, #4]
 8013f0e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8013f10:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f12:	4618      	mov	r0, r3
 8013f14:	3718      	adds	r7, #24
 8013f16:	46bd      	mov	sp, r7
 8013f18:	bd80      	pop	{r7, pc}

08013f1a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8013f1a:	b580      	push	{r7, lr}
 8013f1c:	b084      	sub	sp, #16
 8013f1e:	af00      	add	r7, sp, #0
 8013f20:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8013f22:	6878      	ldr	r0, [r7, #4]
 8013f24:	f7ff ff7b 	bl	8013e1e <f_sync>
 8013f28:	4603      	mov	r3, r0
 8013f2a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8013f2c:	7bfb      	ldrb	r3, [r7, #15]
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d118      	bne.n	8013f64 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	f107 0208 	add.w	r2, r7, #8
 8013f38:	4611      	mov	r1, r2
 8013f3a:	4618      	mov	r0, r3
 8013f3c:	f7ff fa34 	bl	80133a8 <validate>
 8013f40:	4603      	mov	r3, r0
 8013f42:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013f44:	7bfb      	ldrb	r3, [r7, #15]
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	d10c      	bne.n	8013f64 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	691b      	ldr	r3, [r3, #16]
 8013f4e:	4618      	mov	r0, r3
 8013f50:	f7fd fb36 	bl	80115c0 <dec_lock>
 8013f54:	4603      	mov	r3, r0
 8013f56:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013f58:	7bfb      	ldrb	r3, [r7, #15]
 8013f5a:	2b00      	cmp	r3, #0
 8013f5c:	d102      	bne.n	8013f64 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	2200      	movs	r2, #0
 8013f62:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8013f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f66:	4618      	mov	r0, r3
 8013f68:	3710      	adds	r7, #16
 8013f6a:	46bd      	mov	sp, r7
 8013f6c:	bd80      	pop	{r7, pc}

08013f6e <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8013f6e:	b580      	push	{r7, lr}
 8013f70:	b092      	sub	sp, #72	; 0x48
 8013f72:	af00      	add	r7, sp, #0
 8013f74:	60f8      	str	r0, [r7, #12]
 8013f76:	60b9      	str	r1, [r7, #8]
 8013f78:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8013f7a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8013f7e:	f107 030c 	add.w	r3, r7, #12
 8013f82:	2200      	movs	r2, #0
 8013f84:	4618      	mov	r0, r3
 8013f86:	f7fe ff89 	bl	8012e9c <find_volume>
 8013f8a:	4603      	mov	r3, r0
 8013f8c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8013f90:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	f040 8099 	bne.w	80140cc <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8013f9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8013fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fa2:	699a      	ldr	r2, [r3, #24]
 8013fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fa6:	69db      	ldr	r3, [r3, #28]
 8013fa8:	3b02      	subs	r3, #2
 8013faa:	429a      	cmp	r2, r3
 8013fac:	d804      	bhi.n	8013fb8 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8013fae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fb0:	699a      	ldr	r2, [r3, #24]
 8013fb2:	68bb      	ldr	r3, [r7, #8]
 8013fb4:	601a      	str	r2, [r3, #0]
 8013fb6:	e089      	b.n	80140cc <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8013fb8:	2300      	movs	r3, #0
 8013fba:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8013fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fbe:	781b      	ldrb	r3, [r3, #0]
 8013fc0:	2b01      	cmp	r3, #1
 8013fc2:	d128      	bne.n	8014016 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8013fc4:	2302      	movs	r3, #2
 8013fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013fca:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8013fcc:	f107 0314 	add.w	r3, r7, #20
 8013fd0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	f7fd fc52 	bl	801187c <get_fat>
 8013fd8:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8013fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013fe0:	d103      	bne.n	8013fea <f_getfree+0x7c>
 8013fe2:	2301      	movs	r3, #1
 8013fe4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8013fe8:	e063      	b.n	80140b2 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8013fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013fec:	2b01      	cmp	r3, #1
 8013fee:	d103      	bne.n	8013ff8 <f_getfree+0x8a>
 8013ff0:	2302      	movs	r3, #2
 8013ff2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8013ff6:	e05c      	b.n	80140b2 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8013ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d102      	bne.n	8014004 <f_getfree+0x96>
 8013ffe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014000:	3301      	adds	r3, #1
 8014002:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8014004:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014006:	3301      	adds	r3, #1
 8014008:	63fb      	str	r3, [r7, #60]	; 0x3c
 801400a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801400c:	69db      	ldr	r3, [r3, #28]
 801400e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8014010:	429a      	cmp	r2, r3
 8014012:	d3db      	bcc.n	8013fcc <f_getfree+0x5e>
 8014014:	e04d      	b.n	80140b2 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8014016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014018:	69db      	ldr	r3, [r3, #28]
 801401a:	63fb      	str	r3, [r7, #60]	; 0x3c
 801401c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014020:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8014022:	2300      	movs	r3, #0
 8014024:	637b      	str	r3, [r7, #52]	; 0x34
 8014026:	2300      	movs	r3, #0
 8014028:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 801402a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801402c:	2b00      	cmp	r3, #0
 801402e:	d113      	bne.n	8014058 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8014030:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8014032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014034:	1c5a      	adds	r2, r3, #1
 8014036:	63ba      	str	r2, [r7, #56]	; 0x38
 8014038:	4619      	mov	r1, r3
 801403a:	f7fd fb63 	bl	8011704 <move_window>
 801403e:	4603      	mov	r3, r0
 8014040:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8014044:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014048:	2b00      	cmp	r3, #0
 801404a:	d131      	bne.n	80140b0 <f_getfree+0x142>
							p = fs->win;
 801404c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801404e:	3338      	adds	r3, #56	; 0x38
 8014050:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8014052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014054:	899b      	ldrh	r3, [r3, #12]
 8014056:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8014058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801405a:	781b      	ldrb	r3, [r3, #0]
 801405c:	2b02      	cmp	r3, #2
 801405e:	d10f      	bne.n	8014080 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8014060:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014062:	f7fd f8ad 	bl	80111c0 <ld_word>
 8014066:	4603      	mov	r3, r0
 8014068:	2b00      	cmp	r3, #0
 801406a:	d102      	bne.n	8014072 <f_getfree+0x104>
 801406c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801406e:	3301      	adds	r3, #1
 8014070:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8014072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014074:	3302      	adds	r3, #2
 8014076:	633b      	str	r3, [r7, #48]	; 0x30
 8014078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801407a:	3b02      	subs	r3, #2
 801407c:	637b      	str	r3, [r7, #52]	; 0x34
 801407e:	e010      	b.n	80140a2 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8014080:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014082:	f7fd f8b4 	bl	80111ee <ld_dword>
 8014086:	4603      	mov	r3, r0
 8014088:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 801408c:	2b00      	cmp	r3, #0
 801408e:	d102      	bne.n	8014096 <f_getfree+0x128>
 8014090:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014092:	3301      	adds	r3, #1
 8014094:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8014096:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014098:	3304      	adds	r3, #4
 801409a:	633b      	str	r3, [r7, #48]	; 0x30
 801409c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801409e:	3b04      	subs	r3, #4
 80140a0:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 80140a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140a4:	3b01      	subs	r3, #1
 80140a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80140a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d1bd      	bne.n	801402a <f_getfree+0xbc>
 80140ae:	e000      	b.n	80140b2 <f_getfree+0x144>
							if (res != FR_OK) break;
 80140b0:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80140b2:	68bb      	ldr	r3, [r7, #8]
 80140b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80140b6:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80140b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80140bc:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80140be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140c0:	791a      	ldrb	r2, [r3, #4]
 80140c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80140c4:	f042 0201 	orr.w	r2, r2, #1
 80140c8:	b2d2      	uxtb	r2, r2
 80140ca:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80140cc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80140d0:	4618      	mov	r0, r3
 80140d2:	3748      	adds	r7, #72	; 0x48
 80140d4:	46bd      	mov	sp, r7
 80140d6:	bd80      	pop	{r7, pc}

080140d8 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80140d8:	b580      	push	{r7, lr}
 80140da:	b088      	sub	sp, #32
 80140dc:	af00      	add	r7, sp, #0
 80140de:	60f8      	str	r0, [r7, #12]
 80140e0:	60b9      	str	r1, [r7, #8]
 80140e2:	607a      	str	r2, [r7, #4]
	int n = 0;
 80140e4:	2300      	movs	r3, #0
 80140e6:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80140e8:	68fb      	ldr	r3, [r7, #12]
 80140ea:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80140ec:	e01b      	b.n	8014126 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80140ee:	f107 0310 	add.w	r3, r7, #16
 80140f2:	f107 0114 	add.w	r1, r7, #20
 80140f6:	2201      	movs	r2, #1
 80140f8:	6878      	ldr	r0, [r7, #4]
 80140fa:	f7ff fb9d 	bl	8013838 <f_read>
		if (rc != 1) break;
 80140fe:	693b      	ldr	r3, [r7, #16]
 8014100:	2b01      	cmp	r3, #1
 8014102:	d116      	bne.n	8014132 <f_gets+0x5a>
		c = s[0];
 8014104:	7d3b      	ldrb	r3, [r7, #20]
 8014106:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8014108:	7dfb      	ldrb	r3, [r7, #23]
 801410a:	2b0d      	cmp	r3, #13
 801410c:	d100      	bne.n	8014110 <f_gets+0x38>
 801410e:	e00a      	b.n	8014126 <f_gets+0x4e>
		*p++ = c;
 8014110:	69bb      	ldr	r3, [r7, #24]
 8014112:	1c5a      	adds	r2, r3, #1
 8014114:	61ba      	str	r2, [r7, #24]
 8014116:	7dfa      	ldrb	r2, [r7, #23]
 8014118:	701a      	strb	r2, [r3, #0]
		n++;
 801411a:	69fb      	ldr	r3, [r7, #28]
 801411c:	3301      	adds	r3, #1
 801411e:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8014120:	7dfb      	ldrb	r3, [r7, #23]
 8014122:	2b0a      	cmp	r3, #10
 8014124:	d007      	beq.n	8014136 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8014126:	68bb      	ldr	r3, [r7, #8]
 8014128:	3b01      	subs	r3, #1
 801412a:	69fa      	ldr	r2, [r7, #28]
 801412c:	429a      	cmp	r2, r3
 801412e:	dbde      	blt.n	80140ee <f_gets+0x16>
 8014130:	e002      	b.n	8014138 <f_gets+0x60>
		if (rc != 1) break;
 8014132:	bf00      	nop
 8014134:	e000      	b.n	8014138 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8014136:	bf00      	nop
	}
	*p = 0;
 8014138:	69bb      	ldr	r3, [r7, #24]
 801413a:	2200      	movs	r2, #0
 801413c:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 801413e:	69fb      	ldr	r3, [r7, #28]
 8014140:	2b00      	cmp	r3, #0
 8014142:	d001      	beq.n	8014148 <f_gets+0x70>
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	e000      	b.n	801414a <f_gets+0x72>
 8014148:	2300      	movs	r3, #0
}
 801414a:	4618      	mov	r0, r3
 801414c:	3720      	adds	r7, #32
 801414e:	46bd      	mov	sp, r7
 8014150:	bd80      	pop	{r7, pc}

08014152 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8014152:	b580      	push	{r7, lr}
 8014154:	b084      	sub	sp, #16
 8014156:	af00      	add	r7, sp, #0
 8014158:	6078      	str	r0, [r7, #4]
 801415a:	460b      	mov	r3, r1
 801415c:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 801415e:	78fb      	ldrb	r3, [r7, #3]
 8014160:	2b0a      	cmp	r3, #10
 8014162:	d103      	bne.n	801416c <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8014164:	210d      	movs	r1, #13
 8014166:	6878      	ldr	r0, [r7, #4]
 8014168:	f7ff fff3 	bl	8014152 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	685b      	ldr	r3, [r3, #4]
 8014170:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8014172:	68fb      	ldr	r3, [r7, #12]
 8014174:	2b00      	cmp	r3, #0
 8014176:	db25      	blt.n	80141c4 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	1c5a      	adds	r2, r3, #1
 801417c:	60fa      	str	r2, [r7, #12]
 801417e:	687a      	ldr	r2, [r7, #4]
 8014180:	4413      	add	r3, r2
 8014182:	78fa      	ldrb	r2, [r7, #3]
 8014184:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8014186:	68fb      	ldr	r3, [r7, #12]
 8014188:	2b3c      	cmp	r3, #60	; 0x3c
 801418a:	dd12      	ble.n	80141b2 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 801418c:	687b      	ldr	r3, [r7, #4]
 801418e:	6818      	ldr	r0, [r3, #0]
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	f103 010c 	add.w	r1, r3, #12
 8014196:	68fa      	ldr	r2, [r7, #12]
 8014198:	f107 0308 	add.w	r3, r7, #8
 801419c:	f7ff fcab 	bl	8013af6 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 80141a0:	68ba      	ldr	r2, [r7, #8]
 80141a2:	68fb      	ldr	r3, [r7, #12]
 80141a4:	429a      	cmp	r2, r3
 80141a6:	d101      	bne.n	80141ac <putc_bfd+0x5a>
 80141a8:	2300      	movs	r3, #0
 80141aa:	e001      	b.n	80141b0 <putc_bfd+0x5e>
 80141ac:	f04f 33ff 	mov.w	r3, #4294967295
 80141b0:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	68fa      	ldr	r2, [r7, #12]
 80141b6:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	689b      	ldr	r3, [r3, #8]
 80141bc:	1c5a      	adds	r2, r3, #1
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	609a      	str	r2, [r3, #8]
 80141c2:	e000      	b.n	80141c6 <putc_bfd+0x74>
	if (i < 0) return;
 80141c4:	bf00      	nop
}
 80141c6:	3710      	adds	r7, #16
 80141c8:	46bd      	mov	sp, r7
 80141ca:	bd80      	pop	{r7, pc}

080141cc <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 80141cc:	b580      	push	{r7, lr}
 80141ce:	b084      	sub	sp, #16
 80141d0:	af00      	add	r7, sp, #0
 80141d2:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	685b      	ldr	r3, [r3, #4]
 80141d8:	2b00      	cmp	r3, #0
 80141da:	db16      	blt.n	801420a <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	6818      	ldr	r0, [r3, #0]
 80141e0:	687b      	ldr	r3, [r7, #4]
 80141e2:	f103 010c 	add.w	r1, r3, #12
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	685b      	ldr	r3, [r3, #4]
 80141ea:	461a      	mov	r2, r3
 80141ec:	f107 030c 	add.w	r3, r7, #12
 80141f0:	f7ff fc81 	bl	8013af6 <f_write>
 80141f4:	4603      	mov	r3, r0
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d107      	bne.n	801420a <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 80141fa:	687b      	ldr	r3, [r7, #4]
 80141fc:	685b      	ldr	r3, [r3, #4]
 80141fe:	68fa      	ldr	r2, [r7, #12]
 8014200:	4293      	cmp	r3, r2
 8014202:	d102      	bne.n	801420a <putc_flush+0x3e>
 8014204:	687b      	ldr	r3, [r7, #4]
 8014206:	689b      	ldr	r3, [r3, #8]
 8014208:	e001      	b.n	801420e <putc_flush+0x42>
	return EOF;
 801420a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801420e:	4618      	mov	r0, r3
 8014210:	3710      	adds	r7, #16
 8014212:	46bd      	mov	sp, r7
 8014214:	bd80      	pop	{r7, pc}

08014216 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8014216:	b480      	push	{r7}
 8014218:	b083      	sub	sp, #12
 801421a:	af00      	add	r7, sp, #0
 801421c:	6078      	str	r0, [r7, #4]
 801421e:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	683a      	ldr	r2, [r7, #0]
 8014224:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8014226:	687b      	ldr	r3, [r7, #4]
 8014228:	2200      	movs	r2, #0
 801422a:	605a      	str	r2, [r3, #4]
 801422c:	687b      	ldr	r3, [r7, #4]
 801422e:	685a      	ldr	r2, [r3, #4]
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	609a      	str	r2, [r3, #8]
}
 8014234:	bf00      	nop
 8014236:	370c      	adds	r7, #12
 8014238:	46bd      	mov	sp, r7
 801423a:	bc80      	pop	{r7}
 801423c:	4770      	bx	lr

0801423e <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 801423e:	b580      	push	{r7, lr}
 8014240:	b096      	sub	sp, #88	; 0x58
 8014242:	af00      	add	r7, sp, #0
 8014244:	6078      	str	r0, [r7, #4]
 8014246:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8014248:	f107 030c 	add.w	r3, r7, #12
 801424c:	6839      	ldr	r1, [r7, #0]
 801424e:	4618      	mov	r0, r3
 8014250:	f7ff ffe1 	bl	8014216 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8014254:	e009      	b.n	801426a <f_puts+0x2c>
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	1c5a      	adds	r2, r3, #1
 801425a:	607a      	str	r2, [r7, #4]
 801425c:	781a      	ldrb	r2, [r3, #0]
 801425e:	f107 030c 	add.w	r3, r7, #12
 8014262:	4611      	mov	r1, r2
 8014264:	4618      	mov	r0, r3
 8014266:	f7ff ff74 	bl	8014152 <putc_bfd>
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	781b      	ldrb	r3, [r3, #0]
 801426e:	2b00      	cmp	r3, #0
 8014270:	d1f1      	bne.n	8014256 <f_puts+0x18>
	return putc_flush(&pb);
 8014272:	f107 030c 	add.w	r3, r7, #12
 8014276:	4618      	mov	r0, r3
 8014278:	f7ff ffa8 	bl	80141cc <putc_flush>
 801427c:	4603      	mov	r3, r0
}
 801427e:	4618      	mov	r0, r3
 8014280:	3758      	adds	r7, #88	; 0x58
 8014282:	46bd      	mov	sp, r7
 8014284:	bd80      	pop	{r7, pc}
	...

08014288 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014288:	b480      	push	{r7}
 801428a:	b087      	sub	sp, #28
 801428c:	af00      	add	r7, sp, #0
 801428e:	60f8      	str	r0, [r7, #12]
 8014290:	60b9      	str	r1, [r7, #8]
 8014292:	4613      	mov	r3, r2
 8014294:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014296:	2301      	movs	r3, #1
 8014298:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801429a:	2300      	movs	r3, #0
 801429c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801429e:	4b1e      	ldr	r3, [pc, #120]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142a0:	7a5b      	ldrb	r3, [r3, #9]
 80142a2:	b2db      	uxtb	r3, r3
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d131      	bne.n	801430c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80142a8:	4b1b      	ldr	r3, [pc, #108]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142aa:	7a5b      	ldrb	r3, [r3, #9]
 80142ac:	b2db      	uxtb	r3, r3
 80142ae:	461a      	mov	r2, r3
 80142b0:	4b19      	ldr	r3, [pc, #100]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142b2:	2100      	movs	r1, #0
 80142b4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80142b6:	4b18      	ldr	r3, [pc, #96]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142b8:	7a5b      	ldrb	r3, [r3, #9]
 80142ba:	b2db      	uxtb	r3, r3
 80142bc:	4a16      	ldr	r2, [pc, #88]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142be:	009b      	lsls	r3, r3, #2
 80142c0:	4413      	add	r3, r2
 80142c2:	68fa      	ldr	r2, [r7, #12]
 80142c4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80142c6:	4b14      	ldr	r3, [pc, #80]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142c8:	7a5b      	ldrb	r3, [r3, #9]
 80142ca:	b2db      	uxtb	r3, r3
 80142cc:	461a      	mov	r2, r3
 80142ce:	4b12      	ldr	r3, [pc, #72]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142d0:	4413      	add	r3, r2
 80142d2:	79fa      	ldrb	r2, [r7, #7]
 80142d4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80142d6:	4b10      	ldr	r3, [pc, #64]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142d8:	7a5b      	ldrb	r3, [r3, #9]
 80142da:	b2db      	uxtb	r3, r3
 80142dc:	1c5a      	adds	r2, r3, #1
 80142de:	b2d1      	uxtb	r1, r2
 80142e0:	4a0d      	ldr	r2, [pc, #52]	; (8014318 <FATFS_LinkDriverEx+0x90>)
 80142e2:	7251      	strb	r1, [r2, #9]
 80142e4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80142e6:	7dbb      	ldrb	r3, [r7, #22]
 80142e8:	3330      	adds	r3, #48	; 0x30
 80142ea:	b2da      	uxtb	r2, r3
 80142ec:	68bb      	ldr	r3, [r7, #8]
 80142ee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80142f0:	68bb      	ldr	r3, [r7, #8]
 80142f2:	3301      	adds	r3, #1
 80142f4:	223a      	movs	r2, #58	; 0x3a
 80142f6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80142f8:	68bb      	ldr	r3, [r7, #8]
 80142fa:	3302      	adds	r3, #2
 80142fc:	222f      	movs	r2, #47	; 0x2f
 80142fe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014300:	68bb      	ldr	r3, [r7, #8]
 8014302:	3303      	adds	r3, #3
 8014304:	2200      	movs	r2, #0
 8014306:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014308:	2300      	movs	r3, #0
 801430a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 801430c:	7dfb      	ldrb	r3, [r7, #23]
}
 801430e:	4618      	mov	r0, r3
 8014310:	371c      	adds	r7, #28
 8014312:	46bd      	mov	sp, r7
 8014314:	bc80      	pop	{r7}
 8014316:	4770      	bx	lr
 8014318:	20002e90 	.word	0x20002e90

0801431c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801431c:	b580      	push	{r7, lr}
 801431e:	b082      	sub	sp, #8
 8014320:	af00      	add	r7, sp, #0
 8014322:	6078      	str	r0, [r7, #4]
 8014324:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014326:	2200      	movs	r2, #0
 8014328:	6839      	ldr	r1, [r7, #0]
 801432a:	6878      	ldr	r0, [r7, #4]
 801432c:	f7ff ffac 	bl	8014288 <FATFS_LinkDriverEx>
 8014330:	4603      	mov	r3, r0
}
 8014332:	4618      	mov	r0, r3
 8014334:	3708      	adds	r7, #8
 8014336:	46bd      	mov	sp, r7
 8014338:	bd80      	pop	{r7, pc}
	...

0801433c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801433c:	b480      	push	{r7}
 801433e:	b085      	sub	sp, #20
 8014340:	af00      	add	r7, sp, #0
 8014342:	4603      	mov	r3, r0
 8014344:	6039      	str	r1, [r7, #0]
 8014346:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8014348:	88fb      	ldrh	r3, [r7, #6]
 801434a:	2b7f      	cmp	r3, #127	; 0x7f
 801434c:	d802      	bhi.n	8014354 <ff_convert+0x18>
		c = chr;
 801434e:	88fb      	ldrh	r3, [r7, #6]
 8014350:	81fb      	strh	r3, [r7, #14]
 8014352:	e025      	b.n	80143a0 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8014354:	683b      	ldr	r3, [r7, #0]
 8014356:	2b00      	cmp	r3, #0
 8014358:	d00b      	beq.n	8014372 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 801435a:	88fb      	ldrh	r3, [r7, #6]
 801435c:	2bff      	cmp	r3, #255	; 0xff
 801435e:	d805      	bhi.n	801436c <ff_convert+0x30>
 8014360:	88fb      	ldrh	r3, [r7, #6]
 8014362:	3b80      	subs	r3, #128	; 0x80
 8014364:	4a11      	ldr	r2, [pc, #68]	; (80143ac <ff_convert+0x70>)
 8014366:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801436a:	e000      	b.n	801436e <ff_convert+0x32>
 801436c:	2300      	movs	r3, #0
 801436e:	81fb      	strh	r3, [r7, #14]
 8014370:	e016      	b.n	80143a0 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8014372:	2300      	movs	r3, #0
 8014374:	81fb      	strh	r3, [r7, #14]
 8014376:	e009      	b.n	801438c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8014378:	89fb      	ldrh	r3, [r7, #14]
 801437a:	4a0c      	ldr	r2, [pc, #48]	; (80143ac <ff_convert+0x70>)
 801437c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014380:	88fa      	ldrh	r2, [r7, #6]
 8014382:	429a      	cmp	r2, r3
 8014384:	d006      	beq.n	8014394 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8014386:	89fb      	ldrh	r3, [r7, #14]
 8014388:	3301      	adds	r3, #1
 801438a:	81fb      	strh	r3, [r7, #14]
 801438c:	89fb      	ldrh	r3, [r7, #14]
 801438e:	2b7f      	cmp	r3, #127	; 0x7f
 8014390:	d9f2      	bls.n	8014378 <ff_convert+0x3c>
 8014392:	e000      	b.n	8014396 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8014394:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8014396:	89fb      	ldrh	r3, [r7, #14]
 8014398:	3380      	adds	r3, #128	; 0x80
 801439a:	b29b      	uxth	r3, r3
 801439c:	b2db      	uxtb	r3, r3
 801439e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80143a0:	89fb      	ldrh	r3, [r7, #14]
}
 80143a2:	4618      	mov	r0, r3
 80143a4:	3714      	adds	r7, #20
 80143a6:	46bd      	mov	sp, r7
 80143a8:	bc80      	pop	{r7}
 80143aa:	4770      	bx	lr
 80143ac:	08027c6c 	.word	0x08027c6c

080143b0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80143b0:	b480      	push	{r7}
 80143b2:	b087      	sub	sp, #28
 80143b4:	af00      	add	r7, sp, #0
 80143b6:	4603      	mov	r3, r0
 80143b8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80143ba:	88fb      	ldrh	r3, [r7, #6]
 80143bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80143c0:	d201      	bcs.n	80143c6 <ff_wtoupper+0x16>
 80143c2:	4b3d      	ldr	r3, [pc, #244]	; (80144b8 <ff_wtoupper+0x108>)
 80143c4:	e000      	b.n	80143c8 <ff_wtoupper+0x18>
 80143c6:	4b3d      	ldr	r3, [pc, #244]	; (80144bc <ff_wtoupper+0x10c>)
 80143c8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80143ca:	697b      	ldr	r3, [r7, #20]
 80143cc:	1c9a      	adds	r2, r3, #2
 80143ce:	617a      	str	r2, [r7, #20]
 80143d0:	881b      	ldrh	r3, [r3, #0]
 80143d2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80143d4:	8a7b      	ldrh	r3, [r7, #18]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d068      	beq.n	80144ac <ff_wtoupper+0xfc>
 80143da:	88fa      	ldrh	r2, [r7, #6]
 80143dc:	8a7b      	ldrh	r3, [r7, #18]
 80143de:	429a      	cmp	r2, r3
 80143e0:	d364      	bcc.n	80144ac <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80143e2:	697b      	ldr	r3, [r7, #20]
 80143e4:	1c9a      	adds	r2, r3, #2
 80143e6:	617a      	str	r2, [r7, #20]
 80143e8:	881b      	ldrh	r3, [r3, #0]
 80143ea:	823b      	strh	r3, [r7, #16]
 80143ec:	8a3b      	ldrh	r3, [r7, #16]
 80143ee:	0a1b      	lsrs	r3, r3, #8
 80143f0:	81fb      	strh	r3, [r7, #14]
 80143f2:	8a3b      	ldrh	r3, [r7, #16]
 80143f4:	b2db      	uxtb	r3, r3
 80143f6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 80143f8:	88fa      	ldrh	r2, [r7, #6]
 80143fa:	8a79      	ldrh	r1, [r7, #18]
 80143fc:	8a3b      	ldrh	r3, [r7, #16]
 80143fe:	440b      	add	r3, r1
 8014400:	429a      	cmp	r2, r3
 8014402:	da49      	bge.n	8014498 <ff_wtoupper+0xe8>
			switch (cmd) {
 8014404:	89fb      	ldrh	r3, [r7, #14]
 8014406:	2b08      	cmp	r3, #8
 8014408:	d84f      	bhi.n	80144aa <ff_wtoupper+0xfa>
 801440a:	a201      	add	r2, pc, #4	; (adr r2, 8014410 <ff_wtoupper+0x60>)
 801440c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014410:	08014435 	.word	0x08014435
 8014414:	08014447 	.word	0x08014447
 8014418:	0801445d 	.word	0x0801445d
 801441c:	08014465 	.word	0x08014465
 8014420:	0801446d 	.word	0x0801446d
 8014424:	08014475 	.word	0x08014475
 8014428:	0801447d 	.word	0x0801447d
 801442c:	08014485 	.word	0x08014485
 8014430:	0801448d 	.word	0x0801448d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8014434:	88fa      	ldrh	r2, [r7, #6]
 8014436:	8a7b      	ldrh	r3, [r7, #18]
 8014438:	1ad3      	subs	r3, r2, r3
 801443a:	005b      	lsls	r3, r3, #1
 801443c:	697a      	ldr	r2, [r7, #20]
 801443e:	4413      	add	r3, r2
 8014440:	881b      	ldrh	r3, [r3, #0]
 8014442:	80fb      	strh	r3, [r7, #6]
 8014444:	e027      	b.n	8014496 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8014446:	88fa      	ldrh	r2, [r7, #6]
 8014448:	8a7b      	ldrh	r3, [r7, #18]
 801444a:	1ad3      	subs	r3, r2, r3
 801444c:	b29b      	uxth	r3, r3
 801444e:	f003 0301 	and.w	r3, r3, #1
 8014452:	b29b      	uxth	r3, r3
 8014454:	88fa      	ldrh	r2, [r7, #6]
 8014456:	1ad3      	subs	r3, r2, r3
 8014458:	80fb      	strh	r3, [r7, #6]
 801445a:	e01c      	b.n	8014496 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801445c:	88fb      	ldrh	r3, [r7, #6]
 801445e:	3b10      	subs	r3, #16
 8014460:	80fb      	strh	r3, [r7, #6]
 8014462:	e018      	b.n	8014496 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8014464:	88fb      	ldrh	r3, [r7, #6]
 8014466:	3b20      	subs	r3, #32
 8014468:	80fb      	strh	r3, [r7, #6]
 801446a:	e014      	b.n	8014496 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801446c:	88fb      	ldrh	r3, [r7, #6]
 801446e:	3b30      	subs	r3, #48	; 0x30
 8014470:	80fb      	strh	r3, [r7, #6]
 8014472:	e010      	b.n	8014496 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8014474:	88fb      	ldrh	r3, [r7, #6]
 8014476:	3b1a      	subs	r3, #26
 8014478:	80fb      	strh	r3, [r7, #6]
 801447a:	e00c      	b.n	8014496 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801447c:	88fb      	ldrh	r3, [r7, #6]
 801447e:	3308      	adds	r3, #8
 8014480:	80fb      	strh	r3, [r7, #6]
 8014482:	e008      	b.n	8014496 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8014484:	88fb      	ldrh	r3, [r7, #6]
 8014486:	3b50      	subs	r3, #80	; 0x50
 8014488:	80fb      	strh	r3, [r7, #6]
 801448a:	e004      	b.n	8014496 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801448c:	88fb      	ldrh	r3, [r7, #6]
 801448e:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8014492:	80fb      	strh	r3, [r7, #6]
 8014494:	bf00      	nop
			}
			break;
 8014496:	e008      	b.n	80144aa <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8014498:	89fb      	ldrh	r3, [r7, #14]
 801449a:	2b00      	cmp	r3, #0
 801449c:	d195      	bne.n	80143ca <ff_wtoupper+0x1a>
 801449e:	8a3b      	ldrh	r3, [r7, #16]
 80144a0:	005b      	lsls	r3, r3, #1
 80144a2:	697a      	ldr	r2, [r7, #20]
 80144a4:	4413      	add	r3, r2
 80144a6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80144a8:	e78f      	b.n	80143ca <ff_wtoupper+0x1a>
			break;
 80144aa:	bf00      	nop
	}

	return chr;
 80144ac:	88fb      	ldrh	r3, [r7, #6]
}
 80144ae:	4618      	mov	r0, r3
 80144b0:	371c      	adds	r7, #28
 80144b2:	46bd      	mov	sp, r7
 80144b4:	bc80      	pop	{r7}
 80144b6:	4770      	bx	lr
 80144b8:	08027d6c 	.word	0x08027d6c
 80144bc:	08027f60 	.word	0x08027f60

080144c0 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 80144c0:	b580      	push	{r7, lr}
 80144c2:	b082      	sub	sp, #8
 80144c4:	af00      	add	r7, sp, #0
 80144c6:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	33f1      	adds	r3, #241	; 0xf1
 80144cc:	2210      	movs	r2, #16
 80144ce:	2100      	movs	r1, #0
 80144d0:	4618      	mov	r0, r3
 80144d2:	f00d f9e7 	bl	80218a4 <memset1>
    ctx->M_n = 0;
 80144d6:	687b      	ldr	r3, [r7, #4]
 80144d8:	2200      	movs	r2, #0
 80144da:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 80144de:	687b      	ldr	r3, [r7, #4]
 80144e0:	22f0      	movs	r2, #240	; 0xf0
 80144e2:	2100      	movs	r1, #0
 80144e4:	4618      	mov	r0, r3
 80144e6:	f00d f9dd 	bl	80218a4 <memset1>
}
 80144ea:	bf00      	nop
 80144ec:	3708      	adds	r7, #8
 80144ee:	46bd      	mov	sp, r7
 80144f0:	bd80      	pop	{r7, pc}

080144f2 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 80144f2:	b580      	push	{r7, lr}
 80144f4:	b082      	sub	sp, #8
 80144f6:	af00      	add	r7, sp, #0
 80144f8:	6078      	str	r0, [r7, #4]
 80144fa:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 80144fc:	687b      	ldr	r3, [r7, #4]
 80144fe:	461a      	mov	r2, r3
 8014500:	2110      	movs	r1, #16
 8014502:	6838      	ldr	r0, [r7, #0]
 8014504:	f000 fe5c 	bl	80151c0 <lorawan_aes_set_key>
}
 8014508:	bf00      	nop
 801450a:	3708      	adds	r7, #8
 801450c:	46bd      	mov	sp, r7
 801450e:	bd80      	pop	{r7, pc}

08014510 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 8014510:	b580      	push	{r7, lr}
 8014512:	b08c      	sub	sp, #48	; 0x30
 8014514:	af00      	add	r7, sp, #0
 8014516:	60f8      	str	r0, [r7, #12]
 8014518:	60b9      	str	r1, [r7, #8]
 801451a:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 801451c:	68fb      	ldr	r3, [r7, #12]
 801451e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8014522:	2b00      	cmp	r3, #0
 8014524:	f000 80a1 	beq.w	801466a <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8014528:	68fb      	ldr	r3, [r7, #12]
 801452a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801452e:	f1c3 0310 	rsb	r3, r3, #16
 8014532:	687a      	ldr	r2, [r7, #4]
 8014534:	4293      	cmp	r3, r2
 8014536:	bf28      	it	cs
 8014538:	4613      	movcs	r3, r2
 801453a:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 801453c:	68fb      	ldr	r3, [r7, #12]
 801453e:	f203 1201 	addw	r2, r3, #257	; 0x101
 8014542:	68fb      	ldr	r3, [r7, #12]
 8014544:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8014548:	4413      	add	r3, r2
 801454a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801454c:	b292      	uxth	r2, r2
 801454e:	68b9      	ldr	r1, [r7, #8]
 8014550:	4618      	mov	r0, r3
 8014552:	f00d f96c 	bl	802182e <memcpy1>
        ctx->M_n += mlen;
 8014556:	68fb      	ldr	r3, [r7, #12]
 8014558:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 801455c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801455e:	441a      	add	r2, r3
 8014560:	68fb      	ldr	r3, [r7, #12]
 8014562:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801456c:	2b0f      	cmp	r3, #15
 801456e:	f240 808d 	bls.w	801468c <AES_CMAC_Update+0x17c>
 8014572:	687a      	ldr	r2, [r7, #4]
 8014574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014576:	429a      	cmp	r2, r3
 8014578:	f000 8088 	beq.w	801468c <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 801457c:	2300      	movs	r3, #0
 801457e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8014580:	e015      	b.n	80145ae <AES_CMAC_Update+0x9e>
 8014582:	68fa      	ldr	r2, [r7, #12]
 8014584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014586:	4413      	add	r3, r2
 8014588:	33f1      	adds	r3, #241	; 0xf1
 801458a:	781a      	ldrb	r2, [r3, #0]
 801458c:	68f9      	ldr	r1, [r7, #12]
 801458e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014590:	440b      	add	r3, r1
 8014592:	f203 1301 	addw	r3, r3, #257	; 0x101
 8014596:	781b      	ldrb	r3, [r3, #0]
 8014598:	4053      	eors	r3, r2
 801459a:	b2d9      	uxtb	r1, r3
 801459c:	68fa      	ldr	r2, [r7, #12]
 801459e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145a0:	4413      	add	r3, r2
 80145a2:	33f1      	adds	r3, #241	; 0xf1
 80145a4:	460a      	mov	r2, r1
 80145a6:	701a      	strb	r2, [r3, #0]
 80145a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145aa:	3301      	adds	r3, #1
 80145ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80145ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80145b0:	2b0f      	cmp	r3, #15
 80145b2:	dde6      	ble.n	8014582 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80145b4:	68fb      	ldr	r3, [r7, #12]
 80145b6:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 80145ba:	f107 0314 	add.w	r3, r7, #20
 80145be:	2210      	movs	r2, #16
 80145c0:	4618      	mov	r0, r3
 80145c2:	f00d f934 	bl	802182e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 80145c6:	68fa      	ldr	r2, [r7, #12]
 80145c8:	f107 0114 	add.w	r1, r7, #20
 80145cc:	f107 0314 	add.w	r3, r7, #20
 80145d0:	4618      	mov	r0, r3
 80145d2:	f000 fed3 	bl	801537c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 80145d6:	68fb      	ldr	r3, [r7, #12]
 80145d8:	33f1      	adds	r3, #241	; 0xf1
 80145da:	f107 0114 	add.w	r1, r7, #20
 80145de:	2210      	movs	r2, #16
 80145e0:	4618      	mov	r0, r3
 80145e2:	f00d f924 	bl	802182e <memcpy1>

        data += mlen;
 80145e6:	68ba      	ldr	r2, [r7, #8]
 80145e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145ea:	4413      	add	r3, r2
 80145ec:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 80145ee:	687a      	ldr	r2, [r7, #4]
 80145f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145f2:	1ad3      	subs	r3, r2, r3
 80145f4:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 80145f6:	e038      	b.n	801466a <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 80145f8:	2300      	movs	r3, #0
 80145fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80145fc:	e013      	b.n	8014626 <AES_CMAC_Update+0x116>
 80145fe:	68fa      	ldr	r2, [r7, #12]
 8014600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014602:	4413      	add	r3, r2
 8014604:	33f1      	adds	r3, #241	; 0xf1
 8014606:	781a      	ldrb	r2, [r3, #0]
 8014608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801460a:	68b9      	ldr	r1, [r7, #8]
 801460c:	440b      	add	r3, r1
 801460e:	781b      	ldrb	r3, [r3, #0]
 8014610:	4053      	eors	r3, r2
 8014612:	b2d9      	uxtb	r1, r3
 8014614:	68fa      	ldr	r2, [r7, #12]
 8014616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014618:	4413      	add	r3, r2
 801461a:	33f1      	adds	r3, #241	; 0xf1
 801461c:	460a      	mov	r2, r1
 801461e:	701a      	strb	r2, [r3, #0]
 8014620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014622:	3301      	adds	r3, #1
 8014624:	62bb      	str	r3, [r7, #40]	; 0x28
 8014626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014628:	2b0f      	cmp	r3, #15
 801462a:	dde8      	ble.n	80145fe <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 801462c:	68fb      	ldr	r3, [r7, #12]
 801462e:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8014632:	f107 0314 	add.w	r3, r7, #20
 8014636:	2210      	movs	r2, #16
 8014638:	4618      	mov	r0, r3
 801463a:	f00d f8f8 	bl	802182e <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 801463e:	68fa      	ldr	r2, [r7, #12]
 8014640:	f107 0114 	add.w	r1, r7, #20
 8014644:	f107 0314 	add.w	r3, r7, #20
 8014648:	4618      	mov	r0, r3
 801464a:	f000 fe97 	bl	801537c <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 801464e:	68fb      	ldr	r3, [r7, #12]
 8014650:	33f1      	adds	r3, #241	; 0xf1
 8014652:	f107 0114 	add.w	r1, r7, #20
 8014656:	2210      	movs	r2, #16
 8014658:	4618      	mov	r0, r3
 801465a:	f00d f8e8 	bl	802182e <memcpy1>

        data += 16;
 801465e:	68bb      	ldr	r3, [r7, #8]
 8014660:	3310      	adds	r3, #16
 8014662:	60bb      	str	r3, [r7, #8]
        len -= 16;
 8014664:	687b      	ldr	r3, [r7, #4]
 8014666:	3b10      	subs	r3, #16
 8014668:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 801466a:	687b      	ldr	r3, [r7, #4]
 801466c:	2b10      	cmp	r3, #16
 801466e:	d8c3      	bhi.n	80145f8 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	f203 1301 	addw	r3, r3, #257	; 0x101
 8014676:	687a      	ldr	r2, [r7, #4]
 8014678:	b292      	uxth	r2, r2
 801467a:	68b9      	ldr	r1, [r7, #8]
 801467c:	4618      	mov	r0, r3
 801467e:	f00d f8d6 	bl	802182e <memcpy1>
    ctx->M_n = len;
 8014682:	68fb      	ldr	r3, [r7, #12]
 8014684:	687a      	ldr	r2, [r7, #4]
 8014686:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 801468a:	e000      	b.n	801468e <AES_CMAC_Update+0x17e>
            return;
 801468c:	bf00      	nop
}
 801468e:	3730      	adds	r7, #48	; 0x30
 8014690:	46bd      	mov	sp, r7
 8014692:	bd80      	pop	{r7, pc}

08014694 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 8014694:	b580      	push	{r7, lr}
 8014696:	b092      	sub	sp, #72	; 0x48
 8014698:	af00      	add	r7, sp, #0
 801469a:	6078      	str	r0, [r7, #4]
 801469c:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 801469e:	f107 031c 	add.w	r3, r7, #28
 80146a2:	2210      	movs	r2, #16
 80146a4:	2100      	movs	r1, #0
 80146a6:	4618      	mov	r0, r3
 80146a8:	f00d f8fc 	bl	80218a4 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 80146ac:	683a      	ldr	r2, [r7, #0]
 80146ae:	f107 011c 	add.w	r1, r7, #28
 80146b2:	f107 031c 	add.w	r3, r7, #28
 80146b6:	4618      	mov	r0, r3
 80146b8:	f000 fe60 	bl	801537c <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 80146bc:	7f3b      	ldrb	r3, [r7, #28]
 80146be:	b25b      	sxtb	r3, r3
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	da30      	bge.n	8014726 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 80146c4:	2300      	movs	r3, #0
 80146c6:	647b      	str	r3, [r7, #68]	; 0x44
 80146c8:	e01b      	b.n	8014702 <AES_CMAC_Final+0x6e>
 80146ca:	f107 021c 	add.w	r2, r7, #28
 80146ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80146d0:	4413      	add	r3, r2
 80146d2:	781b      	ldrb	r3, [r3, #0]
 80146d4:	005b      	lsls	r3, r3, #1
 80146d6:	b25a      	sxtb	r2, r3
 80146d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80146da:	3301      	adds	r3, #1
 80146dc:	3348      	adds	r3, #72	; 0x48
 80146de:	443b      	add	r3, r7
 80146e0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80146e4:	09db      	lsrs	r3, r3, #7
 80146e6:	b2db      	uxtb	r3, r3
 80146e8:	b25b      	sxtb	r3, r3
 80146ea:	4313      	orrs	r3, r2
 80146ec:	b25b      	sxtb	r3, r3
 80146ee:	b2d9      	uxtb	r1, r3
 80146f0:	f107 021c 	add.w	r2, r7, #28
 80146f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80146f6:	4413      	add	r3, r2
 80146f8:	460a      	mov	r2, r1
 80146fa:	701a      	strb	r2, [r3, #0]
 80146fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80146fe:	3301      	adds	r3, #1
 8014700:	647b      	str	r3, [r7, #68]	; 0x44
 8014702:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014704:	2b0e      	cmp	r3, #14
 8014706:	dde0      	ble.n	80146ca <AES_CMAC_Final+0x36>
 8014708:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801470c:	005b      	lsls	r3, r3, #1
 801470e:	b2db      	uxtb	r3, r3
 8014710:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 8014714:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8014718:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 801471c:	43db      	mvns	r3, r3
 801471e:	b2db      	uxtb	r3, r3
 8014720:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014724:	e027      	b.n	8014776 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 8014726:	2300      	movs	r3, #0
 8014728:	643b      	str	r3, [r7, #64]	; 0x40
 801472a:	e01b      	b.n	8014764 <AES_CMAC_Final+0xd0>
 801472c:	f107 021c 	add.w	r2, r7, #28
 8014730:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014732:	4413      	add	r3, r2
 8014734:	781b      	ldrb	r3, [r3, #0]
 8014736:	005b      	lsls	r3, r3, #1
 8014738:	b25a      	sxtb	r2, r3
 801473a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801473c:	3301      	adds	r3, #1
 801473e:	3348      	adds	r3, #72	; 0x48
 8014740:	443b      	add	r3, r7
 8014742:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8014746:	09db      	lsrs	r3, r3, #7
 8014748:	b2db      	uxtb	r3, r3
 801474a:	b25b      	sxtb	r3, r3
 801474c:	4313      	orrs	r3, r2
 801474e:	b25b      	sxtb	r3, r3
 8014750:	b2d9      	uxtb	r1, r3
 8014752:	f107 021c 	add.w	r2, r7, #28
 8014756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014758:	4413      	add	r3, r2
 801475a:	460a      	mov	r2, r1
 801475c:	701a      	strb	r2, [r3, #0]
 801475e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014760:	3301      	adds	r3, #1
 8014762:	643b      	str	r3, [r7, #64]	; 0x40
 8014764:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014766:	2b0e      	cmp	r3, #14
 8014768:	dde0      	ble.n	801472c <AES_CMAC_Final+0x98>
 801476a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801476e:	005b      	lsls	r3, r3, #1
 8014770:	b2db      	uxtb	r3, r3
 8014772:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 8014776:	683b      	ldr	r3, [r7, #0]
 8014778:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801477c:	2b10      	cmp	r3, #16
 801477e:	d11d      	bne.n	80147bc <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 8014780:	2300      	movs	r3, #0
 8014782:	63fb      	str	r3, [r7, #60]	; 0x3c
 8014784:	e016      	b.n	80147b4 <AES_CMAC_Final+0x120>
 8014786:	683a      	ldr	r2, [r7, #0]
 8014788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801478a:	4413      	add	r3, r2
 801478c:	f203 1301 	addw	r3, r3, #257	; 0x101
 8014790:	781a      	ldrb	r2, [r3, #0]
 8014792:	f107 011c 	add.w	r1, r7, #28
 8014796:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014798:	440b      	add	r3, r1
 801479a:	781b      	ldrb	r3, [r3, #0]
 801479c:	4053      	eors	r3, r2
 801479e:	b2d9      	uxtb	r1, r3
 80147a0:	683a      	ldr	r2, [r7, #0]
 80147a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147a4:	4413      	add	r3, r2
 80147a6:	f203 1301 	addw	r3, r3, #257	; 0x101
 80147aa:	460a      	mov	r2, r1
 80147ac:	701a      	strb	r2, [r3, #0]
 80147ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147b0:	3301      	adds	r3, #1
 80147b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80147b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147b6:	2b0f      	cmp	r3, #15
 80147b8:	dde5      	ble.n	8014786 <AES_CMAC_Final+0xf2>
 80147ba:	e096      	b.n	80148ea <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 80147bc:	7f3b      	ldrb	r3, [r7, #28]
 80147be:	b25b      	sxtb	r3, r3
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	da30      	bge.n	8014826 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 80147c4:	2300      	movs	r3, #0
 80147c6:	63bb      	str	r3, [r7, #56]	; 0x38
 80147c8:	e01b      	b.n	8014802 <AES_CMAC_Final+0x16e>
 80147ca:	f107 021c 	add.w	r2, r7, #28
 80147ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147d0:	4413      	add	r3, r2
 80147d2:	781b      	ldrb	r3, [r3, #0]
 80147d4:	005b      	lsls	r3, r3, #1
 80147d6:	b25a      	sxtb	r2, r3
 80147d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147da:	3301      	adds	r3, #1
 80147dc:	3348      	adds	r3, #72	; 0x48
 80147de:	443b      	add	r3, r7
 80147e0:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 80147e4:	09db      	lsrs	r3, r3, #7
 80147e6:	b2db      	uxtb	r3, r3
 80147e8:	b25b      	sxtb	r3, r3
 80147ea:	4313      	orrs	r3, r2
 80147ec:	b25b      	sxtb	r3, r3
 80147ee:	b2d9      	uxtb	r1, r3
 80147f0:	f107 021c 	add.w	r2, r7, #28
 80147f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147f6:	4413      	add	r3, r2
 80147f8:	460a      	mov	r2, r1
 80147fa:	701a      	strb	r2, [r3, #0]
 80147fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147fe:	3301      	adds	r3, #1
 8014800:	63bb      	str	r3, [r7, #56]	; 0x38
 8014802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014804:	2b0e      	cmp	r3, #14
 8014806:	dde0      	ble.n	80147ca <AES_CMAC_Final+0x136>
 8014808:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801480c:	005b      	lsls	r3, r3, #1
 801480e:	b2db      	uxtb	r3, r3
 8014810:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 8014814:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8014818:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 801481c:	43db      	mvns	r3, r3
 801481e:	b2db      	uxtb	r3, r3
 8014820:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8014824:	e027      	b.n	8014876 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 8014826:	2300      	movs	r3, #0
 8014828:	637b      	str	r3, [r7, #52]	; 0x34
 801482a:	e01b      	b.n	8014864 <AES_CMAC_Final+0x1d0>
 801482c:	f107 021c 	add.w	r2, r7, #28
 8014830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014832:	4413      	add	r3, r2
 8014834:	781b      	ldrb	r3, [r3, #0]
 8014836:	005b      	lsls	r3, r3, #1
 8014838:	b25a      	sxtb	r2, r3
 801483a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801483c:	3301      	adds	r3, #1
 801483e:	3348      	adds	r3, #72	; 0x48
 8014840:	443b      	add	r3, r7
 8014842:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8014846:	09db      	lsrs	r3, r3, #7
 8014848:	b2db      	uxtb	r3, r3
 801484a:	b25b      	sxtb	r3, r3
 801484c:	4313      	orrs	r3, r2
 801484e:	b25b      	sxtb	r3, r3
 8014850:	b2d9      	uxtb	r1, r3
 8014852:	f107 021c 	add.w	r2, r7, #28
 8014856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014858:	4413      	add	r3, r2
 801485a:	460a      	mov	r2, r1
 801485c:	701a      	strb	r2, [r3, #0]
 801485e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014860:	3301      	adds	r3, #1
 8014862:	637b      	str	r3, [r7, #52]	; 0x34
 8014864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014866:	2b0e      	cmp	r3, #14
 8014868:	dde0      	ble.n	801482c <AES_CMAC_Final+0x198>
 801486a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801486e:	005b      	lsls	r3, r3, #1
 8014870:	b2db      	uxtb	r3, r3
 8014872:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 8014876:	683b      	ldr	r3, [r7, #0]
 8014878:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801487c:	683a      	ldr	r2, [r7, #0]
 801487e:	4413      	add	r3, r2
 8014880:	2280      	movs	r2, #128	; 0x80
 8014882:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8014886:	e007      	b.n	8014898 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 8014888:	683b      	ldr	r3, [r7, #0]
 801488a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801488e:	683a      	ldr	r2, [r7, #0]
 8014890:	4413      	add	r3, r2
 8014892:	2200      	movs	r2, #0
 8014894:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 8014898:	683b      	ldr	r3, [r7, #0]
 801489a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 801489e:	1c5a      	adds	r2, r3, #1
 80148a0:	683b      	ldr	r3, [r7, #0]
 80148a2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80148a6:	683b      	ldr	r3, [r7, #0]
 80148a8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80148ac:	2b0f      	cmp	r3, #15
 80148ae:	d9eb      	bls.n	8014888 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 80148b0:	2300      	movs	r3, #0
 80148b2:	633b      	str	r3, [r7, #48]	; 0x30
 80148b4:	e016      	b.n	80148e4 <AES_CMAC_Final+0x250>
 80148b6:	683a      	ldr	r2, [r7, #0]
 80148b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148ba:	4413      	add	r3, r2
 80148bc:	f203 1301 	addw	r3, r3, #257	; 0x101
 80148c0:	781a      	ldrb	r2, [r3, #0]
 80148c2:	f107 011c 	add.w	r1, r7, #28
 80148c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148c8:	440b      	add	r3, r1
 80148ca:	781b      	ldrb	r3, [r3, #0]
 80148cc:	4053      	eors	r3, r2
 80148ce:	b2d9      	uxtb	r1, r3
 80148d0:	683a      	ldr	r2, [r7, #0]
 80148d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148d4:	4413      	add	r3, r2
 80148d6:	f203 1301 	addw	r3, r3, #257	; 0x101
 80148da:	460a      	mov	r2, r1
 80148dc:	701a      	strb	r2, [r3, #0]
 80148de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148e0:	3301      	adds	r3, #1
 80148e2:	633b      	str	r3, [r7, #48]	; 0x30
 80148e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80148e6:	2b0f      	cmp	r3, #15
 80148e8:	dde5      	ble.n	80148b6 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 80148ea:	2300      	movs	r3, #0
 80148ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80148ee:	e015      	b.n	801491c <AES_CMAC_Final+0x288>
 80148f0:	683a      	ldr	r2, [r7, #0]
 80148f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148f4:	4413      	add	r3, r2
 80148f6:	33f1      	adds	r3, #241	; 0xf1
 80148f8:	781a      	ldrb	r2, [r3, #0]
 80148fa:	6839      	ldr	r1, [r7, #0]
 80148fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80148fe:	440b      	add	r3, r1
 8014900:	f203 1301 	addw	r3, r3, #257	; 0x101
 8014904:	781b      	ldrb	r3, [r3, #0]
 8014906:	4053      	eors	r3, r2
 8014908:	b2d9      	uxtb	r1, r3
 801490a:	683a      	ldr	r2, [r7, #0]
 801490c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801490e:	4413      	add	r3, r2
 8014910:	33f1      	adds	r3, #241	; 0xf1
 8014912:	460a      	mov	r2, r1
 8014914:	701a      	strb	r2, [r3, #0]
 8014916:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014918:	3301      	adds	r3, #1
 801491a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801491c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801491e:	2b0f      	cmp	r3, #15
 8014920:	dde6      	ble.n	80148f0 <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8014922:	683b      	ldr	r3, [r7, #0]
 8014924:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8014928:	f107 030c 	add.w	r3, r7, #12
 801492c:	2210      	movs	r2, #16
 801492e:	4618      	mov	r0, r3
 8014930:	f00c ff7d 	bl	802182e <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 8014934:	683a      	ldr	r2, [r7, #0]
 8014936:	f107 030c 	add.w	r3, r7, #12
 801493a:	6879      	ldr	r1, [r7, #4]
 801493c:	4618      	mov	r0, r3
 801493e:	f000 fd1d 	bl	801537c <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 8014942:	f107 031c 	add.w	r3, r7, #28
 8014946:	2210      	movs	r2, #16
 8014948:	2100      	movs	r1, #0
 801494a:	4618      	mov	r0, r3
 801494c:	f00c ffaa 	bl	80218a4 <memset1>
}
 8014950:	bf00      	nop
 8014952:	3748      	adds	r7, #72	; 0x48
 8014954:	46bd      	mov	sp, r7
 8014956:	bd80      	pop	{r7, pc}

08014958 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 8014958:	b480      	push	{r7}
 801495a:	b083      	sub	sp, #12
 801495c:	af00      	add	r7, sp, #0
 801495e:	6078      	str	r0, [r7, #4]
 8014960:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 8014962:	683b      	ldr	r3, [r7, #0]
 8014964:	781a      	ldrb	r2, [r3, #0]
 8014966:	687b      	ldr	r3, [r7, #4]
 8014968:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 801496a:	687b      	ldr	r3, [r7, #4]
 801496c:	3301      	adds	r3, #1
 801496e:	683a      	ldr	r2, [r7, #0]
 8014970:	7852      	ldrb	r2, [r2, #1]
 8014972:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 8014974:	687b      	ldr	r3, [r7, #4]
 8014976:	3302      	adds	r3, #2
 8014978:	683a      	ldr	r2, [r7, #0]
 801497a:	7892      	ldrb	r2, [r2, #2]
 801497c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	3303      	adds	r3, #3
 8014982:	683a      	ldr	r2, [r7, #0]
 8014984:	78d2      	ldrb	r2, [r2, #3]
 8014986:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	3304      	adds	r3, #4
 801498c:	683a      	ldr	r2, [r7, #0]
 801498e:	7912      	ldrb	r2, [r2, #4]
 8014990:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	3305      	adds	r3, #5
 8014996:	683a      	ldr	r2, [r7, #0]
 8014998:	7952      	ldrb	r2, [r2, #5]
 801499a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	3306      	adds	r3, #6
 80149a0:	683a      	ldr	r2, [r7, #0]
 80149a2:	7992      	ldrb	r2, [r2, #6]
 80149a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	3307      	adds	r3, #7
 80149aa:	683a      	ldr	r2, [r7, #0]
 80149ac:	79d2      	ldrb	r2, [r2, #7]
 80149ae:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	3308      	adds	r3, #8
 80149b4:	683a      	ldr	r2, [r7, #0]
 80149b6:	7a12      	ldrb	r2, [r2, #8]
 80149b8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	3309      	adds	r3, #9
 80149be:	683a      	ldr	r2, [r7, #0]
 80149c0:	7a52      	ldrb	r2, [r2, #9]
 80149c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	330a      	adds	r3, #10
 80149c8:	683a      	ldr	r2, [r7, #0]
 80149ca:	7a92      	ldrb	r2, [r2, #10]
 80149cc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	330b      	adds	r3, #11
 80149d2:	683a      	ldr	r2, [r7, #0]
 80149d4:	7ad2      	ldrb	r2, [r2, #11]
 80149d6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	330c      	adds	r3, #12
 80149dc:	683a      	ldr	r2, [r7, #0]
 80149de:	7b12      	ldrb	r2, [r2, #12]
 80149e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 80149e2:	687b      	ldr	r3, [r7, #4]
 80149e4:	330d      	adds	r3, #13
 80149e6:	683a      	ldr	r2, [r7, #0]
 80149e8:	7b52      	ldrb	r2, [r2, #13]
 80149ea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	330e      	adds	r3, #14
 80149f0:	683a      	ldr	r2, [r7, #0]
 80149f2:	7b92      	ldrb	r2, [r2, #14]
 80149f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	330f      	adds	r3, #15
 80149fa:	683a      	ldr	r2, [r7, #0]
 80149fc:	7bd2      	ldrb	r2, [r2, #15]
 80149fe:	701a      	strb	r2, [r3, #0]
#endif
}
 8014a00:	bf00      	nop
 8014a02:	370c      	adds	r7, #12
 8014a04:	46bd      	mov	sp, r7
 8014a06:	bc80      	pop	{r7}
 8014a08:	4770      	bx	lr

08014a0a <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 8014a0a:	b480      	push	{r7}
 8014a0c:	b085      	sub	sp, #20
 8014a0e:	af00      	add	r7, sp, #0
 8014a10:	60f8      	str	r0, [r7, #12]
 8014a12:	60b9      	str	r1, [r7, #8]
 8014a14:	4613      	mov	r3, r2
 8014a16:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 8014a18:	e007      	b.n	8014a2a <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 8014a1a:	68ba      	ldr	r2, [r7, #8]
 8014a1c:	1c53      	adds	r3, r2, #1
 8014a1e:	60bb      	str	r3, [r7, #8]
 8014a20:	68fb      	ldr	r3, [r7, #12]
 8014a22:	1c59      	adds	r1, r3, #1
 8014a24:	60f9      	str	r1, [r7, #12]
 8014a26:	7812      	ldrb	r2, [r2, #0]
 8014a28:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 8014a2a:	79fb      	ldrb	r3, [r7, #7]
 8014a2c:	1e5a      	subs	r2, r3, #1
 8014a2e:	71fa      	strb	r2, [r7, #7]
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d1f2      	bne.n	8014a1a <copy_block_nn+0x10>
}
 8014a34:	bf00      	nop
 8014a36:	bf00      	nop
 8014a38:	3714      	adds	r7, #20
 8014a3a:	46bd      	mov	sp, r7
 8014a3c:	bc80      	pop	{r7}
 8014a3e:	4770      	bx	lr

08014a40 <xor_block>:

static void xor_block( void *d, const void *s )
{
 8014a40:	b480      	push	{r7}
 8014a42:	b083      	sub	sp, #12
 8014a44:	af00      	add	r7, sp, #0
 8014a46:	6078      	str	r0, [r7, #4]
 8014a48:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	781a      	ldrb	r2, [r3, #0]
 8014a4e:	683b      	ldr	r3, [r7, #0]
 8014a50:	781b      	ldrb	r3, [r3, #0]
 8014a52:	4053      	eors	r3, r2
 8014a54:	b2da      	uxtb	r2, r3
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	3301      	adds	r3, #1
 8014a5e:	7819      	ldrb	r1, [r3, #0]
 8014a60:	683b      	ldr	r3, [r7, #0]
 8014a62:	3301      	adds	r3, #1
 8014a64:	781a      	ldrb	r2, [r3, #0]
 8014a66:	687b      	ldr	r3, [r7, #4]
 8014a68:	3301      	adds	r3, #1
 8014a6a:	404a      	eors	r2, r1
 8014a6c:	b2d2      	uxtb	r2, r2
 8014a6e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	3302      	adds	r3, #2
 8014a74:	7819      	ldrb	r1, [r3, #0]
 8014a76:	683b      	ldr	r3, [r7, #0]
 8014a78:	3302      	adds	r3, #2
 8014a7a:	781a      	ldrb	r2, [r3, #0]
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	3302      	adds	r3, #2
 8014a80:	404a      	eors	r2, r1
 8014a82:	b2d2      	uxtb	r2, r2
 8014a84:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 8014a86:	687b      	ldr	r3, [r7, #4]
 8014a88:	3303      	adds	r3, #3
 8014a8a:	7819      	ldrb	r1, [r3, #0]
 8014a8c:	683b      	ldr	r3, [r7, #0]
 8014a8e:	3303      	adds	r3, #3
 8014a90:	781a      	ldrb	r2, [r3, #0]
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	3303      	adds	r3, #3
 8014a96:	404a      	eors	r2, r1
 8014a98:	b2d2      	uxtb	r2, r2
 8014a9a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	3304      	adds	r3, #4
 8014aa0:	7819      	ldrb	r1, [r3, #0]
 8014aa2:	683b      	ldr	r3, [r7, #0]
 8014aa4:	3304      	adds	r3, #4
 8014aa6:	781a      	ldrb	r2, [r3, #0]
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	3304      	adds	r3, #4
 8014aac:	404a      	eors	r2, r1
 8014aae:	b2d2      	uxtb	r2, r2
 8014ab0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	3305      	adds	r3, #5
 8014ab6:	7819      	ldrb	r1, [r3, #0]
 8014ab8:	683b      	ldr	r3, [r7, #0]
 8014aba:	3305      	adds	r3, #5
 8014abc:	781a      	ldrb	r2, [r3, #0]
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	3305      	adds	r3, #5
 8014ac2:	404a      	eors	r2, r1
 8014ac4:	b2d2      	uxtb	r2, r2
 8014ac6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	3306      	adds	r3, #6
 8014acc:	7819      	ldrb	r1, [r3, #0]
 8014ace:	683b      	ldr	r3, [r7, #0]
 8014ad0:	3306      	adds	r3, #6
 8014ad2:	781a      	ldrb	r2, [r3, #0]
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	3306      	adds	r3, #6
 8014ad8:	404a      	eors	r2, r1
 8014ada:	b2d2      	uxtb	r2, r2
 8014adc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	3307      	adds	r3, #7
 8014ae2:	7819      	ldrb	r1, [r3, #0]
 8014ae4:	683b      	ldr	r3, [r7, #0]
 8014ae6:	3307      	adds	r3, #7
 8014ae8:	781a      	ldrb	r2, [r3, #0]
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	3307      	adds	r3, #7
 8014aee:	404a      	eors	r2, r1
 8014af0:	b2d2      	uxtb	r2, r2
 8014af2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	3308      	adds	r3, #8
 8014af8:	7819      	ldrb	r1, [r3, #0]
 8014afa:	683b      	ldr	r3, [r7, #0]
 8014afc:	3308      	adds	r3, #8
 8014afe:	781a      	ldrb	r2, [r3, #0]
 8014b00:	687b      	ldr	r3, [r7, #4]
 8014b02:	3308      	adds	r3, #8
 8014b04:	404a      	eors	r2, r1
 8014b06:	b2d2      	uxtb	r2, r2
 8014b08:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	3309      	adds	r3, #9
 8014b0e:	7819      	ldrb	r1, [r3, #0]
 8014b10:	683b      	ldr	r3, [r7, #0]
 8014b12:	3309      	adds	r3, #9
 8014b14:	781a      	ldrb	r2, [r3, #0]
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	3309      	adds	r3, #9
 8014b1a:	404a      	eors	r2, r1
 8014b1c:	b2d2      	uxtb	r2, r2
 8014b1e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	330a      	adds	r3, #10
 8014b24:	7819      	ldrb	r1, [r3, #0]
 8014b26:	683b      	ldr	r3, [r7, #0]
 8014b28:	330a      	adds	r3, #10
 8014b2a:	781a      	ldrb	r2, [r3, #0]
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	330a      	adds	r3, #10
 8014b30:	404a      	eors	r2, r1
 8014b32:	b2d2      	uxtb	r2, r2
 8014b34:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	330b      	adds	r3, #11
 8014b3a:	7819      	ldrb	r1, [r3, #0]
 8014b3c:	683b      	ldr	r3, [r7, #0]
 8014b3e:	330b      	adds	r3, #11
 8014b40:	781a      	ldrb	r2, [r3, #0]
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	330b      	adds	r3, #11
 8014b46:	404a      	eors	r2, r1
 8014b48:	b2d2      	uxtb	r2, r2
 8014b4a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	330c      	adds	r3, #12
 8014b50:	7819      	ldrb	r1, [r3, #0]
 8014b52:	683b      	ldr	r3, [r7, #0]
 8014b54:	330c      	adds	r3, #12
 8014b56:	781a      	ldrb	r2, [r3, #0]
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	330c      	adds	r3, #12
 8014b5c:	404a      	eors	r2, r1
 8014b5e:	b2d2      	uxtb	r2, r2
 8014b60:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 8014b62:	687b      	ldr	r3, [r7, #4]
 8014b64:	330d      	adds	r3, #13
 8014b66:	7819      	ldrb	r1, [r3, #0]
 8014b68:	683b      	ldr	r3, [r7, #0]
 8014b6a:	330d      	adds	r3, #13
 8014b6c:	781a      	ldrb	r2, [r3, #0]
 8014b6e:	687b      	ldr	r3, [r7, #4]
 8014b70:	330d      	adds	r3, #13
 8014b72:	404a      	eors	r2, r1
 8014b74:	b2d2      	uxtb	r2, r2
 8014b76:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	330e      	adds	r3, #14
 8014b7c:	7819      	ldrb	r1, [r3, #0]
 8014b7e:	683b      	ldr	r3, [r7, #0]
 8014b80:	330e      	adds	r3, #14
 8014b82:	781a      	ldrb	r2, [r3, #0]
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	330e      	adds	r3, #14
 8014b88:	404a      	eors	r2, r1
 8014b8a:	b2d2      	uxtb	r2, r2
 8014b8c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	330f      	adds	r3, #15
 8014b92:	7819      	ldrb	r1, [r3, #0]
 8014b94:	683b      	ldr	r3, [r7, #0]
 8014b96:	330f      	adds	r3, #15
 8014b98:	781a      	ldrb	r2, [r3, #0]
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	330f      	adds	r3, #15
 8014b9e:	404a      	eors	r2, r1
 8014ba0:	b2d2      	uxtb	r2, r2
 8014ba2:	701a      	strb	r2, [r3, #0]
#endif
}
 8014ba4:	bf00      	nop
 8014ba6:	370c      	adds	r7, #12
 8014ba8:	46bd      	mov	sp, r7
 8014baa:	bc80      	pop	{r7}
 8014bac:	4770      	bx	lr

08014bae <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 8014bae:	b480      	push	{r7}
 8014bb0:	b085      	sub	sp, #20
 8014bb2:	af00      	add	r7, sp, #0
 8014bb4:	60f8      	str	r0, [r7, #12]
 8014bb6:	60b9      	str	r1, [r7, #8]
 8014bb8:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 8014bba:	68bb      	ldr	r3, [r7, #8]
 8014bbc:	781a      	ldrb	r2, [r3, #0]
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	781b      	ldrb	r3, [r3, #0]
 8014bc2:	4053      	eors	r3, r2
 8014bc4:	b2da      	uxtb	r2, r3
 8014bc6:	68fb      	ldr	r3, [r7, #12]
 8014bc8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 8014bca:	68bb      	ldr	r3, [r7, #8]
 8014bcc:	3301      	adds	r3, #1
 8014bce:	7819      	ldrb	r1, [r3, #0]
 8014bd0:	687b      	ldr	r3, [r7, #4]
 8014bd2:	3301      	adds	r3, #1
 8014bd4:	781a      	ldrb	r2, [r3, #0]
 8014bd6:	68fb      	ldr	r3, [r7, #12]
 8014bd8:	3301      	adds	r3, #1
 8014bda:	404a      	eors	r2, r1
 8014bdc:	b2d2      	uxtb	r2, r2
 8014bde:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8014be0:	68bb      	ldr	r3, [r7, #8]
 8014be2:	3302      	adds	r3, #2
 8014be4:	7819      	ldrb	r1, [r3, #0]
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	3302      	adds	r3, #2
 8014bea:	781a      	ldrb	r2, [r3, #0]
 8014bec:	68fb      	ldr	r3, [r7, #12]
 8014bee:	3302      	adds	r3, #2
 8014bf0:	404a      	eors	r2, r1
 8014bf2:	b2d2      	uxtb	r2, r2
 8014bf4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 8014bf6:	68bb      	ldr	r3, [r7, #8]
 8014bf8:	3303      	adds	r3, #3
 8014bfa:	7819      	ldrb	r1, [r3, #0]
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	3303      	adds	r3, #3
 8014c00:	781a      	ldrb	r2, [r3, #0]
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	3303      	adds	r3, #3
 8014c06:	404a      	eors	r2, r1
 8014c08:	b2d2      	uxtb	r2, r2
 8014c0a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8014c0c:	68bb      	ldr	r3, [r7, #8]
 8014c0e:	3304      	adds	r3, #4
 8014c10:	7819      	ldrb	r1, [r3, #0]
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	3304      	adds	r3, #4
 8014c16:	781a      	ldrb	r2, [r3, #0]
 8014c18:	68fb      	ldr	r3, [r7, #12]
 8014c1a:	3304      	adds	r3, #4
 8014c1c:	404a      	eors	r2, r1
 8014c1e:	b2d2      	uxtb	r2, r2
 8014c20:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8014c22:	68bb      	ldr	r3, [r7, #8]
 8014c24:	3305      	adds	r3, #5
 8014c26:	7819      	ldrb	r1, [r3, #0]
 8014c28:	687b      	ldr	r3, [r7, #4]
 8014c2a:	3305      	adds	r3, #5
 8014c2c:	781a      	ldrb	r2, [r3, #0]
 8014c2e:	68fb      	ldr	r3, [r7, #12]
 8014c30:	3305      	adds	r3, #5
 8014c32:	404a      	eors	r2, r1
 8014c34:	b2d2      	uxtb	r2, r2
 8014c36:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 8014c38:	68bb      	ldr	r3, [r7, #8]
 8014c3a:	3306      	adds	r3, #6
 8014c3c:	7819      	ldrb	r1, [r3, #0]
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	3306      	adds	r3, #6
 8014c42:	781a      	ldrb	r2, [r3, #0]
 8014c44:	68fb      	ldr	r3, [r7, #12]
 8014c46:	3306      	adds	r3, #6
 8014c48:	404a      	eors	r2, r1
 8014c4a:	b2d2      	uxtb	r2, r2
 8014c4c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8014c4e:	68bb      	ldr	r3, [r7, #8]
 8014c50:	3307      	adds	r3, #7
 8014c52:	7819      	ldrb	r1, [r3, #0]
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	3307      	adds	r3, #7
 8014c58:	781a      	ldrb	r2, [r3, #0]
 8014c5a:	68fb      	ldr	r3, [r7, #12]
 8014c5c:	3307      	adds	r3, #7
 8014c5e:	404a      	eors	r2, r1
 8014c60:	b2d2      	uxtb	r2, r2
 8014c62:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 8014c64:	68bb      	ldr	r3, [r7, #8]
 8014c66:	3308      	adds	r3, #8
 8014c68:	7819      	ldrb	r1, [r3, #0]
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	3308      	adds	r3, #8
 8014c6e:	781a      	ldrb	r2, [r3, #0]
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	3308      	adds	r3, #8
 8014c74:	404a      	eors	r2, r1
 8014c76:	b2d2      	uxtb	r2, r2
 8014c78:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 8014c7a:	68bb      	ldr	r3, [r7, #8]
 8014c7c:	3309      	adds	r3, #9
 8014c7e:	7819      	ldrb	r1, [r3, #0]
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	3309      	adds	r3, #9
 8014c84:	781a      	ldrb	r2, [r3, #0]
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	3309      	adds	r3, #9
 8014c8a:	404a      	eors	r2, r1
 8014c8c:	b2d2      	uxtb	r2, r2
 8014c8e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 8014c90:	68bb      	ldr	r3, [r7, #8]
 8014c92:	330a      	adds	r3, #10
 8014c94:	7819      	ldrb	r1, [r3, #0]
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	330a      	adds	r3, #10
 8014c9a:	781a      	ldrb	r2, [r3, #0]
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	330a      	adds	r3, #10
 8014ca0:	404a      	eors	r2, r1
 8014ca2:	b2d2      	uxtb	r2, r2
 8014ca4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 8014ca6:	68bb      	ldr	r3, [r7, #8]
 8014ca8:	330b      	adds	r3, #11
 8014caa:	7819      	ldrb	r1, [r3, #0]
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	330b      	adds	r3, #11
 8014cb0:	781a      	ldrb	r2, [r3, #0]
 8014cb2:	68fb      	ldr	r3, [r7, #12]
 8014cb4:	330b      	adds	r3, #11
 8014cb6:	404a      	eors	r2, r1
 8014cb8:	b2d2      	uxtb	r2, r2
 8014cba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8014cbc:	68bb      	ldr	r3, [r7, #8]
 8014cbe:	330c      	adds	r3, #12
 8014cc0:	7819      	ldrb	r1, [r3, #0]
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	330c      	adds	r3, #12
 8014cc6:	781a      	ldrb	r2, [r3, #0]
 8014cc8:	68fb      	ldr	r3, [r7, #12]
 8014cca:	330c      	adds	r3, #12
 8014ccc:	404a      	eors	r2, r1
 8014cce:	b2d2      	uxtb	r2, r2
 8014cd0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8014cd2:	68bb      	ldr	r3, [r7, #8]
 8014cd4:	330d      	adds	r3, #13
 8014cd6:	7819      	ldrb	r1, [r3, #0]
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	330d      	adds	r3, #13
 8014cdc:	781a      	ldrb	r2, [r3, #0]
 8014cde:	68fb      	ldr	r3, [r7, #12]
 8014ce0:	330d      	adds	r3, #13
 8014ce2:	404a      	eors	r2, r1
 8014ce4:	b2d2      	uxtb	r2, r2
 8014ce6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 8014ce8:	68bb      	ldr	r3, [r7, #8]
 8014cea:	330e      	adds	r3, #14
 8014cec:	7819      	ldrb	r1, [r3, #0]
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	330e      	adds	r3, #14
 8014cf2:	781a      	ldrb	r2, [r3, #0]
 8014cf4:	68fb      	ldr	r3, [r7, #12]
 8014cf6:	330e      	adds	r3, #14
 8014cf8:	404a      	eors	r2, r1
 8014cfa:	b2d2      	uxtb	r2, r2
 8014cfc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8014cfe:	68bb      	ldr	r3, [r7, #8]
 8014d00:	330f      	adds	r3, #15
 8014d02:	7819      	ldrb	r1, [r3, #0]
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	330f      	adds	r3, #15
 8014d08:	781a      	ldrb	r2, [r3, #0]
 8014d0a:	68fb      	ldr	r3, [r7, #12]
 8014d0c:	330f      	adds	r3, #15
 8014d0e:	404a      	eors	r2, r1
 8014d10:	b2d2      	uxtb	r2, r2
 8014d12:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8014d14:	bf00      	nop
 8014d16:	3714      	adds	r7, #20
 8014d18:	46bd      	mov	sp, r7
 8014d1a:	bc80      	pop	{r7}
 8014d1c:	4770      	bx	lr

08014d1e <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8014d1e:	b580      	push	{r7, lr}
 8014d20:	b082      	sub	sp, #8
 8014d22:	af00      	add	r7, sp, #0
 8014d24:	6078      	str	r0, [r7, #4]
 8014d26:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 8014d28:	6839      	ldr	r1, [r7, #0]
 8014d2a:	6878      	ldr	r0, [r7, #4]
 8014d2c:	f7ff fe88 	bl	8014a40 <xor_block>
}
 8014d30:	bf00      	nop
 8014d32:	3708      	adds	r7, #8
 8014d34:	46bd      	mov	sp, r7
 8014d36:	bd80      	pop	{r7, pc}

08014d38 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 8014d38:	b480      	push	{r7}
 8014d3a:	b085      	sub	sp, #20
 8014d3c:	af00      	add	r7, sp, #0
 8014d3e:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	781b      	ldrb	r3, [r3, #0]
 8014d44:	461a      	mov	r2, r3
 8014d46:	4b48      	ldr	r3, [pc, #288]	; (8014e68 <shift_sub_rows+0x130>)
 8014d48:	5c9a      	ldrb	r2, [r3, r2]
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	701a      	strb	r2, [r3, #0]
 8014d4e:	687b      	ldr	r3, [r7, #4]
 8014d50:	3304      	adds	r3, #4
 8014d52:	781b      	ldrb	r3, [r3, #0]
 8014d54:	4619      	mov	r1, r3
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	3304      	adds	r3, #4
 8014d5a:	4a43      	ldr	r2, [pc, #268]	; (8014e68 <shift_sub_rows+0x130>)
 8014d5c:	5c52      	ldrb	r2, [r2, r1]
 8014d5e:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	3308      	adds	r3, #8
 8014d64:	781b      	ldrb	r3, [r3, #0]
 8014d66:	4619      	mov	r1, r3
 8014d68:	687b      	ldr	r3, [r7, #4]
 8014d6a:	3308      	adds	r3, #8
 8014d6c:	4a3e      	ldr	r2, [pc, #248]	; (8014e68 <shift_sub_rows+0x130>)
 8014d6e:	5c52      	ldrb	r2, [r2, r1]
 8014d70:	701a      	strb	r2, [r3, #0]
 8014d72:	687b      	ldr	r3, [r7, #4]
 8014d74:	330c      	adds	r3, #12
 8014d76:	781b      	ldrb	r3, [r3, #0]
 8014d78:	4619      	mov	r1, r3
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	330c      	adds	r3, #12
 8014d7e:	4a3a      	ldr	r2, [pc, #232]	; (8014e68 <shift_sub_rows+0x130>)
 8014d80:	5c52      	ldrb	r2, [r2, r1]
 8014d82:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 8014d84:	687b      	ldr	r3, [r7, #4]
 8014d86:	785b      	ldrb	r3, [r3, #1]
 8014d88:	73fb      	strb	r3, [r7, #15]
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	3305      	adds	r3, #5
 8014d8e:	781b      	ldrb	r3, [r3, #0]
 8014d90:	4619      	mov	r1, r3
 8014d92:	687b      	ldr	r3, [r7, #4]
 8014d94:	3301      	adds	r3, #1
 8014d96:	4a34      	ldr	r2, [pc, #208]	; (8014e68 <shift_sub_rows+0x130>)
 8014d98:	5c52      	ldrb	r2, [r2, r1]
 8014d9a:	701a      	strb	r2, [r3, #0]
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	3309      	adds	r3, #9
 8014da0:	781b      	ldrb	r3, [r3, #0]
 8014da2:	4619      	mov	r1, r3
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	3305      	adds	r3, #5
 8014da8:	4a2f      	ldr	r2, [pc, #188]	; (8014e68 <shift_sub_rows+0x130>)
 8014daa:	5c52      	ldrb	r2, [r2, r1]
 8014dac:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	330d      	adds	r3, #13
 8014db2:	781b      	ldrb	r3, [r3, #0]
 8014db4:	4619      	mov	r1, r3
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	3309      	adds	r3, #9
 8014dba:	4a2b      	ldr	r2, [pc, #172]	; (8014e68 <shift_sub_rows+0x130>)
 8014dbc:	5c52      	ldrb	r2, [r2, r1]
 8014dbe:	701a      	strb	r2, [r3, #0]
 8014dc0:	7bfa      	ldrb	r2, [r7, #15]
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	330d      	adds	r3, #13
 8014dc6:	4928      	ldr	r1, [pc, #160]	; (8014e68 <shift_sub_rows+0x130>)
 8014dc8:	5c8a      	ldrb	r2, [r1, r2]
 8014dca:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	789b      	ldrb	r3, [r3, #2]
 8014dd0:	73fb      	strb	r3, [r7, #15]
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	330a      	adds	r3, #10
 8014dd6:	781b      	ldrb	r3, [r3, #0]
 8014dd8:	4619      	mov	r1, r3
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	3302      	adds	r3, #2
 8014dde:	4a22      	ldr	r2, [pc, #136]	; (8014e68 <shift_sub_rows+0x130>)
 8014de0:	5c52      	ldrb	r2, [r2, r1]
 8014de2:	701a      	strb	r2, [r3, #0]
 8014de4:	7bfa      	ldrb	r2, [r7, #15]
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	330a      	adds	r3, #10
 8014dea:	491f      	ldr	r1, [pc, #124]	; (8014e68 <shift_sub_rows+0x130>)
 8014dec:	5c8a      	ldrb	r2, [r1, r2]
 8014dee:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	799b      	ldrb	r3, [r3, #6]
 8014df4:	73fb      	strb	r3, [r7, #15]
 8014df6:	687b      	ldr	r3, [r7, #4]
 8014df8:	330e      	adds	r3, #14
 8014dfa:	781b      	ldrb	r3, [r3, #0]
 8014dfc:	4619      	mov	r1, r3
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	3306      	adds	r3, #6
 8014e02:	4a19      	ldr	r2, [pc, #100]	; (8014e68 <shift_sub_rows+0x130>)
 8014e04:	5c52      	ldrb	r2, [r2, r1]
 8014e06:	701a      	strb	r2, [r3, #0]
 8014e08:	7bfa      	ldrb	r2, [r7, #15]
 8014e0a:	687b      	ldr	r3, [r7, #4]
 8014e0c:	330e      	adds	r3, #14
 8014e0e:	4916      	ldr	r1, [pc, #88]	; (8014e68 <shift_sub_rows+0x130>)
 8014e10:	5c8a      	ldrb	r2, [r1, r2]
 8014e12:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	7bdb      	ldrb	r3, [r3, #15]
 8014e18:	73fb      	strb	r3, [r7, #15]
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	330b      	adds	r3, #11
 8014e1e:	781b      	ldrb	r3, [r3, #0]
 8014e20:	4619      	mov	r1, r3
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	330f      	adds	r3, #15
 8014e26:	4a10      	ldr	r2, [pc, #64]	; (8014e68 <shift_sub_rows+0x130>)
 8014e28:	5c52      	ldrb	r2, [r2, r1]
 8014e2a:	701a      	strb	r2, [r3, #0]
 8014e2c:	687b      	ldr	r3, [r7, #4]
 8014e2e:	3307      	adds	r3, #7
 8014e30:	781b      	ldrb	r3, [r3, #0]
 8014e32:	4619      	mov	r1, r3
 8014e34:	687b      	ldr	r3, [r7, #4]
 8014e36:	330b      	adds	r3, #11
 8014e38:	4a0b      	ldr	r2, [pc, #44]	; (8014e68 <shift_sub_rows+0x130>)
 8014e3a:	5c52      	ldrb	r2, [r2, r1]
 8014e3c:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	3303      	adds	r3, #3
 8014e42:	781b      	ldrb	r3, [r3, #0]
 8014e44:	4619      	mov	r1, r3
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	3307      	adds	r3, #7
 8014e4a:	4a07      	ldr	r2, [pc, #28]	; (8014e68 <shift_sub_rows+0x130>)
 8014e4c:	5c52      	ldrb	r2, [r2, r1]
 8014e4e:	701a      	strb	r2, [r3, #0]
 8014e50:	7bfa      	ldrb	r2, [r7, #15]
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	3303      	adds	r3, #3
 8014e56:	4904      	ldr	r1, [pc, #16]	; (8014e68 <shift_sub_rows+0x130>)
 8014e58:	5c8a      	ldrb	r2, [r1, r2]
 8014e5a:	701a      	strb	r2, [r3, #0]
}
 8014e5c:	bf00      	nop
 8014e5e:	3714      	adds	r7, #20
 8014e60:	46bd      	mov	sp, r7
 8014e62:	bc80      	pop	{r7}
 8014e64:	4770      	bx	lr
 8014e66:	bf00      	nop
 8014e68:	0802801c 	.word	0x0802801c

08014e6c <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 8014e6c:	b580      	push	{r7, lr}
 8014e6e:	b086      	sub	sp, #24
 8014e70:	af00      	add	r7, sp, #0
 8014e72:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 8014e74:	f107 0308 	add.w	r3, r7, #8
 8014e78:	6879      	ldr	r1, [r7, #4]
 8014e7a:	4618      	mov	r0, r3
 8014e7c:	f7ff fd6c 	bl	8014958 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 8014e80:	7a3b      	ldrb	r3, [r7, #8]
 8014e82:	461a      	mov	r2, r3
 8014e84:	4b9a      	ldr	r3, [pc, #616]	; (80150f0 <mix_sub_columns+0x284>)
 8014e86:	5c9a      	ldrb	r2, [r3, r2]
 8014e88:	7b7b      	ldrb	r3, [r7, #13]
 8014e8a:	4619      	mov	r1, r3
 8014e8c:	4b99      	ldr	r3, [pc, #612]	; (80150f4 <mix_sub_columns+0x288>)
 8014e8e:	5c5b      	ldrb	r3, [r3, r1]
 8014e90:	4053      	eors	r3, r2
 8014e92:	b2da      	uxtb	r2, r3
 8014e94:	7cbb      	ldrb	r3, [r7, #18]
 8014e96:	4619      	mov	r1, r3
 8014e98:	4b97      	ldr	r3, [pc, #604]	; (80150f8 <mix_sub_columns+0x28c>)
 8014e9a:	5c5b      	ldrb	r3, [r3, r1]
 8014e9c:	4053      	eors	r3, r2
 8014e9e:	b2da      	uxtb	r2, r3
 8014ea0:	7dfb      	ldrb	r3, [r7, #23]
 8014ea2:	4619      	mov	r1, r3
 8014ea4:	4b94      	ldr	r3, [pc, #592]	; (80150f8 <mix_sub_columns+0x28c>)
 8014ea6:	5c5b      	ldrb	r3, [r3, r1]
 8014ea8:	4053      	eors	r3, r2
 8014eaa:	b2da      	uxtb	r2, r3
 8014eac:	687b      	ldr	r3, [r7, #4]
 8014eae:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 8014eb0:	7a3b      	ldrb	r3, [r7, #8]
 8014eb2:	461a      	mov	r2, r3
 8014eb4:	4b90      	ldr	r3, [pc, #576]	; (80150f8 <mix_sub_columns+0x28c>)
 8014eb6:	5c9a      	ldrb	r2, [r3, r2]
 8014eb8:	7b7b      	ldrb	r3, [r7, #13]
 8014eba:	4619      	mov	r1, r3
 8014ebc:	4b8c      	ldr	r3, [pc, #560]	; (80150f0 <mix_sub_columns+0x284>)
 8014ebe:	5c5b      	ldrb	r3, [r3, r1]
 8014ec0:	4053      	eors	r3, r2
 8014ec2:	b2da      	uxtb	r2, r3
 8014ec4:	7cbb      	ldrb	r3, [r7, #18]
 8014ec6:	4619      	mov	r1, r3
 8014ec8:	4b8a      	ldr	r3, [pc, #552]	; (80150f4 <mix_sub_columns+0x288>)
 8014eca:	5c5b      	ldrb	r3, [r3, r1]
 8014ecc:	4053      	eors	r3, r2
 8014ece:	b2d9      	uxtb	r1, r3
 8014ed0:	7dfb      	ldrb	r3, [r7, #23]
 8014ed2:	461a      	mov	r2, r3
 8014ed4:	4b88      	ldr	r3, [pc, #544]	; (80150f8 <mix_sub_columns+0x28c>)
 8014ed6:	5c9a      	ldrb	r2, [r3, r2]
 8014ed8:	687b      	ldr	r3, [r7, #4]
 8014eda:	3301      	adds	r3, #1
 8014edc:	404a      	eors	r2, r1
 8014ede:	b2d2      	uxtb	r2, r2
 8014ee0:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8014ee2:	7a3b      	ldrb	r3, [r7, #8]
 8014ee4:	461a      	mov	r2, r3
 8014ee6:	4b84      	ldr	r3, [pc, #528]	; (80150f8 <mix_sub_columns+0x28c>)
 8014ee8:	5c9a      	ldrb	r2, [r3, r2]
 8014eea:	7b7b      	ldrb	r3, [r7, #13]
 8014eec:	4619      	mov	r1, r3
 8014eee:	4b82      	ldr	r3, [pc, #520]	; (80150f8 <mix_sub_columns+0x28c>)
 8014ef0:	5c5b      	ldrb	r3, [r3, r1]
 8014ef2:	4053      	eors	r3, r2
 8014ef4:	b2da      	uxtb	r2, r3
 8014ef6:	7cbb      	ldrb	r3, [r7, #18]
 8014ef8:	4619      	mov	r1, r3
 8014efa:	4b7d      	ldr	r3, [pc, #500]	; (80150f0 <mix_sub_columns+0x284>)
 8014efc:	5c5b      	ldrb	r3, [r3, r1]
 8014efe:	4053      	eors	r3, r2
 8014f00:	b2d9      	uxtb	r1, r3
 8014f02:	7dfb      	ldrb	r3, [r7, #23]
 8014f04:	461a      	mov	r2, r3
 8014f06:	4b7b      	ldr	r3, [pc, #492]	; (80150f4 <mix_sub_columns+0x288>)
 8014f08:	5c9a      	ldrb	r2, [r3, r2]
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	3302      	adds	r3, #2
 8014f0e:	404a      	eors	r2, r1
 8014f10:	b2d2      	uxtb	r2, r2
 8014f12:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8014f14:	7a3b      	ldrb	r3, [r7, #8]
 8014f16:	461a      	mov	r2, r3
 8014f18:	4b76      	ldr	r3, [pc, #472]	; (80150f4 <mix_sub_columns+0x288>)
 8014f1a:	5c9a      	ldrb	r2, [r3, r2]
 8014f1c:	7b7b      	ldrb	r3, [r7, #13]
 8014f1e:	4619      	mov	r1, r3
 8014f20:	4b75      	ldr	r3, [pc, #468]	; (80150f8 <mix_sub_columns+0x28c>)
 8014f22:	5c5b      	ldrb	r3, [r3, r1]
 8014f24:	4053      	eors	r3, r2
 8014f26:	b2da      	uxtb	r2, r3
 8014f28:	7cbb      	ldrb	r3, [r7, #18]
 8014f2a:	4619      	mov	r1, r3
 8014f2c:	4b72      	ldr	r3, [pc, #456]	; (80150f8 <mix_sub_columns+0x28c>)
 8014f2e:	5c5b      	ldrb	r3, [r3, r1]
 8014f30:	4053      	eors	r3, r2
 8014f32:	b2d9      	uxtb	r1, r3
 8014f34:	7dfb      	ldrb	r3, [r7, #23]
 8014f36:	461a      	mov	r2, r3
 8014f38:	4b6d      	ldr	r3, [pc, #436]	; (80150f0 <mix_sub_columns+0x284>)
 8014f3a:	5c9a      	ldrb	r2, [r3, r2]
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	3303      	adds	r3, #3
 8014f40:	404a      	eors	r2, r1
 8014f42:	b2d2      	uxtb	r2, r2
 8014f44:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8014f46:	7b3b      	ldrb	r3, [r7, #12]
 8014f48:	461a      	mov	r2, r3
 8014f4a:	4b69      	ldr	r3, [pc, #420]	; (80150f0 <mix_sub_columns+0x284>)
 8014f4c:	5c9a      	ldrb	r2, [r3, r2]
 8014f4e:	7c7b      	ldrb	r3, [r7, #17]
 8014f50:	4619      	mov	r1, r3
 8014f52:	4b68      	ldr	r3, [pc, #416]	; (80150f4 <mix_sub_columns+0x288>)
 8014f54:	5c5b      	ldrb	r3, [r3, r1]
 8014f56:	4053      	eors	r3, r2
 8014f58:	b2da      	uxtb	r2, r3
 8014f5a:	7dbb      	ldrb	r3, [r7, #22]
 8014f5c:	4619      	mov	r1, r3
 8014f5e:	4b66      	ldr	r3, [pc, #408]	; (80150f8 <mix_sub_columns+0x28c>)
 8014f60:	5c5b      	ldrb	r3, [r3, r1]
 8014f62:	4053      	eors	r3, r2
 8014f64:	b2d9      	uxtb	r1, r3
 8014f66:	7afb      	ldrb	r3, [r7, #11]
 8014f68:	461a      	mov	r2, r3
 8014f6a:	4b63      	ldr	r3, [pc, #396]	; (80150f8 <mix_sub_columns+0x28c>)
 8014f6c:	5c9a      	ldrb	r2, [r3, r2]
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	3304      	adds	r3, #4
 8014f72:	404a      	eors	r2, r1
 8014f74:	b2d2      	uxtb	r2, r2
 8014f76:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8014f78:	7b3b      	ldrb	r3, [r7, #12]
 8014f7a:	461a      	mov	r2, r3
 8014f7c:	4b5e      	ldr	r3, [pc, #376]	; (80150f8 <mix_sub_columns+0x28c>)
 8014f7e:	5c9a      	ldrb	r2, [r3, r2]
 8014f80:	7c7b      	ldrb	r3, [r7, #17]
 8014f82:	4619      	mov	r1, r3
 8014f84:	4b5a      	ldr	r3, [pc, #360]	; (80150f0 <mix_sub_columns+0x284>)
 8014f86:	5c5b      	ldrb	r3, [r3, r1]
 8014f88:	4053      	eors	r3, r2
 8014f8a:	b2da      	uxtb	r2, r3
 8014f8c:	7dbb      	ldrb	r3, [r7, #22]
 8014f8e:	4619      	mov	r1, r3
 8014f90:	4b58      	ldr	r3, [pc, #352]	; (80150f4 <mix_sub_columns+0x288>)
 8014f92:	5c5b      	ldrb	r3, [r3, r1]
 8014f94:	4053      	eors	r3, r2
 8014f96:	b2d9      	uxtb	r1, r3
 8014f98:	7afb      	ldrb	r3, [r7, #11]
 8014f9a:	461a      	mov	r2, r3
 8014f9c:	4b56      	ldr	r3, [pc, #344]	; (80150f8 <mix_sub_columns+0x28c>)
 8014f9e:	5c9a      	ldrb	r2, [r3, r2]
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	3305      	adds	r3, #5
 8014fa4:	404a      	eors	r2, r1
 8014fa6:	b2d2      	uxtb	r2, r2
 8014fa8:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8014faa:	7b3b      	ldrb	r3, [r7, #12]
 8014fac:	461a      	mov	r2, r3
 8014fae:	4b52      	ldr	r3, [pc, #328]	; (80150f8 <mix_sub_columns+0x28c>)
 8014fb0:	5c9a      	ldrb	r2, [r3, r2]
 8014fb2:	7c7b      	ldrb	r3, [r7, #17]
 8014fb4:	4619      	mov	r1, r3
 8014fb6:	4b50      	ldr	r3, [pc, #320]	; (80150f8 <mix_sub_columns+0x28c>)
 8014fb8:	5c5b      	ldrb	r3, [r3, r1]
 8014fba:	4053      	eors	r3, r2
 8014fbc:	b2da      	uxtb	r2, r3
 8014fbe:	7dbb      	ldrb	r3, [r7, #22]
 8014fc0:	4619      	mov	r1, r3
 8014fc2:	4b4b      	ldr	r3, [pc, #300]	; (80150f0 <mix_sub_columns+0x284>)
 8014fc4:	5c5b      	ldrb	r3, [r3, r1]
 8014fc6:	4053      	eors	r3, r2
 8014fc8:	b2d9      	uxtb	r1, r3
 8014fca:	7afb      	ldrb	r3, [r7, #11]
 8014fcc:	461a      	mov	r2, r3
 8014fce:	4b49      	ldr	r3, [pc, #292]	; (80150f4 <mix_sub_columns+0x288>)
 8014fd0:	5c9a      	ldrb	r2, [r3, r2]
 8014fd2:	687b      	ldr	r3, [r7, #4]
 8014fd4:	3306      	adds	r3, #6
 8014fd6:	404a      	eors	r2, r1
 8014fd8:	b2d2      	uxtb	r2, r2
 8014fda:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8014fdc:	7b3b      	ldrb	r3, [r7, #12]
 8014fde:	461a      	mov	r2, r3
 8014fe0:	4b44      	ldr	r3, [pc, #272]	; (80150f4 <mix_sub_columns+0x288>)
 8014fe2:	5c9a      	ldrb	r2, [r3, r2]
 8014fe4:	7c7b      	ldrb	r3, [r7, #17]
 8014fe6:	4619      	mov	r1, r3
 8014fe8:	4b43      	ldr	r3, [pc, #268]	; (80150f8 <mix_sub_columns+0x28c>)
 8014fea:	5c5b      	ldrb	r3, [r3, r1]
 8014fec:	4053      	eors	r3, r2
 8014fee:	b2da      	uxtb	r2, r3
 8014ff0:	7dbb      	ldrb	r3, [r7, #22]
 8014ff2:	4619      	mov	r1, r3
 8014ff4:	4b40      	ldr	r3, [pc, #256]	; (80150f8 <mix_sub_columns+0x28c>)
 8014ff6:	5c5b      	ldrb	r3, [r3, r1]
 8014ff8:	4053      	eors	r3, r2
 8014ffa:	b2d9      	uxtb	r1, r3
 8014ffc:	7afb      	ldrb	r3, [r7, #11]
 8014ffe:	461a      	mov	r2, r3
 8015000:	4b3b      	ldr	r3, [pc, #236]	; (80150f0 <mix_sub_columns+0x284>)
 8015002:	5c9a      	ldrb	r2, [r3, r2]
 8015004:	687b      	ldr	r3, [r7, #4]
 8015006:	3307      	adds	r3, #7
 8015008:	404a      	eors	r2, r1
 801500a:	b2d2      	uxtb	r2, r2
 801500c:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 801500e:	7c3b      	ldrb	r3, [r7, #16]
 8015010:	461a      	mov	r2, r3
 8015012:	4b37      	ldr	r3, [pc, #220]	; (80150f0 <mix_sub_columns+0x284>)
 8015014:	5c9a      	ldrb	r2, [r3, r2]
 8015016:	7d7b      	ldrb	r3, [r7, #21]
 8015018:	4619      	mov	r1, r3
 801501a:	4b36      	ldr	r3, [pc, #216]	; (80150f4 <mix_sub_columns+0x288>)
 801501c:	5c5b      	ldrb	r3, [r3, r1]
 801501e:	4053      	eors	r3, r2
 8015020:	b2da      	uxtb	r2, r3
 8015022:	7abb      	ldrb	r3, [r7, #10]
 8015024:	4619      	mov	r1, r3
 8015026:	4b34      	ldr	r3, [pc, #208]	; (80150f8 <mix_sub_columns+0x28c>)
 8015028:	5c5b      	ldrb	r3, [r3, r1]
 801502a:	4053      	eors	r3, r2
 801502c:	b2d9      	uxtb	r1, r3
 801502e:	7bfb      	ldrb	r3, [r7, #15]
 8015030:	461a      	mov	r2, r3
 8015032:	4b31      	ldr	r3, [pc, #196]	; (80150f8 <mix_sub_columns+0x28c>)
 8015034:	5c9a      	ldrb	r2, [r3, r2]
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	3308      	adds	r3, #8
 801503a:	404a      	eors	r2, r1
 801503c:	b2d2      	uxtb	r2, r2
 801503e:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8015040:	7c3b      	ldrb	r3, [r7, #16]
 8015042:	461a      	mov	r2, r3
 8015044:	4b2c      	ldr	r3, [pc, #176]	; (80150f8 <mix_sub_columns+0x28c>)
 8015046:	5c9a      	ldrb	r2, [r3, r2]
 8015048:	7d7b      	ldrb	r3, [r7, #21]
 801504a:	4619      	mov	r1, r3
 801504c:	4b28      	ldr	r3, [pc, #160]	; (80150f0 <mix_sub_columns+0x284>)
 801504e:	5c5b      	ldrb	r3, [r3, r1]
 8015050:	4053      	eors	r3, r2
 8015052:	b2da      	uxtb	r2, r3
 8015054:	7abb      	ldrb	r3, [r7, #10]
 8015056:	4619      	mov	r1, r3
 8015058:	4b26      	ldr	r3, [pc, #152]	; (80150f4 <mix_sub_columns+0x288>)
 801505a:	5c5b      	ldrb	r3, [r3, r1]
 801505c:	4053      	eors	r3, r2
 801505e:	b2d9      	uxtb	r1, r3
 8015060:	7bfb      	ldrb	r3, [r7, #15]
 8015062:	461a      	mov	r2, r3
 8015064:	4b24      	ldr	r3, [pc, #144]	; (80150f8 <mix_sub_columns+0x28c>)
 8015066:	5c9a      	ldrb	r2, [r3, r2]
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	3309      	adds	r3, #9
 801506c:	404a      	eors	r2, r1
 801506e:	b2d2      	uxtb	r2, r2
 8015070:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8015072:	7c3b      	ldrb	r3, [r7, #16]
 8015074:	461a      	mov	r2, r3
 8015076:	4b20      	ldr	r3, [pc, #128]	; (80150f8 <mix_sub_columns+0x28c>)
 8015078:	5c9a      	ldrb	r2, [r3, r2]
 801507a:	7d7b      	ldrb	r3, [r7, #21]
 801507c:	4619      	mov	r1, r3
 801507e:	4b1e      	ldr	r3, [pc, #120]	; (80150f8 <mix_sub_columns+0x28c>)
 8015080:	5c5b      	ldrb	r3, [r3, r1]
 8015082:	4053      	eors	r3, r2
 8015084:	b2da      	uxtb	r2, r3
 8015086:	7abb      	ldrb	r3, [r7, #10]
 8015088:	4619      	mov	r1, r3
 801508a:	4b19      	ldr	r3, [pc, #100]	; (80150f0 <mix_sub_columns+0x284>)
 801508c:	5c5b      	ldrb	r3, [r3, r1]
 801508e:	4053      	eors	r3, r2
 8015090:	b2d9      	uxtb	r1, r3
 8015092:	7bfb      	ldrb	r3, [r7, #15]
 8015094:	461a      	mov	r2, r3
 8015096:	4b17      	ldr	r3, [pc, #92]	; (80150f4 <mix_sub_columns+0x288>)
 8015098:	5c9a      	ldrb	r2, [r3, r2]
 801509a:	687b      	ldr	r3, [r7, #4]
 801509c:	330a      	adds	r3, #10
 801509e:	404a      	eors	r2, r1
 80150a0:	b2d2      	uxtb	r2, r2
 80150a2:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 80150a4:	7c3b      	ldrb	r3, [r7, #16]
 80150a6:	461a      	mov	r2, r3
 80150a8:	4b12      	ldr	r3, [pc, #72]	; (80150f4 <mix_sub_columns+0x288>)
 80150aa:	5c9a      	ldrb	r2, [r3, r2]
 80150ac:	7d7b      	ldrb	r3, [r7, #21]
 80150ae:	4619      	mov	r1, r3
 80150b0:	4b11      	ldr	r3, [pc, #68]	; (80150f8 <mix_sub_columns+0x28c>)
 80150b2:	5c5b      	ldrb	r3, [r3, r1]
 80150b4:	4053      	eors	r3, r2
 80150b6:	b2da      	uxtb	r2, r3
 80150b8:	7abb      	ldrb	r3, [r7, #10]
 80150ba:	4619      	mov	r1, r3
 80150bc:	4b0e      	ldr	r3, [pc, #56]	; (80150f8 <mix_sub_columns+0x28c>)
 80150be:	5c5b      	ldrb	r3, [r3, r1]
 80150c0:	4053      	eors	r3, r2
 80150c2:	b2d9      	uxtb	r1, r3
 80150c4:	7bfb      	ldrb	r3, [r7, #15]
 80150c6:	461a      	mov	r2, r3
 80150c8:	4b09      	ldr	r3, [pc, #36]	; (80150f0 <mix_sub_columns+0x284>)
 80150ca:	5c9a      	ldrb	r2, [r3, r2]
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	330b      	adds	r3, #11
 80150d0:	404a      	eors	r2, r1
 80150d2:	b2d2      	uxtb	r2, r2
 80150d4:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 80150d6:	7d3b      	ldrb	r3, [r7, #20]
 80150d8:	461a      	mov	r2, r3
 80150da:	4b05      	ldr	r3, [pc, #20]	; (80150f0 <mix_sub_columns+0x284>)
 80150dc:	5c9a      	ldrb	r2, [r3, r2]
 80150de:	7a7b      	ldrb	r3, [r7, #9]
 80150e0:	4619      	mov	r1, r3
 80150e2:	4b04      	ldr	r3, [pc, #16]	; (80150f4 <mix_sub_columns+0x288>)
 80150e4:	5c5b      	ldrb	r3, [r3, r1]
 80150e6:	4053      	eors	r3, r2
 80150e8:	b2da      	uxtb	r2, r3
 80150ea:	7bbb      	ldrb	r3, [r7, #14]
 80150ec:	4619      	mov	r1, r3
 80150ee:	e005      	b.n	80150fc <mix_sub_columns+0x290>
 80150f0:	0802811c 	.word	0x0802811c
 80150f4:	0802821c 	.word	0x0802821c
 80150f8:	0802801c 	.word	0x0802801c
 80150fc:	4b2d      	ldr	r3, [pc, #180]	; (80151b4 <mix_sub_columns+0x348>)
 80150fe:	5c5b      	ldrb	r3, [r3, r1]
 8015100:	4053      	eors	r3, r2
 8015102:	b2d9      	uxtb	r1, r3
 8015104:	7cfb      	ldrb	r3, [r7, #19]
 8015106:	461a      	mov	r2, r3
 8015108:	4b2a      	ldr	r3, [pc, #168]	; (80151b4 <mix_sub_columns+0x348>)
 801510a:	5c9a      	ldrb	r2, [r3, r2]
 801510c:	687b      	ldr	r3, [r7, #4]
 801510e:	330c      	adds	r3, #12
 8015110:	404a      	eors	r2, r1
 8015112:	b2d2      	uxtb	r2, r2
 8015114:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8015116:	7d3b      	ldrb	r3, [r7, #20]
 8015118:	461a      	mov	r2, r3
 801511a:	4b26      	ldr	r3, [pc, #152]	; (80151b4 <mix_sub_columns+0x348>)
 801511c:	5c9a      	ldrb	r2, [r3, r2]
 801511e:	7a7b      	ldrb	r3, [r7, #9]
 8015120:	4619      	mov	r1, r3
 8015122:	4b25      	ldr	r3, [pc, #148]	; (80151b8 <mix_sub_columns+0x34c>)
 8015124:	5c5b      	ldrb	r3, [r3, r1]
 8015126:	4053      	eors	r3, r2
 8015128:	b2da      	uxtb	r2, r3
 801512a:	7bbb      	ldrb	r3, [r7, #14]
 801512c:	4619      	mov	r1, r3
 801512e:	4b23      	ldr	r3, [pc, #140]	; (80151bc <mix_sub_columns+0x350>)
 8015130:	5c5b      	ldrb	r3, [r3, r1]
 8015132:	4053      	eors	r3, r2
 8015134:	b2d9      	uxtb	r1, r3
 8015136:	7cfb      	ldrb	r3, [r7, #19]
 8015138:	461a      	mov	r2, r3
 801513a:	4b1e      	ldr	r3, [pc, #120]	; (80151b4 <mix_sub_columns+0x348>)
 801513c:	5c9a      	ldrb	r2, [r3, r2]
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	330d      	adds	r3, #13
 8015142:	404a      	eors	r2, r1
 8015144:	b2d2      	uxtb	r2, r2
 8015146:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8015148:	7d3b      	ldrb	r3, [r7, #20]
 801514a:	461a      	mov	r2, r3
 801514c:	4b19      	ldr	r3, [pc, #100]	; (80151b4 <mix_sub_columns+0x348>)
 801514e:	5c9a      	ldrb	r2, [r3, r2]
 8015150:	7a7b      	ldrb	r3, [r7, #9]
 8015152:	4619      	mov	r1, r3
 8015154:	4b17      	ldr	r3, [pc, #92]	; (80151b4 <mix_sub_columns+0x348>)
 8015156:	5c5b      	ldrb	r3, [r3, r1]
 8015158:	4053      	eors	r3, r2
 801515a:	b2da      	uxtb	r2, r3
 801515c:	7bbb      	ldrb	r3, [r7, #14]
 801515e:	4619      	mov	r1, r3
 8015160:	4b15      	ldr	r3, [pc, #84]	; (80151b8 <mix_sub_columns+0x34c>)
 8015162:	5c5b      	ldrb	r3, [r3, r1]
 8015164:	4053      	eors	r3, r2
 8015166:	b2d9      	uxtb	r1, r3
 8015168:	7cfb      	ldrb	r3, [r7, #19]
 801516a:	461a      	mov	r2, r3
 801516c:	4b13      	ldr	r3, [pc, #76]	; (80151bc <mix_sub_columns+0x350>)
 801516e:	5c9a      	ldrb	r2, [r3, r2]
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	330e      	adds	r3, #14
 8015174:	404a      	eors	r2, r1
 8015176:	b2d2      	uxtb	r2, r2
 8015178:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 801517a:	7d3b      	ldrb	r3, [r7, #20]
 801517c:	461a      	mov	r2, r3
 801517e:	4b0f      	ldr	r3, [pc, #60]	; (80151bc <mix_sub_columns+0x350>)
 8015180:	5c9a      	ldrb	r2, [r3, r2]
 8015182:	7a7b      	ldrb	r3, [r7, #9]
 8015184:	4619      	mov	r1, r3
 8015186:	4b0b      	ldr	r3, [pc, #44]	; (80151b4 <mix_sub_columns+0x348>)
 8015188:	5c5b      	ldrb	r3, [r3, r1]
 801518a:	4053      	eors	r3, r2
 801518c:	b2da      	uxtb	r2, r3
 801518e:	7bbb      	ldrb	r3, [r7, #14]
 8015190:	4619      	mov	r1, r3
 8015192:	4b08      	ldr	r3, [pc, #32]	; (80151b4 <mix_sub_columns+0x348>)
 8015194:	5c5b      	ldrb	r3, [r3, r1]
 8015196:	4053      	eors	r3, r2
 8015198:	b2d9      	uxtb	r1, r3
 801519a:	7cfb      	ldrb	r3, [r7, #19]
 801519c:	461a      	mov	r2, r3
 801519e:	4b06      	ldr	r3, [pc, #24]	; (80151b8 <mix_sub_columns+0x34c>)
 80151a0:	5c9a      	ldrb	r2, [r3, r2]
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	330f      	adds	r3, #15
 80151a6:	404a      	eors	r2, r1
 80151a8:	b2d2      	uxtb	r2, r2
 80151aa:	701a      	strb	r2, [r3, #0]
  }
 80151ac:	bf00      	nop
 80151ae:	3718      	adds	r7, #24
 80151b0:	46bd      	mov	sp, r7
 80151b2:	bd80      	pop	{r7, pc}
 80151b4:	0802801c 	.word	0x0802801c
 80151b8:	0802811c 	.word	0x0802811c
 80151bc:	0802821c 	.word	0x0802821c

080151c0 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 80151c0:	b580      	push	{r7, lr}
 80151c2:	b086      	sub	sp, #24
 80151c4:	af00      	add	r7, sp, #0
 80151c6:	60f8      	str	r0, [r7, #12]
 80151c8:	460b      	mov	r3, r1
 80151ca:	607a      	str	r2, [r7, #4]
 80151cc:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 80151ce:	7afb      	ldrb	r3, [r7, #11]
 80151d0:	3b10      	subs	r3, #16
 80151d2:	2b10      	cmp	r3, #16
 80151d4:	bf8c      	ite	hi
 80151d6:	2201      	movhi	r2, #1
 80151d8:	2200      	movls	r2, #0
 80151da:	b2d2      	uxtb	r2, r2
 80151dc:	2a00      	cmp	r2, #0
 80151de:	d10d      	bne.n	80151fc <lorawan_aes_set_key+0x3c>
 80151e0:	2201      	movs	r2, #1
 80151e2:	fa02 f303 	lsl.w	r3, r2, r3
 80151e6:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 80151ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80151ee:	2b00      	cmp	r3, #0
 80151f0:	bf14      	ite	ne
 80151f2:	2301      	movne	r3, #1
 80151f4:	2300      	moveq	r3, #0
 80151f6:	b2db      	uxtb	r3, r3
 80151f8:	2b00      	cmp	r3, #0
 80151fa:	d105      	bne.n	8015208 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	2200      	movs	r2, #0
 8015200:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 8015204:	23ff      	movs	r3, #255	; 0xff
 8015206:	e0b2      	b.n	801536e <lorawan_aes_set_key+0x1ae>
        break;
 8015208:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 801520a:	687b      	ldr	r3, [r7, #4]
 801520c:	7afa      	ldrb	r2, [r7, #11]
 801520e:	68f9      	ldr	r1, [r7, #12]
 8015210:	4618      	mov	r0, r3
 8015212:	f7ff fbfa 	bl	8014a0a <copy_block_nn>
    hi = (keylen + 28) << 2;
 8015216:	7afb      	ldrb	r3, [r7, #11]
 8015218:	331c      	adds	r3, #28
 801521a:	b2db      	uxtb	r3, r3
 801521c:	009b      	lsls	r3, r3, #2
 801521e:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 8015220:	7c7b      	ldrb	r3, [r7, #17]
 8015222:	091b      	lsrs	r3, r3, #4
 8015224:	b2db      	uxtb	r3, r3
 8015226:	3b01      	subs	r3, #1
 8015228:	b2da      	uxtb	r2, r3
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8015230:	7afb      	ldrb	r3, [r7, #11]
 8015232:	75fb      	strb	r3, [r7, #23]
 8015234:	2301      	movs	r3, #1
 8015236:	75bb      	strb	r3, [r7, #22]
 8015238:	e093      	b.n	8015362 <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 801523a:	7dfb      	ldrb	r3, [r7, #23]
 801523c:	3b04      	subs	r3, #4
 801523e:	687a      	ldr	r2, [r7, #4]
 8015240:	5cd3      	ldrb	r3, [r2, r3]
 8015242:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 8015244:	7dfb      	ldrb	r3, [r7, #23]
 8015246:	3b03      	subs	r3, #3
 8015248:	687a      	ldr	r2, [r7, #4]
 801524a:	5cd3      	ldrb	r3, [r2, r3]
 801524c:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 801524e:	7dfb      	ldrb	r3, [r7, #23]
 8015250:	3b02      	subs	r3, #2
 8015252:	687a      	ldr	r2, [r7, #4]
 8015254:	5cd3      	ldrb	r3, [r2, r3]
 8015256:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 8015258:	7dfb      	ldrb	r3, [r7, #23]
 801525a:	3b01      	subs	r3, #1
 801525c:	687a      	ldr	r2, [r7, #4]
 801525e:	5cd3      	ldrb	r3, [r2, r3]
 8015260:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 8015262:	7dfb      	ldrb	r3, [r7, #23]
 8015264:	7afa      	ldrb	r2, [r7, #11]
 8015266:	fbb3 f1f2 	udiv	r1, r3, r2
 801526a:	fb01 f202 	mul.w	r2, r1, r2
 801526e:	1a9b      	subs	r3, r3, r2
 8015270:	b2db      	uxtb	r3, r3
 8015272:	2b00      	cmp	r3, #0
 8015274:	d127      	bne.n	80152c6 <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 8015276:	7d7b      	ldrb	r3, [r7, #21]
 8015278:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 801527a:	7d3b      	ldrb	r3, [r7, #20]
 801527c:	4a3e      	ldr	r2, [pc, #248]	; (8015378 <lorawan_aes_set_key+0x1b8>)
 801527e:	5cd2      	ldrb	r2, [r2, r3]
 8015280:	7dbb      	ldrb	r3, [r7, #22]
 8015282:	4053      	eors	r3, r2
 8015284:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 8015286:	7cfb      	ldrb	r3, [r7, #19]
 8015288:	4a3b      	ldr	r2, [pc, #236]	; (8015378 <lorawan_aes_set_key+0x1b8>)
 801528a:	5cd3      	ldrb	r3, [r2, r3]
 801528c:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 801528e:	7cbb      	ldrb	r3, [r7, #18]
 8015290:	4a39      	ldr	r2, [pc, #228]	; (8015378 <lorawan_aes_set_key+0x1b8>)
 8015292:	5cd3      	ldrb	r3, [r2, r3]
 8015294:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 8015296:	7c3b      	ldrb	r3, [r7, #16]
 8015298:	4a37      	ldr	r2, [pc, #220]	; (8015378 <lorawan_aes_set_key+0x1b8>)
 801529a:	5cd3      	ldrb	r3, [r2, r3]
 801529c:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 801529e:	7dbb      	ldrb	r3, [r7, #22]
 80152a0:	005b      	lsls	r3, r3, #1
 80152a2:	b25a      	sxtb	r2, r3
 80152a4:	7dbb      	ldrb	r3, [r7, #22]
 80152a6:	09db      	lsrs	r3, r3, #7
 80152a8:	b2db      	uxtb	r3, r3
 80152aa:	4619      	mov	r1, r3
 80152ac:	0049      	lsls	r1, r1, #1
 80152ae:	440b      	add	r3, r1
 80152b0:	4619      	mov	r1, r3
 80152b2:	00c8      	lsls	r0, r1, #3
 80152b4:	4619      	mov	r1, r3
 80152b6:	4603      	mov	r3, r0
 80152b8:	440b      	add	r3, r1
 80152ba:	b2db      	uxtb	r3, r3
 80152bc:	b25b      	sxtb	r3, r3
 80152be:	4053      	eors	r3, r2
 80152c0:	b25b      	sxtb	r3, r3
 80152c2:	75bb      	strb	r3, [r7, #22]
 80152c4:	e01c      	b.n	8015300 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 80152c6:	7afb      	ldrb	r3, [r7, #11]
 80152c8:	2b18      	cmp	r3, #24
 80152ca:	d919      	bls.n	8015300 <lorawan_aes_set_key+0x140>
 80152cc:	7dfb      	ldrb	r3, [r7, #23]
 80152ce:	7afa      	ldrb	r2, [r7, #11]
 80152d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80152d4:	fb01 f202 	mul.w	r2, r1, r2
 80152d8:	1a9b      	subs	r3, r3, r2
 80152da:	b2db      	uxtb	r3, r3
 80152dc:	2b10      	cmp	r3, #16
 80152de:	d10f      	bne.n	8015300 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 80152e0:	7d7b      	ldrb	r3, [r7, #21]
 80152e2:	4a25      	ldr	r2, [pc, #148]	; (8015378 <lorawan_aes_set_key+0x1b8>)
 80152e4:	5cd3      	ldrb	r3, [r2, r3]
 80152e6:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 80152e8:	7d3b      	ldrb	r3, [r7, #20]
 80152ea:	4a23      	ldr	r2, [pc, #140]	; (8015378 <lorawan_aes_set_key+0x1b8>)
 80152ec:	5cd3      	ldrb	r3, [r2, r3]
 80152ee:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 80152f0:	7cfb      	ldrb	r3, [r7, #19]
 80152f2:	4a21      	ldr	r2, [pc, #132]	; (8015378 <lorawan_aes_set_key+0x1b8>)
 80152f4:	5cd3      	ldrb	r3, [r2, r3]
 80152f6:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 80152f8:	7cbb      	ldrb	r3, [r7, #18]
 80152fa:	4a1f      	ldr	r2, [pc, #124]	; (8015378 <lorawan_aes_set_key+0x1b8>)
 80152fc:	5cd3      	ldrb	r3, [r2, r3]
 80152fe:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 8015300:	7dfa      	ldrb	r2, [r7, #23]
 8015302:	7afb      	ldrb	r3, [r7, #11]
 8015304:	1ad3      	subs	r3, r2, r3
 8015306:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8015308:	7c3b      	ldrb	r3, [r7, #16]
 801530a:	687a      	ldr	r2, [r7, #4]
 801530c:	5cd1      	ldrb	r1, [r2, r3]
 801530e:	7dfb      	ldrb	r3, [r7, #23]
 8015310:	7d7a      	ldrb	r2, [r7, #21]
 8015312:	404a      	eors	r2, r1
 8015314:	b2d1      	uxtb	r1, r2
 8015316:	687a      	ldr	r2, [r7, #4]
 8015318:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 801531a:	7c3b      	ldrb	r3, [r7, #16]
 801531c:	3301      	adds	r3, #1
 801531e:	687a      	ldr	r2, [r7, #4]
 8015320:	5cd1      	ldrb	r1, [r2, r3]
 8015322:	7dfb      	ldrb	r3, [r7, #23]
 8015324:	3301      	adds	r3, #1
 8015326:	7d3a      	ldrb	r2, [r7, #20]
 8015328:	404a      	eors	r2, r1
 801532a:	b2d1      	uxtb	r1, r2
 801532c:	687a      	ldr	r2, [r7, #4]
 801532e:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8015330:	7c3b      	ldrb	r3, [r7, #16]
 8015332:	3302      	adds	r3, #2
 8015334:	687a      	ldr	r2, [r7, #4]
 8015336:	5cd1      	ldrb	r1, [r2, r3]
 8015338:	7dfb      	ldrb	r3, [r7, #23]
 801533a:	3302      	adds	r3, #2
 801533c:	7cfa      	ldrb	r2, [r7, #19]
 801533e:	404a      	eors	r2, r1
 8015340:	b2d1      	uxtb	r1, r2
 8015342:	687a      	ldr	r2, [r7, #4]
 8015344:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8015346:	7c3b      	ldrb	r3, [r7, #16]
 8015348:	3303      	adds	r3, #3
 801534a:	687a      	ldr	r2, [r7, #4]
 801534c:	5cd1      	ldrb	r1, [r2, r3]
 801534e:	7dfb      	ldrb	r3, [r7, #23]
 8015350:	3303      	adds	r3, #3
 8015352:	7cba      	ldrb	r2, [r7, #18]
 8015354:	404a      	eors	r2, r1
 8015356:	b2d1      	uxtb	r1, r2
 8015358:	687a      	ldr	r2, [r7, #4]
 801535a:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 801535c:	7dfb      	ldrb	r3, [r7, #23]
 801535e:	3304      	adds	r3, #4
 8015360:	75fb      	strb	r3, [r7, #23]
 8015362:	7dfa      	ldrb	r2, [r7, #23]
 8015364:	7c7b      	ldrb	r3, [r7, #17]
 8015366:	429a      	cmp	r2, r3
 8015368:	f4ff af67 	bcc.w	801523a <lorawan_aes_set_key+0x7a>
    }
    return 0;
 801536c:	2300      	movs	r3, #0
}
 801536e:	4618      	mov	r0, r3
 8015370:	3718      	adds	r7, #24
 8015372:	46bd      	mov	sp, r7
 8015374:	bd80      	pop	{r7, pc}
 8015376:	bf00      	nop
 8015378:	0802801c 	.word	0x0802801c

0801537c <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 801537c:	b580      	push	{r7, lr}
 801537e:	b08a      	sub	sp, #40	; 0x28
 8015380:	af00      	add	r7, sp, #0
 8015382:	60f8      	str	r0, [r7, #12]
 8015384:	60b9      	str	r1, [r7, #8]
 8015386:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 801538e:	2b00      	cmp	r3, #0
 8015390:	d038      	beq.n	8015404 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8015392:	687a      	ldr	r2, [r7, #4]
 8015394:	f107 0314 	add.w	r3, r7, #20
 8015398:	68f9      	ldr	r1, [r7, #12]
 801539a:	4618      	mov	r0, r3
 801539c:	f7ff fc07 	bl	8014bae <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 80153a0:	2301      	movs	r3, #1
 80153a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80153a6:	e014      	b.n	80153d2 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 80153a8:	f107 0314 	add.w	r3, r7, #20
 80153ac:	4618      	mov	r0, r3
 80153ae:	f7ff fd5d 	bl	8014e6c <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 80153b2:	687b      	ldr	r3, [r7, #4]
 80153b4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80153b8:	0112      	lsls	r2, r2, #4
 80153ba:	441a      	add	r2, r3
 80153bc:	f107 0314 	add.w	r3, r7, #20
 80153c0:	4611      	mov	r1, r2
 80153c2:	4618      	mov	r0, r3
 80153c4:	f7ff fcab 	bl	8014d1e <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 80153c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80153cc:	3301      	adds	r3, #1
 80153ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 80153d8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80153dc:	429a      	cmp	r2, r3
 80153de:	d3e3      	bcc.n	80153a8 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 80153e0:	f107 0314 	add.w	r3, r7, #20
 80153e4:	4618      	mov	r0, r3
 80153e6:	f7ff fca7 	bl	8014d38 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80153f0:	0112      	lsls	r2, r2, #4
 80153f2:	441a      	add	r2, r3
 80153f4:	f107 0314 	add.w	r3, r7, #20
 80153f8:	4619      	mov	r1, r3
 80153fa:	68b8      	ldr	r0, [r7, #8]
 80153fc:	f7ff fbd7 	bl	8014bae <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 8015400:	2300      	movs	r3, #0
 8015402:	e000      	b.n	8015406 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 8015404:	23ff      	movs	r3, #255	; 0xff
}
 8015406:	4618      	mov	r0, r3
 8015408:	3728      	adds	r7, #40	; 0x28
 801540a:	46bd      	mov	sp, r7
 801540c:	bd80      	pop	{r7, pc}
	...

08015410 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 8015410:	b480      	push	{r7}
 8015412:	b085      	sub	sp, #20
 8015414:	af00      	add	r7, sp, #0
 8015416:	4603      	mov	r3, r0
 8015418:	6039      	str	r1, [r7, #0]
 801541a:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 801541c:	2300      	movs	r3, #0
 801541e:	73fb      	strb	r3, [r7, #15]
 8015420:	e018      	b.n	8015454 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 8015422:	7bfa      	ldrb	r2, [r7, #15]
 8015424:	4910      	ldr	r1, [pc, #64]	; (8015468 <GetKeyByID+0x58>)
 8015426:	4613      	mov	r3, r2
 8015428:	011b      	lsls	r3, r3, #4
 801542a:	4413      	add	r3, r2
 801542c:	440b      	add	r3, r1
 801542e:	3310      	adds	r3, #16
 8015430:	781b      	ldrb	r3, [r3, #0]
 8015432:	79fa      	ldrb	r2, [r7, #7]
 8015434:	429a      	cmp	r2, r3
 8015436:	d10a      	bne.n	801544e <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 8015438:	7bfa      	ldrb	r2, [r7, #15]
 801543a:	4613      	mov	r3, r2
 801543c:	011b      	lsls	r3, r3, #4
 801543e:	4413      	add	r3, r2
 8015440:	3310      	adds	r3, #16
 8015442:	4a09      	ldr	r2, [pc, #36]	; (8015468 <GetKeyByID+0x58>)
 8015444:	441a      	add	r2, r3
 8015446:	683b      	ldr	r3, [r7, #0]
 8015448:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 801544a:	2300      	movs	r3, #0
 801544c:	e006      	b.n	801545c <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 801544e:	7bfb      	ldrb	r3, [r7, #15]
 8015450:	3301      	adds	r3, #1
 8015452:	73fb      	strb	r3, [r7, #15]
 8015454:	7bfb      	ldrb	r3, [r7, #15]
 8015456:	2b09      	cmp	r3, #9
 8015458:	d9e3      	bls.n	8015422 <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 801545a:	2303      	movs	r3, #3
}
 801545c:	4618      	mov	r0, r3
 801545e:	3714      	adds	r7, #20
 8015460:	46bd      	mov	sp, r7
 8015462:	bc80      	pop	{r7}
 8015464:	4770      	bx	lr
 8015466:	bf00      	nop
 8015468:	2000009c 	.word	0x2000009c

0801546c <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 801546c:	b480      	push	{r7}
 801546e:	af00      	add	r7, sp, #0
  return;
 8015470:	bf00      	nop
}
 8015472:	46bd      	mov	sp, r7
 8015474:	bc80      	pop	{r7}
 8015476:	4770      	bx	lr

08015478 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 8015478:	b590      	push	{r4, r7, lr}
 801547a:	b0d1      	sub	sp, #324	; 0x144
 801547c:	af00      	add	r7, sp, #0
 801547e:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 8015482:	f5a4 749a 	sub.w	r4, r4, #308	; 0x134
 8015486:	6020      	str	r0, [r4, #0]
 8015488:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 801548c:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 8015490:	6001      	str	r1, [r0, #0]
 8015492:	4619      	mov	r1, r3
 8015494:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8015498:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 801549c:	801a      	strh	r2, [r3, #0]
 801549e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80154a2:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 80154a6:	460a      	mov	r2, r1
 80154a8:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80154aa:	2306      	movs	r3, #6
 80154ac:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 80154b0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80154b4:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80154b8:	681b      	ldr	r3, [r3, #0]
 80154ba:	2b00      	cmp	r3, #0
 80154bc:	d003      	beq.n	80154c6 <ComputeCmac+0x4e>
 80154be:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80154c2:	2b00      	cmp	r3, #0
 80154c4:	d101      	bne.n	80154ca <ComputeCmac+0x52>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 80154c6:	2302      	movs	r3, #2
 80154c8:	e05c      	b.n	8015584 <ComputeCmac+0x10c>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 80154ca:	f107 0314 	add.w	r3, r7, #20
 80154ce:	4618      	mov	r0, r3
 80154d0:	f7fe fff6 	bl	80144c0 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 80154d4:	f107 0210 	add.w	r2, r7, #16
 80154d8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80154dc:	f2a3 133b 	subw	r3, r3, #315	; 0x13b
 80154e0:	781b      	ldrb	r3, [r3, #0]
 80154e2:	4611      	mov	r1, r2
 80154e4:	4618      	mov	r0, r3
 80154e6:	f7ff ff93 	bl	8015410 <GetKeyByID>
 80154ea:	4603      	mov	r3, r0
 80154ec:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 80154f0:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 80154f4:	2b00      	cmp	r3, #0
 80154f6:	d143      	bne.n	8015580 <ComputeCmac+0x108>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 80154f8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80154fc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8015500:	681b      	ldr	r3, [r3, #0]
 8015502:	1c5a      	adds	r2, r3, #1
 8015504:	f107 0314 	add.w	r3, r7, #20
 8015508:	4611      	mov	r1, r2
 801550a:	4618      	mov	r0, r3
 801550c:	f7fe fff1 	bl	80144f2 <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 8015510:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8015514:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8015518:	681b      	ldr	r3, [r3, #0]
 801551a:	2b00      	cmp	r3, #0
 801551c:	d009      	beq.n	8015532 <ComputeCmac+0xba>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 801551e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8015522:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8015526:	f107 0014 	add.w	r0, r7, #20
 801552a:	2210      	movs	r2, #16
 801552c:	6819      	ldr	r1, [r3, #0]
 801552e:	f7fe ffef 	bl	8014510 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 8015532:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8015536:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 801553a:	881a      	ldrh	r2, [r3, #0]
 801553c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8015540:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8015544:	f107 0014 	add.w	r0, r7, #20
 8015548:	6819      	ldr	r1, [r3, #0]
 801554a:	f7fe ffe1 	bl	8014510 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 801554e:	f107 0214 	add.w	r2, r7, #20
 8015552:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8015556:	4611      	mov	r1, r2
 8015558:	4618      	mov	r0, r3
 801555a:	f7ff f89b 	bl	8014694 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 801555e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8015562:	061a      	lsls	r2, r3, #24
 8015564:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8015568:	041b      	lsls	r3, r3, #16
 801556a:	431a      	orrs	r2, r3
 801556c:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 8015570:	021b      	lsls	r3, r3, #8
 8015572:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 8015574:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 8015578:	431a      	orrs	r2, r3
 801557a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 801557e:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8015580:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 8015584:	4618      	mov	r0, r3
 8015586:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 801558a:	46bd      	mov	sp, r7
 801558c:	bd90      	pop	{r4, r7, pc}
	...

08015590 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 8015590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015592:	b09d      	sub	sp, #116	; 0x74
 8015594:	af10      	add	r7, sp, #64	; 0x40
 8015596:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015598:	2306      	movs	r3, #6
 801559a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 801559e:	22aa      	movs	r2, #170	; 0xaa
 80155a0:	4990      	ldr	r1, [pc, #576]	; (80157e4 <SecureElementInit+0x254>)
 80155a2:	4891      	ldr	r0, [pc, #580]	; (80157e8 <SecureElementInit+0x258>)
 80155a4:	f00c f943 	bl	802182e <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 80155a8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80155ac:	4619      	mov	r1, r3
 80155ae:	2000      	movs	r0, #0
 80155b0:	f7ff ff2e 	bl	8015410 <GetKeyByID>
 80155b4:	4603      	mov	r3, r0
 80155b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 80155ba:	4b8c      	ldr	r3, [pc, #560]	; (80157ec <SecureElementInit+0x25c>)
 80155bc:	2200      	movs	r2, #0
 80155be:	2100      	movs	r1, #0
 80155c0:	2002      	movs	r0, #2
 80155c2:	f00f ff21 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 80155c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d14d      	bne.n	801566a <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 80155ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155d0:	785b      	ldrb	r3, [r3, #1]
 80155d2:	4618      	mov	r0, r3
 80155d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155d6:	789b      	ldrb	r3, [r3, #2]
 80155d8:	461c      	mov	r4, r3
 80155da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155dc:	78db      	ldrb	r3, [r3, #3]
 80155de:	461d      	mov	r5, r3
 80155e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155e2:	791b      	ldrb	r3, [r3, #4]
 80155e4:	461e      	mov	r6, r3
 80155e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155e8:	795b      	ldrb	r3, [r3, #5]
 80155ea:	623b      	str	r3, [r7, #32]
 80155ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155ee:	799b      	ldrb	r3, [r3, #6]
 80155f0:	61fb      	str	r3, [r7, #28]
 80155f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155f4:	79db      	ldrb	r3, [r3, #7]
 80155f6:	61bb      	str	r3, [r7, #24]
 80155f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80155fa:	7a1b      	ldrb	r3, [r3, #8]
 80155fc:	617b      	str	r3, [r7, #20]
 80155fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015600:	7a5b      	ldrb	r3, [r3, #9]
 8015602:	613b      	str	r3, [r7, #16]
 8015604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015606:	7a9b      	ldrb	r3, [r3, #10]
 8015608:	60fb      	str	r3, [r7, #12]
 801560a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801560c:	7adb      	ldrb	r3, [r3, #11]
 801560e:	60bb      	str	r3, [r7, #8]
 8015610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015612:	7b1b      	ldrb	r3, [r3, #12]
 8015614:	607b      	str	r3, [r7, #4]
 8015616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015618:	7b5b      	ldrb	r3, [r3, #13]
 801561a:	603b      	str	r3, [r7, #0]
 801561c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801561e:	7b9b      	ldrb	r3, [r3, #14]
 8015620:	4619      	mov	r1, r3
 8015622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015624:	7bdb      	ldrb	r3, [r3, #15]
 8015626:	461a      	mov	r2, r3
 8015628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801562a:	7c1b      	ldrb	r3, [r3, #16]
 801562c:	930f      	str	r3, [sp, #60]	; 0x3c
 801562e:	920e      	str	r2, [sp, #56]	; 0x38
 8015630:	910d      	str	r1, [sp, #52]	; 0x34
 8015632:	683a      	ldr	r2, [r7, #0]
 8015634:	920c      	str	r2, [sp, #48]	; 0x30
 8015636:	687a      	ldr	r2, [r7, #4]
 8015638:	920b      	str	r2, [sp, #44]	; 0x2c
 801563a:	68ba      	ldr	r2, [r7, #8]
 801563c:	920a      	str	r2, [sp, #40]	; 0x28
 801563e:	68fa      	ldr	r2, [r7, #12]
 8015640:	9209      	str	r2, [sp, #36]	; 0x24
 8015642:	693a      	ldr	r2, [r7, #16]
 8015644:	9208      	str	r2, [sp, #32]
 8015646:	697a      	ldr	r2, [r7, #20]
 8015648:	9207      	str	r2, [sp, #28]
 801564a:	69ba      	ldr	r2, [r7, #24]
 801564c:	9206      	str	r2, [sp, #24]
 801564e:	69fa      	ldr	r2, [r7, #28]
 8015650:	9205      	str	r2, [sp, #20]
 8015652:	6a3b      	ldr	r3, [r7, #32]
 8015654:	9304      	str	r3, [sp, #16]
 8015656:	9603      	str	r6, [sp, #12]
 8015658:	9502      	str	r5, [sp, #8]
 801565a:	9401      	str	r4, [sp, #4]
 801565c:	9000      	str	r0, [sp, #0]
 801565e:	4b64      	ldr	r3, [pc, #400]	; (80157f0 <SecureElementInit+0x260>)
 8015660:	2200      	movs	r2, #0
 8015662:	2100      	movs	r1, #0
 8015664:	2002      	movs	r0, #2
 8015666:	f00f fecf 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 801566a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801566e:	4619      	mov	r1, r3
 8015670:	2001      	movs	r0, #1
 8015672:	f7ff fecd 	bl	8015410 <GetKeyByID>
 8015676:	4603      	mov	r3, r0
 8015678:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 801567c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015680:	2b00      	cmp	r3, #0
 8015682:	d14d      	bne.n	8015720 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8015684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015686:	785b      	ldrb	r3, [r3, #1]
 8015688:	4618      	mov	r0, r3
 801568a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801568c:	789b      	ldrb	r3, [r3, #2]
 801568e:	461c      	mov	r4, r3
 8015690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015692:	78db      	ldrb	r3, [r3, #3]
 8015694:	461d      	mov	r5, r3
 8015696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015698:	791b      	ldrb	r3, [r3, #4]
 801569a:	461e      	mov	r6, r3
 801569c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801569e:	795b      	ldrb	r3, [r3, #5]
 80156a0:	623b      	str	r3, [r7, #32]
 80156a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156a4:	799b      	ldrb	r3, [r3, #6]
 80156a6:	61fb      	str	r3, [r7, #28]
 80156a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156aa:	79db      	ldrb	r3, [r3, #7]
 80156ac:	61bb      	str	r3, [r7, #24]
 80156ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156b0:	7a1b      	ldrb	r3, [r3, #8]
 80156b2:	617b      	str	r3, [r7, #20]
 80156b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156b6:	7a5b      	ldrb	r3, [r3, #9]
 80156b8:	613b      	str	r3, [r7, #16]
 80156ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156bc:	7a9b      	ldrb	r3, [r3, #10]
 80156be:	60fb      	str	r3, [r7, #12]
 80156c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156c2:	7adb      	ldrb	r3, [r3, #11]
 80156c4:	60bb      	str	r3, [r7, #8]
 80156c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156c8:	7b1b      	ldrb	r3, [r3, #12]
 80156ca:	607b      	str	r3, [r7, #4]
 80156cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156ce:	7b5b      	ldrb	r3, [r3, #13]
 80156d0:	603b      	str	r3, [r7, #0]
 80156d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156d4:	7b9b      	ldrb	r3, [r3, #14]
 80156d6:	4619      	mov	r1, r3
 80156d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156da:	7bdb      	ldrb	r3, [r3, #15]
 80156dc:	461a      	mov	r2, r3
 80156de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156e0:	7c1b      	ldrb	r3, [r3, #16]
 80156e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80156e4:	920e      	str	r2, [sp, #56]	; 0x38
 80156e6:	910d      	str	r1, [sp, #52]	; 0x34
 80156e8:	683a      	ldr	r2, [r7, #0]
 80156ea:	920c      	str	r2, [sp, #48]	; 0x30
 80156ec:	687a      	ldr	r2, [r7, #4]
 80156ee:	920b      	str	r2, [sp, #44]	; 0x2c
 80156f0:	68ba      	ldr	r2, [r7, #8]
 80156f2:	920a      	str	r2, [sp, #40]	; 0x28
 80156f4:	68fa      	ldr	r2, [r7, #12]
 80156f6:	9209      	str	r2, [sp, #36]	; 0x24
 80156f8:	693a      	ldr	r2, [r7, #16]
 80156fa:	9208      	str	r2, [sp, #32]
 80156fc:	697a      	ldr	r2, [r7, #20]
 80156fe:	9207      	str	r2, [sp, #28]
 8015700:	69ba      	ldr	r2, [r7, #24]
 8015702:	9206      	str	r2, [sp, #24]
 8015704:	69fa      	ldr	r2, [r7, #28]
 8015706:	9205      	str	r2, [sp, #20]
 8015708:	6a3b      	ldr	r3, [r7, #32]
 801570a:	9304      	str	r3, [sp, #16]
 801570c:	9603      	str	r6, [sp, #12]
 801570e:	9502      	str	r5, [sp, #8]
 8015710:	9401      	str	r4, [sp, #4]
 8015712:	9000      	str	r0, [sp, #0]
 8015714:	4b37      	ldr	r3, [pc, #220]	; (80157f4 <SecureElementInit+0x264>)
 8015716:	2200      	movs	r2, #0
 8015718:	2100      	movs	r1, #0
 801571a:	2002      	movs	r0, #2
 801571c:	f00f fe74 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 8015720:	4b35      	ldr	r3, [pc, #212]	; (80157f8 <SecureElementInit+0x268>)
 8015722:	2200      	movs	r2, #0
 8015724:	2100      	movs	r1, #0
 8015726:	2002      	movs	r0, #2
 8015728:	f00f fe6e 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 801572c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8015730:	4619      	mov	r1, r3
 8015732:	2003      	movs	r0, #3
 8015734:	f7ff fe6c 	bl	8015410 <GetKeyByID>
 8015738:	4603      	mov	r3, r0
 801573a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 801573e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015742:	2b00      	cmp	r3, #0
 8015744:	d15c      	bne.n	8015800 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 8015746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015748:	785b      	ldrb	r3, [r3, #1]
 801574a:	4618      	mov	r0, r3
 801574c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801574e:	789b      	ldrb	r3, [r3, #2]
 8015750:	461c      	mov	r4, r3
 8015752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015754:	78db      	ldrb	r3, [r3, #3]
 8015756:	461d      	mov	r5, r3
 8015758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801575a:	791b      	ldrb	r3, [r3, #4]
 801575c:	461e      	mov	r6, r3
 801575e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015760:	795b      	ldrb	r3, [r3, #5]
 8015762:	623b      	str	r3, [r7, #32]
 8015764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015766:	799b      	ldrb	r3, [r3, #6]
 8015768:	61fb      	str	r3, [r7, #28]
 801576a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801576c:	79db      	ldrb	r3, [r3, #7]
 801576e:	61bb      	str	r3, [r7, #24]
 8015770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015772:	7a1b      	ldrb	r3, [r3, #8]
 8015774:	617b      	str	r3, [r7, #20]
 8015776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015778:	7a5b      	ldrb	r3, [r3, #9]
 801577a:	613b      	str	r3, [r7, #16]
 801577c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801577e:	7a9b      	ldrb	r3, [r3, #10]
 8015780:	60fb      	str	r3, [r7, #12]
 8015782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015784:	7adb      	ldrb	r3, [r3, #11]
 8015786:	60bb      	str	r3, [r7, #8]
 8015788:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801578a:	7b1b      	ldrb	r3, [r3, #12]
 801578c:	607b      	str	r3, [r7, #4]
 801578e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015790:	7b5b      	ldrb	r3, [r3, #13]
 8015792:	603b      	str	r3, [r7, #0]
 8015794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015796:	7b9b      	ldrb	r3, [r3, #14]
 8015798:	4619      	mov	r1, r3
 801579a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801579c:	7bdb      	ldrb	r3, [r3, #15]
 801579e:	461a      	mov	r2, r3
 80157a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157a2:	7c1b      	ldrb	r3, [r3, #16]
 80157a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80157a6:	920e      	str	r2, [sp, #56]	; 0x38
 80157a8:	910d      	str	r1, [sp, #52]	; 0x34
 80157aa:	683a      	ldr	r2, [r7, #0]
 80157ac:	920c      	str	r2, [sp, #48]	; 0x30
 80157ae:	687a      	ldr	r2, [r7, #4]
 80157b0:	920b      	str	r2, [sp, #44]	; 0x2c
 80157b2:	68ba      	ldr	r2, [r7, #8]
 80157b4:	920a      	str	r2, [sp, #40]	; 0x28
 80157b6:	68fa      	ldr	r2, [r7, #12]
 80157b8:	9209      	str	r2, [sp, #36]	; 0x24
 80157ba:	693a      	ldr	r2, [r7, #16]
 80157bc:	9208      	str	r2, [sp, #32]
 80157be:	697a      	ldr	r2, [r7, #20]
 80157c0:	9207      	str	r2, [sp, #28]
 80157c2:	69ba      	ldr	r2, [r7, #24]
 80157c4:	9206      	str	r2, [sp, #24]
 80157c6:	69fa      	ldr	r2, [r7, #28]
 80157c8:	9205      	str	r2, [sp, #20]
 80157ca:	6a3b      	ldr	r3, [r7, #32]
 80157cc:	9304      	str	r3, [sp, #16]
 80157ce:	9603      	str	r6, [sp, #12]
 80157d0:	9502      	str	r5, [sp, #8]
 80157d2:	9401      	str	r4, [sp, #4]
 80157d4:	9000      	str	r0, [sp, #0]
 80157d6:	4b09      	ldr	r3, [pc, #36]	; (80157fc <SecureElementInit+0x26c>)
 80157d8:	2200      	movs	r2, #0
 80157da:	2100      	movs	r1, #0
 80157dc:	2002      	movs	r0, #2
 80157de:	f00f fe13 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
 80157e2:	e00d      	b.n	8015800 <SecureElementInit+0x270>
 80157e4:	0802831c 	.word	0x0802831c
 80157e8:	200000ac 	.word	0x200000ac
 80157ec:	08027634 	.word	0x08027634
 80157f0:	0802764c 	.word	0x0802764c
 80157f4:	080276b0 	.word	0x080276b0
 80157f8:	08027714 	.word	0x08027714
 80157fc:	0802772c 	.word	0x0802772c
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 8015800:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8015804:	4619      	mov	r1, r3
 8015806:	2002      	movs	r0, #2
 8015808:	f7ff fe02 	bl	8015410 <GetKeyByID>
 801580c:	4603      	mov	r3, r0
 801580e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 8015812:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8015816:	2b00      	cmp	r3, #0
 8015818:	d14d      	bne.n	80158b6 <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 801581a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801581c:	785b      	ldrb	r3, [r3, #1]
 801581e:	4618      	mov	r0, r3
 8015820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015822:	789b      	ldrb	r3, [r3, #2]
 8015824:	461c      	mov	r4, r3
 8015826:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015828:	78db      	ldrb	r3, [r3, #3]
 801582a:	461d      	mov	r5, r3
 801582c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801582e:	791b      	ldrb	r3, [r3, #4]
 8015830:	461e      	mov	r6, r3
 8015832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015834:	795b      	ldrb	r3, [r3, #5]
 8015836:	623b      	str	r3, [r7, #32]
 8015838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801583a:	799b      	ldrb	r3, [r3, #6]
 801583c:	61fb      	str	r3, [r7, #28]
 801583e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015840:	79db      	ldrb	r3, [r3, #7]
 8015842:	61bb      	str	r3, [r7, #24]
 8015844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015846:	7a1b      	ldrb	r3, [r3, #8]
 8015848:	617b      	str	r3, [r7, #20]
 801584a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801584c:	7a5b      	ldrb	r3, [r3, #9]
 801584e:	613b      	str	r3, [r7, #16]
 8015850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015852:	7a9b      	ldrb	r3, [r3, #10]
 8015854:	60fb      	str	r3, [r7, #12]
 8015856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015858:	7adb      	ldrb	r3, [r3, #11]
 801585a:	60bb      	str	r3, [r7, #8]
 801585c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801585e:	7b1b      	ldrb	r3, [r3, #12]
 8015860:	607b      	str	r3, [r7, #4]
 8015862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015864:	7b5b      	ldrb	r3, [r3, #13]
 8015866:	603b      	str	r3, [r7, #0]
 8015868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801586a:	7b9b      	ldrb	r3, [r3, #14]
 801586c:	4619      	mov	r1, r3
 801586e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015870:	7bdb      	ldrb	r3, [r3, #15]
 8015872:	461a      	mov	r2, r3
 8015874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015876:	7c1b      	ldrb	r3, [r3, #16]
 8015878:	930f      	str	r3, [sp, #60]	; 0x3c
 801587a:	920e      	str	r2, [sp, #56]	; 0x38
 801587c:	910d      	str	r1, [sp, #52]	; 0x34
 801587e:	683a      	ldr	r2, [r7, #0]
 8015880:	920c      	str	r2, [sp, #48]	; 0x30
 8015882:	687a      	ldr	r2, [r7, #4]
 8015884:	920b      	str	r2, [sp, #44]	; 0x2c
 8015886:	68ba      	ldr	r2, [r7, #8]
 8015888:	920a      	str	r2, [sp, #40]	; 0x28
 801588a:	68fa      	ldr	r2, [r7, #12]
 801588c:	9209      	str	r2, [sp, #36]	; 0x24
 801588e:	693a      	ldr	r2, [r7, #16]
 8015890:	9208      	str	r2, [sp, #32]
 8015892:	697a      	ldr	r2, [r7, #20]
 8015894:	9207      	str	r2, [sp, #28]
 8015896:	69ba      	ldr	r2, [r7, #24]
 8015898:	9206      	str	r2, [sp, #24]
 801589a:	69fa      	ldr	r2, [r7, #28]
 801589c:	9205      	str	r2, [sp, #20]
 801589e:	6a3b      	ldr	r3, [r7, #32]
 80158a0:	9304      	str	r3, [sp, #16]
 80158a2:	9603      	str	r6, [sp, #12]
 80158a4:	9502      	str	r5, [sp, #8]
 80158a6:	9401      	str	r4, [sp, #4]
 80158a8:	9000      	str	r0, [sp, #0]
 80158aa:	4b0d      	ldr	r3, [pc, #52]	; (80158e0 <SecureElementInit+0x350>)
 80158ac:	2200      	movs	r2, #0
 80158ae:	2100      	movs	r1, #0
 80158b0:	2002      	movs	r0, #2
 80158b2:	f00f fda9 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 80158b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d003      	beq.n	80158c4 <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 80158bc:	4a09      	ldr	r2, [pc, #36]	; (80158e4 <SecureElementInit+0x354>)
 80158be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158c0:	6013      	str	r3, [r2, #0]
 80158c2:	e002      	b.n	80158ca <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 80158c4:	4b07      	ldr	r3, [pc, #28]	; (80158e4 <SecureElementInit+0x354>)
 80158c6:	4a08      	ldr	r2, [pc, #32]	; (80158e8 <SecureElementInit+0x358>)
 80158c8:	601a      	str	r2, [r3, #0]
  }

#if !defined( SECURE_ELEMENT_PRE_PROVISIONED )
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
 80158ca:	4808      	ldr	r0, [pc, #32]	; (80158ec <SecureElementInit+0x35c>)
 80158cc:	f7f0 fcd3 	bl	8006276 <GetUniqueId>
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 80158d0:	4b04      	ldr	r3, [pc, #16]	; (80158e4 <SecureElementInit+0x354>)
 80158d2:	681b      	ldr	r3, [r3, #0]
 80158d4:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 80158d6:	2300      	movs	r3, #0
}
 80158d8:	4618      	mov	r0, r3
 80158da:	3734      	adds	r7, #52	; 0x34
 80158dc:	46bd      	mov	sp, r7
 80158de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80158e0:	08027790 	.word	0x08027790
 80158e4:	20002e9c 	.word	0x20002e9c
 80158e8:	0801546d 	.word	0x0801546d
 80158ec:	2000009c 	.word	0x2000009c

080158f0 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 80158f0:	b580      	push	{r7, lr}
 80158f2:	b082      	sub	sp, #8
 80158f4:	af00      	add	r7, sp, #0
 80158f6:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	d006      	beq.n	801590c <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 80158fe:	22ba      	movs	r2, #186	; 0xba
 8015900:	6879      	ldr	r1, [r7, #4]
 8015902:	4805      	ldr	r0, [pc, #20]	; (8015918 <SecureElementRestoreNvmCtx+0x28>)
 8015904:	f00b ff93 	bl	802182e <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8015908:	2300      	movs	r3, #0
 801590a:	e000      	b.n	801590e <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 801590c:	2302      	movs	r3, #2
  }
}
 801590e:	4618      	mov	r0, r3
 8015910:	3708      	adds	r7, #8
 8015912:	46bd      	mov	sp, r7
 8015914:	bd80      	pop	{r7, pc}
 8015916:	bf00      	nop
 8015918:	2000009c 	.word	0x2000009c

0801591c <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 801591c:	b480      	push	{r7}
 801591e:	b083      	sub	sp, #12
 8015920:	af00      	add	r7, sp, #0
 8015922:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	22ba      	movs	r2, #186	; 0xba
 8015928:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 801592a:	4b03      	ldr	r3, [pc, #12]	; (8015938 <SecureElementGetNvmCtx+0x1c>)
}
 801592c:	4618      	mov	r0, r3
 801592e:	370c      	adds	r7, #12
 8015930:	46bd      	mov	sp, r7
 8015932:	bc80      	pop	{r7}
 8015934:	4770      	bx	lr
 8015936:	bf00      	nop
 8015938:	2000009c 	.word	0x2000009c

0801593c <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 801593c:	b580      	push	{r7, lr}
 801593e:	b088      	sub	sp, #32
 8015940:	af00      	add	r7, sp, #0
 8015942:	4603      	mov	r3, r0
 8015944:	6039      	str	r1, [r7, #0]
 8015946:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 8015948:	683b      	ldr	r3, [r7, #0]
 801594a:	2b00      	cmp	r3, #0
 801594c:	d101      	bne.n	8015952 <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 801594e:	2302      	movs	r3, #2
 8015950:	e04f      	b.n	80159f2 <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8015952:	2300      	movs	r3, #0
 8015954:	77fb      	strb	r3, [r7, #31]
 8015956:	e048      	b.n	80159ea <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 8015958:	7ffa      	ldrb	r2, [r7, #31]
 801595a:	4928      	ldr	r1, [pc, #160]	; (80159fc <SecureElementSetKey+0xc0>)
 801595c:	4613      	mov	r3, r2
 801595e:	011b      	lsls	r3, r3, #4
 8015960:	4413      	add	r3, r2
 8015962:	440b      	add	r3, r1
 8015964:	3310      	adds	r3, #16
 8015966:	781b      	ldrb	r3, [r3, #0]
 8015968:	79fa      	ldrb	r2, [r7, #7]
 801596a:	429a      	cmp	r2, r3
 801596c:	d13a      	bne.n	80159e4 <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 801596e:	79fb      	ldrb	r3, [r7, #7]
 8015970:	2b80      	cmp	r3, #128	; 0x80
 8015972:	d125      	bne.n	80159c0 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015974:	2306      	movs	r3, #6
 8015976:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 8015978:	2300      	movs	r3, #0
 801597a:	60fb      	str	r3, [r7, #12]
 801597c:	f107 0310 	add.w	r3, r7, #16
 8015980:	2200      	movs	r2, #0
 8015982:	601a      	str	r2, [r3, #0]
 8015984:	605a      	str	r2, [r3, #4]
 8015986:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 8015988:	f107 030c 	add.w	r3, r7, #12
 801598c:	227f      	movs	r2, #127	; 0x7f
 801598e:	2110      	movs	r1, #16
 8015990:	6838      	ldr	r0, [r7, #0]
 8015992:	f000 f884 	bl	8015a9e <SecureElementAesEncrypt>
 8015996:	4603      	mov	r3, r0
 8015998:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 801599a:	7ffa      	ldrb	r2, [r7, #31]
 801599c:	4613      	mov	r3, r2
 801599e:	011b      	lsls	r3, r3, #4
 80159a0:	4413      	add	r3, r2
 80159a2:	3310      	adds	r3, #16
 80159a4:	4a15      	ldr	r2, [pc, #84]	; (80159fc <SecureElementSetKey+0xc0>)
 80159a6:	4413      	add	r3, r2
 80159a8:	3301      	adds	r3, #1
 80159aa:	f107 010c 	add.w	r1, r7, #12
 80159ae:	2210      	movs	r2, #16
 80159b0:	4618      	mov	r0, r3
 80159b2:	f00b ff3c 	bl	802182e <memcpy1>
        SeNvmCtxChanged();
 80159b6:	4b12      	ldr	r3, [pc, #72]	; (8015a00 <SecureElementSetKey+0xc4>)
 80159b8:	681b      	ldr	r3, [r3, #0]
 80159ba:	4798      	blx	r3

        return retval;
 80159bc:	7fbb      	ldrb	r3, [r7, #30]
 80159be:	e018      	b.n	80159f2 <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 80159c0:	7ffa      	ldrb	r2, [r7, #31]
 80159c2:	4613      	mov	r3, r2
 80159c4:	011b      	lsls	r3, r3, #4
 80159c6:	4413      	add	r3, r2
 80159c8:	3310      	adds	r3, #16
 80159ca:	4a0c      	ldr	r2, [pc, #48]	; (80159fc <SecureElementSetKey+0xc0>)
 80159cc:	4413      	add	r3, r2
 80159ce:	3301      	adds	r3, #1
 80159d0:	2210      	movs	r2, #16
 80159d2:	6839      	ldr	r1, [r7, #0]
 80159d4:	4618      	mov	r0, r3
 80159d6:	f00b ff2a 	bl	802182e <memcpy1>
        SeNvmCtxChanged();
 80159da:	4b09      	ldr	r3, [pc, #36]	; (8015a00 <SecureElementSetKey+0xc4>)
 80159dc:	681b      	ldr	r3, [r3, #0]
 80159de:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 80159e0:	2300      	movs	r3, #0
 80159e2:	e006      	b.n	80159f2 <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 80159e4:	7ffb      	ldrb	r3, [r7, #31]
 80159e6:	3301      	adds	r3, #1
 80159e8:	77fb      	strb	r3, [r7, #31]
 80159ea:	7ffb      	ldrb	r3, [r7, #31]
 80159ec:	2b09      	cmp	r3, #9
 80159ee:	d9b3      	bls.n	8015958 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80159f0:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 80159f2:	4618      	mov	r0, r3
 80159f4:	3720      	adds	r7, #32
 80159f6:	46bd      	mov	sp, r7
 80159f8:	bd80      	pop	{r7, pc}
 80159fa:	bf00      	nop
 80159fc:	2000009c 	.word	0x2000009c
 8015a00:	20002e9c 	.word	0x20002e9c

08015a04 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 8015a04:	b580      	push	{r7, lr}
 8015a06:	b086      	sub	sp, #24
 8015a08:	af02      	add	r7, sp, #8
 8015a0a:	60f8      	str	r0, [r7, #12]
 8015a0c:	60b9      	str	r1, [r7, #8]
 8015a0e:	4611      	mov	r1, r2
 8015a10:	461a      	mov	r2, r3
 8015a12:	460b      	mov	r3, r1
 8015a14:	80fb      	strh	r3, [r7, #6]
 8015a16:	4613      	mov	r3, r2
 8015a18:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 8015a1a:	797b      	ldrb	r3, [r7, #5]
 8015a1c:	2b7e      	cmp	r3, #126	; 0x7e
 8015a1e:	d901      	bls.n	8015a24 <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8015a20:	2303      	movs	r3, #3
 8015a22:	e009      	b.n	8015a38 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 8015a24:	7979      	ldrb	r1, [r7, #5]
 8015a26:	88fa      	ldrh	r2, [r7, #6]
 8015a28:	69bb      	ldr	r3, [r7, #24]
 8015a2a:	9300      	str	r3, [sp, #0]
 8015a2c:	460b      	mov	r3, r1
 8015a2e:	68b9      	ldr	r1, [r7, #8]
 8015a30:	68f8      	ldr	r0, [r7, #12]
 8015a32:	f7ff fd21 	bl	8015478 <ComputeCmac>
 8015a36:	4603      	mov	r3, r0
}
 8015a38:	4618      	mov	r0, r3
 8015a3a:	3710      	adds	r7, #16
 8015a3c:	46bd      	mov	sp, r7
 8015a3e:	bd80      	pop	{r7, pc}

08015a40 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 8015a40:	b580      	push	{r7, lr}
 8015a42:	b088      	sub	sp, #32
 8015a44:	af02      	add	r7, sp, #8
 8015a46:	60f8      	str	r0, [r7, #12]
 8015a48:	607a      	str	r2, [r7, #4]
 8015a4a:	461a      	mov	r2, r3
 8015a4c:	460b      	mov	r3, r1
 8015a4e:	817b      	strh	r3, [r7, #10]
 8015a50:	4613      	mov	r3, r2
 8015a52:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015a54:	2306      	movs	r3, #6
 8015a56:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 8015a58:	68fb      	ldr	r3, [r7, #12]
 8015a5a:	2b00      	cmp	r3, #0
 8015a5c:	d101      	bne.n	8015a62 <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8015a5e:	2302      	movs	r3, #2
 8015a60:	e019      	b.n	8015a96 <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 8015a62:	2300      	movs	r3, #0
 8015a64:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 8015a66:	7a79      	ldrb	r1, [r7, #9]
 8015a68:	897a      	ldrh	r2, [r7, #10]
 8015a6a:	f107 0310 	add.w	r3, r7, #16
 8015a6e:	9300      	str	r3, [sp, #0]
 8015a70:	460b      	mov	r3, r1
 8015a72:	68f9      	ldr	r1, [r7, #12]
 8015a74:	2000      	movs	r0, #0
 8015a76:	f7ff fcff 	bl	8015478 <ComputeCmac>
 8015a7a:	4603      	mov	r3, r0
 8015a7c:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 8015a7e:	7dfb      	ldrb	r3, [r7, #23]
 8015a80:	2b00      	cmp	r3, #0
 8015a82:	d001      	beq.n	8015a88 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 8015a84:	7dfb      	ldrb	r3, [r7, #23]
 8015a86:	e006      	b.n	8015a96 <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 8015a88:	693b      	ldr	r3, [r7, #16]
 8015a8a:	687a      	ldr	r2, [r7, #4]
 8015a8c:	429a      	cmp	r2, r3
 8015a8e:	d001      	beq.n	8015a94 <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 8015a90:	2301      	movs	r3, #1
 8015a92:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 8015a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8015a96:	4618      	mov	r0, r3
 8015a98:	3718      	adds	r7, #24
 8015a9a:	46bd      	mov	sp, r7
 8015a9c:	bd80      	pop	{r7, pc}

08015a9e <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 8015a9e:	b580      	push	{r7, lr}
 8015aa0:	b0c2      	sub	sp, #264	; 0x108
 8015aa2:	af00      	add	r7, sp, #0
 8015aa4:	60f8      	str	r0, [r7, #12]
 8015aa6:	4608      	mov	r0, r1
 8015aa8:	4611      	mov	r1, r2
 8015aaa:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8015aae:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8015ab2:	6013      	str	r3, [r2, #0]
 8015ab4:	4603      	mov	r3, r0
 8015ab6:	817b      	strh	r3, [r7, #10]
 8015ab8:	460b      	mov	r3, r1
 8015aba:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015abc:	2306      	movs	r3, #6
 8015abe:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 8015ac2:	68fb      	ldr	r3, [r7, #12]
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	d006      	beq.n	8015ad6 <SecureElementAesEncrypt+0x38>
 8015ac8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8015acc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8015ad0:	681b      	ldr	r3, [r3, #0]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d101      	bne.n	8015ada <SecureElementAesEncrypt+0x3c>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8015ad6:	2302      	movs	r3, #2
 8015ad8:	e046      	b.n	8015b68 <SecureElementAesEncrypt+0xca>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 8015ada:	897b      	ldrh	r3, [r7, #10]
 8015adc:	f003 030f 	and.w	r3, r3, #15
 8015ae0:	b29b      	uxth	r3, r3
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	d001      	beq.n	8015aea <SecureElementAesEncrypt+0x4c>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8015ae6:	2305      	movs	r3, #5
 8015ae8:	e03e      	b.n	8015b68 <SecureElementAesEncrypt+0xca>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 8015aea:	f107 0314 	add.w	r3, r7, #20
 8015aee:	22f0      	movs	r2, #240	; 0xf0
 8015af0:	2100      	movs	r1, #0
 8015af2:	4618      	mov	r0, r3
 8015af4:	f00b fed6 	bl	80218a4 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 8015af8:	f107 0210 	add.w	r2, r7, #16
 8015afc:	7a7b      	ldrb	r3, [r7, #9]
 8015afe:	4611      	mov	r1, r2
 8015b00:	4618      	mov	r0, r3
 8015b02:	f7ff fc85 	bl	8015410 <GetKeyByID>
 8015b06:	4603      	mov	r3, r0
 8015b08:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 8015b0c:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	d127      	bne.n	8015b64 <SecureElementAesEncrypt+0xc6>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 8015b14:	693b      	ldr	r3, [r7, #16]
 8015b16:	3301      	adds	r3, #1
 8015b18:	f107 0214 	add.w	r2, r7, #20
 8015b1c:	2110      	movs	r1, #16
 8015b1e:	4618      	mov	r0, r3
 8015b20:	f7ff fb4e 	bl	80151c0 <lorawan_aes_set_key>

    uint8_t block = 0;
 8015b24:	2300      	movs	r3, #0
 8015b26:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 8015b2a:	e018      	b.n	8015b5e <SecureElementAesEncrypt+0xc0>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 8015b2c:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8015b30:	68fa      	ldr	r2, [r7, #12]
 8015b32:	18d0      	adds	r0, r2, r3
 8015b34:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8015b38:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8015b3c:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8015b40:	6812      	ldr	r2, [r2, #0]
 8015b42:	4413      	add	r3, r2
 8015b44:	f107 0214 	add.w	r2, r7, #20
 8015b48:	4619      	mov	r1, r3
 8015b4a:	f7ff fc17 	bl	801537c <lorawan_aes_encrypt>
      block = block + 16;
 8015b4e:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8015b52:	3310      	adds	r3, #16
 8015b54:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 8015b58:	897b      	ldrh	r3, [r7, #10]
 8015b5a:	3b10      	subs	r3, #16
 8015b5c:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 8015b5e:	897b      	ldrh	r3, [r7, #10]
 8015b60:	2b00      	cmp	r3, #0
 8015b62:	d1e3      	bne.n	8015b2c <SecureElementAesEncrypt+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8015b64:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 8015b68:	4618      	mov	r0, r3
 8015b6a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8015b6e:	46bd      	mov	sp, r7
 8015b70:	bd80      	pop	{r7, pc}

08015b72 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 8015b72:	b580      	push	{r7, lr}
 8015b74:	b08a      	sub	sp, #40	; 0x28
 8015b76:	af00      	add	r7, sp, #0
 8015b78:	60f8      	str	r0, [r7, #12]
 8015b7a:	60b9      	str	r1, [r7, #8]
 8015b7c:	4611      	mov	r1, r2
 8015b7e:	461a      	mov	r2, r3
 8015b80:	460b      	mov	r3, r1
 8015b82:	71fb      	strb	r3, [r7, #7]
 8015b84:	4613      	mov	r3, r2
 8015b86:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8015b88:	2306      	movs	r3, #6
 8015b8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 8015b8e:	68bb      	ldr	r3, [r7, #8]
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d101      	bne.n	8015b98 <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8015b94:	2302      	movs	r3, #2
 8015b96:	e033      	b.n	8015c00 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 8015b98:	79bb      	ldrb	r3, [r7, #6]
 8015b9a:	2b7f      	cmp	r3, #127	; 0x7f
 8015b9c:	d104      	bne.n	8015ba8 <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 8015b9e:	79fb      	ldrb	r3, [r7, #7]
 8015ba0:	2b04      	cmp	r3, #4
 8015ba2:	d001      	beq.n	8015ba8 <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8015ba4:	2303      	movs	r3, #3
 8015ba6:	e02b      	b.n	8015c00 <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 8015ba8:	2300      	movs	r3, #0
 8015baa:	617b      	str	r3, [r7, #20]
 8015bac:	f107 0318 	add.w	r3, r7, #24
 8015bb0:	2200      	movs	r2, #0
 8015bb2:	601a      	str	r2, [r3, #0]
 8015bb4:	605a      	str	r2, [r3, #4]
 8015bb6:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 8015bb8:	f107 0314 	add.w	r3, r7, #20
 8015bbc:	79fa      	ldrb	r2, [r7, #7]
 8015bbe:	2110      	movs	r1, #16
 8015bc0:	68b8      	ldr	r0, [r7, #8]
 8015bc2:	f7ff ff6c 	bl	8015a9e <SecureElementAesEncrypt>
 8015bc6:	4603      	mov	r3, r0
 8015bc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 8015bcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015bd0:	2b00      	cmp	r3, #0
 8015bd2:	d002      	beq.n	8015bda <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 8015bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015bd8:	e012      	b.n	8015c00 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 8015bda:	f107 0214 	add.w	r2, r7, #20
 8015bde:	79bb      	ldrb	r3, [r7, #6]
 8015be0:	4611      	mov	r1, r2
 8015be2:	4618      	mov	r0, r3
 8015be4:	f7ff feaa 	bl	801593c <SecureElementSetKey>
 8015be8:	4603      	mov	r3, r0
 8015bea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 8015bee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d002      	beq.n	8015bfc <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 8015bf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015bfa:	e001      	b.n	8015c00 <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 8015bfc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8015c00:	4618      	mov	r0, r3
 8015c02:	3728      	adds	r7, #40	; 0x28
 8015c04:	46bd      	mov	sp, r7
 8015c06:	bd80      	pop	{r7, pc}

08015c08 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 8015c08:	b580      	push	{r7, lr}
 8015c0a:	b086      	sub	sp, #24
 8015c0c:	af00      	add	r7, sp, #0
 8015c0e:	60b9      	str	r1, [r7, #8]
 8015c10:	607b      	str	r3, [r7, #4]
 8015c12:	4603      	mov	r3, r0
 8015c14:	73fb      	strb	r3, [r7, #15]
 8015c16:	4613      	mov	r3, r2
 8015c18:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 8015c1a:	687b      	ldr	r3, [r7, #4]
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d005      	beq.n	8015c2c <SecureElementProcessJoinAccept+0x24>
 8015c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c22:	2b00      	cmp	r3, #0
 8015c24:	d002      	beq.n	8015c2c <SecureElementProcessJoinAccept+0x24>
 8015c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c28:	2b00      	cmp	r3, #0
 8015c2a:	d101      	bne.n	8015c30 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8015c2c:	2302      	movs	r3, #2
 8015c2e:	e064      	b.n	8015cfa <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 8015c30:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015c34:	2b21      	cmp	r3, #33	; 0x21
 8015c36:	d901      	bls.n	8015c3c <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 8015c38:	2305      	movs	r3, #5
 8015c3a:	e05e      	b.n	8015cfa <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 8015c3c:	2301      	movs	r3, #1
 8015c3e:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 8015c40:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015c44:	b29b      	uxth	r3, r3
 8015c46:	461a      	mov	r2, r3
 8015c48:	6879      	ldr	r1, [r7, #4]
 8015c4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015c4c:	f00b fdef 	bl	802182e <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	1c58      	adds	r0, r3, #1
 8015c54:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015c58:	b29b      	uxth	r3, r3
 8015c5a:	3b01      	subs	r3, #1
 8015c5c:	b299      	uxth	r1, r3
 8015c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c60:	3301      	adds	r3, #1
 8015c62:	7dfa      	ldrb	r2, [r7, #23]
 8015c64:	f7ff ff1b 	bl	8015a9e <SecureElementAesEncrypt>
 8015c68:	4603      	mov	r3, r0
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d001      	beq.n	8015c72 <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 8015c6e:	2307      	movs	r3, #7
 8015c70:	e043      	b.n	8015cfa <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 8015c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c74:	330b      	adds	r3, #11
 8015c76:	781b      	ldrb	r3, [r3, #0]
 8015c78:	09db      	lsrs	r3, r3, #7
 8015c7a:	b2da      	uxtb	r2, r3
 8015c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015c7e:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 8015c80:	2300      	movs	r3, #0
 8015c82:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 8015c84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015c88:	3b04      	subs	r3, #4
 8015c8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015c8c:	4413      	add	r3, r2
 8015c8e:	781b      	ldrb	r3, [r3, #0]
 8015c90:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 8015c92:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015c96:	3b03      	subs	r3, #3
 8015c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015c9a:	4413      	add	r3, r2
 8015c9c:	781b      	ldrb	r3, [r3, #0]
 8015c9e:	021b      	lsls	r3, r3, #8
 8015ca0:	693a      	ldr	r2, [r7, #16]
 8015ca2:	4313      	orrs	r3, r2
 8015ca4:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 8015ca6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015caa:	3b02      	subs	r3, #2
 8015cac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015cae:	4413      	add	r3, r2
 8015cb0:	781b      	ldrb	r3, [r3, #0]
 8015cb2:	041b      	lsls	r3, r3, #16
 8015cb4:	693a      	ldr	r2, [r7, #16]
 8015cb6:	4313      	orrs	r3, r2
 8015cb8:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 8015cba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015cbe:	3b01      	subs	r3, #1
 8015cc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015cc2:	4413      	add	r3, r2
 8015cc4:	781b      	ldrb	r3, [r3, #0]
 8015cc6:	061b      	lsls	r3, r3, #24
 8015cc8:	693a      	ldr	r2, [r7, #16]
 8015cca:	4313      	orrs	r3, r2
 8015ccc:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 8015cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015cd0:	781b      	ldrb	r3, [r3, #0]
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d10e      	bne.n	8015cf4 <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 8015cd6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015cda:	b29b      	uxth	r3, r3
 8015cdc:	3b04      	subs	r3, #4
 8015cde:	b299      	uxth	r1, r3
 8015ce0:	2301      	movs	r3, #1
 8015ce2:	693a      	ldr	r2, [r7, #16]
 8015ce4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8015ce6:	f7ff feab 	bl	8015a40 <SecureElementVerifyAesCmac>
 8015cea:	4603      	mov	r3, r0
 8015cec:	2b00      	cmp	r3, #0
 8015cee:	d003      	beq.n	8015cf8 <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 8015cf0:	2301      	movs	r3, #1
 8015cf2:	e002      	b.n	8015cfa <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 8015cf4:	2304      	movs	r3, #4
 8015cf6:	e000      	b.n	8015cfa <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 8015cf8:	2300      	movs	r3, #0
}
 8015cfa:	4618      	mov	r0, r3
 8015cfc:	3718      	adds	r7, #24
 8015cfe:	46bd      	mov	sp, r7
 8015d00:	bd80      	pop	{r7, pc}
	...

08015d04 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 8015d04:	b580      	push	{r7, lr}
 8015d06:	b082      	sub	sp, #8
 8015d08:	af00      	add	r7, sp, #0
 8015d0a:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 8015d0c:	687b      	ldr	r3, [r7, #4]
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d101      	bne.n	8015d16 <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8015d12:	2302      	movs	r3, #2
 8015d14:	e006      	b.n	8015d24 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 8015d16:	4b05      	ldr	r3, [pc, #20]	; (8015d2c <SecureElementRandomNumber+0x28>)
 8015d18:	695b      	ldr	r3, [r3, #20]
 8015d1a:	4798      	blx	r3
 8015d1c:	4602      	mov	r2, r0
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 8015d22:	2300      	movs	r3, #0
}
 8015d24:	4618      	mov	r0, r3
 8015d26:	3708      	adds	r7, #8
 8015d28:	46bd      	mov	sp, r7
 8015d2a:	bd80      	pop	{r7, pc}
 8015d2c:	08028494 	.word	0x08028494

08015d30 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 8015d30:	b580      	push	{r7, lr}
 8015d32:	b082      	sub	sp, #8
 8015d34:	af00      	add	r7, sp, #0
 8015d36:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d101      	bne.n	8015d42 <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8015d3e:	2302      	movs	r3, #2
 8015d40:	e008      	b.n	8015d54 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 8015d42:	2208      	movs	r2, #8
 8015d44:	6879      	ldr	r1, [r7, #4]
 8015d46:	4805      	ldr	r0, [pc, #20]	; (8015d5c <SecureElementSetDevEui+0x2c>)
 8015d48:	f00b fd71 	bl	802182e <memcpy1>
  SeNvmCtxChanged();
 8015d4c:	4b04      	ldr	r3, [pc, #16]	; (8015d60 <SecureElementSetDevEui+0x30>)
 8015d4e:	681b      	ldr	r3, [r3, #0]
 8015d50:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 8015d52:	2300      	movs	r3, #0
}
 8015d54:	4618      	mov	r0, r3
 8015d56:	3708      	adds	r7, #8
 8015d58:	46bd      	mov	sp, r7
 8015d5a:	bd80      	pop	{r7, pc}
 8015d5c:	2000009c 	.word	0x2000009c
 8015d60:	20002e9c 	.word	0x20002e9c

08015d64 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 8015d64:	b480      	push	{r7}
 8015d66:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 8015d68:	4b02      	ldr	r3, [pc, #8]	; (8015d74 <SecureElementGetDevEui+0x10>)
}
 8015d6a:	4618      	mov	r0, r3
 8015d6c:	46bd      	mov	sp, r7
 8015d6e:	bc80      	pop	{r7}
 8015d70:	4770      	bx	lr
 8015d72:	bf00      	nop
 8015d74:	2000009c 	.word	0x2000009c

08015d78 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 8015d78:	b580      	push	{r7, lr}
 8015d7a:	b082      	sub	sp, #8
 8015d7c:	af00      	add	r7, sp, #0
 8015d7e:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 8015d80:	687b      	ldr	r3, [r7, #4]
 8015d82:	2b00      	cmp	r3, #0
 8015d84:	d101      	bne.n	8015d8a <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8015d86:	2302      	movs	r3, #2
 8015d88:	e008      	b.n	8015d9c <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 8015d8a:	2208      	movs	r2, #8
 8015d8c:	6879      	ldr	r1, [r7, #4]
 8015d8e:	4805      	ldr	r0, [pc, #20]	; (8015da4 <SecureElementSetJoinEui+0x2c>)
 8015d90:	f00b fd4d 	bl	802182e <memcpy1>
  SeNvmCtxChanged();
 8015d94:	4b04      	ldr	r3, [pc, #16]	; (8015da8 <SecureElementSetJoinEui+0x30>)
 8015d96:	681b      	ldr	r3, [r3, #0]
 8015d98:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 8015d9a:	2300      	movs	r3, #0
}
 8015d9c:	4618      	mov	r0, r3
 8015d9e:	3708      	adds	r7, #8
 8015da0:	46bd      	mov	sp, r7
 8015da2:	bd80      	pop	{r7, pc}
 8015da4:	200000a4 	.word	0x200000a4
 8015da8:	20002e9c 	.word	0x20002e9c

08015dac <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 8015dac:	b480      	push	{r7}
 8015dae:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 8015db0:	4b02      	ldr	r3, [pc, #8]	; (8015dbc <SecureElementGetJoinEui+0x10>)
}
 8015db2:	4618      	mov	r0, r3
 8015db4:	46bd      	mov	sp, r7
 8015db6:	bc80      	pop	{r7}
 8015db8:	4770      	bx	lr
 8015dba:	bf00      	nop
 8015dbc:	200000a4 	.word	0x200000a4

08015dc0 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 8015dc0:	b580      	push	{r7, lr}
 8015dc2:	b082      	sub	sp, #8
 8015dc4:	af00      	add	r7, sp, #0
 8015dc6:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 8015dc8:	2218      	movs	r2, #24
 8015dca:	6879      	ldr	r1, [r7, #4]
 8015dcc:	4816      	ldr	r0, [pc, #88]	; (8015e28 <LmHandlerInit+0x68>)
 8015dce:	f00e fc4d 	bl	802466c <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 8015dd2:	4b16      	ldr	r3, [pc, #88]	; (8015e2c <LmHandlerInit+0x6c>)
 8015dd4:	4a16      	ldr	r2, [pc, #88]	; (8015e30 <LmHandlerInit+0x70>)
 8015dd6:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 8015dd8:	4b14      	ldr	r3, [pc, #80]	; (8015e2c <LmHandlerInit+0x6c>)
 8015dda:	4a16      	ldr	r2, [pc, #88]	; (8015e34 <LmHandlerInit+0x74>)
 8015ddc:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 8015dde:	4b13      	ldr	r3, [pc, #76]	; (8015e2c <LmHandlerInit+0x6c>)
 8015de0:	4a15      	ldr	r2, [pc, #84]	; (8015e38 <LmHandlerInit+0x78>)
 8015de2:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 8015de4:	4b11      	ldr	r3, [pc, #68]	; (8015e2c <LmHandlerInit+0x6c>)
 8015de6:	4a15      	ldr	r2, [pc, #84]	; (8015e3c <LmHandlerInit+0x7c>)
 8015de8:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 8015dea:	4b0f      	ldr	r3, [pc, #60]	; (8015e28 <LmHandlerInit+0x68>)
 8015dec:	681b      	ldr	r3, [r3, #0]
 8015dee:	4a14      	ldr	r2, [pc, #80]	; (8015e40 <LmHandlerInit+0x80>)
 8015df0:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 8015df2:	4b0d      	ldr	r3, [pc, #52]	; (8015e28 <LmHandlerInit+0x68>)
 8015df4:	685b      	ldr	r3, [r3, #4]
 8015df6:	4a12      	ldr	r2, [pc, #72]	; (8015e40 <LmHandlerInit+0x80>)
 8015df8:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 8015dfa:	4b11      	ldr	r3, [pc, #68]	; (8015e40 <LmHandlerInit+0x80>)
 8015dfc:	4a11      	ldr	r2, [pc, #68]	; (8015e44 <LmHandlerInit+0x84>)
 8015dfe:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 8015e00:	4b09      	ldr	r3, [pc, #36]	; (8015e28 <LmHandlerInit+0x68>)
 8015e02:	689b      	ldr	r3, [r3, #8]
 8015e04:	4a0e      	ldr	r2, [pc, #56]	; (8015e40 <LmHandlerInit+0x80>)
 8015e06:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 8015e08:	490f      	ldr	r1, [pc, #60]	; (8015e48 <LmHandlerInit+0x88>)
 8015e0a:	2000      	movs	r0, #0
 8015e0c:	f000 fb22 	bl	8016454 <LmHandlerPackageRegister>
 8015e10:	4603      	mov	r3, r0
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d002      	beq.n	8015e1c <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 8015e16:	f04f 33ff 	mov.w	r3, #4294967295
 8015e1a:	e000      	b.n	8015e1e <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 8015e1c:	2300      	movs	r3, #0
}
 8015e1e:	4618      	mov	r0, r3
 8015e20:	3708      	adds	r7, #8
 8015e22:	46bd      	mov	sp, r7
 8015e24:	bd80      	pop	{r7, pc}
 8015e26:	bf00      	nop
 8015e28:	20002ebc 	.word	0x20002ebc
 8015e2c:	20002ed4 	.word	0x20002ed4
 8015e30:	08016599 	.word	0x08016599
 8015e34:	08016601 	.word	0x08016601
 8015e38:	080166c5 	.word	0x080166c5
 8015e3c:	08016765 	.word	0x08016765
 8015e40:	20002ee4 	.word	0x20002ee4
 8015e44:	080168f1 	.word	0x080168f1
 8015e48:	20000170 	.word	0x20000170

08015e4c <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 8015e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015e4e:	b099      	sub	sp, #100	; 0x64
 8015e50:	af08      	add	r7, sp, #32
 8015e52:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 8015e54:	2206      	movs	r2, #6
 8015e56:	6879      	ldr	r1, [r7, #4]
 8015e58:	486c      	ldr	r0, [pc, #432]	; (801600c <LmHandlerConfigure+0x1c0>)
 8015e5a:	f00e fc07 	bl	802466c <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 8015e5e:	f7fb f839 	bl	8010ed4 <LoraInfo_GetPtr>
 8015e62:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 8015e64:	4b69      	ldr	r3, [pc, #420]	; (801600c <LmHandlerConfigure+0x1c0>)
 8015e66:	781b      	ldrb	r3, [r3, #0]
 8015e68:	461a      	mov	r2, r3
 8015e6a:	2301      	movs	r3, #1
 8015e6c:	4093      	lsls	r3, r2
 8015e6e:	461a      	mov	r2, r3
 8015e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015e72:	685b      	ldr	r3, [r3, #4]
 8015e74:	4013      	ands	r3, r2
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	d00c      	beq.n	8015e94 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 8015e7a:	4b64      	ldr	r3, [pc, #400]	; (801600c <LmHandlerConfigure+0x1c0>)
 8015e7c:	781b      	ldrb	r3, [r3, #0]
 8015e7e:	461a      	mov	r2, r3
 8015e80:	4963      	ldr	r1, [pc, #396]	; (8016010 <LmHandlerConfigure+0x1c4>)
 8015e82:	4864      	ldr	r0, [pc, #400]	; (8016014 <LmHandlerConfigure+0x1c8>)
 8015e84:	f004 fb22 	bl	801a4cc <LoRaMacInitialization>
 8015e88:	4603      	mov	r3, r0
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	d009      	beq.n	8015ea2 <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 8015e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8015e92:	e0b7      	b.n	8016004 <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 8015e94:	4b60      	ldr	r3, [pc, #384]	; (8016018 <LmHandlerConfigure+0x1cc>)
 8015e96:	2201      	movs	r2, #1
 8015e98:	2100      	movs	r1, #0
 8015e9a:	2000      	movs	r0, #0
 8015e9c:	f00f fab4 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 8015ea0:	e7fe      	b.n	8015ea0 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 8015ea2:	f000 fd36 	bl	8016912 <NvmCtxMgmtRestore>
 8015ea6:	4603      	mov	r3, r0
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d103      	bne.n	8015eb4 <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 8015eac:	4b5b      	ldr	r3, [pc, #364]	; (801601c <LmHandlerConfigure+0x1d0>)
 8015eae:	2201      	movs	r2, #1
 8015eb0:	701a      	strb	r2, [r3, #0]
 8015eb2:	e01c      	b.n	8015eee <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 8015eb4:	4b59      	ldr	r3, [pc, #356]	; (801601c <LmHandlerConfigure+0x1d0>)
 8015eb6:	2200      	movs	r2, #0
 8015eb8:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 8015eba:	2302      	movs	r3, #2
 8015ebc:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8015ebe:	f107 0318 	add.w	r3, r7, #24
 8015ec2:	4618      	mov	r0, r3
 8015ec4:	f004 fefa 	bl	801acbc <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 8015ec8:	69fb      	ldr	r3, [r7, #28]
 8015eca:	2208      	movs	r2, #8
 8015ecc:	4619      	mov	r1, r3
 8015ece:	4854      	ldr	r0, [pc, #336]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015ed0:	f00b fcad 	bl	802182e <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 8015ed4:	2303      	movs	r3, #3
 8015ed6:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 8015ed8:	f107 0318 	add.w	r3, r7, #24
 8015edc:	4618      	mov	r0, r3
 8015ede:	f004 feed 	bl	801acbc <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 8015ee2:	69fb      	ldr	r3, [r7, #28]
 8015ee4:	2208      	movs	r2, #8
 8015ee6:	4619      	mov	r1, r3
 8015ee8:	484e      	ldr	r0, [pc, #312]	; (8016024 <LmHandlerConfigure+0x1d8>)
 8015eea:	f00b fca0 	bl	802182e <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8015eee:	4b4c      	ldr	r3, [pc, #304]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015ef0:	781b      	ldrb	r3, [r3, #0]
 8015ef2:	461a      	mov	r2, r3
 8015ef4:	4b4a      	ldr	r3, [pc, #296]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015ef6:	785b      	ldrb	r3, [r3, #1]
 8015ef8:	4619      	mov	r1, r3
 8015efa:	4b49      	ldr	r3, [pc, #292]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015efc:	789b      	ldrb	r3, [r3, #2]
 8015efe:	4618      	mov	r0, r3
 8015f00:	4b47      	ldr	r3, [pc, #284]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f02:	78db      	ldrb	r3, [r3, #3]
 8015f04:	461c      	mov	r4, r3
 8015f06:	4b46      	ldr	r3, [pc, #280]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f08:	791b      	ldrb	r3, [r3, #4]
 8015f0a:	461d      	mov	r5, r3
 8015f0c:	4b44      	ldr	r3, [pc, #272]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f0e:	795b      	ldrb	r3, [r3, #5]
 8015f10:	461e      	mov	r6, r3
 8015f12:	4b43      	ldr	r3, [pc, #268]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f14:	799b      	ldrb	r3, [r3, #6]
 8015f16:	603b      	str	r3, [r7, #0]
 8015f18:	4b41      	ldr	r3, [pc, #260]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f1a:	79db      	ldrb	r3, [r3, #7]
 8015f1c:	9307      	str	r3, [sp, #28]
 8015f1e:	683b      	ldr	r3, [r7, #0]
 8015f20:	9306      	str	r3, [sp, #24]
 8015f22:	9605      	str	r6, [sp, #20]
 8015f24:	9504      	str	r5, [sp, #16]
 8015f26:	9403      	str	r4, [sp, #12]
 8015f28:	9002      	str	r0, [sp, #8]
 8015f2a:	9101      	str	r1, [sp, #4]
 8015f2c:	9200      	str	r2, [sp, #0]
 8015f2e:	4b3e      	ldr	r3, [pc, #248]	; (8016028 <LmHandlerConfigure+0x1dc>)
 8015f30:	2200      	movs	r2, #0
 8015f32:	2100      	movs	r1, #0
 8015f34:	2002      	movs	r0, #2
 8015f36:	f00f fa67 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 8015f3a:	4b39      	ldr	r3, [pc, #228]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f3c:	7a1b      	ldrb	r3, [r3, #8]
 8015f3e:	461a      	mov	r2, r3
 8015f40:	4b37      	ldr	r3, [pc, #220]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f42:	7a5b      	ldrb	r3, [r3, #9]
 8015f44:	4619      	mov	r1, r3
 8015f46:	4b36      	ldr	r3, [pc, #216]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f48:	7a9b      	ldrb	r3, [r3, #10]
 8015f4a:	4618      	mov	r0, r3
 8015f4c:	4b34      	ldr	r3, [pc, #208]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f4e:	7adb      	ldrb	r3, [r3, #11]
 8015f50:	461c      	mov	r4, r3
 8015f52:	4b33      	ldr	r3, [pc, #204]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f54:	7b1b      	ldrb	r3, [r3, #12]
 8015f56:	461d      	mov	r5, r3
 8015f58:	4b31      	ldr	r3, [pc, #196]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f5a:	7b5b      	ldrb	r3, [r3, #13]
 8015f5c:	461e      	mov	r6, r3
 8015f5e:	4b30      	ldr	r3, [pc, #192]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f60:	7b9b      	ldrb	r3, [r3, #14]
 8015f62:	603b      	str	r3, [r7, #0]
 8015f64:	4b2e      	ldr	r3, [pc, #184]	; (8016020 <LmHandlerConfigure+0x1d4>)
 8015f66:	7bdb      	ldrb	r3, [r3, #15]
 8015f68:	9307      	str	r3, [sp, #28]
 8015f6a:	683b      	ldr	r3, [r7, #0]
 8015f6c:	9306      	str	r3, [sp, #24]
 8015f6e:	9605      	str	r6, [sp, #20]
 8015f70:	9504      	str	r5, [sp, #16]
 8015f72:	9403      	str	r4, [sp, #12]
 8015f74:	9002      	str	r0, [sp, #8]
 8015f76:	9101      	str	r1, [sp, #4]
 8015f78:	9200      	str	r2, [sp, #0]
 8015f7a:	4b2c      	ldr	r3, [pc, #176]	; (801602c <LmHandlerConfigure+0x1e0>)
 8015f7c:	2200      	movs	r2, #0
 8015f7e:	2100      	movs	r1, #0
 8015f80:	2002      	movs	r0, #2
 8015f82:	f00f fa41 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 8015f86:	230f      	movs	r3, #15
 8015f88:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 8015f8a:	2301      	movs	r3, #1
 8015f8c:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8015f8e:	f107 0318 	add.w	r3, r7, #24
 8015f92:	4618      	mov	r0, r3
 8015f94:	f005 f82a 	bl	801afec <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 8015f98:	2310      	movs	r3, #16
 8015f9a:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 8015f9c:	2300      	movs	r3, #0
 8015f9e:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8015fa0:	f107 0318 	add.w	r3, r7, #24
 8015fa4:	4618      	mov	r0, r3
 8015fa6:	f005 f821 	bl	801afec <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 8015faa:	2304      	movs	r3, #4
 8015fac:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 8015fae:	4b17      	ldr	r3, [pc, #92]	; (801600c <LmHandlerConfigure+0x1c0>)
 8015fb0:	789b      	ldrb	r3, [r3, #2]
 8015fb2:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8015fb4:	f107 0318 	add.w	r3, r7, #24
 8015fb8:	4618      	mov	r0, r3
 8015fba:	f005 f817 	bl	801afec <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 8015fbe:	2322      	movs	r3, #34	; 0x22
 8015fc0:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 8015fc2:	2314      	movs	r3, #20
 8015fc4:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 8015fc6:	f107 0318 	add.w	r3, r7, #24
 8015fca:	4618      	mov	r0, r3
 8015fcc:	f005 f80e 	bl	801afec <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 8015fd0:	230f      	movs	r3, #15
 8015fd2:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 8015fd4:	4b0d      	ldr	r3, [pc, #52]	; (801600c <LmHandlerConfigure+0x1c0>)
 8015fd6:	781b      	ldrb	r3, [r3, #0]
 8015fd8:	f107 0210 	add.w	r2, r7, #16
 8015fdc:	4611      	mov	r1, r2
 8015fde:	4618      	mov	r0, r3
 8015fe0:	f007 feff 	bl	801dde2 <RegionGetPhyParam>
 8015fe4:	4603      	mov	r3, r0
 8015fe6:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 8015fe8:	68fb      	ldr	r3, [r7, #12]
 8015fea:	2b00      	cmp	r3, #0
 8015fec:	bf14      	ite	ne
 8015fee:	2301      	movne	r3, #1
 8015ff0:	2300      	moveq	r3, #0
 8015ff2:	b2da      	uxtb	r2, r3
 8015ff4:	4b05      	ldr	r3, [pc, #20]	; (801600c <LmHandlerConfigure+0x1c0>)
 8015ff6:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 8015ff8:	4b04      	ldr	r3, [pc, #16]	; (801600c <LmHandlerConfigure+0x1c0>)
 8015ffa:	791b      	ldrb	r3, [r3, #4]
 8015ffc:	4618      	mov	r0, r3
 8015ffe:	f005 fdc3 	bl	801bb88 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 8016002:	2300      	movs	r3, #0
}
 8016004:	4618      	mov	r0, r3
 8016006:	3744      	adds	r7, #68	; 0x44
 8016008:	46bd      	mov	sp, r7
 801600a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801600c:	20002eb4 	.word	0x20002eb4
 8016010:	20002ee4 	.word	0x20002ee4
 8016014:	20002ed4 	.word	0x20002ed4
 8016018:	080277f4 	.word	0x080277f4
 801601c:	20002ffe 	.word	0x20002ffe
 8016020:	20000158 	.word	0x20000158
 8016024:	20000160 	.word	0x20000160
 8016028:	08027840 	.word	0x08027840
 801602c:	0802787c 	.word	0x0802787c

08016030 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 8016030:	b580      	push	{r7, lr}
 8016032:	b082      	sub	sp, #8
 8016034:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 8016036:	f004 fa09 	bl	801a44c <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 801603a:	2300      	movs	r3, #0
 801603c:	71fb      	strb	r3, [r7, #7]
 801603e:	e022      	b.n	8016086 <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 8016040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016044:	4a15      	ldr	r2, [pc, #84]	; (801609c <LmHandlerProcess+0x6c>)
 8016046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801604a:	2b00      	cmp	r3, #0
 801604c:	d015      	beq.n	801607a <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 801604e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016052:	4a12      	ldr	r2, [pc, #72]	; (801609c <LmHandlerProcess+0x6c>)
 8016054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016058:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 801605a:	2b00      	cmp	r3, #0
 801605c:	d00d      	beq.n	801607a <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 801605e:	79fb      	ldrb	r3, [r7, #7]
 8016060:	4618      	mov	r0, r3
 8016062:	f000 fb93 	bl	801678c <LmHandlerPackageIsInitialized>
 8016066:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 8016068:	2b00      	cmp	r3, #0
 801606a:	d006      	beq.n	801607a <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 801606c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016070:	4a0a      	ldr	r2, [pc, #40]	; (801609c <LmHandlerProcess+0x6c>)
 8016072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016076:	691b      	ldr	r3, [r3, #16]
 8016078:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 801607a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801607e:	b2db      	uxtb	r3, r3
 8016080:	3301      	adds	r3, #1
 8016082:	b2db      	uxtb	r3, r3
 8016084:	71fb      	strb	r3, [r7, #7]
 8016086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801608a:	2b04      	cmp	r3, #4
 801608c:	ddd8      	ble.n	8016040 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 801608e:	f000 fc39 	bl	8016904 <NvmCtxMgmtStore>
}
 8016092:	bf00      	nop
 8016094:	3708      	adds	r7, #8
 8016096:	46bd      	mov	sp, r7
 8016098:	bd80      	pop	{r7, pc}
 801609a:	bf00      	nop
 801609c:	20002ea0 	.word	0x20002ea0

080160a0 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 80160a0:	b580      	push	{r7, lr}
 80160a2:	b08a      	sub	sp, #40	; 0x28
 80160a4:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 80160a6:	2301      	movs	r3, #1
 80160a8:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 80160aa:	463b      	mov	r3, r7
 80160ac:	4618      	mov	r0, r3
 80160ae:	f004 fe05 	bl	801acbc <LoRaMacMibGetRequestConfirm>
 80160b2:	4603      	mov	r3, r0
 80160b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 80160b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d106      	bne.n	80160ce <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 80160c0:	793b      	ldrb	r3, [r7, #4]
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	d101      	bne.n	80160ca <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 80160c6:	2300      	movs	r3, #0
 80160c8:	e002      	b.n	80160d0 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 80160ca:	2301      	movs	r3, #1
 80160cc:	e000      	b.n	80160d0 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 80160ce:	2300      	movs	r3, #0
  }
}
 80160d0:	4618      	mov	r0, r3
 80160d2:	3728      	adds	r7, #40	; 0x28
 80160d4:	46bd      	mov	sp, r7
 80160d6:	bd80      	pop	{r7, pc}

080160d8 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 80160d8:	b580      	push	{r7, lr}
 80160da:	b092      	sub	sp, #72	; 0x48
 80160dc:	af02      	add	r7, sp, #8
 80160de:	4603      	mov	r3, r0
 80160e0:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 80160e2:	79fb      	ldrb	r3, [r7, #7]
 80160e4:	2b02      	cmp	r3, #2
 80160e6:	d111      	bne.n	801610c <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 80160e8:	4b31      	ldr	r3, [pc, #196]	; (80161b0 <LmHandlerJoin+0xd8>)
 80160ea:	2202      	movs	r2, #2
 80160ec:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 80160ee:	f004 fd3d 	bl	801ab6c <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 80160f2:	2301      	movs	r3, #1
 80160f4:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 80160f6:	4b2f      	ldr	r3, [pc, #188]	; (80161b4 <LmHandlerJoin+0xdc>)
 80160f8:	f993 3003 	ldrsb.w	r3, [r3, #3]
 80160fc:	b2db      	uxtb	r3, r3
 80160fe:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 8016100:	f107 0308 	add.w	r3, r7, #8
 8016104:	4618      	mov	r0, r3
 8016106:	f005 fafd 	bl	801b704 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 801610a:	e04c      	b.n	80161a6 <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 801610c:	4b28      	ldr	r3, [pc, #160]	; (80161b0 <LmHandlerJoin+0xd8>)
 801610e:	2201      	movs	r2, #1
 8016110:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 8016112:	4b27      	ldr	r3, [pc, #156]	; (80161b0 <LmHandlerJoin+0xd8>)
 8016114:	2200      	movs	r2, #0
 8016116:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 8016118:	4b27      	ldr	r3, [pc, #156]	; (80161b8 <LmHandlerJoin+0xe0>)
 801611a:	781b      	ldrb	r3, [r3, #0]
 801611c:	f083 0301 	eor.w	r3, r3, #1
 8016120:	b2db      	uxtb	r3, r3
 8016122:	2b00      	cmp	r3, #0
 8016124:	d02a      	beq.n	801617c <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 8016126:	2327      	movs	r3, #39	; 0x27
 8016128:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 801612a:	4b24      	ldr	r3, [pc, #144]	; (80161bc <LmHandlerJoin+0xe4>)
 801612c:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 801612e:	f107 031c 	add.w	r3, r7, #28
 8016132:	4618      	mov	r0, r3
 8016134:	f004 ff5a 	bl	801afec <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 8016138:	2305      	movs	r3, #5
 801613a:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 801613c:	4b20      	ldr	r3, [pc, #128]	; (80161c0 <LmHandlerJoin+0xe8>)
 801613e:	691b      	ldr	r3, [r3, #16]
 8016140:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8016142:	f107 031c 	add.w	r3, r7, #28
 8016146:	4618      	mov	r0, r3
 8016148:	f004 ff50 	bl	801afec <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 801614c:	f7f0 f90f 	bl	800636e <GetDevAddr>
 8016150:	4603      	mov	r3, r0
 8016152:	4a1b      	ldr	r2, [pc, #108]	; (80161c0 <LmHandlerJoin+0xe8>)
 8016154:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 8016156:	2306      	movs	r3, #6
 8016158:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 801615a:	4b19      	ldr	r3, [pc, #100]	; (80161c0 <LmHandlerJoin+0xe8>)
 801615c:	695b      	ldr	r3, [r3, #20]
 801615e:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8016160:	f107 031c 	add.w	r3, r7, #28
 8016164:	4618      	mov	r0, r3
 8016166:	f004 ff41 	bl	801afec <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 801616a:	4b15      	ldr	r3, [pc, #84]	; (80161c0 <LmHandlerJoin+0xe8>)
 801616c:	695b      	ldr	r3, [r3, #20]
 801616e:	9300      	str	r3, [sp, #0]
 8016170:	4b14      	ldr	r3, [pc, #80]	; (80161c4 <LmHandlerJoin+0xec>)
 8016172:	2200      	movs	r2, #0
 8016174:	2100      	movs	r1, #0
 8016176:	2002      	movs	r0, #2
 8016178:	f00f f946 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 801617c:	f004 fcf6 	bl	801ab6c <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 8016180:	2301      	movs	r3, #1
 8016182:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 8016184:	2301      	movs	r3, #1
 8016186:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 801618a:	f107 031c 	add.w	r3, r7, #28
 801618e:	4618      	mov	r0, r3
 8016190:	f004 ff2c 	bl	801afec <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 8016194:	4b0c      	ldr	r3, [pc, #48]	; (80161c8 <LmHandlerJoin+0xf0>)
 8016196:	68db      	ldr	r3, [r3, #12]
 8016198:	4805      	ldr	r0, [pc, #20]	; (80161b0 <LmHandlerJoin+0xd8>)
 801619a:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 801619c:	4b05      	ldr	r3, [pc, #20]	; (80161b4 <LmHandlerJoin+0xdc>)
 801619e:	785b      	ldrb	r3, [r3, #1]
 80161a0:	4618      	mov	r0, r3
 80161a2:	f000 f8e9 	bl	8016378 <LmHandlerRequestClass>
}
 80161a6:	bf00      	nop
 80161a8:	3740      	adds	r7, #64	; 0x40
 80161aa:	46bd      	mov	sp, r7
 80161ac:	bd80      	pop	{r7, pc}
 80161ae:	bf00      	nop
 80161b0:	2000017c 	.word	0x2000017c
 80161b4:	20002eb4 	.word	0x20002eb4
 80161b8:	20002ffe 	.word	0x20002ffe
 80161bc:	01000300 	.word	0x01000300
 80161c0:	20000158 	.word	0x20000158
 80161c4:	080278b8 	.word	0x080278b8
 80161c8:	20002ebc 	.word	0x20002ebc

080161cc <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 80161cc:	b580      	push	{r7, lr}
 80161ce:	b08c      	sub	sp, #48	; 0x30
 80161d0:	af00      	add	r7, sp, #0
 80161d2:	60f8      	str	r0, [r7, #12]
 80161d4:	607a      	str	r2, [r7, #4]
 80161d6:	461a      	mov	r2, r3
 80161d8:	460b      	mov	r3, r1
 80161da:	72fb      	strb	r3, [r7, #11]
 80161dc:	4613      	mov	r3, r2
 80161de:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 80161e0:	23ff      	movs	r3, #255	; 0xff
 80161e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 80161e6:	f004 f91b 	bl	801a420 <LoRaMacIsBusy>
 80161ea:	4603      	mov	r3, r0
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	d002      	beq.n	80161f6 <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 80161f0:	f06f 0301 	mvn.w	r3, #1
 80161f4:	e0b4      	b.n	8016360 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 80161f6:	f7ff ff53 	bl	80160a0 <LmHandlerJoinStatus>
 80161fa:	4603      	mov	r3, r0
 80161fc:	2b01      	cmp	r3, #1
 80161fe:	d007      	beq.n	8016210 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 8016200:	4b59      	ldr	r3, [pc, #356]	; (8016368 <LmHandlerSend+0x19c>)
 8016202:	789b      	ldrb	r3, [r3, #2]
 8016204:	4618      	mov	r0, r3
 8016206:	f7ff ff67 	bl	80160d8 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 801620a:	f06f 0302 	mvn.w	r3, #2
 801620e:	e0a7      	b.n	8016360 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 8016210:	4b56      	ldr	r3, [pc, #344]	; (801636c <LmHandlerSend+0x1a0>)
 8016212:	681b      	ldr	r3, [r3, #0]
 8016214:	68db      	ldr	r3, [r3, #12]
 8016216:	4798      	blx	r3
 8016218:	4603      	mov	r3, r0
 801621a:	2b00      	cmp	r3, #0
 801621c:	d00d      	beq.n	801623a <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 801621e:	68fb      	ldr	r3, [r7, #12]
 8016220:	781a      	ldrb	r2, [r3, #0]
 8016222:	4b52      	ldr	r3, [pc, #328]	; (801636c <LmHandlerSend+0x1a0>)
 8016224:	681b      	ldr	r3, [r3, #0]
 8016226:	781b      	ldrb	r3, [r3, #0]
 8016228:	429a      	cmp	r2, r3
 801622a:	d006      	beq.n	801623a <LmHandlerSend+0x6e>
 801622c:	68fb      	ldr	r3, [r7, #12]
 801622e:	781b      	ldrb	r3, [r3, #0]
 8016230:	2b00      	cmp	r3, #0
 8016232:	d002      	beq.n	801623a <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 8016234:	f06f 0303 	mvn.w	r3, #3
 8016238:	e092      	b.n	8016360 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 801623a:	4b4d      	ldr	r3, [pc, #308]	; (8016370 <LmHandlerSend+0x1a4>)
 801623c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8016240:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 8016244:	68fb      	ldr	r3, [r7, #12]
 8016246:	785b      	ldrb	r3, [r3, #1]
 8016248:	f107 0214 	add.w	r2, r7, #20
 801624c:	4611      	mov	r1, r2
 801624e:	4618      	mov	r0, r3
 8016250:	f004 fc9a 	bl	801ab88 <LoRaMacQueryTxPossible>
 8016254:	4603      	mov	r3, r0
 8016256:	2b00      	cmp	r3, #0
 8016258:	d009      	beq.n	801626e <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 801625a:	4b46      	ldr	r3, [pc, #280]	; (8016374 <LmHandlerSend+0x1a8>)
 801625c:	2200      	movs	r2, #0
 801625e:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 8016260:	2300      	movs	r3, #0
 8016262:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 8016264:	2300      	movs	r3, #0
 8016266:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 8016268:	2300      	movs	r3, #0
 801626a:	84bb      	strh	r3, [r7, #36]	; 0x24
 801626c:	e017      	b.n	801629e <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 801626e:	4a41      	ldr	r2, [pc, #260]	; (8016374 <LmHandlerSend+0x1a8>)
 8016270:	7afb      	ldrb	r3, [r7, #11]
 8016272:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 8016274:	68fb      	ldr	r3, [r7, #12]
 8016276:	781b      	ldrb	r3, [r3, #0]
 8016278:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 801627a:	68fb      	ldr	r3, [r7, #12]
 801627c:	785b      	ldrb	r3, [r3, #1]
 801627e:	b29b      	uxth	r3, r3
 8016280:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 8016282:	68fb      	ldr	r3, [r7, #12]
 8016284:	685b      	ldr	r3, [r3, #4]
 8016286:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 8016288:	7afb      	ldrb	r3, [r7, #11]
 801628a:	2b00      	cmp	r3, #0
 801628c:	d102      	bne.n	8016294 <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 801628e:	2300      	movs	r3, #0
 8016290:	763b      	strb	r3, [r7, #24]
 8016292:	e004      	b.n	801629e <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 8016294:	2301      	movs	r3, #1
 8016296:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 8016298:	2308      	movs	r3, #8
 801629a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 801629e:	4b35      	ldr	r3, [pc, #212]	; (8016374 <LmHandlerSend+0x1a8>)
 80162a0:	68fa      	ldr	r2, [r7, #12]
 80162a2:	330c      	adds	r3, #12
 80162a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80162a8:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 80162ac:	4b30      	ldr	r3, [pc, #192]	; (8016370 <LmHandlerSend+0x1a4>)
 80162ae:	f993 2003 	ldrsb.w	r2, [r3, #3]
 80162b2:	4b30      	ldr	r3, [pc, #192]	; (8016374 <LmHandlerSend+0x1a8>)
 80162b4:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 80162b6:	7aba      	ldrb	r2, [r7, #10]
 80162b8:	f107 0318 	add.w	r3, r7, #24
 80162bc:	4611      	mov	r1, r2
 80162be:	4618      	mov	r0, r3
 80162c0:	f005 fb64 	bl	801b98c <LoRaMacMcpsRequest>
 80162c4:	4603      	mov	r3, r0
 80162c6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	2b00      	cmp	r3, #0
 80162ce:	d002      	beq.n	80162d6 <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 80162d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 80162d6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80162da:	2b11      	cmp	r3, #17
 80162dc:	d83a      	bhi.n	8016354 <LmHandlerSend+0x188>
 80162de:	a201      	add	r2, pc, #4	; (adr r2, 80162e4 <LmHandlerSend+0x118>)
 80162e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80162e4:	0801632d 	.word	0x0801632d
 80162e8:	08016335 	.word	0x08016335
 80162ec:	08016355 	.word	0x08016355
 80162f0:	08016355 	.word	0x08016355
 80162f4:	08016355 	.word	0x08016355
 80162f8:	08016355 	.word	0x08016355
 80162fc:	08016355 	.word	0x08016355
 8016300:	0801633d 	.word	0x0801633d
 8016304:	08016355 	.word	0x08016355
 8016308:	08016355 	.word	0x08016355
 801630c:	08016355 	.word	0x08016355
 8016310:	0801634d 	.word	0x0801634d
 8016314:	08016355 	.word	0x08016355
 8016318:	08016355 	.word	0x08016355
 801631c:	08016335 	.word	0x08016335
 8016320:	08016335 	.word	0x08016335
 8016324:	08016335 	.word	0x08016335
 8016328:	08016345 	.word	0x08016345
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 801632c:	2300      	movs	r3, #0
 801632e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8016332:	e013      	b.n	801635c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 8016334:	23fe      	movs	r3, #254	; 0xfe
 8016336:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801633a:	e00f      	b.n	801635c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 801633c:	23fd      	movs	r3, #253	; 0xfd
 801633e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8016342:	e00b      	b.n	801635c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 8016344:	23fb      	movs	r3, #251	; 0xfb
 8016346:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801634a:	e007      	b.n	801635c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 801634c:	23fa      	movs	r3, #250	; 0xfa
 801634e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8016352:	e003      	b.n	801635c <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 8016354:	23ff      	movs	r3, #255	; 0xff
 8016356:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801635a:	bf00      	nop
  }
      
  return lmhStatus;
 801635c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8016360:	4618      	mov	r0, r3
 8016362:	3730      	adds	r7, #48	; 0x30
 8016364:	46bd      	mov	sp, r7
 8016366:	bd80      	pop	{r7, pc}
 8016368:	2000017c 	.word	0x2000017c
 801636c:	20002ea0 	.word	0x20002ea0
 8016370:	20002eb4 	.word	0x20002eb4
 8016374:	20002ef4 	.word	0x20002ef4

08016378 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 8016378:	b580      	push	{r7, lr}
 801637a:	b08c      	sub	sp, #48	; 0x30
 801637c:	af00      	add	r7, sp, #0
 801637e:	4603      	mov	r3, r0
 8016380:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 8016382:	2300      	movs	r3, #0
 8016384:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 8016388:	f7ff fe8a 	bl	80160a0 <LmHandlerJoinStatus>
 801638c:	4603      	mov	r3, r0
 801638e:	2b01      	cmp	r3, #1
 8016390:	d002      	beq.n	8016398 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8016392:	f06f 0302 	mvn.w	r3, #2
 8016396:	e059      	b.n	801644c <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 8016398:	2300      	movs	r3, #0
 801639a:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 801639c:	f107 0308 	add.w	r3, r7, #8
 80163a0:	4618      	mov	r0, r3
 80163a2:	f004 fc8b 	bl	801acbc <LoRaMacMibGetRequestConfirm>
 80163a6:	4603      	mov	r3, r0
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d002      	beq.n	80163b2 <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 80163ac:	f04f 33ff 	mov.w	r3, #4294967295
 80163b0:	e04c      	b.n	801644c <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 80163b2:	7b3b      	ldrb	r3, [r7, #12]
 80163b4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 80163b8:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80163bc:	79fb      	ldrb	r3, [r7, #7]
 80163be:	429a      	cmp	r2, r3
 80163c0:	d03d      	beq.n	801643e <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 80163c2:	79fb      	ldrb	r3, [r7, #7]
 80163c4:	2b02      	cmp	r3, #2
 80163c6:	d020      	beq.n	801640a <LmHandlerRequestClass+0x92>
 80163c8:	2b02      	cmp	r3, #2
 80163ca:	dc3a      	bgt.n	8016442 <LmHandlerRequestClass+0xca>
 80163cc:	2b00      	cmp	r3, #0
 80163ce:	d002      	beq.n	80163d6 <LmHandlerRequestClass+0x5e>
 80163d0:	2b01      	cmp	r3, #1
 80163d2:	d016      	beq.n	8016402 <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 80163d4:	e035      	b.n	8016442 <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 80163d6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d033      	beq.n	8016446 <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 80163de:	2300      	movs	r3, #0
 80163e0:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 80163e2:	f107 0308 	add.w	r3, r7, #8
 80163e6:	4618      	mov	r0, r3
 80163e8:	f004 fe00 	bl	801afec <LoRaMacMibSetRequestConfirm>
 80163ec:	4603      	mov	r3, r0
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	d103      	bne.n	80163fa <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 80163f2:	2000      	movs	r0, #0
 80163f4:	f000 fa64 	bl	80168c0 <DisplayClassUpdate>
      break;
 80163f8:	e025      	b.n	8016446 <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 80163fa:	23ff      	movs	r3, #255	; 0xff
 80163fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8016400:	e021      	b.n	8016446 <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 8016402:	23ff      	movs	r3, #255	; 0xff
 8016404:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8016408:	e01e      	b.n	8016448 <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 801640a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801640e:	2b00      	cmp	r3, #0
 8016410:	d003      	beq.n	801641a <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 8016412:	23ff      	movs	r3, #255	; 0xff
 8016414:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 8016418:	e016      	b.n	8016448 <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 801641a:	2302      	movs	r3, #2
 801641c:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 801641e:	f107 0308 	add.w	r3, r7, #8
 8016422:	4618      	mov	r0, r3
 8016424:	f004 fde2 	bl	801afec <LoRaMacMibSetRequestConfirm>
 8016428:	4603      	mov	r3, r0
 801642a:	2b00      	cmp	r3, #0
 801642c:	d103      	bne.n	8016436 <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 801642e:	2002      	movs	r0, #2
 8016430:	f000 fa46 	bl	80168c0 <DisplayClassUpdate>
      break;
 8016434:	e008      	b.n	8016448 <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 8016436:	23ff      	movs	r3, #255	; 0xff
 8016438:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 801643c:	e004      	b.n	8016448 <LmHandlerRequestClass+0xd0>
    }
  }
 801643e:	bf00      	nop
 8016440:	e002      	b.n	8016448 <LmHandlerRequestClass+0xd0>
        break;
 8016442:	bf00      	nop
 8016444:	e000      	b.n	8016448 <LmHandlerRequestClass+0xd0>
      break;
 8016446:	bf00      	nop
  return errorStatus;
 8016448:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 801644c:	4618      	mov	r0, r3
 801644e:	3730      	adds	r7, #48	; 0x30
 8016450:	46bd      	mov	sp, r7
 8016452:	bd80      	pop	{r7, pc}

08016454 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 8016454:	b580      	push	{r7, lr}
 8016456:	b084      	sub	sp, #16
 8016458:	af00      	add	r7, sp, #0
 801645a:	4603      	mov	r3, r0
 801645c:	6039      	str	r1, [r7, #0]
 801645e:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 8016460:	2300      	movs	r3, #0
 8016462:	60fb      	str	r3, [r7, #12]
  switch (id)
 8016464:	79fb      	ldrb	r3, [r7, #7]
 8016466:	2b00      	cmp	r3, #0
 8016468:	d103      	bne.n	8016472 <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 801646a:	f000 fa59 	bl	8016920 <LmphCompliancePackageFactory>
 801646e:	60f8      	str	r0, [r7, #12]
      break;
 8016470:	e000      	b.n	8016474 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 8016472:	bf00      	nop
  }

  if (package != NULL)
 8016474:	68fb      	ldr	r3, [r7, #12]
 8016476:	2b00      	cmp	r3, #0
 8016478:	d022      	beq.n	80164c0 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 801647a:	79fb      	ldrb	r3, [r7, #7]
 801647c:	4913      	ldr	r1, [pc, #76]	; (80164cc <LmHandlerPackageRegister+0x78>)
 801647e:	68fa      	ldr	r2, [r7, #12]
 8016480:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 8016484:	79fb      	ldrb	r3, [r7, #7]
 8016486:	4a11      	ldr	r2, [pc, #68]	; (80164cc <LmHandlerPackageRegister+0x78>)
 8016488:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801648c:	4a10      	ldr	r2, [pc, #64]	; (80164d0 <LmHandlerPackageRegister+0x7c>)
 801648e:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 8016490:	79fb      	ldrb	r3, [r7, #7]
 8016492:	4a0e      	ldr	r2, [pc, #56]	; (80164cc <LmHandlerPackageRegister+0x78>)
 8016494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016498:	4a0e      	ldr	r2, [pc, #56]	; (80164d4 <LmHandlerPackageRegister+0x80>)
 801649a:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 801649c:	79fb      	ldrb	r3, [r7, #7]
 801649e:	4a0b      	ldr	r2, [pc, #44]	; (80164cc <LmHandlerPackageRegister+0x78>)
 80164a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80164a4:	4a0c      	ldr	r2, [pc, #48]	; (80164d8 <LmHandlerPackageRegister+0x84>)
 80164a6:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 80164a8:	79fb      	ldrb	r3, [r7, #7]
 80164aa:	4a08      	ldr	r2, [pc, #32]	; (80164cc <LmHandlerPackageRegister+0x78>)
 80164ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80164b0:	685b      	ldr	r3, [r3, #4]
 80164b2:	4a0a      	ldr	r2, [pc, #40]	; (80164dc <LmHandlerPackageRegister+0x88>)
 80164b4:	6851      	ldr	r1, [r2, #4]
 80164b6:	22f2      	movs	r2, #242	; 0xf2
 80164b8:	6838      	ldr	r0, [r7, #0]
 80164ba:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 80164bc:	2300      	movs	r3, #0
 80164be:	e001      	b.n	80164c4 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 80164c0:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 80164c4:	4618      	mov	r0, r3
 80164c6:	3710      	adds	r7, #16
 80164c8:	46bd      	mov	sp, r7
 80164ca:	bd80      	pop	{r7, pc}
 80164cc:	20002ea0 	.word	0x20002ea0
 80164d0:	080160d9 	.word	0x080160d9
 80164d4:	080161cd 	.word	0x080161cd
 80164d8:	0801656d 	.word	0x0801656d
 80164dc:	20000190 	.word	0x20000190

080164e0 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 80164e0:	b580      	push	{r7, lr}
 80164e2:	b08c      	sub	sp, #48	; 0x30
 80164e4:	af00      	add	r7, sp, #0
 80164e6:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d102      	bne.n	80164f4 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 80164ee:	f04f 33ff 	mov.w	r3, #4294967295
 80164f2:	e010      	b.n	8016516 <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 80164f4:	2300      	movs	r3, #0
 80164f6:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 80164f8:	f107 030c 	add.w	r3, r7, #12
 80164fc:	4618      	mov	r0, r3
 80164fe:	f004 fbdd 	bl	801acbc <LoRaMacMibGetRequestConfirm>
 8016502:	4603      	mov	r3, r0
 8016504:	2b00      	cmp	r3, #0
 8016506:	d002      	beq.n	801650e <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 8016508:	f04f 33ff 	mov.w	r3, #4294967295
 801650c:	e003      	b.n	8016516 <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 801650e:	7c3a      	ldrb	r2, [r7, #16]
 8016510:	687b      	ldr	r3, [r7, #4]
 8016512:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 8016514:	2300      	movs	r3, #0
}
 8016516:	4618      	mov	r0, r3
 8016518:	3730      	adds	r7, #48	; 0x30
 801651a:	46bd      	mov	sp, r7
 801651c:	bd80      	pop	{r7, pc}
	...

08016520 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 8016520:	b580      	push	{r7, lr}
 8016522:	b08c      	sub	sp, #48	; 0x30
 8016524:	af00      	add	r7, sp, #0
 8016526:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 8016528:	687b      	ldr	r3, [r7, #4]
 801652a:	2b00      	cmp	r3, #0
 801652c:	d102      	bne.n	8016534 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 801652e:	f04f 33ff 	mov.w	r3, #4294967295
 8016532:	e015      	b.n	8016560 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 8016534:	231f      	movs	r3, #31
 8016536:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 8016538:	f107 030c 	add.w	r3, r7, #12
 801653c:	4618      	mov	r0, r3
 801653e:	f004 fbbd 	bl	801acbc <LoRaMacMibGetRequestConfirm>
 8016542:	4603      	mov	r3, r0
 8016544:	2b00      	cmp	r3, #0
 8016546:	d002      	beq.n	801654e <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 8016548:	f04f 33ff 	mov.w	r3, #4294967295
 801654c:	e008      	b.n	8016560 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 801654e:	f997 2010 	ldrsb.w	r2, [r7, #16]
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 8016556:	f997 2010 	ldrsb.w	r2, [r7, #16]
 801655a:	4b03      	ldr	r3, [pc, #12]	; (8016568 <LmHandlerGetTxDatarate+0x48>)
 801655c:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 801655e:	2300      	movs	r3, #0
}
 8016560:	4618      	mov	r0, r3
 8016562:	3730      	adds	r7, #48	; 0x30
 8016564:	46bd      	mov	sp, r7
 8016566:	bd80      	pop	{r7, pc}
 8016568:	20002eb4 	.word	0x20002eb4

0801656c <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 801656c:	b580      	push	{r7, lr}
 801656e:	b086      	sub	sp, #24
 8016570:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 8016572:	230a      	movs	r3, #10
 8016574:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 8016576:	463b      	mov	r3, r7
 8016578:	4618      	mov	r0, r3
 801657a:	f005 f8c3 	bl	801b704 <LoRaMacMlmeRequest>
 801657e:	4603      	mov	r3, r0
 8016580:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 8016582:	7dfb      	ldrb	r3, [r7, #23]
 8016584:	2b00      	cmp	r3, #0
 8016586:	d101      	bne.n	801658c <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 8016588:	2300      	movs	r3, #0
 801658a:	e001      	b.n	8016590 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 801658c:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8016590:	4618      	mov	r0, r3
 8016592:	3718      	adds	r7, #24
 8016594:	46bd      	mov	sp, r7
 8016596:	bd80      	pop	{r7, pc}

08016598 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 8016598:	b580      	push	{r7, lr}
 801659a:	b082      	sub	sp, #8
 801659c:	af00      	add	r7, sp, #0
 801659e:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 80165a0:	4b15      	ldr	r3, [pc, #84]	; (80165f8 <McpsConfirm+0x60>)
 80165a2:	2201      	movs	r2, #1
 80165a4:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	785a      	ldrb	r2, [r3, #1]
 80165aa:	4b13      	ldr	r3, [pc, #76]	; (80165f8 <McpsConfirm+0x60>)
 80165ac:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	789b      	ldrb	r3, [r3, #2]
 80165b2:	b25a      	sxtb	r2, r3
 80165b4:	4b10      	ldr	r3, [pc, #64]	; (80165f8 <McpsConfirm+0x60>)
 80165b6:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	68db      	ldr	r3, [r3, #12]
 80165bc:	4a0e      	ldr	r2, [pc, #56]	; (80165f8 <McpsConfirm+0x60>)
 80165be:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	f993 2003 	ldrsb.w	r2, [r3, #3]
 80165c6:	4b0c      	ldr	r3, [pc, #48]	; (80165f8 <McpsConfirm+0x60>)
 80165c8:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	691b      	ldr	r3, [r3, #16]
 80165ce:	b2da      	uxtb	r2, r3
 80165d0:	4b09      	ldr	r3, [pc, #36]	; (80165f8 <McpsConfirm+0x60>)
 80165d2:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	791b      	ldrb	r3, [r3, #4]
 80165d8:	461a      	mov	r2, r3
 80165da:	4b07      	ldr	r3, [pc, #28]	; (80165f8 <McpsConfirm+0x60>)
 80165dc:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 80165de:	4b07      	ldr	r3, [pc, #28]	; (80165fc <McpsConfirm+0x64>)
 80165e0:	691b      	ldr	r3, [r3, #16]
 80165e2:	4805      	ldr	r0, [pc, #20]	; (80165f8 <McpsConfirm+0x60>)
 80165e4:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 80165e6:	6879      	ldr	r1, [r7, #4]
 80165e8:	2000      	movs	r0, #0
 80165ea:	f000 f8ed 	bl	80167c8 <LmHandlerPackagesNotify>
}
 80165ee:	bf00      	nop
 80165f0:	3708      	adds	r7, #8
 80165f2:	46bd      	mov	sp, r7
 80165f4:	bd80      	pop	{r7, pc}
 80165f6:	bf00      	nop
 80165f8:	20002ef4 	.word	0x20002ef4
 80165fc:	20002ebc 	.word	0x20002ebc

08016600 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 8016600:	b580      	push	{r7, lr}
 8016602:	b088      	sub	sp, #32
 8016604:	af00      	add	r7, sp, #0
 8016606:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 8016608:	4b2c      	ldr	r3, [pc, #176]	; (80166bc <McpsIndication+0xbc>)
 801660a:	2201      	movs	r2, #1
 801660c:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	785a      	ldrb	r2, [r3, #1]
 8016612:	4b2a      	ldr	r3, [pc, #168]	; (80166bc <McpsIndication+0xbc>)
 8016614:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 8016616:	4b29      	ldr	r3, [pc, #164]	; (80166bc <McpsIndication+0xbc>)
 8016618:	785b      	ldrb	r3, [r3, #1]
 801661a:	2b00      	cmp	r3, #0
 801661c:	d14a      	bne.n	80166b4 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	7b1b      	ldrb	r3, [r3, #12]
 8016622:	2b00      	cmp	r3, #0
 8016624:	d028      	beq.n	8016678 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	791b      	ldrb	r3, [r3, #4]
 801662a:	b25a      	sxtb	r2, r3
 801662c:	4b23      	ldr	r3, [pc, #140]	; (80166bc <McpsIndication+0xbc>)
 801662e:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 8016630:	687b      	ldr	r3, [r7, #4]
 8016632:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8016636:	b25a      	sxtb	r2, r3
 8016638:	4b20      	ldr	r3, [pc, #128]	; (80166bc <McpsIndication+0xbc>)
 801663a:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	f993 2010 	ldrsb.w	r2, [r3, #16]
 8016642:	4b1e      	ldr	r3, [pc, #120]	; (80166bc <McpsIndication+0xbc>)
 8016644:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 8016646:	687b      	ldr	r3, [r7, #4]
 8016648:	695b      	ldr	r3, [r3, #20]
 801664a:	4a1c      	ldr	r2, [pc, #112]	; (80166bc <McpsIndication+0xbc>)
 801664c:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	7c5b      	ldrb	r3, [r3, #17]
 8016652:	b25a      	sxtb	r2, r3
 8016654:	4b19      	ldr	r3, [pc, #100]	; (80166bc <McpsIndication+0xbc>)
 8016656:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 8016658:	687b      	ldr	r3, [r7, #4]
 801665a:	78db      	ldrb	r3, [r3, #3]
 801665c:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	7b1b      	ldrb	r3, [r3, #12]
 8016662:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	689b      	ldr	r3, [r3, #8]
 8016668:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 801666a:	4b15      	ldr	r3, [pc, #84]	; (80166c0 <McpsIndication+0xc0>)
 801666c:	695b      	ldr	r3, [r3, #20]
 801666e:	f107 0218 	add.w	r2, r7, #24
 8016672:	4912      	ldr	r1, [pc, #72]	; (80166bc <McpsIndication+0xbc>)
 8016674:	4610      	mov	r0, r2
 8016676:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 8016678:	6879      	ldr	r1, [r7, #4]
 801667a:	2001      	movs	r0, #1
 801667c:	f000 f8a4 	bl	80167c8 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 8016680:	f107 0317 	add.w	r3, r7, #23
 8016684:	4618      	mov	r0, r3
 8016686:	f7ff ff2b 	bl	80164e0 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	795b      	ldrb	r3, [r3, #5]
 801668e:	2b01      	cmp	r3, #1
 8016690:	d111      	bne.n	80166b6 <McpsIndication+0xb6>
 8016692:	7dfb      	ldrb	r3, [r7, #23]
 8016694:	2b00      	cmp	r3, #0
 8016696:	d10e      	bne.n	80166b6 <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 8016698:	2300      	movs	r3, #0
 801669a:	733b      	strb	r3, [r7, #12]
 801669c:	2300      	movs	r3, #0
 801669e:	737b      	strb	r3, [r7, #13]
 80166a0:	2300      	movs	r3, #0
 80166a2:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 80166a4:	f107 000c 	add.w	r0, r7, #12
 80166a8:	2301      	movs	r3, #1
 80166aa:	2200      	movs	r2, #0
 80166ac:	2100      	movs	r1, #0
 80166ae:	f7ff fd8d 	bl	80161cc <LmHandlerSend>
 80166b2:	e000      	b.n	80166b6 <McpsIndication+0xb6>
    return;
 80166b4:	bf00      	nop
  }
}
 80166b6:	3720      	adds	r7, #32
 80166b8:	46bd      	mov	sp, r7
 80166ba:	bd80      	pop	{r7, pc}
 80166bc:	20000180 	.word	0x20000180
 80166c0:	20002ebc 	.word	0x20002ebc

080166c4 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 80166c4:	b580      	push	{r7, lr}
 80166c6:	b08c      	sub	sp, #48	; 0x30
 80166c8:	af00      	add	r7, sp, #0
 80166ca:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 80166cc:	4b20      	ldr	r3, [pc, #128]	; (8016750 <MlmeConfirm+0x8c>)
 80166ce:	2200      	movs	r2, #0
 80166d0:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	785a      	ldrb	r2, [r3, #1]
 80166d6:	4b1e      	ldr	r3, [pc, #120]	; (8016750 <MlmeConfirm+0x8c>)
 80166d8:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 80166da:	6879      	ldr	r1, [r7, #4]
 80166dc:	2002      	movs	r0, #2
 80166de:	f000 f873 	bl	80167c8 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	781b      	ldrb	r3, [r3, #0]
 80166e6:	2b0a      	cmp	r3, #10
 80166e8:	d028      	beq.n	801673c <MlmeConfirm+0x78>
 80166ea:	2b0a      	cmp	r3, #10
 80166ec:	dc28      	bgt.n	8016740 <MlmeConfirm+0x7c>
 80166ee:	2b01      	cmp	r3, #1
 80166f0:	d002      	beq.n	80166f8 <MlmeConfirm+0x34>
 80166f2:	2b04      	cmp	r3, #4
 80166f4:	d026      	beq.n	8016744 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 80166f6:	e023      	b.n	8016740 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 80166f8:	2306      	movs	r3, #6
 80166fa:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 80166fc:	f107 030c 	add.w	r3, r7, #12
 8016700:	4618      	mov	r0, r3
 8016702:	f004 fadb 	bl	801acbc <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 8016706:	693b      	ldr	r3, [r7, #16]
 8016708:	4a12      	ldr	r2, [pc, #72]	; (8016754 <MlmeConfirm+0x90>)
 801670a:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 801670c:	4812      	ldr	r0, [pc, #72]	; (8016758 <MlmeConfirm+0x94>)
 801670e:	f7ff ff07 	bl	8016520 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 8016712:	687b      	ldr	r3, [r7, #4]
 8016714:	785b      	ldrb	r3, [r3, #1]
 8016716:	2b00      	cmp	r3, #0
 8016718:	d108      	bne.n	801672c <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 801671a:	4b0f      	ldr	r3, [pc, #60]	; (8016758 <MlmeConfirm+0x94>)
 801671c:	2200      	movs	r2, #0
 801671e:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 8016720:	4b0e      	ldr	r3, [pc, #56]	; (801675c <MlmeConfirm+0x98>)
 8016722:	785b      	ldrb	r3, [r3, #1]
 8016724:	4618      	mov	r0, r3
 8016726:	f7ff fe27 	bl	8016378 <LmHandlerRequestClass>
 801672a:	e002      	b.n	8016732 <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 801672c:	4b0a      	ldr	r3, [pc, #40]	; (8016758 <MlmeConfirm+0x94>)
 801672e:	22ff      	movs	r2, #255	; 0xff
 8016730:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 8016732:	4b0b      	ldr	r3, [pc, #44]	; (8016760 <MlmeConfirm+0x9c>)
 8016734:	68db      	ldr	r3, [r3, #12]
 8016736:	4808      	ldr	r0, [pc, #32]	; (8016758 <MlmeConfirm+0x94>)
 8016738:	4798      	blx	r3
    break;
 801673a:	e004      	b.n	8016746 <MlmeConfirm+0x82>
    break;
 801673c:	bf00      	nop
 801673e:	e002      	b.n	8016746 <MlmeConfirm+0x82>
      break;
 8016740:	bf00      	nop
 8016742:	e000      	b.n	8016746 <MlmeConfirm+0x82>
    break;
 8016744:	bf00      	nop
  }
}
 8016746:	bf00      	nop
 8016748:	3730      	adds	r7, #48	; 0x30
 801674a:	46bd      	mov	sp, r7
 801674c:	bd80      	pop	{r7, pc}
 801674e:	bf00      	nop
 8016750:	20002ef4 	.word	0x20002ef4
 8016754:	20000158 	.word	0x20000158
 8016758:	2000017c 	.word	0x2000017c
 801675c:	20002eb4 	.word	0x20002eb4
 8016760:	20002ebc 	.word	0x20002ebc

08016764 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 8016764:	b480      	push	{r7}
 8016766:	b083      	sub	sp, #12
 8016768:	af00      	add	r7, sp, #0
 801676a:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 801676c:	4b06      	ldr	r3, [pc, #24]	; (8016788 <MlmeIndication+0x24>)
 801676e:	2200      	movs	r2, #0
 8016770:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	785a      	ldrb	r2, [r3, #1]
 8016776:	4b04      	ldr	r3, [pc, #16]	; (8016788 <MlmeIndication+0x24>)
 8016778:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 801677a:	bf00      	nop
  }
}
 801677c:	bf00      	nop
 801677e:	370c      	adds	r7, #12
 8016780:	46bd      	mov	sp, r7
 8016782:	bc80      	pop	{r7}
 8016784:	4770      	bx	lr
 8016786:	bf00      	nop
 8016788:	20000180 	.word	0x20000180

0801678c <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 801678c:	b580      	push	{r7, lr}
 801678e:	b082      	sub	sp, #8
 8016790:	af00      	add	r7, sp, #0
 8016792:	4603      	mov	r3, r0
 8016794:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 8016796:	79fb      	ldrb	r3, [r7, #7]
 8016798:	2b04      	cmp	r3, #4
 801679a:	d80e      	bhi.n	80167ba <LmHandlerPackageIsInitialized+0x2e>
 801679c:	79fb      	ldrb	r3, [r7, #7]
 801679e:	4a09      	ldr	r2, [pc, #36]	; (80167c4 <LmHandlerPackageIsInitialized+0x38>)
 80167a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80167a4:	689b      	ldr	r3, [r3, #8]
 80167a6:	2b00      	cmp	r3, #0
 80167a8:	d007      	beq.n	80167ba <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 80167aa:	79fb      	ldrb	r3, [r7, #7]
 80167ac:	4a05      	ldr	r2, [pc, #20]	; (80167c4 <LmHandlerPackageIsInitialized+0x38>)
 80167ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80167b2:	689b      	ldr	r3, [r3, #8]
 80167b4:	4798      	blx	r3
 80167b6:	4603      	mov	r3, r0
 80167b8:	e000      	b.n	80167bc <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 80167ba:	2300      	movs	r3, #0
  }
}
 80167bc:	4618      	mov	r0, r3
 80167be:	3708      	adds	r7, #8
 80167c0:	46bd      	mov	sp, r7
 80167c2:	bd80      	pop	{r7, pc}
 80167c4:	20002ea0 	.word	0x20002ea0

080167c8 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 80167c8:	b580      	push	{r7, lr}
 80167ca:	b084      	sub	sp, #16
 80167cc:	af00      	add	r7, sp, #0
 80167ce:	4603      	mov	r3, r0
 80167d0:	6039      	str	r1, [r7, #0]
 80167d2:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 80167d4:	2300      	movs	r3, #0
 80167d6:	73fb      	strb	r3, [r7, #15]
 80167d8:	e067      	b.n	80168aa <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 80167da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80167de:	4a37      	ldr	r2, [pc, #220]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 80167e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d051      	beq.n	801688c <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 80167e8:	79fb      	ldrb	r3, [r7, #7]
 80167ea:	2b02      	cmp	r3, #2
 80167ec:	d03d      	beq.n	801686a <LmHandlerPackagesNotify+0xa2>
 80167ee:	2b02      	cmp	r3, #2
 80167f0:	dc4e      	bgt.n	8016890 <LmHandlerPackagesNotify+0xc8>
 80167f2:	2b00      	cmp	r3, #0
 80167f4:	d002      	beq.n	80167fc <LmHandlerPackagesNotify+0x34>
 80167f6:	2b01      	cmp	r3, #1
 80167f8:	d011      	beq.n	801681e <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 80167fa:	e049      	b.n	8016890 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 80167fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016800:	4a2e      	ldr	r2, [pc, #184]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 8016802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016806:	695b      	ldr	r3, [r3, #20]
 8016808:	2b00      	cmp	r3, #0
 801680a:	d043      	beq.n	8016894 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 801680c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016810:	4a2a      	ldr	r2, [pc, #168]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 8016812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016816:	695b      	ldr	r3, [r3, #20]
 8016818:	6838      	ldr	r0, [r7, #0]
 801681a:	4798      	blx	r3
          break;
 801681c:	e03a      	b.n	8016894 <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 801681e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016822:	4a26      	ldr	r2, [pc, #152]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 8016824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016828:	699b      	ldr	r3, [r3, #24]
 801682a:	2b00      	cmp	r3, #0
 801682c:	d034      	beq.n	8016898 <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 801682e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016832:	4a22      	ldr	r2, [pc, #136]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 8016834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016838:	781a      	ldrb	r2, [r3, #0]
 801683a:	683b      	ldr	r3, [r7, #0]
 801683c:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 801683e:	429a      	cmp	r2, r3
 8016840:	d00a      	beq.n	8016858 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 8016842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016846:	2b00      	cmp	r3, #0
 8016848:	d126      	bne.n	8016898 <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 801684a:	4b1c      	ldr	r3, [pc, #112]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 801684c:	681b      	ldr	r3, [r3, #0]
 801684e:	68db      	ldr	r3, [r3, #12]
 8016850:	4798      	blx	r3
 8016852:	4603      	mov	r3, r0
 8016854:	2b00      	cmp	r3, #0
 8016856:	d01f      	beq.n	8016898 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 8016858:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801685c:	4a17      	ldr	r2, [pc, #92]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 801685e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016862:	699b      	ldr	r3, [r3, #24]
 8016864:	6838      	ldr	r0, [r7, #0]
 8016866:	4798      	blx	r3
          break;
 8016868:	e016      	b.n	8016898 <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 801686a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801686e:	4a13      	ldr	r2, [pc, #76]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 8016870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016874:	69db      	ldr	r3, [r3, #28]
 8016876:	2b00      	cmp	r3, #0
 8016878:	d010      	beq.n	801689c <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 801687a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801687e:	4a0f      	ldr	r2, [pc, #60]	; (80168bc <LmHandlerPackagesNotify+0xf4>)
 8016880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016884:	69db      	ldr	r3, [r3, #28]
 8016886:	6838      	ldr	r0, [r7, #0]
 8016888:	4798      	blx	r3
          break;
 801688a:	e007      	b.n	801689c <LmHandlerPackagesNotify+0xd4>
      }
    }
 801688c:	bf00      	nop
 801688e:	e006      	b.n	801689e <LmHandlerPackagesNotify+0xd6>
          break;
 8016890:	bf00      	nop
 8016892:	e004      	b.n	801689e <LmHandlerPackagesNotify+0xd6>
          break;
 8016894:	bf00      	nop
 8016896:	e002      	b.n	801689e <LmHandlerPackagesNotify+0xd6>
          break;
 8016898:	bf00      	nop
 801689a:	e000      	b.n	801689e <LmHandlerPackagesNotify+0xd6>
          break;
 801689c:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 801689e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80168a2:	b2db      	uxtb	r3, r3
 80168a4:	3301      	adds	r3, #1
 80168a6:	b2db      	uxtb	r3, r3
 80168a8:	73fb      	strb	r3, [r7, #15]
 80168aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80168ae:	2b04      	cmp	r3, #4
 80168b0:	dd93      	ble.n	80167da <LmHandlerPackagesNotify+0x12>
  }
}
 80168b2:	bf00      	nop
 80168b4:	bf00      	nop
 80168b6:	3710      	adds	r7, #16
 80168b8:	46bd      	mov	sp, r7
 80168ba:	bd80      	pop	{r7, pc}
 80168bc:	20002ea0 	.word	0x20002ea0

080168c0 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 80168c0:	b580      	push	{r7, lr}
 80168c2:	b084      	sub	sp, #16
 80168c4:	af02      	add	r7, sp, #8
 80168c6:	4603      	mov	r3, r0
 80168c8:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 80168ca:	79fb      	ldrb	r3, [r7, #7]
 80168cc:	4a06      	ldr	r2, [pc, #24]	; (80168e8 <DisplayClassUpdate+0x28>)
 80168ce:	5cd3      	ldrb	r3, [r2, r3]
 80168d0:	9300      	str	r3, [sp, #0]
 80168d2:	4b06      	ldr	r3, [pc, #24]	; (80168ec <DisplayClassUpdate+0x2c>)
 80168d4:	2200      	movs	r2, #0
 80168d6:	2100      	movs	r1, #0
 80168d8:	2002      	movs	r0, #2
 80168da:	f00e fd95 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 80168de:	bf00      	nop
 80168e0:	3708      	adds	r7, #8
 80168e2:	46bd      	mov	sp, r7
 80168e4:	bd80      	pop	{r7, pc}
 80168e6:	bf00      	nop
 80168e8:	080278f0 	.word	0x080278f0
 80168ec:	080278d4 	.word	0x080278d4

080168f0 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 80168f0:	b480      	push	{r7}
 80168f2:	b083      	sub	sp, #12
 80168f4:	af00      	add	r7, sp, #0
 80168f6:	4603      	mov	r3, r0
 80168f8:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 80168fa:	bf00      	nop
 80168fc:	370c      	adds	r7, #12
 80168fe:	46bd      	mov	sp, r7
 8016900:	bc80      	pop	{r7}
 8016902:	4770      	bx	lr

08016904 <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 8016904:	b480      	push	{r7}
 8016906:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 8016908:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 801690a:	4618      	mov	r0, r3
 801690c:	46bd      	mov	sp, r7
 801690e:	bc80      	pop	{r7}
 8016910:	4770      	bx	lr

08016912 <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 8016912:	b480      	push	{r7}
 8016914:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 8016916:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 8016918:	4618      	mov	r0, r3
 801691a:	46bd      	mov	sp, r7
 801691c:	bc80      	pop	{r7}
 801691e:	4770      	bx	lr

08016920 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 8016920:	b480      	push	{r7}
 8016922:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 8016924:	4b02      	ldr	r3, [pc, #8]	; (8016930 <LmphCompliancePackageFactory+0x10>)
}
 8016926:	4618      	mov	r0, r3
 8016928:	46bd      	mov	sp, r7
 801692a:	bc80      	pop	{r7}
 801692c:	4770      	bx	lr
 801692e:	bf00      	nop
 8016930:	20000198 	.word	0x20000198

08016934 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 8016934:	b480      	push	{r7}
 8016936:	b085      	sub	sp, #20
 8016938:	af00      	add	r7, sp, #0
 801693a:	60f8      	str	r0, [r7, #12]
 801693c:	60b9      	str	r1, [r7, #8]
 801693e:	4613      	mov	r3, r2
 8016940:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 8016942:	68fb      	ldr	r3, [r7, #12]
 8016944:	2b00      	cmp	r3, #0
 8016946:	d00f      	beq.n	8016968 <LmhpComplianceInit+0x34>
 8016948:	68bb      	ldr	r3, [r7, #8]
 801694a:	2b00      	cmp	r3, #0
 801694c:	d00c      	beq.n	8016968 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 801694e:	4a0c      	ldr	r2, [pc, #48]	; (8016980 <LmhpComplianceInit+0x4c>)
 8016950:	68fb      	ldr	r3, [r7, #12]
 8016952:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 8016954:	4a0b      	ldr	r2, [pc, #44]	; (8016984 <LmhpComplianceInit+0x50>)
 8016956:	68bb      	ldr	r3, [r7, #8]
 8016958:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 801695a:	4a0a      	ldr	r2, [pc, #40]	; (8016984 <LmhpComplianceInit+0x50>)
 801695c:	79fb      	ldrb	r3, [r7, #7]
 801695e:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 8016960:	4b08      	ldr	r3, [pc, #32]	; (8016984 <LmhpComplianceInit+0x50>)
 8016962:	2201      	movs	r2, #1
 8016964:	701a      	strb	r2, [r3, #0]
 8016966:	e006      	b.n	8016976 <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 8016968:	4b05      	ldr	r3, [pc, #20]	; (8016980 <LmhpComplianceInit+0x4c>)
 801696a:	2200      	movs	r2, #0
 801696c:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 801696e:	4b05      	ldr	r3, [pc, #20]	; (8016984 <LmhpComplianceInit+0x50>)
 8016970:	2200      	movs	r2, #0
 8016972:	701a      	strb	r2, [r3, #0]
  }
}
 8016974:	bf00      	nop
 8016976:	bf00      	nop
 8016978:	3714      	adds	r7, #20
 801697a:	46bd      	mov	sp, r7
 801697c:	bc80      	pop	{r7}
 801697e:	4770      	bx	lr
 8016980:	2000302c 	.word	0x2000302c
 8016984:	20003018 	.word	0x20003018

08016988 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 8016988:	b480      	push	{r7}
 801698a:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 801698c:	4b02      	ldr	r3, [pc, #8]	; (8016998 <LmhpComplianceIsInitialized+0x10>)
 801698e:	781b      	ldrb	r3, [r3, #0]
}
 8016990:	4618      	mov	r0, r3
 8016992:	46bd      	mov	sp, r7
 8016994:	bc80      	pop	{r7}
 8016996:	4770      	bx	lr
 8016998:	20003018 	.word	0x20003018

0801699c <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 801699c:	b480      	push	{r7}
 801699e:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 80169a0:	4b07      	ldr	r3, [pc, #28]	; (80169c0 <LmhpComplianceIsRunning+0x24>)
 80169a2:	781b      	ldrb	r3, [r3, #0]
 80169a4:	f083 0301 	eor.w	r3, r3, #1
 80169a8:	b2db      	uxtb	r3, r3
 80169aa:	2b00      	cmp	r3, #0
 80169ac:	d001      	beq.n	80169b2 <LmhpComplianceIsRunning+0x16>
  {
    return false;
 80169ae:	2300      	movs	r3, #0
 80169b0:	e001      	b.n	80169b6 <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 80169b2:	4b03      	ldr	r3, [pc, #12]	; (80169c0 <LmhpComplianceIsRunning+0x24>)
 80169b4:	785b      	ldrb	r3, [r3, #1]
}
 80169b6:	4618      	mov	r0, r3
 80169b8:	46bd      	mov	sp, r7
 80169ba:	bc80      	pop	{r7}
 80169bc:	4770      	bx	lr
 80169be:	bf00      	nop
 80169c0:	20003018 	.word	0x20003018

080169c4 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 80169c4:	b480      	push	{r7}
 80169c6:	b083      	sub	sp, #12
 80169c8:	af00      	add	r7, sp, #0
 80169ca:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 80169cc:	4b0f      	ldr	r3, [pc, #60]	; (8016a0c <LmhpComplianceOnMcpsConfirm+0x48>)
 80169ce:	781b      	ldrb	r3, [r3, #0]
 80169d0:	f083 0301 	eor.w	r3, r3, #1
 80169d4:	b2db      	uxtb	r3, r3
 80169d6:	2b00      	cmp	r3, #0
 80169d8:	d112      	bne.n	8016a00 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 80169da:	4b0c      	ldr	r3, [pc, #48]	; (8016a0c <LmhpComplianceOnMcpsConfirm+0x48>)
 80169dc:	785b      	ldrb	r3, [r3, #1]
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d00f      	beq.n	8016a02 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 80169e6:	2b01      	cmp	r3, #1
 80169e8:	d10b      	bne.n	8016a02 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 80169ea:	687b      	ldr	r3, [r7, #4]
 80169ec:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d007      	beq.n	8016a02 <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 80169f2:	4b06      	ldr	r3, [pc, #24]	; (8016a0c <LmhpComplianceOnMcpsConfirm+0x48>)
 80169f4:	899b      	ldrh	r3, [r3, #12]
 80169f6:	3301      	adds	r3, #1
 80169f8:	b29a      	uxth	r2, r3
 80169fa:	4b04      	ldr	r3, [pc, #16]	; (8016a0c <LmhpComplianceOnMcpsConfirm+0x48>)
 80169fc:	819a      	strh	r2, [r3, #12]
 80169fe:	e000      	b.n	8016a02 <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 8016a00:	bf00      	nop
  }
}
 8016a02:	370c      	adds	r7, #12
 8016a04:	46bd      	mov	sp, r7
 8016a06:	bc80      	pop	{r7}
 8016a08:	4770      	bx	lr
 8016a0a:	bf00      	nop
 8016a0c:	20003018 	.word	0x20003018

08016a10 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 8016a10:	b480      	push	{r7}
 8016a12:	b083      	sub	sp, #12
 8016a14:	af00      	add	r7, sp, #0
 8016a16:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 8016a18:	4b0d      	ldr	r3, [pc, #52]	; (8016a50 <LmhpComplianceOnMlmeConfirm+0x40>)
 8016a1a:	781b      	ldrb	r3, [r3, #0]
 8016a1c:	f083 0301 	eor.w	r3, r3, #1
 8016a20:	b2db      	uxtb	r3, r3
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d10f      	bne.n	8016a46 <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 8016a26:	687b      	ldr	r3, [r7, #4]
 8016a28:	781b      	ldrb	r3, [r3, #0]
 8016a2a:	2b04      	cmp	r3, #4
 8016a2c:	d10c      	bne.n	8016a48 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 8016a2e:	4b08      	ldr	r3, [pc, #32]	; (8016a50 <LmhpComplianceOnMlmeConfirm+0x40>)
 8016a30:	2201      	movs	r2, #1
 8016a32:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 8016a34:	687b      	ldr	r3, [r7, #4]
 8016a36:	7a1a      	ldrb	r2, [r3, #8]
 8016a38:	4b05      	ldr	r3, [pc, #20]	; (8016a50 <LmhpComplianceOnMlmeConfirm+0x40>)
 8016a3a:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	7a5a      	ldrb	r2, [r3, #9]
 8016a40:	4b03      	ldr	r3, [pc, #12]	; (8016a50 <LmhpComplianceOnMlmeConfirm+0x40>)
 8016a42:	741a      	strb	r2, [r3, #16]
 8016a44:	e000      	b.n	8016a48 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 8016a46:	bf00      	nop
  }
}
 8016a48:	370c      	adds	r7, #12
 8016a4a:	46bd      	mov	sp, r7
 8016a4c:	bc80      	pop	{r7}
 8016a4e:	4770      	bx	lr
 8016a50:	20003018 	.word	0x20003018

08016a54 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 8016a54:	b590      	push	{r4, r7, lr}
 8016a56:	b085      	sub	sp, #20
 8016a58:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 8016a5a:	4b30      	ldr	r3, [pc, #192]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a5c:	781b      	ldrb	r3, [r3, #0]
 8016a5e:	f083 0301 	eor.w	r3, r3, #1
 8016a62:	b2db      	uxtb	r3, r3
 8016a64:	2b00      	cmp	r3, #0
 8016a66:	d002      	beq.n	8016a6e <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 8016a68:	f04f 33ff 	mov.w	r3, #4294967295
 8016a6c:	e052      	b.n	8016b14 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 8016a6e:	4b2b      	ldr	r3, [pc, #172]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a70:	7b9b      	ldrb	r3, [r3, #14]
 8016a72:	2b00      	cmp	r3, #0
 8016a74:	d019      	beq.n	8016aaa <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 8016a76:	4b29      	ldr	r3, [pc, #164]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a78:	2200      	movs	r2, #0
 8016a7a:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 8016a7c:	4b27      	ldr	r3, [pc, #156]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a7e:	2203      	movs	r2, #3
 8016a80:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 8016a82:	4b26      	ldr	r3, [pc, #152]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a84:	689b      	ldr	r3, [r3, #8]
 8016a86:	2205      	movs	r2, #5
 8016a88:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 8016a8a:	4b24      	ldr	r3, [pc, #144]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a8c:	689b      	ldr	r3, [r3, #8]
 8016a8e:	3301      	adds	r3, #1
 8016a90:	4a22      	ldr	r2, [pc, #136]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a92:	7bd2      	ldrb	r2, [r2, #15]
 8016a94:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 8016a96:	4b21      	ldr	r3, [pc, #132]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a98:	689b      	ldr	r3, [r3, #8]
 8016a9a:	3302      	adds	r3, #2
 8016a9c:	4a1f      	ldr	r2, [pc, #124]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016a9e:	7c12      	ldrb	r2, [r2, #16]
 8016aa0:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 8016aa2:	4b1e      	ldr	r3, [pc, #120]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016aa4:	2201      	movs	r2, #1
 8016aa6:	709a      	strb	r2, [r3, #2]
 8016aa8:	e01c      	b.n	8016ae4 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 8016aaa:	4b1c      	ldr	r3, [pc, #112]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016aac:	789b      	ldrb	r3, [r3, #2]
 8016aae:	2b01      	cmp	r3, #1
 8016ab0:	d005      	beq.n	8016abe <LmhpComplianceTxProcess+0x6a>
 8016ab2:	2b04      	cmp	r3, #4
 8016ab4:	d116      	bne.n	8016ae4 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 8016ab6:	4b19      	ldr	r3, [pc, #100]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016ab8:	2201      	movs	r2, #1
 8016aba:	709a      	strb	r2, [r3, #2]
        break;
 8016abc:	e012      	b.n	8016ae4 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 8016abe:	4b17      	ldr	r3, [pc, #92]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016ac0:	2202      	movs	r2, #2
 8016ac2:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 8016ac4:	4b15      	ldr	r3, [pc, #84]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016ac6:	899b      	ldrh	r3, [r3, #12]
 8016ac8:	0a1b      	lsrs	r3, r3, #8
 8016aca:	b29a      	uxth	r2, r3
 8016acc:	4b13      	ldr	r3, [pc, #76]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016ace:	689b      	ldr	r3, [r3, #8]
 8016ad0:	b2d2      	uxtb	r2, r2
 8016ad2:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 8016ad4:	4b11      	ldr	r3, [pc, #68]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016ad6:	899a      	ldrh	r2, [r3, #12]
 8016ad8:	4b10      	ldr	r3, [pc, #64]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016ada:	689b      	ldr	r3, [r3, #8]
 8016adc:	3301      	adds	r3, #1
 8016ade:	b2d2      	uxtb	r2, r2
 8016ae0:	701a      	strb	r2, [r3, #0]
        break;
 8016ae2:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 8016ae4:	23e0      	movs	r3, #224	; 0xe0
 8016ae6:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 8016ae8:	4b0c      	ldr	r3, [pc, #48]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016aea:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 8016aec:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 8016aee:	4b0b      	ldr	r3, [pc, #44]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016af0:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 8016af2:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 8016af4:	2300      	movs	r3, #0
 8016af6:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 8016af8:	4809      	ldr	r0, [pc, #36]	; (8016b20 <LmhpComplianceTxProcess+0xcc>)
 8016afa:	f00e fa1f 	bl	8024f3c <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 8016afe:	4b09      	ldr	r3, [pc, #36]	; (8016b24 <LmhpComplianceTxProcess+0xd0>)
 8016b00:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8016b02:	4b06      	ldr	r3, [pc, #24]	; (8016b1c <LmhpComplianceTxProcess+0xc8>)
 8016b04:	791b      	ldrb	r3, [r3, #4]
 8016b06:	4619      	mov	r1, r3
 8016b08:	1d3a      	adds	r2, r7, #4
 8016b0a:	f107 0008 	add.w	r0, r7, #8
 8016b0e:	2301      	movs	r3, #1
 8016b10:	47a0      	blx	r4
 8016b12:	4603      	mov	r3, r0
                                             true);
}
 8016b14:	4618      	mov	r0, r3
 8016b16:	3714      	adds	r7, #20
 8016b18:	46bd      	mov	sp, r7
 8016b1a:	bd90      	pop	{r4, r7, pc}
 8016b1c:	20003018 	.word	0x20003018
 8016b20:	20003000 	.word	0x20003000
 8016b24:	20000198 	.word	0x20000198

08016b28 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 8016b28:	b580      	push	{r7, lr}
 8016b2a:	b0a2      	sub	sp, #136	; 0x88
 8016b2c:	af02      	add	r7, sp, #8
 8016b2e:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 8016b30:	4ba2      	ldr	r3, [pc, #648]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016b32:	781b      	ldrb	r3, [r3, #0]
 8016b34:	f083 0301 	eor.w	r3, r3, #1
 8016b38:	b2db      	uxtb	r3, r3
 8016b3a:	2b00      	cmp	r3, #0
 8016b3c:	f040 81be 	bne.w	8016ebc <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 8016b40:	687b      	ldr	r3, [r7, #4]
 8016b42:	7b5b      	ldrb	r3, [r3, #13]
 8016b44:	f083 0301 	eor.w	r3, r3, #1
 8016b48:	b2db      	uxtb	r3, r3
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	f040 81b8 	bne.w	8016ec0 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 8016b50:	4b9a      	ldr	r3, [pc, #616]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016b52:	785b      	ldrb	r3, [r3, #1]
 8016b54:	2b00      	cmp	r3, #0
 8016b56:	d00c      	beq.n	8016b72 <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	7c9b      	ldrb	r3, [r3, #18]
 8016b5c:	f083 0301 	eor.w	r3, r3, #1
 8016b60:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 8016b62:	2b00      	cmp	r3, #0
 8016b64:	d005      	beq.n	8016b72 <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 8016b66:	4b95      	ldr	r3, [pc, #596]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016b68:	899b      	ldrh	r3, [r3, #12]
 8016b6a:	3301      	adds	r3, #1
 8016b6c:	b29a      	uxth	r2, r3
 8016b6e:	4b93      	ldr	r3, [pc, #588]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016b70:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	78db      	ldrb	r3, [r3, #3]
 8016b76:	2be0      	cmp	r3, #224	; 0xe0
 8016b78:	f040 81a4 	bne.w	8016ec4 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 8016b7c:	4b8f      	ldr	r3, [pc, #572]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016b7e:	785b      	ldrb	r3, [r3, #1]
 8016b80:	f083 0301 	eor.w	r3, r3, #1
 8016b84:	b2db      	uxtb	r3, r3
 8016b86:	2b00      	cmp	r3, #0
 8016b88:	d060      	beq.n	8016c4c <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	7b1b      	ldrb	r3, [r3, #12]
 8016b8e:	2b04      	cmp	r3, #4
 8016b90:	f040 819d 	bne.w	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 8016b94:	687b      	ldr	r3, [r7, #4]
 8016b96:	689b      	ldr	r3, [r3, #8]
 8016b98:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 8016b9a:	2b01      	cmp	r3, #1
 8016b9c:	f040 8197 	bne.w	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	689b      	ldr	r3, [r3, #8]
 8016ba4:	3301      	adds	r3, #1
 8016ba6:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 8016ba8:	2b01      	cmp	r3, #1
 8016baa:	f040 8190 	bne.w	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	689b      	ldr	r3, [r3, #8]
 8016bb2:	3302      	adds	r3, #2
 8016bb4:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 8016bb6:	2b01      	cmp	r3, #1
 8016bb8:	f040 8189 	bne.w	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	689b      	ldr	r3, [r3, #8]
 8016bc0:	3303      	adds	r3, #3
 8016bc2:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 8016bc4:	2b01      	cmp	r3, #1
 8016bc6:	f040 8182 	bne.w	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 8016bca:	4b7c      	ldr	r3, [pc, #496]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016bcc:	2200      	movs	r2, #0
 8016bce:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 8016bd0:	4b7a      	ldr	r3, [pc, #488]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016bd2:	22e0      	movs	r2, #224	; 0xe0
 8016bd4:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 8016bd6:	4b79      	ldr	r3, [pc, #484]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016bd8:	2202      	movs	r2, #2
 8016bda:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 8016bdc:	4b77      	ldr	r3, [pc, #476]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016bde:	2200      	movs	r2, #0
 8016be0:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 8016be2:	4b76      	ldr	r3, [pc, #472]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016be4:	2200      	movs	r2, #0
 8016be6:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 8016be8:	4b74      	ldr	r3, [pc, #464]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016bea:	2200      	movs	r2, #0
 8016bec:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 8016bee:	4b73      	ldr	r3, [pc, #460]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016bf0:	2200      	movs	r2, #0
 8016bf2:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 8016bf4:	4b71      	ldr	r3, [pc, #452]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016bf6:	2201      	movs	r2, #1
 8016bf8:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 8016bfa:	4b70      	ldr	r3, [pc, #448]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016bfc:	2201      	movs	r2, #1
 8016bfe:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 8016c00:	2304      	movs	r3, #4
 8016c02:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 8016c04:	2301      	movs	r3, #1
 8016c06:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 8016c08:	f107 0308 	add.w	r3, r7, #8
 8016c0c:	4618      	mov	r0, r3
 8016c0e:	f004 f9ed 	bl	801afec <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 8016c12:	2000      	movs	r0, #0
 8016c14:	f004 ffb8 	bl	801bb88 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 8016c18:	4b69      	ldr	r3, [pc, #420]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016c1a:	681b      	ldr	r3, [r3, #0]
 8016c1c:	685b      	ldr	r3, [r3, #4]
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	d003      	beq.n	8016c2a <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 8016c22:	4b67      	ldr	r3, [pc, #412]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016c24:	681b      	ldr	r3, [r3, #0]
 8016c26:	685b      	ldr	r3, [r3, #4]
 8016c28:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 8016c2a:	2300      	movs	r3, #0
 8016c2c:	9300      	str	r3, [sp, #0]
 8016c2e:	4b65      	ldr	r3, [pc, #404]	; (8016dc4 <LmhpComplianceOnMcpsIndication+0x29c>)
 8016c30:	2200      	movs	r2, #0
 8016c32:	f04f 31ff 	mov.w	r1, #4294967295
 8016c36:	4864      	ldr	r0, [pc, #400]	; (8016dc8 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8016c38:	f00e f94a 	bl	8024ed0 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 8016c3c:	f241 3188 	movw	r1, #5000	; 0x1388
 8016c40:	4861      	ldr	r0, [pc, #388]	; (8016dc8 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8016c42:	f00e fa59 	bl	80250f8 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 8016c46:	f7ff ff05 	bl	8016a54 <LmhpComplianceTxProcess>
 8016c4a:	e140      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 8016c4c:	687b      	ldr	r3, [r7, #4]
 8016c4e:	689b      	ldr	r3, [r3, #8]
 8016c50:	781a      	ldrb	r2, [r3, #0]
 8016c52:	4b5a      	ldr	r3, [pc, #360]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016c54:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 8016c56:	4b59      	ldr	r3, [pc, #356]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016c58:	789b      	ldrb	r3, [r3, #2]
 8016c5a:	2b0a      	cmp	r3, #10
 8016c5c:	f200 8134 	bhi.w	8016ec8 <LmhpComplianceOnMcpsIndication+0x3a0>
 8016c60:	a201      	add	r2, pc, #4	; (adr r2, 8016c68 <LmhpComplianceOnMcpsIndication+0x140>)
 8016c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c66:	bf00      	nop
 8016c68:	08016c95 	.word	0x08016c95
 8016c6c:	08016cdf 	.word	0x08016cdf
 8016c70:	08016ce7 	.word	0x08016ce7
 8016c74:	08016cf5 	.word	0x08016cf5
 8016c78:	08016d03 	.word	0x08016d03
 8016c7c:	08016d5b 	.word	0x08016d5b
 8016c80:	08016d6d 	.word	0x08016d6d
 8016c84:	08016dd1 	.word	0x08016dd1
 8016c88:	08016e75 	.word	0x08016e75
 8016c8c:	08016e87 	.word	0x08016e87
 8016c90:	08016ea1 	.word	0x08016ea1
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8016c94:	484c      	ldr	r0, [pc, #304]	; (8016dc8 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8016c96:	f00e f9bf 	bl	8025018 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 8016c9a:	4b48      	ldr	r3, [pc, #288]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016c9c:	2200      	movs	r2, #0
 8016c9e:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 8016ca0:	4b46      	ldr	r3, [pc, #280]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016ca2:	2200      	movs	r2, #0
 8016ca4:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 8016ca6:	2304      	movs	r3, #4
 8016ca8:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8016caa:	4b45      	ldr	r3, [pc, #276]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	781b      	ldrb	r3, [r3, #0]
 8016cb0:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8016cb2:	f107 0308 	add.w	r3, r7, #8
 8016cb6:	4618      	mov	r0, r3
 8016cb8:	f004 f998 	bl	801afec <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 8016cbc:	4b40      	ldr	r3, [pc, #256]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	785b      	ldrb	r3, [r3, #1]
 8016cc2:	4618      	mov	r0, r3
 8016cc4:	f004 ff60 	bl	801bb88 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 8016cc8:	4b3d      	ldr	r3, [pc, #244]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016cca:	681b      	ldr	r3, [r3, #0]
 8016ccc:	689b      	ldr	r3, [r3, #8]
 8016cce:	2b00      	cmp	r3, #0
 8016cd0:	f000 80fc 	beq.w	8016ecc <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 8016cd4:	4b3a      	ldr	r3, [pc, #232]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016cd6:	681b      	ldr	r3, [r3, #0]
 8016cd8:	689b      	ldr	r3, [r3, #8]
 8016cda:	4798      	blx	r3
        }
      }
      break;
 8016cdc:	e0f6      	b.n	8016ecc <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 8016cde:	4b37      	ldr	r3, [pc, #220]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016ce0:	2202      	movs	r2, #2
 8016ce2:	71da      	strb	r2, [r3, #7]
        break;
 8016ce4:	e0f3      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 8016ce6:	4b35      	ldr	r3, [pc, #212]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016ce8:	2201      	movs	r2, #1
 8016cea:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8016cec:	4b33      	ldr	r3, [pc, #204]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016cee:	2201      	movs	r2, #1
 8016cf0:	709a      	strb	r2, [r3, #2]
        break;
 8016cf2:	e0ec      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 8016cf4:	4b31      	ldr	r3, [pc, #196]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016cf6:	2200      	movs	r2, #0
 8016cf8:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 8016cfa:	4b30      	ldr	r3, [pc, #192]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016cfc:	2201      	movs	r2, #1
 8016cfe:	709a      	strb	r2, [r3, #2]
        break;
 8016d00:	e0e5      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	7b1a      	ldrb	r2, [r3, #12]
 8016d06:	4b2d      	ldr	r3, [pc, #180]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016d08:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 8016d0a:	4b2c      	ldr	r3, [pc, #176]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016d0c:	689b      	ldr	r3, [r3, #8]
 8016d0e:	2204      	movs	r2, #4
 8016d10:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 8016d12:	2301      	movs	r3, #1
 8016d14:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8016d18:	e012      	b.n	8016d40 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	689a      	ldr	r2, [r3, #8]
 8016d1e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8016d22:	4413      	add	r3, r2
 8016d24:	781a      	ldrb	r2, [r3, #0]
 8016d26:	4b25      	ldr	r3, [pc, #148]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016d28:	6899      	ldr	r1, [r3, #8]
 8016d2a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8016d2e:	440b      	add	r3, r1
 8016d30:	3201      	adds	r2, #1
 8016d32:	b2d2      	uxtb	r2, r2
 8016d34:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 8016d36:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8016d3a:	3301      	adds	r3, #1
 8016d3c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8016d40:	4b1e      	ldr	r3, [pc, #120]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016d42:	799a      	ldrb	r2, [r3, #6]
 8016d44:	4b1d      	ldr	r3, [pc, #116]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016d46:	79db      	ldrb	r3, [r3, #7]
 8016d48:	4293      	cmp	r3, r2
 8016d4a:	bf28      	it	cs
 8016d4c:	4613      	movcs	r3, r2
 8016d4e:	b2db      	uxtb	r3, r3
 8016d50:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 8016d54:	429a      	cmp	r2, r3
 8016d56:	d3e0      	bcc.n	8016d1a <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 8016d58:	e0b9      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 8016d5a:	2304      	movs	r3, #4
 8016d5c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 8016d60:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8016d64:	4618      	mov	r0, r3
 8016d66:	f004 fccd 	bl	801b704 <LoRaMacMlmeRequest>
      }
      break;
 8016d6a:	e0b0      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 8016d6c:	4816      	ldr	r0, [pc, #88]	; (8016dc8 <LmhpComplianceOnMcpsIndication+0x2a0>)
 8016d6e:	f00e f953 	bl	8025018 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 8016d72:	4b12      	ldr	r3, [pc, #72]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016d74:	2200      	movs	r2, #0
 8016d76:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 8016d78:	4b10      	ldr	r3, [pc, #64]	; (8016dbc <LmhpComplianceOnMcpsIndication+0x294>)
 8016d7a:	2200      	movs	r2, #0
 8016d7c:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 8016d7e:	2304      	movs	r3, #4
 8016d80:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 8016d82:	4b0f      	ldr	r3, [pc, #60]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016d84:	681b      	ldr	r3, [r3, #0]
 8016d86:	781b      	ldrb	r3, [r3, #0]
 8016d88:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8016d8a:	f107 0308 	add.w	r3, r7, #8
 8016d8e:	4618      	mov	r0, r3
 8016d90:	f004 f92c 	bl	801afec <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 8016d94:	4b0a      	ldr	r3, [pc, #40]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016d96:	681b      	ldr	r3, [r3, #0]
 8016d98:	785b      	ldrb	r3, [r3, #1]
 8016d9a:	4618      	mov	r0, r3
 8016d9c:	f004 fef4 	bl	801bb88 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 8016da0:	4b07      	ldr	r3, [pc, #28]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016da2:	681b      	ldr	r3, [r3, #0]
 8016da4:	689b      	ldr	r3, [r3, #8]
 8016da6:	2b00      	cmp	r3, #0
 8016da8:	d003      	beq.n	8016db2 <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 8016daa:	4b05      	ldr	r3, [pc, #20]	; (8016dc0 <LmhpComplianceOnMcpsIndication+0x298>)
 8016dac:	681b      	ldr	r3, [r3, #0]
 8016dae:	689b      	ldr	r3, [r3, #8]
 8016db0:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 8016db2:	4b06      	ldr	r3, [pc, #24]	; (8016dcc <LmhpComplianceOnMcpsIndication+0x2a4>)
 8016db4:	6a1b      	ldr	r3, [r3, #32]
 8016db6:	2002      	movs	r0, #2
 8016db8:	4798      	blx	r3
      }
      break;
 8016dba:	e088      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
 8016dbc:	20003018 	.word	0x20003018
 8016dc0:	2000302c 	.word	0x2000302c
 8016dc4:	08016ee5 	.word	0x08016ee5
 8016dc8:	20003000 	.word	0x20003000
 8016dcc:	20000198 	.word	0x20000198
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 8016dd0:	687b      	ldr	r3, [r7, #4]
 8016dd2:	7b1b      	ldrb	r3, [r3, #12]
 8016dd4:	2b03      	cmp	r3, #3
 8016dd6:	d113      	bne.n	8016e00 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 8016dd8:	2305      	movs	r3, #5
 8016dda:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	689b      	ldr	r3, [r3, #8]
 8016de2:	3301      	adds	r3, #1
 8016de4:	781b      	ldrb	r3, [r3, #0]
 8016de6:	021b      	lsls	r3, r3, #8
 8016de8:	b21a      	sxth	r2, r3
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	689b      	ldr	r3, [r3, #8]
 8016dee:	3302      	adds	r3, #2
 8016df0:	781b      	ldrb	r3, [r3, #0]
 8016df2:	b21b      	sxth	r3, r3
 8016df4:	4313      	orrs	r3, r2
 8016df6:	b21b      	sxth	r3, r3
 8016df8:	b29b      	uxth	r3, r3
 8016dfa:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8016dfe:	e030      	b.n	8016e62 <LmhpComplianceOnMcpsIndication+0x33a>
        }
        else if (mcpsIndication->BufferSize == 7)
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	7b1b      	ldrb	r3, [r3, #12]
 8016e04:	2b07      	cmp	r3, #7
 8016e06:	d12c      	bne.n	8016e62 <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 8016e08:	2306      	movs	r3, #6
 8016e0a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 8016e0e:	687b      	ldr	r3, [r7, #4]
 8016e10:	689b      	ldr	r3, [r3, #8]
 8016e12:	3301      	adds	r3, #1
 8016e14:	781b      	ldrb	r3, [r3, #0]
 8016e16:	021b      	lsls	r3, r3, #8
 8016e18:	b21a      	sxth	r2, r3
 8016e1a:	687b      	ldr	r3, [r7, #4]
 8016e1c:	689b      	ldr	r3, [r3, #8]
 8016e1e:	3302      	adds	r3, #2
 8016e20:	781b      	ldrb	r3, [r3, #0]
 8016e22:	b21b      	sxth	r3, r3
 8016e24:	4313      	orrs	r3, r2
 8016e26:	b21b      	sxth	r3, r3
 8016e28:	b29b      	uxth	r3, r3
 8016e2a:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 8016e2e:	687b      	ldr	r3, [r7, #4]
 8016e30:	689b      	ldr	r3, [r3, #8]
 8016e32:	3303      	adds	r3, #3
 8016e34:	781b      	ldrb	r3, [r3, #0]
 8016e36:	041a      	lsls	r2, r3, #16
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	689b      	ldr	r3, [r3, #8]
 8016e3c:	3304      	adds	r3, #4
 8016e3e:	781b      	ldrb	r3, [r3, #0]
 8016e40:	021b      	lsls	r3, r3, #8
 8016e42:	4313      	orrs	r3, r2
 8016e44:	687a      	ldr	r2, [r7, #4]
 8016e46:	6892      	ldr	r2, [r2, #8]
 8016e48:	3205      	adds	r2, #5
 8016e4a:	7812      	ldrb	r2, [r2, #0]
 8016e4c:	4313      	orrs	r3, r2
 8016e4e:	461a      	mov	r2, r3
 8016e50:	2364      	movs	r3, #100	; 0x64
 8016e52:	fb02 f303 	mul.w	r3, r2, r3
 8016e56:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 8016e58:	687b      	ldr	r3, [r7, #4]
 8016e5a:	689b      	ldr	r3, [r3, #8]
 8016e5c:	799b      	ldrb	r3, [r3, #6]
 8016e5e:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 8016e62:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8016e66:	4618      	mov	r0, r3
 8016e68:	f004 fc4c 	bl	801b704 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 8016e6c:	4b19      	ldr	r3, [pc, #100]	; (8016ed4 <LmhpComplianceOnMcpsIndication+0x3ac>)
 8016e6e:	2201      	movs	r2, #1
 8016e70:	709a      	strb	r2, [r3, #2]
      }
      break;
 8016e72:	e02c      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 8016e74:	230a      	movs	r3, #10
 8016e76:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 8016e7a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8016e7e:	4618      	mov	r0, r3
 8016e80:	f004 fc40 	bl	801b704 <LoRaMacMlmeRequest>
      }
      break;
 8016e84:	e023      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 8016e86:	2300      	movs	r3, #0
 8016e88:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 8016e8a:	687b      	ldr	r3, [r7, #4]
 8016e8c:	689b      	ldr	r3, [r3, #8]
 8016e8e:	3301      	adds	r3, #1
 8016e90:	781b      	ldrb	r3, [r3, #0]
 8016e92:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 8016e94:	f107 0308 	add.w	r3, r7, #8
 8016e98:	4618      	mov	r0, r3
 8016e9a:	f004 f8a7 	bl	801afec <LoRaMacMibSetRequestConfirm>
      }
      break;
 8016e9e:	e016      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 8016ea0:	230d      	movs	r3, #13
 8016ea2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 8016ea6:	687b      	ldr	r3, [r7, #4]
 8016ea8:	689b      	ldr	r3, [r3, #8]
 8016eaa:	785b      	ldrb	r3, [r3, #1]
 8016eac:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 8016eb0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8016eb4:	4618      	mov	r0, r3
 8016eb6:	f004 fc25 	bl	801b704 <LoRaMacMlmeRequest>
      }
      break;
 8016eba:	e008      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8016ebc:	bf00      	nop
 8016ebe:	e006      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8016ec0:	bf00      	nop
 8016ec2:	e004      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 8016ec4:	bf00      	nop
 8016ec6:	e002      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 8016ec8:	bf00      	nop
 8016eca:	e000      	b.n	8016ece <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 8016ecc:	bf00      	nop
    }
  }
}
 8016ece:	3780      	adds	r7, #128	; 0x80
 8016ed0:	46bd      	mov	sp, r7
 8016ed2:	bd80      	pop	{r7, pc}
 8016ed4:	20003018 	.word	0x20003018

08016ed8 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 8016ed8:	b480      	push	{r7}
 8016eda:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 8016edc:	bf00      	nop
 8016ede:	46bd      	mov	sp, r7
 8016ee0:	bc80      	pop	{r7}
 8016ee2:	4770      	bx	lr

08016ee4 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 8016ee4:	b580      	push	{r7, lr}
 8016ee6:	b082      	sub	sp, #8
 8016ee8:	af00      	add	r7, sp, #0
 8016eea:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 8016eec:	f7ff fdb2 	bl	8016a54 <LmhpComplianceTxProcess>
}
 8016ef0:	bf00      	nop
 8016ef2:	3708      	adds	r7, #8
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	bd80      	pop	{r7, pc}

08016ef8 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 8016ef8:	b590      	push	{r4, r7, lr}
 8016efa:	b083      	sub	sp, #12
 8016efc:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 8016efe:	f00e f9a5 	bl	802524c <UTIL_TIMER_GetCurrentTime>
 8016f02:	4603      	mov	r3, r0
 8016f04:	4a16      	ldr	r2, [pc, #88]	; (8016f60 <OnRadioTxDone+0x68>)
 8016f06:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 8016f08:	4c16      	ldr	r4, [pc, #88]	; (8016f64 <OnRadioTxDone+0x6c>)
 8016f0a:	463b      	mov	r3, r7
 8016f0c:	4618      	mov	r0, r3
 8016f0e:	f00d fc87 	bl	8024820 <SysTimeGet>
 8016f12:	f504 734e 	add.w	r3, r4, #824	; 0x338
 8016f16:	463a      	mov	r2, r7
 8016f18:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016f1c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 8016f20:	4a11      	ldr	r2, [pc, #68]	; (8016f68 <OnRadioTxDone+0x70>)
 8016f22:	7813      	ldrb	r3, [r2, #0]
 8016f24:	f043 0310 	orr.w	r3, r3, #16
 8016f28:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8016f2a:	4b0e      	ldr	r3, [pc, #56]	; (8016f64 <OnRadioTxDone+0x6c>)
 8016f2c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	d00a      	beq.n	8016f4a <OnRadioTxDone+0x52>
 8016f34:	4b0b      	ldr	r3, [pc, #44]	; (8016f64 <OnRadioTxDone+0x6c>)
 8016f36:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8016f3a:	68db      	ldr	r3, [r3, #12]
 8016f3c:	2b00      	cmp	r3, #0
 8016f3e:	d004      	beq.n	8016f4a <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8016f40:	4b08      	ldr	r3, [pc, #32]	; (8016f64 <OnRadioTxDone+0x6c>)
 8016f42:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8016f46:	68db      	ldr	r3, [r3, #12]
 8016f48:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 8016f4a:	4b08      	ldr	r3, [pc, #32]	; (8016f6c <OnRadioTxDone+0x74>)
 8016f4c:	2201      	movs	r2, #1
 8016f4e:	2100      	movs	r1, #0
 8016f50:	2002      	movs	r0, #2
 8016f52:	f00e fa59 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 8016f56:	bf00      	nop
 8016f58:	370c      	adds	r7, #12
 8016f5a:	46bd      	mov	sp, r7
 8016f5c:	bd90      	pop	{r4, r7, pc}
 8016f5e:	bf00      	nop
 8016f60:	20003030 	.word	0x20003030
 8016f64:	20003044 	.word	0x20003044
 8016f68:	20003674 	.word	0x20003674
 8016f6c:	080278f4 	.word	0x080278f4

08016f70 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8016f70:	b580      	push	{r7, lr}
 8016f72:	b084      	sub	sp, #16
 8016f74:	af00      	add	r7, sp, #0
 8016f76:	60f8      	str	r0, [r7, #12]
 8016f78:	4608      	mov	r0, r1
 8016f7a:	4611      	mov	r1, r2
 8016f7c:	461a      	mov	r2, r3
 8016f7e:	4603      	mov	r3, r0
 8016f80:	817b      	strh	r3, [r7, #10]
 8016f82:	460b      	mov	r3, r1
 8016f84:	813b      	strh	r3, [r7, #8]
 8016f86:	4613      	mov	r3, r2
 8016f88:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 8016f8a:	f00e f95f 	bl	802524c <UTIL_TIMER_GetCurrentTime>
 8016f8e:	4603      	mov	r3, r0
 8016f90:	4a16      	ldr	r2, [pc, #88]	; (8016fec <OnRadioRxDone+0x7c>)
 8016f92:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 8016f94:	4a15      	ldr	r2, [pc, #84]	; (8016fec <OnRadioRxDone+0x7c>)
 8016f96:	68fb      	ldr	r3, [r7, #12]
 8016f98:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 8016f9a:	4a14      	ldr	r2, [pc, #80]	; (8016fec <OnRadioRxDone+0x7c>)
 8016f9c:	897b      	ldrh	r3, [r7, #10]
 8016f9e:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 8016fa0:	4a12      	ldr	r2, [pc, #72]	; (8016fec <OnRadioRxDone+0x7c>)
 8016fa2:	893b      	ldrh	r3, [r7, #8]
 8016fa4:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 8016fa6:	4a11      	ldr	r2, [pc, #68]	; (8016fec <OnRadioRxDone+0x7c>)
 8016fa8:	79fb      	ldrb	r3, [r7, #7]
 8016faa:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 8016fac:	4a10      	ldr	r2, [pc, #64]	; (8016ff0 <OnRadioRxDone+0x80>)
 8016fae:	7813      	ldrb	r3, [r2, #0]
 8016fb0:	f043 0308 	orr.w	r3, r3, #8
 8016fb4:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8016fb6:	4b0f      	ldr	r3, [pc, #60]	; (8016ff4 <OnRadioRxDone+0x84>)
 8016fb8:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8016fbc:	2b00      	cmp	r3, #0
 8016fbe:	d00a      	beq.n	8016fd6 <OnRadioRxDone+0x66>
 8016fc0:	4b0c      	ldr	r3, [pc, #48]	; (8016ff4 <OnRadioRxDone+0x84>)
 8016fc2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8016fc6:	68db      	ldr	r3, [r3, #12]
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	d004      	beq.n	8016fd6 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8016fcc:	4b09      	ldr	r3, [pc, #36]	; (8016ff4 <OnRadioRxDone+0x84>)
 8016fce:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8016fd2:	68db      	ldr	r3, [r3, #12]
 8016fd4:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 8016fd6:	4b08      	ldr	r3, [pc, #32]	; (8016ff8 <OnRadioRxDone+0x88>)
 8016fd8:	2201      	movs	r2, #1
 8016fda:	2100      	movs	r1, #0
 8016fdc:	2002      	movs	r0, #2
 8016fde:	f00e fa13 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 8016fe2:	bf00      	nop
 8016fe4:	3710      	adds	r7, #16
 8016fe6:	46bd      	mov	sp, r7
 8016fe8:	bd80      	pop	{r7, pc}
 8016fea:	bf00      	nop
 8016fec:	20003034 	.word	0x20003034
 8016ff0:	20003674 	.word	0x20003674
 8016ff4:	20003044 	.word	0x20003044
 8016ff8:	08027904 	.word	0x08027904

08016ffc <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 8016ffc:	b580      	push	{r7, lr}
 8016ffe:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 8017000:	4a0e      	ldr	r2, [pc, #56]	; (801703c <OnRadioTxTimeout+0x40>)
 8017002:	7813      	ldrb	r3, [r2, #0]
 8017004:	f043 0304 	orr.w	r3, r3, #4
 8017008:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 801700a:	4b0d      	ldr	r3, [pc, #52]	; (8017040 <OnRadioTxTimeout+0x44>)
 801700c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8017010:	2b00      	cmp	r3, #0
 8017012:	d00a      	beq.n	801702a <OnRadioTxTimeout+0x2e>
 8017014:	4b0a      	ldr	r3, [pc, #40]	; (8017040 <OnRadioTxTimeout+0x44>)
 8017016:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801701a:	68db      	ldr	r3, [r3, #12]
 801701c:	2b00      	cmp	r3, #0
 801701e:	d004      	beq.n	801702a <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8017020:	4b07      	ldr	r3, [pc, #28]	; (8017040 <OnRadioTxTimeout+0x44>)
 8017022:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8017026:	68db      	ldr	r3, [r3, #12]
 8017028:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 801702a:	4b06      	ldr	r3, [pc, #24]	; (8017044 <OnRadioTxTimeout+0x48>)
 801702c:	2201      	movs	r2, #1
 801702e:	2100      	movs	r1, #0
 8017030:	2002      	movs	r0, #2
 8017032:	f00e f9e9 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 8017036:	bf00      	nop
 8017038:	bd80      	pop	{r7, pc}
 801703a:	bf00      	nop
 801703c:	20003674 	.word	0x20003674
 8017040:	20003044 	.word	0x20003044
 8017044:	08027914 	.word	0x08027914

08017048 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 8017048:	b580      	push	{r7, lr}
 801704a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 801704c:	4a0b      	ldr	r2, [pc, #44]	; (801707c <OnRadioRxError+0x34>)
 801704e:	7813      	ldrb	r3, [r2, #0]
 8017050:	f043 0302 	orr.w	r3, r3, #2
 8017054:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8017056:	4b0a      	ldr	r3, [pc, #40]	; (8017080 <OnRadioRxError+0x38>)
 8017058:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801705c:	2b00      	cmp	r3, #0
 801705e:	d00a      	beq.n	8017076 <OnRadioRxError+0x2e>
 8017060:	4b07      	ldr	r3, [pc, #28]	; (8017080 <OnRadioRxError+0x38>)
 8017062:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8017066:	68db      	ldr	r3, [r3, #12]
 8017068:	2b00      	cmp	r3, #0
 801706a:	d004      	beq.n	8017076 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 801706c:	4b04      	ldr	r3, [pc, #16]	; (8017080 <OnRadioRxError+0x38>)
 801706e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8017072:	68db      	ldr	r3, [r3, #12]
 8017074:	4798      	blx	r3
    }
}
 8017076:	bf00      	nop
 8017078:	bd80      	pop	{r7, pc}
 801707a:	bf00      	nop
 801707c:	20003674 	.word	0x20003674
 8017080:	20003044 	.word	0x20003044

08017084 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 8017084:	b580      	push	{r7, lr}
 8017086:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8017088:	4a0e      	ldr	r2, [pc, #56]	; (80170c4 <OnRadioRxTimeout+0x40>)
 801708a:	7813      	ldrb	r3, [r2, #0]
 801708c:	f043 0301 	orr.w	r3, r3, #1
 8017090:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8017092:	4b0d      	ldr	r3, [pc, #52]	; (80170c8 <OnRadioRxTimeout+0x44>)
 8017094:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8017098:	2b00      	cmp	r3, #0
 801709a:	d00a      	beq.n	80170b2 <OnRadioRxTimeout+0x2e>
 801709c:	4b0a      	ldr	r3, [pc, #40]	; (80170c8 <OnRadioRxTimeout+0x44>)
 801709e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80170a2:	68db      	ldr	r3, [r3, #12]
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d004      	beq.n	80170b2 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 80170a8:	4b07      	ldr	r3, [pc, #28]	; (80170c8 <OnRadioRxTimeout+0x44>)
 80170aa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 80170ae:	68db      	ldr	r3, [r3, #12]
 80170b0:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 80170b2:	4b06      	ldr	r3, [pc, #24]	; (80170cc <OnRadioRxTimeout+0x48>)
 80170b4:	2201      	movs	r2, #1
 80170b6:	2100      	movs	r1, #0
 80170b8:	2002      	movs	r0, #2
 80170ba:	f00e f9a5 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 80170be:	bf00      	nop
 80170c0:	bd80      	pop	{r7, pc}
 80170c2:	bf00      	nop
 80170c4:	20003674 	.word	0x20003674
 80170c8:	20003044 	.word	0x20003044
 80170cc:	08027924 	.word	0x08027924

080170d0 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 80170d0:	b480      	push	{r7}
 80170d2:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 80170d4:	4b09      	ldr	r3, [pc, #36]	; (80170fc <UpdateRxSlotIdleState+0x2c>)
 80170d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80170da:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80170de:	2b02      	cmp	r3, #2
 80170e0:	d004      	beq.n	80170ec <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 80170e2:	4b06      	ldr	r3, [pc, #24]	; (80170fc <UpdateRxSlotIdleState+0x2c>)
 80170e4:	2206      	movs	r2, #6
 80170e6:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 80170ea:	e003      	b.n	80170f4 <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 80170ec:	4b03      	ldr	r3, [pc, #12]	; (80170fc <UpdateRxSlotIdleState+0x2c>)
 80170ee:	2202      	movs	r2, #2
 80170f0:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 80170f4:	bf00      	nop
 80170f6:	46bd      	mov	sp, r7
 80170f8:	bc80      	pop	{r7}
 80170fa:	4770      	bx	lr
 80170fc:	20003044 	.word	0x20003044

08017100 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 8017100:	b580      	push	{r7, lr}
 8017102:	b08e      	sub	sp, #56	; 0x38
 8017104:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8017106:	4b4b      	ldr	r3, [pc, #300]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017108:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801710c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8017110:	2b02      	cmp	r3, #2
 8017112:	d002      	beq.n	801711a <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 8017114:	4b48      	ldr	r3, [pc, #288]	; (8017238 <ProcessRadioTxDone+0x138>)
 8017116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017118:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 801711a:	4b46      	ldr	r3, [pc, #280]	; (8017234 <ProcessRadioTxDone+0x134>)
 801711c:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 8017120:	4619      	mov	r1, r3
 8017122:	4846      	ldr	r0, [pc, #280]	; (801723c <ProcessRadioTxDone+0x13c>)
 8017124:	f00d ffe8 	bl	80250f8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 8017128:	4844      	ldr	r0, [pc, #272]	; (801723c <ProcessRadioTxDone+0x13c>)
 801712a:	f00d ff07 	bl	8024f3c <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 801712e:	4b41      	ldr	r3, [pc, #260]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017130:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8017134:	4619      	mov	r1, r3
 8017136:	4842      	ldr	r0, [pc, #264]	; (8017240 <ProcessRadioTxDone+0x140>)
 8017138:	f00d ffde 	bl	80250f8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 801713c:	4840      	ldr	r0, [pc, #256]	; (8017240 <ProcessRadioTxDone+0x140>)
 801713e:	f00d fefd 	bl	8024f3c <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 8017142:	4b3c      	ldr	r3, [pc, #240]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017144:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017148:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801714c:	2b02      	cmp	r3, #2
 801714e:	d004      	beq.n	801715a <ProcessRadioTxDone+0x5a>
 8017150:	4b38      	ldr	r3, [pc, #224]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017152:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8017156:	2b00      	cmp	r3, #0
 8017158:	d01a      	beq.n	8017190 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 801715a:	2316      	movs	r3, #22
 801715c:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8017160:	4b34      	ldr	r3, [pc, #208]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017162:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017166:	781b      	ldrb	r3, [r3, #0]
 8017168:	f107 0220 	add.w	r2, r7, #32
 801716c:	4611      	mov	r1, r2
 801716e:	4618      	mov	r0, r3
 8017170:	f006 fe37 	bl	801dde2 <RegionGetPhyParam>
 8017174:	4603      	mov	r3, r0
 8017176:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 8017178:	4b2e      	ldr	r3, [pc, #184]	; (8017234 <ProcessRadioTxDone+0x134>)
 801717a:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 801717e:	69fb      	ldr	r3, [r7, #28]
 8017180:	4413      	add	r3, r2
 8017182:	4619      	mov	r1, r3
 8017184:	482f      	ldr	r0, [pc, #188]	; (8017244 <ProcessRadioTxDone+0x144>)
 8017186:	f00d ffb7 	bl	80250f8 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 801718a:	482e      	ldr	r0, [pc, #184]	; (8017244 <ProcessRadioTxDone+0x144>)
 801718c:	f00d fed6 	bl	8024f3c <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 8017190:	4b28      	ldr	r3, [pc, #160]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017192:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017196:	4a2c      	ldr	r2, [pc, #176]	; (8017248 <ProcessRadioTxDone+0x148>)
 8017198:	6812      	ldr	r2, [r2, #0]
 801719a:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 801719e:	4b25      	ldr	r3, [pc, #148]	; (8017234 <ProcessRadioTxDone+0x134>)
 80171a0:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 80171a4:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 80171a6:	4b28      	ldr	r3, [pc, #160]	; (8017248 <ProcessRadioTxDone+0x148>)
 80171a8:	681b      	ldr	r3, [r3, #0]
 80171aa:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 80171ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80171b0:	4618      	mov	r0, r3
 80171b2:	f00d fb6d 	bl	8024890 <SysTimeGetMcuTime>
 80171b6:	4b1f      	ldr	r3, [pc, #124]	; (8017234 <ProcessRadioTxDone+0x134>)
 80171b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80171bc:	4638      	mov	r0, r7
 80171be:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 80171c2:	9200      	str	r2, [sp, #0]
 80171c4:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80171c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80171cc:	ca06      	ldmia	r2, {r1, r2}
 80171ce:	f00d fac0 	bl	8024752 <SysTimeSub>
 80171d2:	f107 0314 	add.w	r3, r7, #20
 80171d6:	463a      	mov	r2, r7
 80171d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80171dc:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 80171e0:	4b14      	ldr	r3, [pc, #80]	; (8017234 <ProcessRadioTxDone+0x134>)
 80171e2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 80171e6:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 80171e8:	2301      	movs	r3, #1
 80171ea:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 80171ec:	4b11      	ldr	r3, [pc, #68]	; (8017234 <ProcessRadioTxDone+0x134>)
 80171ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80171f2:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80171f6:	2b00      	cmp	r3, #0
 80171f8:	d101      	bne.n	80171fe <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 80171fa:	2300      	movs	r3, #0
 80171fc:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 80171fe:	4b0d      	ldr	r3, [pc, #52]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017200:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017204:	781b      	ldrb	r3, [r3, #0]
 8017206:	f107 0208 	add.w	r2, r7, #8
 801720a:	4611      	mov	r1, r2
 801720c:	4618      	mov	r0, r3
 801720e:	f006 fe09 	bl	801de24 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 8017212:	4b08      	ldr	r3, [pc, #32]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017214:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8017218:	f083 0301 	eor.w	r3, r3, #1
 801721c:	b2db      	uxtb	r3, r3
 801721e:	2b00      	cmp	r3, #0
 8017220:	d003      	beq.n	801722a <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8017222:	4b04      	ldr	r3, [pc, #16]	; (8017234 <ProcessRadioTxDone+0x134>)
 8017224:	2200      	movs	r2, #0
 8017226:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 801722a:	bf00      	nop
 801722c:	3730      	adds	r7, #48	; 0x30
 801722e:	46bd      	mov	sp, r7
 8017230:	bd80      	pop	{r7, pc}
 8017232:	bf00      	nop
 8017234:	20003044 	.word	0x20003044
 8017238:	08028494 	.word	0x08028494
 801723c:	200033c4 	.word	0x200033c4
 8017240:	200033dc 	.word	0x200033dc
 8017244:	2000343c 	.word	0x2000343c
 8017248:	20003030 	.word	0x20003030

0801724c <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 801724c:	b580      	push	{r7, lr}
 801724e:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 8017250:	4b10      	ldr	r3, [pc, #64]	; (8017294 <PrepareRxDoneAbort+0x48>)
 8017252:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8017256:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801725a:	4a0e      	ldr	r2, [pc, #56]	; (8017294 <PrepareRxDoneAbort+0x48>)
 801725c:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 8017260:	4b0c      	ldr	r3, [pc, #48]	; (8017294 <PrepareRxDoneAbort+0x48>)
 8017262:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8017266:	2b00      	cmp	r3, #0
 8017268:	d002      	beq.n	8017270 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 801726a:	2000      	movs	r0, #0
 801726c:	f001 f846 	bl	80182fc <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 8017270:	4a08      	ldr	r2, [pc, #32]	; (8017294 <PrepareRxDoneAbort+0x48>)
 8017272:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017276:	f043 0302 	orr.w	r3, r3, #2
 801727a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 801727e:	4a05      	ldr	r2, [pc, #20]	; (8017294 <PrepareRxDoneAbort+0x48>)
 8017280:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017284:	f043 0320 	orr.w	r3, r3, #32
 8017288:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 801728c:	f7ff ff20 	bl	80170d0 <UpdateRxSlotIdleState>
}
 8017290:	bf00      	nop
 8017292:	bd80      	pop	{r7, pc}
 8017294:	20003044 	.word	0x20003044

08017298 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 8017298:	b5b0      	push	{r4, r5, r7, lr}
 801729a:	b0a6      	sub	sp, #152	; 0x98
 801729c:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 801729e:	2313      	movs	r3, #19
 80172a0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 80172a4:	4bc5      	ldr	r3, [pc, #788]	; (80175bc <ProcessRadioRxDone+0x324>)
 80172a6:	685b      	ldr	r3, [r3, #4]
 80172a8:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 80172aa:	4bc4      	ldr	r3, [pc, #784]	; (80175bc <ProcessRadioRxDone+0x324>)
 80172ac:	891b      	ldrh	r3, [r3, #8]
 80172ae:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 80172b2:	4bc2      	ldr	r3, [pc, #776]	; (80175bc <ProcessRadioRxDone+0x324>)
 80172b4:	895b      	ldrh	r3, [r3, #10]
 80172b6:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 80172ba:	4bc0      	ldr	r3, [pc, #768]	; (80175bc <ProcessRadioRxDone+0x324>)
 80172bc:	7b1b      	ldrb	r3, [r3, #12]
 80172be:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 80172c2:	2300      	movs	r3, #0
 80172c4:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 80172c8:	2300      	movs	r3, #0
 80172ca:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 80172cc:	4bbc      	ldr	r3, [pc, #752]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80172ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80172d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80172d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 80172d8:	2300      	movs	r3, #0
 80172da:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 80172de:	2301      	movs	r3, #1
 80172e0:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 80172e4:	4bb6      	ldr	r3, [pc, #728]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80172e6:	2200      	movs	r2, #0
 80172e8:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 80172ec:	4ab4      	ldr	r2, [pc, #720]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80172ee:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80172f2:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 80172f6:	4ab2      	ldr	r2, [pc, #712]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80172f8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80172fc:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 8017300:	4baf      	ldr	r3, [pc, #700]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017302:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 8017306:	4bae      	ldr	r3, [pc, #696]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017308:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 801730c:	4bac      	ldr	r3, [pc, #688]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801730e:	2200      	movs	r2, #0
 8017310:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 8017314:	4baa      	ldr	r3, [pc, #680]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017316:	2200      	movs	r2, #0
 8017318:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 801731c:	4ba8      	ldr	r3, [pc, #672]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801731e:	2200      	movs	r2, #0
 8017320:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 8017324:	4ba6      	ldr	r3, [pc, #664]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017326:	2200      	movs	r2, #0
 8017328:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 801732c:	4ba4      	ldr	r3, [pc, #656]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801732e:	2200      	movs	r2, #0
 8017330:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 8017334:	4ba2      	ldr	r3, [pc, #648]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017336:	2200      	movs	r2, #0
 8017338:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 801733c:	4ba0      	ldr	r3, [pc, #640]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801733e:	2200      	movs	r2, #0
 8017340:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 8017344:	4b9e      	ldr	r3, [pc, #632]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017346:	2200      	movs	r2, #0
 8017348:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 801734c:	4b9c      	ldr	r3, [pc, #624]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801734e:	2200      	movs	r2, #0
 8017350:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 8017354:	4b9a      	ldr	r3, [pc, #616]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017356:	2200      	movs	r2, #0
 8017358:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 801735c:	4b98      	ldr	r3, [pc, #608]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801735e:	2200      	movs	r2, #0
 8017360:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 8017364:	4b97      	ldr	r3, [pc, #604]	; (80175c4 <ProcessRadioRxDone+0x32c>)
 8017366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017368:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 801736a:	4897      	ldr	r0, [pc, #604]	; (80175c8 <ProcessRadioRxDone+0x330>)
 801736c:	f00d fe54 	bl	8025018 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 8017370:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8017374:	4619      	mov	r1, r3
 8017376:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8017378:	f004 fd4e 	bl	801be18 <LoRaMacClassBRxBeacon>
 801737c:	4603      	mov	r3, r0
 801737e:	2b00      	cmp	r3, #0
 8017380:	d00b      	beq.n	801739a <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 8017382:	4a8f      	ldr	r2, [pc, #572]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017384:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8017388:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 801738c:	4a8c      	ldr	r2, [pc, #560]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801738e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8017392:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 8017396:	f000 bc09 	b.w	8017bac <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 801739a:	4b89      	ldr	r3, [pc, #548]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801739c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80173a0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80173a4:	2b01      	cmp	r3, #1
 80173a6:	d11e      	bne.n	80173e6 <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 80173a8:	f004 fd49 	bl	801be3e <LoRaMacClassBIsPingExpected>
 80173ac:	4603      	mov	r3, r0
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d00a      	beq.n	80173c8 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80173b2:	2000      	movs	r0, #0
 80173b4:	f004 fcfa 	bl	801bdac <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 80173b8:	2000      	movs	r0, #0
 80173ba:	f004 fd1b 	bl	801bdf4 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 80173be:	4b80      	ldr	r3, [pc, #512]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80173c0:	2204      	movs	r2, #4
 80173c2:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 80173c6:	e00e      	b.n	80173e6 <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 80173c8:	f004 fd40 	bl	801be4c <LoRaMacClassBIsMulticastExpected>
 80173cc:	4603      	mov	r3, r0
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d009      	beq.n	80173e6 <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80173d2:	2000      	movs	r0, #0
 80173d4:	f004 fcf4 	bl	801bdc0 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 80173d8:	2000      	movs	r0, #0
 80173da:	f004 fd14 	bl	801be06 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 80173de:	4b78      	ldr	r3, [pc, #480]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80173e0:	2205      	movs	r2, #5
 80173e2:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 80173e6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 80173ea:	1c5a      	adds	r2, r3, #1
 80173ec:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 80173f0:	461a      	mov	r2, r3
 80173f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80173f4:	4413      	add	r3, r2
 80173f6:	781b      	ldrb	r3, [r3, #0]
 80173f8:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 80173fc:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8017400:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8017404:	b2db      	uxtb	r3, r3
 8017406:	3b01      	subs	r3, #1
 8017408:	2b06      	cmp	r3, #6
 801740a:	f200 83a6 	bhi.w	8017b5a <ProcessRadioRxDone+0x8c2>
 801740e:	a201      	add	r2, pc, #4	; (adr r2, 8017414 <ProcessRadioRxDone+0x17c>)
 8017410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017414:	08017431 	.word	0x08017431
 8017418:	08017b5b 	.word	0x08017b5b
 801741c:	080175ed 	.word	0x080175ed
 8017420:	08017b5b 	.word	0x08017b5b
 8017424:	080175e5 	.word	0x080175e5
 8017428:	08017b5b 	.word	0x08017b5b
 801742c:	08017b01 	.word	0x08017b01
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 8017430:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8017434:	2b10      	cmp	r3, #16
 8017436:	d806      	bhi.n	8017446 <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017438:	4b61      	ldr	r3, [pc, #388]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801743a:	2201      	movs	r2, #1
 801743c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8017440:	f7ff ff04 	bl	801724c <PrepareRxDoneAbort>
                return;
 8017444:	e3b2      	b.n	8017bac <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 8017446:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017448:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 801744a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801744e:	b2db      	uxtb	r3, r3
 8017450:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8017452:	4b5b      	ldr	r3, [pc, #364]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017454:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017458:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801745c:	2b00      	cmp	r3, #0
 801745e:	d006      	beq.n	801746e <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017460:	4b57      	ldr	r3, [pc, #348]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017462:	2201      	movs	r2, #1
 8017464:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8017468:	f7ff fef0 	bl	801724c <PrepareRxDoneAbort>
                return;
 801746c:	e39e      	b.n	8017bac <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 801746e:	f7fe fc9d 	bl	8015dac <SecureElementGetJoinEui>
 8017472:	4601      	mov	r1, r0
 8017474:	f107 0308 	add.w	r3, r7, #8
 8017478:	461a      	mov	r2, r3
 801747a:	20ff      	movs	r0, #255	; 0xff
 801747c:	f005 ff46 	bl	801d30c <LoRaMacCryptoHandleJoinAccept>
 8017480:	4603      	mov	r3, r0
 8017482:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 8017486:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801748a:	2b00      	cmp	r3, #0
 801748c:	f040 809e 	bne.w	80175cc <ProcessRadioRxDone+0x334>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8017490:	7c7a      	ldrb	r2, [r7, #17]
 8017492:	4b4b      	ldr	r3, [pc, #300]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017494:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017498:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 801749a:	4b49      	ldr	r3, [pc, #292]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801749c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174a0:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80174a2:	7cbb      	ldrb	r3, [r7, #18]
 80174a4:	021a      	lsls	r2, r3, #8
 80174a6:	4b46      	ldr	r3, [pc, #280]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80174a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174ac:	430a      	orrs	r2, r1
 80174ae:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 80174b0:	4b43      	ldr	r3, [pc, #268]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80174b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174b6:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80174b8:	7cfb      	ldrb	r3, [r7, #19]
 80174ba:	041a      	lsls	r2, r3, #16
 80174bc:	4b40      	ldr	r3, [pc, #256]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80174be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174c2:	430a      	orrs	r2, r1
 80174c4:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 80174c6:	4b3e      	ldr	r3, [pc, #248]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80174c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174cc:	697a      	ldr	r2, [r7, #20]
 80174ce:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 80174d0:	7e3b      	ldrb	r3, [r7, #24]
 80174d2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80174d6:	b2da      	uxtb	r2, r3
 80174d8:	4b39      	ldr	r3, [pc, #228]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80174da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174de:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 80174e2:	7e3b      	ldrb	r3, [r7, #24]
 80174e4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80174e8:	b2da      	uxtb	r2, r3
 80174ea:	4b35      	ldr	r3, [pc, #212]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80174ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80174f0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 80174f4:	7e3b      	ldrb	r3, [r7, #24]
 80174f6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80174fa:	b2da      	uxtb	r2, r3
 80174fc:	4b30      	ldr	r3, [pc, #192]	; (80175c0 <ProcessRadioRxDone+0x328>)
 80174fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017502:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 8017506:	7e7a      	ldrb	r2, [r7, #25]
 8017508:	4b2d      	ldr	r3, [pc, #180]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801750a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801750e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 8017512:	4b2b      	ldr	r3, [pc, #172]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017514:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017518:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801751c:	2b00      	cmp	r3, #0
 801751e:	d105      	bne.n	801752c <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 8017520:	4b27      	ldr	r3, [pc, #156]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017522:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017526:	2201      	movs	r2, #1
 8017528:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 801752c:	4b24      	ldr	r3, [pc, #144]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801752e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017532:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8017536:	4b22      	ldr	r3, [pc, #136]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017538:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801753c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8017540:	fb01 f202 	mul.w	r2, r1, r2
 8017544:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8017548:	4b1d      	ldr	r3, [pc, #116]	; (80175c0 <ProcessRadioRxDone+0x328>)
 801754a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801754e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8017552:	4b1b      	ldr	r3, [pc, #108]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017554:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017558:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 801755c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 8017560:	4b17      	ldr	r3, [pc, #92]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017562:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017566:	2200      	movs	r2, #0
 8017568:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 801756c:	f107 0308 	add.w	r3, r7, #8
 8017570:	3312      	adds	r3, #18
 8017572:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 8017574:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8017578:	b2db      	uxtb	r3, r3
 801757a:	3b11      	subs	r3, #17
 801757c:	b2db      	uxtb	r3, r3
 801757e:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 8017582:	4b0f      	ldr	r3, [pc, #60]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017584:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017588:	781b      	ldrb	r3, [r3, #0]
 801758a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 801758e:	4611      	mov	r1, r2
 8017590:	4618      	mov	r0, r3
 8017592:	f006 fcb2 	bl	801defa <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 8017596:	4b0a      	ldr	r3, [pc, #40]	; (80175c0 <ProcessRadioRxDone+0x328>)
 8017598:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801759c:	2202      	movs	r2, #2
 801759e:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80175a2:	2001      	movs	r0, #1
 80175a4:	f005 f98e 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 80175a8:	4603      	mov	r3, r0
 80175aa:	2b00      	cmp	r3, #0
 80175ac:	f000 82dc 	beq.w	8017b68 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 80175b0:	2101      	movs	r1, #1
 80175b2:	2000      	movs	r0, #0
 80175b4:	f005 f8fa 	bl	801c7ac <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 80175b8:	e2d6      	b.n	8017b68 <ProcessRadioRxDone+0x8d0>
 80175ba:	bf00      	nop
 80175bc:	20003034 	.word	0x20003034
 80175c0:	20003044 	.word	0x20003044
 80175c4:	08028494 	.word	0x08028494
 80175c8:	200033dc 	.word	0x200033dc
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80175cc:	2001      	movs	r0, #1
 80175ce:	f005 f979 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 80175d2:	4603      	mov	r3, r0
 80175d4:	2b00      	cmp	r3, #0
 80175d6:	f000 82c7 	beq.w	8017b68 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 80175da:	2101      	movs	r1, #1
 80175dc:	2007      	movs	r0, #7
 80175de:	f005 f8e5 	bl	801c7ac <LoRaMacConfirmQueueSetStatus>
            break;
 80175e2:	e2c1      	b.n	8017b68 <ProcessRadioRxDone+0x8d0>
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 80175e4:	4bbc      	ldr	r3, [pc, #752]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80175e6:	2201      	movs	r2, #1
 80175e8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80175ec:	4bba      	ldr	r3, [pc, #744]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80175ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80175f2:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80175f6:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 80175fa:	4bb7      	ldr	r3, [pc, #732]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80175fc:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8017600:	b25b      	sxtb	r3, r3
 8017602:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 8017606:	230d      	movs	r3, #13
 8017608:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 801760c:	4bb2      	ldr	r3, [pc, #712]	; (80178d8 <ProcessRadioRxDone+0x640>)
 801760e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017612:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 8017616:	2b00      	cmp	r3, #0
 8017618:	d002      	beq.n	8017620 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 801761a:	230e      	movs	r3, #14
 801761c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8017620:	4bad      	ldr	r3, [pc, #692]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017622:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017626:	781b      	ldrb	r3, [r3, #0]
 8017628:	f107 0264 	add.w	r2, r7, #100	; 0x64
 801762c:	4611      	mov	r1, r2
 801762e:	4618      	mov	r0, r3
 8017630:	f006 fbd7 	bl	801dde2 <RegionGetPhyParam>
 8017634:	4603      	mov	r3, r0
 8017636:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 8017638:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801763c:	3b0d      	subs	r3, #13
 801763e:	b29b      	uxth	r3, r3
 8017640:	b21b      	sxth	r3, r3
 8017642:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8017646:	b21a      	sxth	r2, r3
 8017648:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801764a:	b21b      	sxth	r3, r3
 801764c:	429a      	cmp	r2, r3
 801764e:	dc03      	bgt.n	8017658 <ProcessRadioRxDone+0x3c0>
 8017650:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8017654:	2b0b      	cmp	r3, #11
 8017656:	d806      	bhi.n	8017666 <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017658:	4b9f      	ldr	r3, [pc, #636]	; (80178d8 <ProcessRadioRxDone+0x640>)
 801765a:	2201      	movs	r2, #1
 801765c:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8017660:	f7ff fdf4 	bl	801724c <PrepareRxDoneAbort>
                return;
 8017664:	e2a2      	b.n	8017bac <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 8017666:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8017668:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 801766a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 801766e:	b2db      	uxtb	r3, r3
 8017670:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 8017674:	4b99      	ldr	r3, [pc, #612]	; (80178dc <ProcessRadioRxDone+0x644>)
 8017676:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 8017678:	23ff      	movs	r3, #255	; 0xff
 801767a:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 801767e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8017682:	4618      	mov	r0, r3
 8017684:	f006 f92b 	bl	801d8de <LoRaMacParserData>
 8017688:	4603      	mov	r3, r0
 801768a:	2b00      	cmp	r3, #0
 801768c:	d006      	beq.n	801769c <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801768e:	4b92      	ldr	r3, [pc, #584]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017690:	2201      	movs	r2, #1
 8017692:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 8017696:	f7ff fdd9 	bl	801724c <PrepareRxDoneAbort>
                return;
 801769a:	e287      	b.n	8017bac <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 801769c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801769e:	4a8e      	ldr	r2, [pc, #568]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80176a0:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 80176a4:	1cba      	adds	r2, r7, #2
 80176a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80176aa:	4611      	mov	r1, r2
 80176ac:	4618      	mov	r0, r3
 80176ae:	f002 fcfd 	bl	801a0ac <DetermineFrameType>
 80176b2:	4603      	mov	r3, r0
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d006      	beq.n	80176c6 <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80176b8:	4b87      	ldr	r3, [pc, #540]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80176ba:	2201      	movs	r2, #1
 80176bc:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80176c0:	f7ff fdc4 	bl	801724c <PrepareRxDoneAbort>
                return;
 80176c4:	e272      	b.n	8017bac <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 80176c6:	2300      	movs	r3, #0
 80176c8:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 80176cc:	2300      	movs	r3, #0
 80176ce:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80176d0:	2300      	movs	r3, #0
 80176d2:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 80176d6:	e055      	b.n	8017784 <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 80176d8:	4b7f      	ldr	r3, [pc, #508]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80176da:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80176de:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80176e2:	212c      	movs	r1, #44	; 0x2c
 80176e4:	fb01 f303 	mul.w	r3, r1, r3
 80176e8:	4413      	add	r3, r2
 80176ea:	3354      	adds	r3, #84	; 0x54
 80176ec:	681a      	ldr	r2, [r3, #0]
 80176ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80176f0:	429a      	cmp	r2, r3
 80176f2:	d142      	bne.n	801777a <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 80176f4:	4b78      	ldr	r3, [pc, #480]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80176f6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80176fa:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80176fe:	212c      	movs	r1, #44	; 0x2c
 8017700:	fb01 f303 	mul.w	r3, r1, r3
 8017704:	4413      	add	r3, r2
 8017706:	3352      	adds	r3, #82	; 0x52
 8017708:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 801770a:	2b00      	cmp	r3, #0
 801770c:	d035      	beq.n	801777a <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 801770e:	2301      	movs	r3, #1
 8017710:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 8017714:	4b70      	ldr	r3, [pc, #448]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017716:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801771a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801771e:	212c      	movs	r1, #44	; 0x2c
 8017720:	fb01 f303 	mul.w	r3, r1, r3
 8017724:	4413      	add	r3, r2
 8017726:	3353      	adds	r3, #83	; 0x53
 8017728:	781b      	ldrb	r3, [r3, #0]
 801772a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 801772e:	4b6a      	ldr	r3, [pc, #424]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017730:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8017734:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8017738:	212c      	movs	r1, #44	; 0x2c
 801773a:	fb01 f303 	mul.w	r3, r1, r3
 801773e:	4413      	add	r3, r2
 8017740:	3370      	adds	r3, #112	; 0x70
 8017742:	681b      	ldr	r3, [r3, #0]
 8017744:	681b      	ldr	r3, [r3, #0]
 8017746:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 8017748:	4b63      	ldr	r3, [pc, #396]	; (80178d8 <ProcessRadioRxDone+0x640>)
 801774a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801774e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8017752:	212c      	movs	r1, #44	; 0x2c
 8017754:	fb01 f303 	mul.w	r3, r1, r3
 8017758:	4413      	add	r3, r2
 801775a:	3354      	adds	r3, #84	; 0x54
 801775c:	681b      	ldr	r3, [r3, #0]
 801775e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8017762:	4b5d      	ldr	r3, [pc, #372]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017764:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017768:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801776c:	2b02      	cmp	r3, #2
 801776e:	d10e      	bne.n	801778e <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8017770:	4b59      	ldr	r3, [pc, #356]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017772:	2203      	movs	r2, #3
 8017774:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 8017778:	e009      	b.n	801778e <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801777a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 801777e:	3301      	adds	r3, #1
 8017780:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 8017784:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8017788:	2b00      	cmp	r3, #0
 801778a:	d0a5      	beq.n	80176d8 <ProcessRadioRxDone+0x440>
 801778c:	e000      	b.n	8017790 <ProcessRadioRxDone+0x4f8>
                    break;
 801778e:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8017790:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8017794:	2b01      	cmp	r3, #1
 8017796:	d117      	bne.n	80177c8 <ProcessRadioRxDone+0x530>
 8017798:	78bb      	ldrb	r3, [r7, #2]
 801779a:	2b03      	cmp	r3, #3
 801779c:	d10d      	bne.n	80177ba <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 801779e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80177a2:	f003 0320 	and.w	r3, r3, #32
 80177a6:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 80177a8:	2b00      	cmp	r3, #0
 80177aa:	d106      	bne.n	80177ba <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 80177ac:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80177b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80177b4:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 80177b6:	2b00      	cmp	r3, #0
 80177b8:	d006      	beq.n	80177c8 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80177ba:	4b47      	ldr	r3, [pc, #284]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80177bc:	2201      	movs	r2, #1
 80177be:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 80177c2:	f7ff fd43 	bl	801724c <PrepareRxDoneAbort>
                return;
 80177c6:	e1f1      	b.n	8017bac <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 80177c8:	2315      	movs	r3, #21
 80177ca:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80177ce:	4b42      	ldr	r3, [pc, #264]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80177d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80177d4:	781b      	ldrb	r3, [r3, #0]
 80177d6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80177da:	4611      	mov	r1, r2
 80177dc:	4618      	mov	r0, r3
 80177de:	f006 fb00 	bl	801dde2 <RegionGetPhyParam>
 80177e2:	4603      	mov	r3, r0
 80177e4:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 80177e6:	78bc      	ldrb	r4, [r7, #2]
 80177e8:	4b3b      	ldr	r3, [pc, #236]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80177ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80177ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80177f0:	b292      	uxth	r2, r2
 80177f2:	f107 0530 	add.w	r5, r7, #48	; 0x30
 80177f6:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 80177fa:	1d39      	adds	r1, r7, #4
 80177fc:	9102      	str	r1, [sp, #8]
 80177fe:	1cf9      	adds	r1, r7, #3
 8017800:	9101      	str	r1, [sp, #4]
 8017802:	9200      	str	r2, [sp, #0]
 8017804:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8017808:	462a      	mov	r2, r5
 801780a:	4621      	mov	r1, r4
 801780c:	f000 fdac 	bl	8018368 <GetFCntDown>
 8017810:	4603      	mov	r3, r0
 8017812:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8017816:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801781a:	2b00      	cmp	r3, #0
 801781c:	d038      	beq.n	8017890 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 801781e:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 8017822:	2b07      	cmp	r3, #7
 8017824:	d120      	bne.n	8017868 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 8017826:	4b2c      	ldr	r3, [pc, #176]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017828:	2208      	movs	r2, #8
 801782a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 801782e:	4b2a      	ldr	r3, [pc, #168]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017830:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017834:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8017838:	2b00      	cmp	r3, #0
 801783a:	d122      	bne.n	8017882 <ProcessRadioRxDone+0x5ea>
 801783c:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8017840:	f023 031f 	bic.w	r3, r3, #31
 8017844:	b2db      	uxtb	r3, r3
 8017846:	2ba0      	cmp	r3, #160	; 0xa0
 8017848:	d11b      	bne.n	8017882 <ProcessRadioRxDone+0x5ea>
 801784a:	4b23      	ldr	r3, [pc, #140]	; (80178d8 <ProcessRadioRxDone+0x640>)
 801784c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017850:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8017854:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8017856:	429a      	cmp	r2, r3
 8017858:	d113      	bne.n	8017882 <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 801785a:	4b1f      	ldr	r3, [pc, #124]	; (80178d8 <ProcessRadioRxDone+0x640>)
 801785c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017860:	2201      	movs	r2, #1
 8017862:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 8017866:	e00c      	b.n	8017882 <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 8017868:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 801786c:	2b08      	cmp	r3, #8
 801786e:	d104      	bne.n	801787a <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 8017870:	4b19      	ldr	r3, [pc, #100]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017872:	220a      	movs	r2, #10
 8017874:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 8017878:	e003      	b.n	8017882 <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801787a:	4b17      	ldr	r3, [pc, #92]	; (80178d8 <ProcessRadioRxDone+0x640>)
 801787c:	2201      	movs	r2, #1
 801787e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	4a14      	ldr	r2, [pc, #80]	; (80178d8 <ProcessRadioRxDone+0x640>)
 8017886:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 801788a:	f7ff fcdf 	bl	801724c <PrepareRxDoneAbort>
                return;
 801788e:	e18d      	b.n	8017bac <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 8017890:	78fa      	ldrb	r2, [r7, #3]
 8017892:	6879      	ldr	r1, [r7, #4]
 8017894:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 8017898:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801789c:	9300      	str	r3, [sp, #0]
 801789e:	460b      	mov	r3, r1
 80178a0:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80178a4:	f005 fe60 	bl	801d568 <LoRaMacCryptoUnsecureMessage>
 80178a8:	4603      	mov	r3, r0
 80178aa:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80178ae:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d014      	beq.n	80178e0 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 80178b6:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80178ba:	2b02      	cmp	r3, #2
 80178bc:	d104      	bne.n	80178c8 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 80178be:	4b06      	ldr	r3, [pc, #24]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80178c0:	220b      	movs	r2, #11
 80178c2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 80178c6:	e003      	b.n	80178d0 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 80178c8:	4b03      	ldr	r3, [pc, #12]	; (80178d8 <ProcessRadioRxDone+0x640>)
 80178ca:	220c      	movs	r2, #12
 80178cc:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 80178d0:	f7ff fcbc 	bl	801724c <PrepareRxDoneAbort>
                return;
 80178d4:	e16a      	b.n	8017bac <ProcessRadioRxDone+0x914>
 80178d6:	bf00      	nop
 80178d8:	20003044 	.word	0x20003044
 80178dc:	2000327c 	.word	0x2000327c
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 80178e0:	4bb4      	ldr	r3, [pc, #720]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80178e2:	2200      	movs	r2, #0
 80178e4:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 80178e8:	4ab2      	ldr	r2, [pc, #712]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80178ea:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80178ee:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 80178f2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80178f6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80178fa:	b2db      	uxtb	r3, r3
 80178fc:	461a      	mov	r2, r3
 80178fe:	4bad      	ldr	r3, [pc, #692]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017900:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 8017904:	4bab      	ldr	r3, [pc, #684]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017906:	2200      	movs	r2, #0
 8017908:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 801790c:	4ba9      	ldr	r3, [pc, #676]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 801790e:	2200      	movs	r2, #0
 8017910:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8017914:	687b      	ldr	r3, [r7, #4]
 8017916:	4aa7      	ldr	r2, [pc, #668]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017918:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 801791c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017920:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8017924:	b2db      	uxtb	r3, r3
 8017926:	2b00      	cmp	r3, #0
 8017928:	bf14      	ite	ne
 801792a:	2301      	movne	r3, #1
 801792c:	2300      	moveq	r3, #0
 801792e:	b2da      	uxtb	r2, r3
 8017930:	4ba0      	ldr	r3, [pc, #640]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017932:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8017936:	4b9f      	ldr	r3, [pc, #636]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017938:	2200      	movs	r2, #0
 801793a:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 801793e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017942:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8017946:	b2db      	uxtb	r3, r3
 8017948:	2b00      	cmp	r3, #0
 801794a:	bf14      	ite	ne
 801794c:	2301      	movne	r3, #1
 801794e:	2300      	moveq	r3, #0
 8017950:	b2da      	uxtb	r2, r3
 8017952:	4b98      	ldr	r3, [pc, #608]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017954:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 8017958:	4b96      	ldr	r3, [pc, #600]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 801795a:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 801795e:	2b00      	cmp	r3, #0
 8017960:	d004      	beq.n	801796c <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 8017962:	4b94      	ldr	r3, [pc, #592]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017964:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 8017968:	2b01      	cmp	r3, #1
 801796a:	d105      	bne.n	8017978 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 801796c:	4b91      	ldr	r3, [pc, #580]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 801796e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017972:	2200      	movs	r2, #0
 8017974:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 8017978:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 801797c:	2b01      	cmp	r3, #1
 801797e:	d104      	bne.n	801798a <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8017980:	4b8c      	ldr	r3, [pc, #560]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017982:	2202      	movs	r2, #2
 8017984:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 8017988:	e028      	b.n	80179dc <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 801798a:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 801798e:	f023 031f 	bic.w	r3, r3, #31
 8017992:	b2db      	uxtb	r3, r3
 8017994:	2ba0      	cmp	r3, #160	; 0xa0
 8017996:	d117      	bne.n	80179c8 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 8017998:	4b86      	ldr	r3, [pc, #536]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 801799a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801799e:	2201      	movs	r2, #1
 80179a0:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 80179a4:	4b83      	ldr	r3, [pc, #524]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80179a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80179aa:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 80179ae:	2b00      	cmp	r3, #0
 80179b0:	d105      	bne.n	80179be <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 80179b2:	4b80      	ldr	r3, [pc, #512]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80179b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80179b8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80179ba:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 80179be:	4b7d      	ldr	r3, [pc, #500]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80179c0:	2201      	movs	r2, #1
 80179c2:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 80179c6:	e009      	b.n	80179dc <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 80179c8:	4b7a      	ldr	r3, [pc, #488]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80179ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80179ce:	2200      	movs	r2, #0
 80179d0:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 80179d4:	4b77      	ldr	r3, [pc, #476]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80179d6:	2200      	movs	r2, #0
 80179d8:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 80179dc:	4b75      	ldr	r3, [pc, #468]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80179de:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80179e2:	4a74      	ldr	r2, [pc, #464]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 80179e4:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 80179e8:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 80179ec:	4618      	mov	r0, r3
 80179ee:	f001 fecd 	bl	801978c <RemoveMacCommands>

            switch( fType )
 80179f2:	78bb      	ldrb	r3, [r7, #2]
 80179f4:	2b03      	cmp	r3, #3
 80179f6:	d874      	bhi.n	8017ae2 <ProcessRadioRxDone+0x84a>
 80179f8:	a201      	add	r2, pc, #4	; (adr r2, 8017a00 <ProcessRadioRxDone+0x768>)
 80179fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80179fe:	bf00      	nop
 8017a00:	08017a11 	.word	0x08017a11
 8017a04:	08017a61 	.word	0x08017a61
 8017a08:	08017a97 	.word	0x08017a97
 8017a0c:	08017abd 	.word	0x08017abd
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8017a10:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017a14:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8017a18:	b2db      	uxtb	r3, r3
 8017a1a:	461c      	mov	r4, r3
 8017a1c:	4b65      	ldr	r3, [pc, #404]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017a1e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8017a22:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 8017a26:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8017a2a:	f102 0010 	add.w	r0, r2, #16
 8017a2e:	9300      	str	r3, [sp, #0]
 8017a30:	460b      	mov	r3, r1
 8017a32:	4622      	mov	r2, r4
 8017a34:	2100      	movs	r1, #0
 8017a36:	f000 fe2b 	bl	8018690 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8017a3a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8017a3e:	4b5d      	ldr	r3, [pc, #372]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017a40:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8017a44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017a46:	4a5b      	ldr	r2, [pc, #364]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017a48:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8017a4c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8017a50:	4b58      	ldr	r3, [pc, #352]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017a52:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 8017a56:	4b57      	ldr	r3, [pc, #348]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017a58:	2201      	movs	r2, #1
 8017a5a:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8017a5e:	e047      	b.n	8017af0 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 8017a60:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8017a64:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8017a68:	b2db      	uxtb	r3, r3
 8017a6a:	461c      	mov	r4, r3
 8017a6c:	4b51      	ldr	r3, [pc, #324]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017a6e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8017a72:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 8017a76:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8017a7a:	f102 0010 	add.w	r0, r2, #16
 8017a7e:	9300      	str	r3, [sp, #0]
 8017a80:	460b      	mov	r3, r1
 8017a82:	4622      	mov	r2, r4
 8017a84:	2100      	movs	r1, #0
 8017a86:	f000 fe03 	bl	8018690 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8017a8a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8017a8e:	4b49      	ldr	r3, [pc, #292]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017a90:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 8017a94:	e02c      	b.n	8017af0 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 8017a96:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8017a98:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8017a9c:	4b45      	ldr	r3, [pc, #276]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017a9e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8017aa2:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 8017aa6:	9300      	str	r3, [sp, #0]
 8017aa8:	460b      	mov	r3, r1
 8017aaa:	2100      	movs	r1, #0
 8017aac:	f000 fdf0 	bl	8018690 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8017ab0:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8017ab4:	4b3f      	ldr	r3, [pc, #252]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017ab6:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 8017aba:	e019      	b.n	8017af0 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8017abc:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8017ac0:	4b3c      	ldr	r3, [pc, #240]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017ac2:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8017ac6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8017ac8:	4a3a      	ldr	r2, [pc, #232]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017aca:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8017ace:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8017ad2:	4b38      	ldr	r3, [pc, #224]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017ad4:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 8017ad8:	4b36      	ldr	r3, [pc, #216]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017ada:	2201      	movs	r2, #1
 8017adc:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 8017ae0:	e006      	b.n	8017af0 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017ae2:	4b34      	ldr	r3, [pc, #208]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017ae4:	2201      	movs	r2, #1
 8017ae6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 8017aea:	f7ff fbaf 	bl	801724c <PrepareRxDoneAbort>
                    break;
 8017aee:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 8017af0:	4a30      	ldr	r2, [pc, #192]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017af2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017af6:	f043 0302 	orr.w	r3, r3, #2
 8017afa:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 8017afe:	e034      	b.n	8017b6a <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 8017b00:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8017b04:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8017b06:	18d1      	adds	r1, r2, r3
 8017b08:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8017b0c:	b29b      	uxth	r3, r3
 8017b0e:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8017b12:	1ad3      	subs	r3, r2, r3
 8017b14:	b29b      	uxth	r3, r3
 8017b16:	461a      	mov	r2, r3
 8017b18:	4827      	ldr	r0, [pc, #156]	; (8017bb8 <ProcessRadioRxDone+0x920>)
 8017b1a:	f009 fe88 	bl	802182e <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 8017b1e:	4b25      	ldr	r3, [pc, #148]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b20:	2203      	movs	r2, #3
 8017b22:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8017b26:	4b23      	ldr	r3, [pc, #140]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b28:	2200      	movs	r2, #0
 8017b2a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 8017b2e:	4b21      	ldr	r3, [pc, #132]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b30:	4a21      	ldr	r2, [pc, #132]	; (8017bb8 <ProcessRadioRxDone+0x920>)
 8017b32:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 8017b36:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8017b3a:	b2da      	uxtb	r2, r3
 8017b3c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8017b40:	1ad3      	subs	r3, r2, r3
 8017b42:	b2da      	uxtb	r2, r3
 8017b44:	4b1b      	ldr	r3, [pc, #108]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b46:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 8017b4a:	4a1a      	ldr	r2, [pc, #104]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b4c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017b50:	f043 0302 	orr.w	r3, r3, #2
 8017b54:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 8017b58:	e007      	b.n	8017b6a <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017b5a:	4b16      	ldr	r3, [pc, #88]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b5c:	2201      	movs	r2, #1
 8017b5e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 8017b62:	f7ff fb73 	bl	801724c <PrepareRxDoneAbort>
            break;
 8017b66:	e000      	b.n	8017b6a <ProcessRadioRxDone+0x8d2>
            break;
 8017b68:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 8017b6a:	4b12      	ldr	r3, [pc, #72]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b6c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	d008      	beq.n	8017b86 <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8017b74:	4b0f      	ldr	r3, [pc, #60]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b76:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d00d      	beq.n	8017b9a <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8017b7e:	2000      	movs	r0, #0
 8017b80:	f000 fbbc 	bl	80182fc <OnAckTimeoutTimerEvent>
 8017b84:	e009      	b.n	8017b9a <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 8017b86:	4b0b      	ldr	r3, [pc, #44]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017b8c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8017b90:	2b02      	cmp	r3, #2
 8017b92:	d102      	bne.n	8017b9a <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 8017b94:	2000      	movs	r0, #0
 8017b96:	f000 fbb1 	bl	80182fc <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8017b9a:	4a06      	ldr	r2, [pc, #24]	; (8017bb4 <ProcessRadioRxDone+0x91c>)
 8017b9c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017ba0:	f043 0320 	orr.w	r3, r3, #32
 8017ba4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 8017ba8:	f7ff fa92 	bl	80170d0 <UpdateRxSlotIdleState>
}
 8017bac:	3788      	adds	r7, #136	; 0x88
 8017bae:	46bd      	mov	sp, r7
 8017bb0:	bdb0      	pop	{r4, r5, r7, pc}
 8017bb2:	bf00      	nop
 8017bb4:	20003044 	.word	0x20003044
 8017bb8:	2000327c 	.word	0x2000327c

08017bbc <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 8017bbc:	b580      	push	{r7, lr}
 8017bbe:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8017bc0:	4b12      	ldr	r3, [pc, #72]	; (8017c0c <ProcessRadioTxTimeout+0x50>)
 8017bc2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017bc6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8017bca:	2b02      	cmp	r3, #2
 8017bcc:	d002      	beq.n	8017bd4 <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 8017bce:	4b10      	ldr	r3, [pc, #64]	; (8017c10 <ProcessRadioTxTimeout+0x54>)
 8017bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017bd2:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 8017bd4:	f7ff fa7c 	bl	80170d0 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8017bd8:	4b0c      	ldr	r3, [pc, #48]	; (8017c0c <ProcessRadioTxTimeout+0x50>)
 8017bda:	2202      	movs	r2, #2
 8017bdc:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8017be0:	2002      	movs	r0, #2
 8017be2:	f004 fe3b 	bl	801c85c <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8017be6:	4b09      	ldr	r3, [pc, #36]	; (8017c0c <ProcessRadioTxTimeout+0x50>)
 8017be8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	d003      	beq.n	8017bf8 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 8017bf0:	4b06      	ldr	r3, [pc, #24]	; (8017c0c <ProcessRadioTxTimeout+0x50>)
 8017bf2:	2201      	movs	r2, #1
 8017bf4:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8017bf8:	4a04      	ldr	r2, [pc, #16]	; (8017c0c <ProcessRadioTxTimeout+0x50>)
 8017bfa:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017bfe:	f043 0320 	orr.w	r3, r3, #32
 8017c02:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8017c06:	bf00      	nop
 8017c08:	bd80      	pop	{r7, pc}
 8017c0a:	bf00      	nop
 8017c0c:	20003044 	.word	0x20003044
 8017c10:	08028494 	.word	0x08028494

08017c14 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8017c14:	b580      	push	{r7, lr}
 8017c16:	b084      	sub	sp, #16
 8017c18:	af00      	add	r7, sp, #0
 8017c1a:	4603      	mov	r3, r0
 8017c1c:	460a      	mov	r2, r1
 8017c1e:	71fb      	strb	r3, [r7, #7]
 8017c20:	4613      	mov	r3, r2
 8017c22:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 8017c24:	2300      	movs	r3, #0
 8017c26:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8017c28:	4b44      	ldr	r3, [pc, #272]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017c2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017c2e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8017c32:	2b02      	cmp	r3, #2
 8017c34:	d002      	beq.n	8017c3c <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 8017c36:	4b42      	ldr	r3, [pc, #264]	; (8017d40 <HandleRadioRxErrorTimeout+0x12c>)
 8017c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c3a:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8017c3c:	f004 f8f8 	bl	801be30 <LoRaMacClassBIsBeaconExpected>
 8017c40:	4603      	mov	r3, r0
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	d007      	beq.n	8017c56 <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 8017c46:	2002      	movs	r0, #2
 8017c48:	f004 f8a6 	bl	801bd98 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8017c4c:	2000      	movs	r0, #0
 8017c4e:	f004 f8c8 	bl	801bde2 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 8017c52:	2301      	movs	r3, #1
 8017c54:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8017c56:	4b39      	ldr	r3, [pc, #228]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017c58:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017c5c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8017c60:	2b01      	cmp	r3, #1
 8017c62:	d119      	bne.n	8017c98 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8017c64:	f004 f8eb 	bl	801be3e <LoRaMacClassBIsPingExpected>
 8017c68:	4603      	mov	r3, r0
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d007      	beq.n	8017c7e <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8017c6e:	2000      	movs	r0, #0
 8017c70:	f004 f89c 	bl	801bdac <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8017c74:	2000      	movs	r0, #0
 8017c76:	f004 f8bd 	bl	801bdf4 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 8017c7a:	2301      	movs	r3, #1
 8017c7c:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8017c7e:	f004 f8e5 	bl	801be4c <LoRaMacClassBIsMulticastExpected>
 8017c82:	4603      	mov	r3, r0
 8017c84:	2b00      	cmp	r3, #0
 8017c86:	d007      	beq.n	8017c98 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8017c88:	2000      	movs	r0, #0
 8017c8a:	f004 f899 	bl	801bdc0 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8017c8e:	2000      	movs	r0, #0
 8017c90:	f004 f8b9 	bl	801be06 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8017c94:	2301      	movs	r3, #1
 8017c96:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 8017c98:	7bfb      	ldrb	r3, [r7, #15]
 8017c9a:	f083 0301 	eor.w	r3, r3, #1
 8017c9e:	b2db      	uxtb	r3, r3
 8017ca0:	2b00      	cmp	r3, #0
 8017ca2:	d045      	beq.n	8017d30 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8017ca4:	4b25      	ldr	r3, [pc, #148]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017ca6:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8017caa:	2b00      	cmp	r3, #0
 8017cac:	d125      	bne.n	8017cfa <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 8017cae:	4b23      	ldr	r3, [pc, #140]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017cb0:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8017cb4:	2b00      	cmp	r3, #0
 8017cb6:	d003      	beq.n	8017cc0 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 8017cb8:	4a20      	ldr	r2, [pc, #128]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017cba:	79fb      	ldrb	r3, [r7, #7]
 8017cbc:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8017cc0:	79fb      	ldrb	r3, [r7, #7]
 8017cc2:	4618      	mov	r0, r3
 8017cc4:	f004 fdca 	bl	801c85c <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 8017cc8:	4b1c      	ldr	r3, [pc, #112]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017cca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017cce:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8017cd2:	4618      	mov	r0, r3
 8017cd4:	f00d facc 	bl	8025270 <UTIL_TIMER_GetElapsedTime>
 8017cd8:	4602      	mov	r2, r0
 8017cda:	4b18      	ldr	r3, [pc, #96]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017cdc:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 8017ce0:	429a      	cmp	r2, r3
 8017ce2:	d325      	bcc.n	8017d30 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8017ce4:	4817      	ldr	r0, [pc, #92]	; (8017d44 <HandleRadioRxErrorTimeout+0x130>)
 8017ce6:	f00d f997 	bl	8025018 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8017cea:	4a14      	ldr	r2, [pc, #80]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017cec:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017cf0:	f043 0320 	orr.w	r3, r3, #32
 8017cf4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8017cf8:	e01a      	b.n	8017d30 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8017cfa:	4b10      	ldr	r3, [pc, #64]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017cfc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8017d00:	2b00      	cmp	r3, #0
 8017d02:	d003      	beq.n	8017d0c <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8017d04:	4a0d      	ldr	r2, [pc, #52]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017d06:	79bb      	ldrb	r3, [r7, #6]
 8017d08:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 8017d0c:	79bb      	ldrb	r3, [r7, #6]
 8017d0e:	4618      	mov	r0, r3
 8017d10:	f004 fda4 	bl	801c85c <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 8017d14:	4b09      	ldr	r3, [pc, #36]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017d16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8017d1a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8017d1e:	2b02      	cmp	r3, #2
 8017d20:	d006      	beq.n	8017d30 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 8017d22:	4a06      	ldr	r2, [pc, #24]	; (8017d3c <HandleRadioRxErrorTimeout+0x128>)
 8017d24:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017d28:	f043 0320 	orr.w	r3, r3, #32
 8017d2c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 8017d30:	f7ff f9ce 	bl	80170d0 <UpdateRxSlotIdleState>
}
 8017d34:	bf00      	nop
 8017d36:	3710      	adds	r7, #16
 8017d38:	46bd      	mov	sp, r7
 8017d3a:	bd80      	pop	{r7, pc}
 8017d3c:	20003044 	.word	0x20003044
 8017d40:	08028494 	.word	0x08028494
 8017d44:	200033dc 	.word	0x200033dc

08017d48 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 8017d48:	b580      	push	{r7, lr}
 8017d4a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 8017d4c:	2106      	movs	r1, #6
 8017d4e:	2005      	movs	r0, #5
 8017d50:	f7ff ff60 	bl	8017c14 <HandleRadioRxErrorTimeout>
}
 8017d54:	bf00      	nop
 8017d56:	bd80      	pop	{r7, pc}

08017d58 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 8017d58:	b580      	push	{r7, lr}
 8017d5a:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 8017d5c:	2104      	movs	r1, #4
 8017d5e:	2003      	movs	r0, #3
 8017d60:	f7ff ff58 	bl	8017c14 <HandleRadioRxErrorTimeout>
}
 8017d64:	bf00      	nop
 8017d66:	bd80      	pop	{r7, pc}

08017d68 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 8017d68:	b580      	push	{r7, lr}
 8017d6a:	b084      	sub	sp, #16
 8017d6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017d6e:	f3ef 8310 	mrs	r3, PRIMASK
 8017d72:	607b      	str	r3, [r7, #4]
  return(result);
 8017d74:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 8017d76:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8017d78:	b672      	cpsid	i
}
 8017d7a:	bf00      	nop
    events = LoRaMacRadioEvents;
 8017d7c:	4b1d      	ldr	r3, [pc, #116]	; (8017df4 <LoRaMacHandleIrqEvents+0x8c>)
 8017d7e:	681b      	ldr	r3, [r3, #0]
 8017d80:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 8017d82:	4b1c      	ldr	r3, [pc, #112]	; (8017df4 <LoRaMacHandleIrqEvents+0x8c>)
 8017d84:	2200      	movs	r2, #0
 8017d86:	601a      	str	r2, [r3, #0]
 8017d88:	68fb      	ldr	r3, [r7, #12]
 8017d8a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017d8c:	68bb      	ldr	r3, [r7, #8]
 8017d8e:	f383 8810 	msr	PRIMASK, r3
}
 8017d92:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 8017d94:	683b      	ldr	r3, [r7, #0]
 8017d96:	2b00      	cmp	r3, #0
 8017d98:	d027      	beq.n	8017dea <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 8017d9a:	783b      	ldrb	r3, [r7, #0]
 8017d9c:	f003 0310 	and.w	r3, r3, #16
 8017da0:	b2db      	uxtb	r3, r3
 8017da2:	2b00      	cmp	r3, #0
 8017da4:	d001      	beq.n	8017daa <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 8017da6:	f7ff f9ab 	bl	8017100 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 8017daa:	783b      	ldrb	r3, [r7, #0]
 8017dac:	f003 0308 	and.w	r3, r3, #8
 8017db0:	b2db      	uxtb	r3, r3
 8017db2:	2b00      	cmp	r3, #0
 8017db4:	d001      	beq.n	8017dba <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 8017db6:	f7ff fa6f 	bl	8017298 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 8017dba:	783b      	ldrb	r3, [r7, #0]
 8017dbc:	f003 0304 	and.w	r3, r3, #4
 8017dc0:	b2db      	uxtb	r3, r3
 8017dc2:	2b00      	cmp	r3, #0
 8017dc4:	d001      	beq.n	8017dca <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 8017dc6:	f7ff fef9 	bl	8017bbc <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 8017dca:	783b      	ldrb	r3, [r7, #0]
 8017dcc:	f003 0302 	and.w	r3, r3, #2
 8017dd0:	b2db      	uxtb	r3, r3
 8017dd2:	2b00      	cmp	r3, #0
 8017dd4:	d001      	beq.n	8017dda <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 8017dd6:	f7ff ffb7 	bl	8017d48 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 8017dda:	783b      	ldrb	r3, [r7, #0]
 8017ddc:	f003 0301 	and.w	r3, r3, #1
 8017de0:	b2db      	uxtb	r3, r3
 8017de2:	2b00      	cmp	r3, #0
 8017de4:	d001      	beq.n	8017dea <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 8017de6:	f7ff ffb7 	bl	8017d58 <ProcessRadioRxTimeout>
        }
    }
}
 8017dea:	bf00      	nop
 8017dec:	3710      	adds	r7, #16
 8017dee:	46bd      	mov	sp, r7
 8017df0:	bd80      	pop	{r7, pc}
 8017df2:	bf00      	nop
 8017df4:	20003674 	.word	0x20003674

08017df8 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 8017df8:	b480      	push	{r7}
 8017dfa:	b083      	sub	sp, #12
 8017dfc:	af00      	add	r7, sp, #0
 8017dfe:	4603      	mov	r3, r0
 8017e00:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 8017e02:	4a04      	ldr	r2, [pc, #16]	; (8017e14 <LoRaMacEnableRequests+0x1c>)
 8017e04:	79fb      	ldrb	r3, [r7, #7]
 8017e06:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 8017e0a:	bf00      	nop
 8017e0c:	370c      	adds	r7, #12
 8017e0e:	46bd      	mov	sp, r7
 8017e10:	bc80      	pop	{r7}
 8017e12:	4770      	bx	lr
 8017e14:	20003044 	.word	0x20003044

08017e18 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 8017e18:	b580      	push	{r7, lr}
 8017e1a:	b082      	sub	sp, #8
 8017e1c:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 8017e1e:	4b2c      	ldr	r3, [pc, #176]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017e20:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8017e24:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 8017e26:	4b2a      	ldr	r3, [pc, #168]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017e28:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8017e2c:	2b00      	cmp	r3, #0
 8017e2e:	d14a      	bne.n	8017ec6 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8017e30:	4b27      	ldr	r3, [pc, #156]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017e32:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8017e36:	f003 0301 	and.w	r3, r3, #1
 8017e3a:	b2db      	uxtb	r3, r3
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d006      	beq.n	8017e4e <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8017e40:	4a23      	ldr	r2, [pc, #140]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017e42:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017e46:	f36f 0300 	bfc	r3, #0, #1
 8017e4a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8017e4e:	4b20      	ldr	r3, [pc, #128]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017e50:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8017e54:	f003 0304 	and.w	r3, r3, #4
 8017e58:	b2db      	uxtb	r3, r3
 8017e5a:	2b00      	cmp	r3, #0
 8017e5c:	d006      	beq.n	8017e6c <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8017e5e:	4a1c      	ldr	r2, [pc, #112]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017e60:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017e64:	f36f 0382 	bfc	r3, #2, #1
 8017e68:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8017e6c:	2001      	movs	r0, #1
 8017e6e:	f7ff ffc3 	bl	8017df8 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8017e72:	793b      	ldrb	r3, [r7, #4]
 8017e74:	f003 0301 	and.w	r3, r3, #1
 8017e78:	b2db      	uxtb	r3, r3
 8017e7a:	2b00      	cmp	r3, #0
 8017e7c:	d005      	beq.n	8017e8a <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8017e7e:	4b14      	ldr	r3, [pc, #80]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017e80:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8017e84:	681b      	ldr	r3, [r3, #0]
 8017e86:	4813      	ldr	r0, [pc, #76]	; (8017ed4 <LoRaMacHandleRequestEvents+0xbc>)
 8017e88:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 8017e8a:	793b      	ldrb	r3, [r7, #4]
 8017e8c:	f003 0304 	and.w	r3, r3, #4
 8017e90:	b2db      	uxtb	r3, r3
 8017e92:	2b00      	cmp	r3, #0
 8017e94:	d00e      	beq.n	8017eb4 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 8017e96:	4810      	ldr	r0, [pc, #64]	; (8017ed8 <LoRaMacHandleRequestEvents+0xc0>)
 8017e98:	f004 fd2e 	bl	801c8f8 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8017e9c:	f004 fd78 	bl	801c990 <LoRaMacConfirmQueueGetCnt>
 8017ea0:	4603      	mov	r3, r0
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	d006      	beq.n	8017eb4 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 8017ea6:	4a0a      	ldr	r2, [pc, #40]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017ea8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017eac:	f043 0304 	orr.w	r3, r3, #4
 8017eb0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 8017eb4:	f003 ffe8 	bl	801be88 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 8017eb8:	4a05      	ldr	r2, [pc, #20]	; (8017ed0 <LoRaMacHandleRequestEvents+0xb8>)
 8017eba:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017ebe:	f36f 1345 	bfc	r3, #5, #1
 8017ec2:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 8017ec6:	bf00      	nop
 8017ec8:	3708      	adds	r7, #8
 8017eca:	46bd      	mov	sp, r7
 8017ecc:	bd80      	pop	{r7, pc}
 8017ece:	bf00      	nop
 8017ed0:	20003044 	.word	0x20003044
 8017ed4:	20003480 	.word	0x20003480
 8017ed8:	20003494 	.word	0x20003494

08017edc <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 8017edc:	b580      	push	{r7, lr}
 8017ede:	b082      	sub	sp, #8
 8017ee0:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 8017ee2:	4b0a      	ldr	r3, [pc, #40]	; (8017f0c <LoRaMacHandleScheduleUplinkEvent+0x30>)
 8017ee4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8017ee8:	2b00      	cmp	r3, #0
 8017eea:	d10a      	bne.n	8017f02 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 8017eec:	2300      	movs	r3, #0
 8017eee:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 8017ef0:	1dfb      	adds	r3, r7, #7
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	f004 fab4 	bl	801c460 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 8017ef8:	79fb      	ldrb	r3, [r7, #7]
 8017efa:	2b00      	cmp	r3, #0
 8017efc:	d001      	beq.n	8017f02 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 8017efe:	f000 fbb7 	bl	8018670 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 8017f02:	bf00      	nop
 8017f04:	3708      	adds	r7, #8
 8017f06:	46bd      	mov	sp, r7
 8017f08:	bd80      	pop	{r7, pc}
 8017f0a:	bf00      	nop
 8017f0c:	20003044 	.word	0x20003044

08017f10 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 8017f10:	b580      	push	{r7, lr}
 8017f12:	b088      	sub	sp, #32
 8017f14:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 8017f16:	4b24      	ldr	r3, [pc, #144]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f18:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8017f1c:	f003 0308 	and.w	r3, r3, #8
 8017f20:	b2db      	uxtb	r3, r3
 8017f22:	2b00      	cmp	r3, #0
 8017f24:	d00c      	beq.n	8017f40 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 8017f26:	4a20      	ldr	r2, [pc, #128]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f28:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017f2c:	f36f 03c3 	bfc	r3, #3, #1
 8017f30:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 8017f34:	4b1c      	ldr	r3, [pc, #112]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f36:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8017f3a:	68db      	ldr	r3, [r3, #12]
 8017f3c:	481b      	ldr	r0, [pc, #108]	; (8017fac <LoRaMacHandleIndicationEvents+0x9c>)
 8017f3e:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 8017f40:	4b19      	ldr	r3, [pc, #100]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f42:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8017f46:	f003 0310 	and.w	r3, r3, #16
 8017f4a:	b2db      	uxtb	r3, r3
 8017f4c:	2b00      	cmp	r3, #0
 8017f4e:	d011      	beq.n	8017f74 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 8017f50:	2307      	movs	r3, #7
 8017f52:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8017f54:	2300      	movs	r3, #0
 8017f56:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 8017f58:	4b13      	ldr	r3, [pc, #76]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f5a:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8017f5e:	68db      	ldr	r3, [r3, #12]
 8017f60:	1d3a      	adds	r2, r7, #4
 8017f62:	4610      	mov	r0, r2
 8017f64:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 8017f66:	4a10      	ldr	r2, [pc, #64]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f68:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017f6c:	f36f 1304 	bfc	r3, #4, #1
 8017f70:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8017f74:	4b0c      	ldr	r3, [pc, #48]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f76:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8017f7a:	f003 0302 	and.w	r3, r3, #2
 8017f7e:	b2db      	uxtb	r3, r3
 8017f80:	2b00      	cmp	r3, #0
 8017f82:	d00c      	beq.n	8017f9e <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 8017f84:	4a08      	ldr	r2, [pc, #32]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f86:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8017f8a:	f36f 0341 	bfc	r3, #1, #1
 8017f8e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 8017f92:	4b05      	ldr	r3, [pc, #20]	; (8017fa8 <LoRaMacHandleIndicationEvents+0x98>)
 8017f94:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8017f98:	685b      	ldr	r3, [r3, #4]
 8017f9a:	4805      	ldr	r0, [pc, #20]	; (8017fb0 <LoRaMacHandleIndicationEvents+0xa0>)
 8017f9c:	4798      	blx	r3
    }
}
 8017f9e:	bf00      	nop
 8017fa0:	3720      	adds	r7, #32
 8017fa2:	46bd      	mov	sp, r7
 8017fa4:	bd80      	pop	{r7, pc}
 8017fa6:	bf00      	nop
 8017fa8:	20003044 	.word	0x20003044
 8017fac:	200034a8 	.word	0x200034a8
 8017fb0:	20003460 	.word	0x20003460

08017fb4 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 8017fb4:	b580      	push	{r7, lr}
 8017fb6:	b082      	sub	sp, #8
 8017fb8:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8017fba:	4b33      	ldr	r3, [pc, #204]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 8017fbc:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 8017fc0:	f003 0301 	and.w	r3, r3, #1
 8017fc4:	b2db      	uxtb	r3, r3
 8017fc6:	2b00      	cmp	r3, #0
 8017fc8:	d05a      	beq.n	8018080 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 8017fca:	2300      	movs	r3, #0
 8017fcc:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 8017fce:	2300      	movs	r3, #0
 8017fd0:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8017fd2:	4b2d      	ldr	r3, [pc, #180]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 8017fd4:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	d004      	beq.n	8017fe6 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8017fdc:	4b2a      	ldr	r3, [pc, #168]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 8017fde:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 8017fe2:	2b03      	cmp	r3, #3
 8017fe4:	d104      	bne.n	8017ff0 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8017fe6:	f002 f8af 	bl	801a148 <CheckRetransUnconfirmedUplink>
 8017fea:	4603      	mov	r3, r0
 8017fec:	71fb      	strb	r3, [r7, #7]
 8017fee:	e022      	b.n	8018036 <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 8017ff0:	4b25      	ldr	r3, [pc, #148]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 8017ff2:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 8017ff6:	2b01      	cmp	r3, #1
 8017ff8:	d11d      	bne.n	8018036 <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 8017ffa:	4b23      	ldr	r3, [pc, #140]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 8017ffc:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 8018000:	2b00      	cmp	r3, #0
 8018002:	d016      	beq.n	8018032 <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 8018004:	f002 f8ce 	bl	801a1a4 <CheckRetransConfirmedUplink>
 8018008:	4603      	mov	r3, r0
 801800a:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 801800c:	4b1e      	ldr	r3, [pc, #120]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 801800e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018012:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 8018016:	2b00      	cmp	r3, #0
 8018018:	d10d      	bne.n	8018036 <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 801801a:	79fb      	ldrb	r3, [r7, #7]
 801801c:	f083 0301 	eor.w	r3, r3, #1
 8018020:	b2db      	uxtb	r3, r3
 8018022:	2b00      	cmp	r3, #0
 8018024:	d002      	beq.n	801802c <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 8018026:	f002 f91d 	bl	801a264 <AckTimeoutRetriesProcess>
 801802a:	e004      	b.n	8018036 <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 801802c:	f002 f95c 	bl	801a2e8 <AckTimeoutRetriesFinalize>
 8018030:	e001      	b.n	8018036 <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 8018032:	2301      	movs	r3, #1
 8018034:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 8018036:	79fb      	ldrb	r3, [r7, #7]
 8018038:	2b00      	cmp	r3, #0
 801803a:	d00d      	beq.n	8018058 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 801803c:	4813      	ldr	r0, [pc, #76]	; (801808c <LoRaMacHandleMcpsRequest+0xd8>)
 801803e:	f00c ffeb 	bl	8025018 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8018042:	4b11      	ldr	r3, [pc, #68]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 8018044:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8018048:	f023 0320 	bic.w	r3, r3, #32
 801804c:	4a0e      	ldr	r2, [pc, #56]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 801804e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 8018052:	f002 f8c9 	bl	801a1e8 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 8018056:	e013      	b.n	8018080 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 8018058:	79bb      	ldrb	r3, [r7, #6]
 801805a:	f083 0301 	eor.w	r3, r3, #1
 801805e:	b2db      	uxtb	r3, r3
 8018060:	2b00      	cmp	r3, #0
 8018062:	d00d      	beq.n	8018080 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 8018064:	4a08      	ldr	r2, [pc, #32]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 8018066:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801806a:	f36f 1345 	bfc	r3, #5, #1
 801806e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 8018072:	4b05      	ldr	r3, [pc, #20]	; (8018088 <LoRaMacHandleMcpsRequest+0xd4>)
 8018074:	2200      	movs	r2, #0
 8018076:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 801807a:	2000      	movs	r0, #0
 801807c:	f000 f88c 	bl	8018198 <OnTxDelayedTimerEvent>
}
 8018080:	bf00      	nop
 8018082:	3708      	adds	r7, #8
 8018084:	46bd      	mov	sp, r7
 8018086:	bd80      	pop	{r7, pc}
 8018088:	20003044 	.word	0x20003044
 801808c:	200033ac 	.word	0x200033ac

08018090 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 8018090:	b580      	push	{r7, lr}
 8018092:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8018094:	4b1b      	ldr	r3, [pc, #108]	; (8018104 <LoRaMacHandleMlmeRequest+0x74>)
 8018096:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801809a:	f003 0304 	and.w	r3, r3, #4
 801809e:	b2db      	uxtb	r3, r3
 80180a0:	2b00      	cmp	r3, #0
 80180a2:	d02c      	beq.n	80180fe <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80180a4:	2001      	movs	r0, #1
 80180a6:	f004 fc0d 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 80180aa:	4603      	mov	r3, r0
 80180ac:	2b00      	cmp	r3, #0
 80180ae:	d012      	beq.n	80180d6 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 80180b0:	2001      	movs	r0, #1
 80180b2:	f004 fba9 	bl	801c808 <LoRaMacConfirmQueueGetStatus>
 80180b6:	4603      	mov	r3, r0
 80180b8:	2b00      	cmp	r3, #0
 80180ba:	d103      	bne.n	80180c4 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 80180bc:	4b11      	ldr	r3, [pc, #68]	; (8018104 <LoRaMacHandleMlmeRequest+0x74>)
 80180be:	2200      	movs	r2, #0
 80180c0:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80180c4:	4b0f      	ldr	r3, [pc, #60]	; (8018104 <LoRaMacHandleMlmeRequest+0x74>)
 80180c6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80180ca:	f023 0302 	bic.w	r3, r3, #2
 80180ce:	4a0d      	ldr	r2, [pc, #52]	; (8018104 <LoRaMacHandleMlmeRequest+0x74>)
 80180d0:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 80180d4:	e013      	b.n	80180fe <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 80180d6:	2005      	movs	r0, #5
 80180d8:	f004 fbf4 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 80180dc:	4603      	mov	r3, r0
 80180de:	2b00      	cmp	r3, #0
 80180e0:	d105      	bne.n	80180ee <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 80180e2:	2006      	movs	r0, #6
 80180e4:	f004 fbee 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 80180e8:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 80180ea:	2b00      	cmp	r3, #0
 80180ec:	d007      	beq.n	80180fe <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80180ee:	4b05      	ldr	r3, [pc, #20]	; (8018104 <LoRaMacHandleMlmeRequest+0x74>)
 80180f0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80180f4:	f023 0302 	bic.w	r3, r3, #2
 80180f8:	4a02      	ldr	r2, [pc, #8]	; (8018104 <LoRaMacHandleMlmeRequest+0x74>)
 80180fa:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 80180fe:	bf00      	nop
 8018100:	bd80      	pop	{r7, pc}
 8018102:	bf00      	nop
 8018104:	20003044 	.word	0x20003044

08018108 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8018108:	b580      	push	{r7, lr}
 801810a:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 801810c:	200c      	movs	r0, #12
 801810e:	f004 fbd9 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 8018112:	4603      	mov	r3, r0
 8018114:	2b00      	cmp	r3, #0
 8018116:	d019      	beq.n	801814c <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8018118:	4b0e      	ldr	r3, [pc, #56]	; (8018154 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801811a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801811e:	f003 0301 	and.w	r3, r3, #1
 8018122:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8018124:	2b00      	cmp	r3, #0
 8018126:	d111      	bne.n	801814c <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8018128:	4b0a      	ldr	r3, [pc, #40]	; (8018154 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801812a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801812e:	f003 0304 	and.w	r3, r3, #4
 8018132:	b2db      	uxtb	r3, r3
 8018134:	2b00      	cmp	r3, #0
 8018136:	d009      	beq.n	801814c <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8018138:	4b06      	ldr	r3, [pc, #24]	; (8018154 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 801813a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801813e:	f023 0302 	bic.w	r3, r3, #2
 8018142:	4a04      	ldr	r2, [pc, #16]	; (8018154 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8018144:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 8018148:	2301      	movs	r3, #1
 801814a:	e000      	b.n	801814e <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 801814c:	2300      	movs	r3, #0
}
 801814e:	4618      	mov	r0, r3
 8018150:	bd80      	pop	{r7, pc}
 8018152:	bf00      	nop
 8018154:	20003044 	.word	0x20003044

08018158 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 8018158:	b480      	push	{r7}
 801815a:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 801815c:	4b0d      	ldr	r3, [pc, #52]	; (8018194 <LoRaMacCheckForRxAbort+0x3c>)
 801815e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8018162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018166:	2b00      	cmp	r3, #0
 8018168:	d00f      	beq.n	801818a <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 801816a:	4b0a      	ldr	r3, [pc, #40]	; (8018194 <LoRaMacCheckForRxAbort+0x3c>)
 801816c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8018170:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8018174:	4a07      	ldr	r2, [pc, #28]	; (8018194 <LoRaMacCheckForRxAbort+0x3c>)
 8018176:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801817a:	4b06      	ldr	r3, [pc, #24]	; (8018194 <LoRaMacCheckForRxAbort+0x3c>)
 801817c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8018180:	f023 0302 	bic.w	r3, r3, #2
 8018184:	4a03      	ldr	r2, [pc, #12]	; (8018194 <LoRaMacCheckForRxAbort+0x3c>)
 8018186:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 801818a:	bf00      	nop
 801818c:	46bd      	mov	sp, r7
 801818e:	bc80      	pop	{r7}
 8018190:	4770      	bx	lr
 8018192:	bf00      	nop
 8018194:	20003044 	.word	0x20003044

08018198 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8018198:	b580      	push	{r7, lr}
 801819a:	b082      	sub	sp, #8
 801819c:	af00      	add	r7, sp, #0
 801819e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 80181a0:	4818      	ldr	r0, [pc, #96]	; (8018204 <OnTxDelayedTimerEvent+0x6c>)
 80181a2:	f00c ff39 	bl	8025018 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 80181a6:	4b18      	ldr	r3, [pc, #96]	; (8018208 <OnTxDelayedTimerEvent+0x70>)
 80181a8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80181ac:	f023 0320 	bic.w	r3, r3, #32
 80181b0:	4a15      	ldr	r2, [pc, #84]	; (8018208 <OnTxDelayedTimerEvent+0x70>)
 80181b2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 80181b6:	2001      	movs	r0, #1
 80181b8:	f001 f9a8 	bl	801950c <ScheduleTx>
 80181bc:	4603      	mov	r3, r0
 80181be:	2b00      	cmp	r3, #0
 80181c0:	d01a      	beq.n	80181f8 <OnTxDelayedTimerEvent+0x60>
 80181c2:	2b0b      	cmp	r3, #11
 80181c4:	d018      	beq.n	80181f8 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80181c6:	4b10      	ldr	r3, [pc, #64]	; (8018208 <OnTxDelayedTimerEvent+0x70>)
 80181c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80181cc:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80181d0:	b2da      	uxtb	r2, r3
 80181d2:	4b0d      	ldr	r3, [pc, #52]	; (8018208 <OnTxDelayedTimerEvent+0x70>)
 80181d4:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 80181d8:	4b0b      	ldr	r3, [pc, #44]	; (8018208 <OnTxDelayedTimerEvent+0x70>)
 80181da:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 80181de:	4b0a      	ldr	r3, [pc, #40]	; (8018208 <OnTxDelayedTimerEvent+0x70>)
 80181e0:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 80181e4:	4b08      	ldr	r3, [pc, #32]	; (8018208 <OnTxDelayedTimerEvent+0x70>)
 80181e6:	2209      	movs	r2, #9
 80181e8:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 80181ec:	2009      	movs	r0, #9
 80181ee:	f004 fb35 	bl	801c85c <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 80181f2:	f001 fff9 	bl	801a1e8 <StopRetransmission>
            break;
 80181f6:	e000      	b.n	80181fa <OnTxDelayedTimerEvent+0x62>
            break;
 80181f8:	bf00      	nop
        }
    }
}
 80181fa:	bf00      	nop
 80181fc:	3708      	adds	r7, #8
 80181fe:	46bd      	mov	sp, r7
 8018200:	bd80      	pop	{r7, pc}
 8018202:	bf00      	nop
 8018204:	200033ac 	.word	0x200033ac
 8018208:	20003044 	.word	0x20003044

0801820c <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 801820c:	b580      	push	{r7, lr}
 801820e:	b082      	sub	sp, #8
 8018210:	af00      	add	r7, sp, #0
 8018212:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 8018214:	4b17      	ldr	r3, [pc, #92]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 8018216:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 801821a:	4b16      	ldr	r3, [pc, #88]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 801821c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 8018220:	4b14      	ldr	r3, [pc, #80]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 8018222:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018226:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 801822a:	b25a      	sxtb	r2, r3
 801822c:	4b11      	ldr	r3, [pc, #68]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 801822e:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8018232:	4b10      	ldr	r3, [pc, #64]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 8018234:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018238:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 801823c:	4b0d      	ldr	r3, [pc, #52]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 801823e:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8018242:	4b0c      	ldr	r3, [pc, #48]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 8018244:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018248:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 801824c:	4b09      	ldr	r3, [pc, #36]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 801824e:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 8018252:	4b08      	ldr	r3, [pc, #32]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 8018254:	2200      	movs	r2, #0
 8018256:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 801825a:	4b06      	ldr	r3, [pc, #24]	; (8018274 <OnRxWindow1TimerEvent+0x68>)
 801825c:	2200      	movs	r2, #0
 801825e:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 8018262:	4905      	ldr	r1, [pc, #20]	; (8018278 <OnRxWindow1TimerEvent+0x6c>)
 8018264:	4805      	ldr	r0, [pc, #20]	; (801827c <OnRxWindow1TimerEvent+0x70>)
 8018266:	f001 fb91 	bl	801998c <RxWindowSetup>
}
 801826a:	bf00      	nop
 801826c:	3708      	adds	r7, #8
 801826e:	46bd      	mov	sp, r7
 8018270:	bd80      	pop	{r7, pc}
 8018272:	bf00      	nop
 8018274:	20003044 	.word	0x20003044
 8018278:	200033fc 	.word	0x200033fc
 801827c:	200033c4 	.word	0x200033c4

08018280 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8018280:	b580      	push	{r7, lr}
 8018282:	b082      	sub	sp, #8
 8018284:	af00      	add	r7, sp, #0
 8018286:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8018288:	4b19      	ldr	r3, [pc, #100]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 801828a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 801828e:	2b00      	cmp	r3, #0
 8018290:	d02a      	beq.n	80182e8 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8018292:	4b17      	ldr	r3, [pc, #92]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 8018294:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8018298:	4b15      	ldr	r3, [pc, #84]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 801829a:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 801829e:	4b14      	ldr	r3, [pc, #80]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 80182a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80182a4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80182a8:	4a11      	ldr	r2, [pc, #68]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 80182aa:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80182ae:	4b10      	ldr	r3, [pc, #64]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 80182b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80182b4:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 80182b8:	4b0d      	ldr	r3, [pc, #52]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 80182ba:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 80182be:	4b0c      	ldr	r3, [pc, #48]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 80182c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80182c4:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 80182c8:	4b09      	ldr	r3, [pc, #36]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 80182ca:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 80182ce:	4b08      	ldr	r3, [pc, #32]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 80182d0:	2200      	movs	r2, #0
 80182d2:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80182d6:	4b06      	ldr	r3, [pc, #24]	; (80182f0 <OnRxWindow2TimerEvent+0x70>)
 80182d8:	2201      	movs	r2, #1
 80182da:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 80182de:	4905      	ldr	r1, [pc, #20]	; (80182f4 <OnRxWindow2TimerEvent+0x74>)
 80182e0:	4805      	ldr	r0, [pc, #20]	; (80182f8 <OnRxWindow2TimerEvent+0x78>)
 80182e2:	f001 fb53 	bl	801998c <RxWindowSetup>
 80182e6:	e000      	b.n	80182ea <OnRxWindow2TimerEvent+0x6a>
        return;
 80182e8:	bf00      	nop
}
 80182ea:	3708      	adds	r7, #8
 80182ec:	46bd      	mov	sp, r7
 80182ee:	bd80      	pop	{r7, pc}
 80182f0:	20003044 	.word	0x20003044
 80182f4:	20003410 	.word	0x20003410
 80182f8:	200033dc 	.word	0x200033dc

080182fc <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 80182fc:	b580      	push	{r7, lr}
 80182fe:	b082      	sub	sp, #8
 8018300:	af00      	add	r7, sp, #0
 8018302:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 8018304:	4816      	ldr	r0, [pc, #88]	; (8018360 <OnAckTimeoutTimerEvent+0x64>)
 8018306:	f00c fe87 	bl	8025018 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 801830a:	4b16      	ldr	r3, [pc, #88]	; (8018364 <OnAckTimeoutTimerEvent+0x68>)
 801830c:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8018310:	2b00      	cmp	r3, #0
 8018312:	d003      	beq.n	801831c <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 8018314:	4b13      	ldr	r3, [pc, #76]	; (8018364 <OnAckTimeoutTimerEvent+0x68>)
 8018316:	2201      	movs	r2, #1
 8018318:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 801831c:	4b11      	ldr	r3, [pc, #68]	; (8018364 <OnAckTimeoutTimerEvent+0x68>)
 801831e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018322:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8018326:	2b02      	cmp	r3, #2
 8018328:	d106      	bne.n	8018338 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 801832a:	4a0e      	ldr	r2, [pc, #56]	; (8018364 <OnAckTimeoutTimerEvent+0x68>)
 801832c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8018330:	f043 0320 	orr.w	r3, r3, #32
 8018334:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8018338:	4b0a      	ldr	r3, [pc, #40]	; (8018364 <OnAckTimeoutTimerEvent+0x68>)
 801833a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801833e:	2b00      	cmp	r3, #0
 8018340:	d00a      	beq.n	8018358 <OnAckTimeoutTimerEvent+0x5c>
 8018342:	4b08      	ldr	r3, [pc, #32]	; (8018364 <OnAckTimeoutTimerEvent+0x68>)
 8018344:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8018348:	68db      	ldr	r3, [r3, #12]
 801834a:	2b00      	cmp	r3, #0
 801834c:	d004      	beq.n	8018358 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 801834e:	4b05      	ldr	r3, [pc, #20]	; (8018364 <OnAckTimeoutTimerEvent+0x68>)
 8018350:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8018354:	68db      	ldr	r3, [r3, #12]
 8018356:	4798      	blx	r3
    }
}
 8018358:	bf00      	nop
 801835a:	3708      	adds	r7, #8
 801835c:	46bd      	mov	sp, r7
 801835e:	bd80      	pop	{r7, pc}
 8018360:	2000343c 	.word	0x2000343c
 8018364:	20003044 	.word	0x20003044

08018368 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8018368:	b580      	push	{r7, lr}
 801836a:	b084      	sub	sp, #16
 801836c:	af00      	add	r7, sp, #0
 801836e:	60ba      	str	r2, [r7, #8]
 8018370:	607b      	str	r3, [r7, #4]
 8018372:	4603      	mov	r3, r0
 8018374:	73fb      	strb	r3, [r7, #15]
 8018376:	460b      	mov	r3, r1
 8018378:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 801837a:	68bb      	ldr	r3, [r7, #8]
 801837c:	2b00      	cmp	r3, #0
 801837e:	d005      	beq.n	801838c <GetFCntDown+0x24>
 8018380:	69fb      	ldr	r3, [r7, #28]
 8018382:	2b00      	cmp	r3, #0
 8018384:	d002      	beq.n	801838c <GetFCntDown+0x24>
 8018386:	6a3b      	ldr	r3, [r7, #32]
 8018388:	2b00      	cmp	r3, #0
 801838a:	d101      	bne.n	8018390 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801838c:	230a      	movs	r3, #10
 801838e:	e029      	b.n	80183e4 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 8018390:	7bfb      	ldrb	r3, [r7, #15]
 8018392:	2b00      	cmp	r3, #0
 8018394:	d016      	beq.n	80183c4 <GetFCntDown+0x5c>
 8018396:	2b01      	cmp	r3, #1
 8018398:	d118      	bne.n	80183cc <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 801839a:	79bb      	ldrb	r3, [r7, #6]
 801839c:	2b01      	cmp	r3, #1
 801839e:	d10d      	bne.n	80183bc <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 80183a0:	7bbb      	ldrb	r3, [r7, #14]
 80183a2:	2b00      	cmp	r3, #0
 80183a4:	d002      	beq.n	80183ac <GetFCntDown+0x44>
 80183a6:	7bbb      	ldrb	r3, [r7, #14]
 80183a8:	2b03      	cmp	r3, #3
 80183aa:	d103      	bne.n	80183b4 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 80183ac:	69fb      	ldr	r3, [r7, #28]
 80183ae:	2202      	movs	r2, #2
 80183b0:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 80183b2:	e00d      	b.n	80183d0 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 80183b4:	69fb      	ldr	r3, [r7, #28]
 80183b6:	2201      	movs	r2, #1
 80183b8:	701a      	strb	r2, [r3, #0]
            break;
 80183ba:	e009      	b.n	80183d0 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 80183bc:	69fb      	ldr	r3, [r7, #28]
 80183be:	2203      	movs	r2, #3
 80183c0:	701a      	strb	r2, [r3, #0]
            break;
 80183c2:	e005      	b.n	80183d0 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 80183c4:	69fb      	ldr	r3, [r7, #28]
 80183c6:	2204      	movs	r2, #4
 80183c8:	701a      	strb	r2, [r3, #0]
            break;
 80183ca:	e001      	b.n	80183d0 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80183cc:	2305      	movs	r3, #5
 80183ce:	e009      	b.n	80183e4 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 80183d0:	69fb      	ldr	r3, [r7, #28]
 80183d2:	7818      	ldrb	r0, [r3, #0]
 80183d4:	68bb      	ldr	r3, [r7, #8]
 80183d6:	89db      	ldrh	r3, [r3, #14]
 80183d8:	461a      	mov	r2, r3
 80183da:	8b39      	ldrh	r1, [r7, #24]
 80183dc:	6a3b      	ldr	r3, [r7, #32]
 80183de:	f004 fe97 	bl	801d110 <LoRaMacCryptoGetFCntDown>
 80183e2:	4603      	mov	r3, r0
}
 80183e4:	4618      	mov	r0, r3
 80183e6:	3710      	adds	r7, #16
 80183e8:	46bd      	mov	sp, r7
 80183ea:	bd80      	pop	{r7, pc}

080183ec <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 80183ec:	b5b0      	push	{r4, r5, r7, lr}
 80183ee:	b084      	sub	sp, #16
 80183f0:	af00      	add	r7, sp, #0
 80183f2:	4603      	mov	r3, r0
 80183f4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80183f6:	2303      	movs	r3, #3
 80183f8:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 80183fa:	4b71      	ldr	r3, [pc, #452]	; (80185c0 <SwitchClass+0x1d4>)
 80183fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018400:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8018404:	2b02      	cmp	r3, #2
 8018406:	f000 80c1 	beq.w	801858c <SwitchClass+0x1a0>
 801840a:	2b02      	cmp	r3, #2
 801840c:	f300 80d2 	bgt.w	80185b4 <SwitchClass+0x1c8>
 8018410:	2b00      	cmp	r3, #0
 8018412:	d003      	beq.n	801841c <SwitchClass+0x30>
 8018414:	2b01      	cmp	r3, #1
 8018416:	f000 80a9 	beq.w	801856c <SwitchClass+0x180>
 801841a:	e0cb      	b.n	80185b4 <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 801841c:	79fb      	ldrb	r3, [r7, #7]
 801841e:	2b00      	cmp	r3, #0
 8018420:	d10b      	bne.n	801843a <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 8018422:	4b67      	ldr	r3, [pc, #412]	; (80185c0 <SwitchClass+0x1d4>)
 8018424:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8018428:	4b65      	ldr	r3, [pc, #404]	; (80185c0 <SwitchClass+0x1d4>)
 801842a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801842e:	33b0      	adds	r3, #176	; 0xb0
 8018430:	32a8      	adds	r2, #168	; 0xa8
 8018432:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018436:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 801843a:	79fb      	ldrb	r3, [r7, #7]
 801843c:	2b01      	cmp	r3, #1
 801843e:	d10e      	bne.n	801845e <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 8018440:	79fb      	ldrb	r3, [r7, #7]
 8018442:	4618      	mov	r0, r3
 8018444:	f003 fd26 	bl	801be94 <LoRaMacClassBSwitchClass>
 8018448:	4603      	mov	r3, r0
 801844a:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 801844c:	7bfb      	ldrb	r3, [r7, #15]
 801844e:	2b00      	cmp	r3, #0
 8018450:	d105      	bne.n	801845e <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 8018452:	4b5b      	ldr	r3, [pc, #364]	; (80185c0 <SwitchClass+0x1d4>)
 8018454:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018458:	79fa      	ldrb	r2, [r7, #7]
 801845a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 801845e:	79fb      	ldrb	r3, [r7, #7]
 8018460:	2b02      	cmp	r3, #2
 8018462:	f040 80a2 	bne.w	80185aa <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8018466:	4b56      	ldr	r3, [pc, #344]	; (80185c0 <SwitchClass+0x1d4>)
 8018468:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801846c:	79fa      	ldrb	r2, [r7, #7]
 801846e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8018472:	4a53      	ldr	r2, [pc, #332]	; (80185c0 <SwitchClass+0x1d4>)
 8018474:	4b52      	ldr	r3, [pc, #328]	; (80185c0 <SwitchClass+0x1d4>)
 8018476:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 801847a:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 801847e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018480:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018482:	682b      	ldr	r3, [r5, #0]
 8018484:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8018486:	4b4e      	ldr	r3, [pc, #312]	; (80185c0 <SwitchClass+0x1d4>)
 8018488:	2202      	movs	r2, #2
 801848a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801848e:	2300      	movs	r3, #0
 8018490:	73bb      	strb	r3, [r7, #14]
 8018492:	e05b      	b.n	801854c <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 8018494:	4b4a      	ldr	r3, [pc, #296]	; (80185c0 <SwitchClass+0x1d4>)
 8018496:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801849a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801849e:	212c      	movs	r1, #44	; 0x2c
 80184a0:	fb01 f303 	mul.w	r3, r1, r3
 80184a4:	4413      	add	r3, r2
 80184a6:	3352      	adds	r3, #82	; 0x52
 80184a8:	781b      	ldrb	r3, [r3, #0]
 80184aa:	2b00      	cmp	r3, #0
 80184ac:	d048      	beq.n	8018540 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 80184ae:	4b44      	ldr	r3, [pc, #272]	; (80185c0 <SwitchClass+0x1d4>)
 80184b0:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 80184b4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80184b8:	4b41      	ldr	r3, [pc, #260]	; (80185c0 <SwitchClass+0x1d4>)
 80184ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80184be:	202c      	movs	r0, #44	; 0x2c
 80184c0:	fb00 f202 	mul.w	r2, r0, r2
 80184c4:	440a      	add	r2, r1
 80184c6:	3268      	adds	r2, #104	; 0x68
 80184c8:	6812      	ldr	r2, [r2, #0]
 80184ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 80184ce:	4b3c      	ldr	r3, [pc, #240]	; (80185c0 <SwitchClass+0x1d4>)
 80184d0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80184d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80184d8:	212c      	movs	r1, #44	; 0x2c
 80184da:	fb01 f303 	mul.w	r3, r1, r3
 80184de:	4413      	add	r3, r2
 80184e0:	336c      	adds	r3, #108	; 0x6c
 80184e2:	f993 2000 	ldrsb.w	r2, [r3]
 80184e6:	4b36      	ldr	r3, [pc, #216]	; (80185c0 <SwitchClass+0x1d4>)
 80184e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80184ec:	b2d2      	uxtb	r2, r2
 80184ee:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 80184f2:	4b33      	ldr	r3, [pc, #204]	; (80185c0 <SwitchClass+0x1d4>)
 80184f4:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 80184f8:	4b31      	ldr	r3, [pc, #196]	; (80185c0 <SwitchClass+0x1d4>)
 80184fa:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 80184fe:	4b30      	ldr	r3, [pc, #192]	; (80185c0 <SwitchClass+0x1d4>)
 8018500:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018504:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8018508:	4a2d      	ldr	r2, [pc, #180]	; (80185c0 <SwitchClass+0x1d4>)
 801850a:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801850e:	4b2c      	ldr	r3, [pc, #176]	; (80185c0 <SwitchClass+0x1d4>)
 8018510:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018514:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8018518:	4b29      	ldr	r3, [pc, #164]	; (80185c0 <SwitchClass+0x1d4>)
 801851a:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 801851e:	4b28      	ldr	r3, [pc, #160]	; (80185c0 <SwitchClass+0x1d4>)
 8018520:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018524:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8018528:	4b25      	ldr	r3, [pc, #148]	; (80185c0 <SwitchClass+0x1d4>)
 801852a:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 801852e:	4b24      	ldr	r3, [pc, #144]	; (80185c0 <SwitchClass+0x1d4>)
 8018530:	2203      	movs	r2, #3
 8018532:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8018536:	4b22      	ldr	r3, [pc, #136]	; (80185c0 <SwitchClass+0x1d4>)
 8018538:	2201      	movs	r2, #1
 801853a:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 801853e:	e009      	b.n	8018554 <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8018540:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018544:	b2db      	uxtb	r3, r3
 8018546:	3301      	adds	r3, #1
 8018548:	b2db      	uxtb	r3, r3
 801854a:	73bb      	strb	r3, [r7, #14]
 801854c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8018550:	2b00      	cmp	r3, #0
 8018552:	dd9f      	ble.n	8018494 <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8018554:	4b1a      	ldr	r3, [pc, #104]	; (80185c0 <SwitchClass+0x1d4>)
 8018556:	2200      	movs	r2, #0
 8018558:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 801855c:	4b19      	ldr	r3, [pc, #100]	; (80185c4 <SwitchClass+0x1d8>)
 801855e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018560:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 8018562:	f001 fa43 	bl	80199ec <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 8018566:	2300      	movs	r3, #0
 8018568:	73fb      	strb	r3, [r7, #15]
            }
            break;
 801856a:	e01e      	b.n	80185aa <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 801856c:	79fb      	ldrb	r3, [r7, #7]
 801856e:	4618      	mov	r0, r3
 8018570:	f003 fc90 	bl	801be94 <LoRaMacClassBSwitchClass>
 8018574:	4603      	mov	r3, r0
 8018576:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8018578:	7bfb      	ldrb	r3, [r7, #15]
 801857a:	2b00      	cmp	r3, #0
 801857c:	d117      	bne.n	80185ae <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 801857e:	4b10      	ldr	r3, [pc, #64]	; (80185c0 <SwitchClass+0x1d4>)
 8018580:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018584:	79fa      	ldrb	r2, [r7, #7]
 8018586:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 801858a:	e010      	b.n	80185ae <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 801858c:	79fb      	ldrb	r3, [r7, #7]
 801858e:	2b00      	cmp	r3, #0
 8018590:	d10f      	bne.n	80185b2 <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 8018592:	4b0b      	ldr	r3, [pc, #44]	; (80185c0 <SwitchClass+0x1d4>)
 8018594:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018598:	79fa      	ldrb	r2, [r7, #7]
 801859a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 801859e:	4b09      	ldr	r3, [pc, #36]	; (80185c4 <SwitchClass+0x1d8>)
 80185a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80185a2:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 80185a4:	2300      	movs	r3, #0
 80185a6:	73fb      	strb	r3, [r7, #15]
            }
            break;
 80185a8:	e003      	b.n	80185b2 <SwitchClass+0x1c6>
            break;
 80185aa:	bf00      	nop
 80185ac:	e002      	b.n	80185b4 <SwitchClass+0x1c8>
            break;
 80185ae:	bf00      	nop
 80185b0:	e000      	b.n	80185b4 <SwitchClass+0x1c8>
            break;
 80185b2:	bf00      	nop
        }
    }

    return status;
 80185b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80185b6:	4618      	mov	r0, r3
 80185b8:	3710      	adds	r7, #16
 80185ba:	46bd      	mov	sp, r7
 80185bc:	bdb0      	pop	{r4, r5, r7, pc}
 80185be:	bf00      	nop
 80185c0:	20003044 	.word	0x20003044
 80185c4:	08028494 	.word	0x08028494

080185c8 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 80185c8:	b580      	push	{r7, lr}
 80185ca:	b086      	sub	sp, #24
 80185cc:	af00      	add	r7, sp, #0
 80185ce:	4603      	mov	r3, r0
 80185d0:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80185d2:	4b12      	ldr	r3, [pc, #72]	; (801861c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 80185d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80185d8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80185dc:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 80185de:	79fb      	ldrb	r3, [r7, #7]
 80185e0:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 80185e2:	230d      	movs	r3, #13
 80185e4:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 80185e6:	4b0d      	ldr	r3, [pc, #52]	; (801861c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 80185e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80185ec:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 80185f0:	2b00      	cmp	r3, #0
 80185f2:	d001      	beq.n	80185f8 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80185f4:	230e      	movs	r3, #14
 80185f6:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80185f8:	4b08      	ldr	r3, [pc, #32]	; (801861c <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 80185fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80185fe:	781b      	ldrb	r3, [r3, #0]
 8018600:	f107 0210 	add.w	r2, r7, #16
 8018604:	4611      	mov	r1, r2
 8018606:	4618      	mov	r0, r3
 8018608:	f005 fbeb 	bl	801dde2 <RegionGetPhyParam>
 801860c:	4603      	mov	r3, r0
 801860e:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8018610:	68fb      	ldr	r3, [r7, #12]
 8018612:	b2db      	uxtb	r3, r3
}
 8018614:	4618      	mov	r0, r3
 8018616:	3718      	adds	r7, #24
 8018618:	46bd      	mov	sp, r7
 801861a:	bd80      	pop	{r7, pc}
 801861c:	20003044 	.word	0x20003044

08018620 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8018620:	b580      	push	{r7, lr}
 8018622:	b084      	sub	sp, #16
 8018624:	af00      	add	r7, sp, #0
 8018626:	4603      	mov	r3, r0
 8018628:	71fb      	strb	r3, [r7, #7]
 801862a:	460b      	mov	r3, r1
 801862c:	71bb      	strb	r3, [r7, #6]
 801862e:	4613      	mov	r3, r2
 8018630:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8018632:	2300      	movs	r3, #0
 8018634:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 8018636:	2300      	movs	r3, #0
 8018638:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 801863a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801863e:	4618      	mov	r0, r3
 8018640:	f7ff ffc2 	bl	80185c8 <GetMaxAppPayloadWithoutFOptsLength>
 8018644:	4603      	mov	r3, r0
 8018646:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8018648:	79fb      	ldrb	r3, [r7, #7]
 801864a:	b29a      	uxth	r2, r3
 801864c:	797b      	ldrb	r3, [r7, #5]
 801864e:	b29b      	uxth	r3, r3
 8018650:	4413      	add	r3, r2
 8018652:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8018654:	89ba      	ldrh	r2, [r7, #12]
 8018656:	89fb      	ldrh	r3, [r7, #14]
 8018658:	429a      	cmp	r2, r3
 801865a:	d804      	bhi.n	8018666 <ValidatePayloadLength+0x46>
 801865c:	89bb      	ldrh	r3, [r7, #12]
 801865e:	2bff      	cmp	r3, #255	; 0xff
 8018660:	d801      	bhi.n	8018666 <ValidatePayloadLength+0x46>
    {
        return true;
 8018662:	2301      	movs	r3, #1
 8018664:	e000      	b.n	8018668 <ValidatePayloadLength+0x48>
    }
    return false;
 8018666:	2300      	movs	r3, #0
}
 8018668:	4618      	mov	r0, r3
 801866a:	3710      	adds	r7, #16
 801866c:	46bd      	mov	sp, r7
 801866e:	bd80      	pop	{r7, pc}

08018670 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 8018670:	b480      	push	{r7}
 8018672:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 8018674:	4a05      	ldr	r2, [pc, #20]	; (801868c <SetMlmeScheduleUplinkIndication+0x1c>)
 8018676:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801867a:	f043 0310 	orr.w	r3, r3, #16
 801867e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 8018682:	bf00      	nop
 8018684:	46bd      	mov	sp, r7
 8018686:	bc80      	pop	{r7}
 8018688:	4770      	bx	lr
 801868a:	bf00      	nop
 801868c:	20003044 	.word	0x20003044

08018690 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8018690:	b590      	push	{r4, r7, lr}
 8018692:	b0a5      	sub	sp, #148	; 0x94
 8018694:	af02      	add	r7, sp, #8
 8018696:	6078      	str	r0, [r7, #4]
 8018698:	4608      	mov	r0, r1
 801869a:	4611      	mov	r1, r2
 801869c:	461a      	mov	r2, r3
 801869e:	4603      	mov	r3, r0
 80186a0:	70fb      	strb	r3, [r7, #3]
 80186a2:	460b      	mov	r3, r1
 80186a4:	70bb      	strb	r3, [r7, #2]
 80186a6:	4613      	mov	r3, r2
 80186a8:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 80186aa:	2300      	movs	r3, #0
 80186ac:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 80186b0:	2300      	movs	r3, #0
 80186b2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 80186b6:	2300      	movs	r3, #0
 80186b8:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 80186bc:	f000 bca5 	b.w	801900a <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 80186c0:	78fb      	ldrb	r3, [r7, #3]
 80186c2:	687a      	ldr	r2, [r7, #4]
 80186c4:	4413      	add	r3, r2
 80186c6:	781b      	ldrb	r3, [r3, #0]
 80186c8:	4618      	mov	r0, r3
 80186ca:	f003 fef1 	bl	801c4b0 <LoRaMacCommandsGetCmdSize>
 80186ce:	4603      	mov	r3, r0
 80186d0:	461a      	mov	r2, r3
 80186d2:	78fb      	ldrb	r3, [r7, #3]
 80186d4:	441a      	add	r2, r3
 80186d6:	78bb      	ldrb	r3, [r7, #2]
 80186d8:	429a      	cmp	r2, r3
 80186da:	f300 849c 	bgt.w	8019016 <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 80186de:	78fb      	ldrb	r3, [r7, #3]
 80186e0:	1c5a      	adds	r2, r3, #1
 80186e2:	70fa      	strb	r2, [r7, #3]
 80186e4:	461a      	mov	r2, r3
 80186e6:	687b      	ldr	r3, [r7, #4]
 80186e8:	4413      	add	r3, r2
 80186ea:	781b      	ldrb	r3, [r3, #0]
 80186ec:	3b02      	subs	r3, #2
 80186ee:	2b11      	cmp	r3, #17
 80186f0:	f200 8493 	bhi.w	801901a <ProcessMacCommands+0x98a>
 80186f4:	a201      	add	r2, pc, #4	; (adr r2, 80186fc <ProcessMacCommands+0x6c>)
 80186f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80186fa:	bf00      	nop
 80186fc:	08018745 	.word	0x08018745
 8018700:	08018787 	.word	0x08018787
 8018704:	080188cb 	.word	0x080188cb
 8018708:	08018917 	.word	0x08018917
 801870c:	08018a21 	.word	0x08018a21
 8018710:	08018a79 	.word	0x08018a79
 8018714:	08018b2b 	.word	0x08018b2b
 8018718:	08018b95 	.word	0x08018b95
 801871c:	08018c97 	.word	0x08018c97
 8018720:	0801901b 	.word	0x0801901b
 8018724:	0801901b 	.word	0x0801901b
 8018728:	08018d35 	.word	0x08018d35
 801872c:	0801901b 	.word	0x0801901b
 8018730:	0801901b 	.word	0x0801901b
 8018734:	08018e4b 	.word	0x08018e4b
 8018738:	08018e7f 	.word	0x08018e7f
 801873c:	08018f0f 	.word	0x08018f0f
 8018740:	08018f85 	.word	0x08018f85
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8018744:	2004      	movs	r0, #4
 8018746:	f004 f8bd 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 801874a:	4603      	mov	r3, r0
 801874c:	2b00      	cmp	r3, #0
 801874e:	f000 845c 	beq.w	801900a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8018752:	2104      	movs	r1, #4
 8018754:	2000      	movs	r0, #0
 8018756:	f004 f829 	bl	801c7ac <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 801875a:	78fb      	ldrb	r3, [r7, #3]
 801875c:	1c5a      	adds	r2, r3, #1
 801875e:	70fa      	strb	r2, [r7, #3]
 8018760:	461a      	mov	r2, r3
 8018762:	687b      	ldr	r3, [r7, #4]
 8018764:	4413      	add	r3, r2
 8018766:	781a      	ldrb	r2, [r3, #0]
 8018768:	4bc1      	ldr	r3, [pc, #772]	; (8018a70 <ProcessMacCommands+0x3e0>)
 801876a:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 801876e:	78fb      	ldrb	r3, [r7, #3]
 8018770:	1c5a      	adds	r2, r3, #1
 8018772:	70fa      	strb	r2, [r7, #3]
 8018774:	461a      	mov	r2, r3
 8018776:	687b      	ldr	r3, [r7, #4]
 8018778:	4413      	add	r3, r2
 801877a:	781a      	ldrb	r2, [r3, #0]
 801877c:	4bbc      	ldr	r3, [pc, #752]	; (8018a70 <ProcessMacCommands+0x3e0>)
 801877e:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 8018782:	f000 bc42 	b.w	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8018786:	2300      	movs	r3, #0
 8018788:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 801878c:	2300      	movs	r3, #0
 801878e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 8018792:	2300      	movs	r3, #0
 8018794:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8018798:	2300      	movs	r3, #0
 801879a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 801879e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80187a2:	f083 0301 	eor.w	r3, r3, #1
 80187a6:	b2db      	uxtb	r3, r3
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	f000 808c 	beq.w	80188c6 <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 80187ae:	2301      	movs	r3, #1
 80187b0:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 80187b4:	78fb      	ldrb	r3, [r7, #3]
 80187b6:	3b01      	subs	r3, #1
 80187b8:	687a      	ldr	r2, [r7, #4]
 80187ba:	4413      	add	r3, r2
 80187bc:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 80187be:	78ba      	ldrb	r2, [r7, #2]
 80187c0:	78fb      	ldrb	r3, [r7, #3]
 80187c2:	1ad3      	subs	r3, r2, r3
 80187c4:	b2db      	uxtb	r3, r3
 80187c6:	3301      	adds	r3, #1
 80187c8:	b2db      	uxtb	r3, r3
 80187ca:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 80187ce:	4ba8      	ldr	r3, [pc, #672]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80187d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80187d4:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80187d8:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80187dc:	4ba4      	ldr	r3, [pc, #656]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80187de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80187e2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80187e6:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 80187ea:	4ba1      	ldr	r3, [pc, #644]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80187ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80187f0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 80187f4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 80187f8:	4b9d      	ldr	r3, [pc, #628]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80187fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80187fe:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8018802:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 8018806:	4b9a      	ldr	r3, [pc, #616]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018808:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801880c:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8018810:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 8018814:	4b96      	ldr	r3, [pc, #600]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018816:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801881a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 801881e:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 8018820:	4b93      	ldr	r3, [pc, #588]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018822:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018826:	7818      	ldrb	r0, [r3, #0]
 8018828:	f107 0456 	add.w	r4, r7, #86	; 0x56
 801882c:	f107 0257 	add.w	r2, r7, #87	; 0x57
 8018830:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8018834:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8018838:	9301      	str	r3, [sp, #4]
 801883a:	f107 0355 	add.w	r3, r7, #85	; 0x55
 801883e:	9300      	str	r3, [sp, #0]
 8018840:	4623      	mov	r3, r4
 8018842:	f005 fbf0 	bl	801e026 <RegionLinkAdrReq>
 8018846:	4603      	mov	r3, r0
 8018848:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 801884c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8018850:	f003 0307 	and.w	r3, r3, #7
 8018854:	2b07      	cmp	r3, #7
 8018856:	d114      	bne.n	8018882 <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 8018858:	4b85      	ldr	r3, [pc, #532]	; (8018a70 <ProcessMacCommands+0x3e0>)
 801885a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801885e:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 8018862:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 8018866:	4b82      	ldr	r3, [pc, #520]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018868:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801886c:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 8018870:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 8018874:	4b7e      	ldr	r3, [pc, #504]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018876:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801887a:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 801887e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8018882:	2300      	movs	r3, #0
 8018884:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8018888:	e00b      	b.n	80188a2 <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 801888a:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 801888e:	2201      	movs	r2, #1
 8018890:	4619      	mov	r1, r3
 8018892:	2003      	movs	r0, #3
 8018894:	f003 fcb4 	bl	801c200 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8018898:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 801889c:	3301      	adds	r3, #1
 801889e:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 80188a2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80188a6:	4a73      	ldr	r2, [pc, #460]	; (8018a74 <ProcessMacCommands+0x3e4>)
 80188a8:	fba2 2303 	umull	r2, r3, r2, r3
 80188ac:	089b      	lsrs	r3, r3, #2
 80188ae:	b2db      	uxtb	r3, r3
 80188b0:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 80188b4:	429a      	cmp	r2, r3
 80188b6:	d3e8      	bcc.n	801888a <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 80188b8:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 80188bc:	78fb      	ldrb	r3, [r7, #3]
 80188be:	4413      	add	r3, r2
 80188c0:	b2db      	uxtb	r3, r3
 80188c2:	3b01      	subs	r3, #1
 80188c4:	70fb      	strb	r3, [r7, #3]
                }
                break;
 80188c6:	bf00      	nop
 80188c8:	e39f      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 80188ca:	78fb      	ldrb	r3, [r7, #3]
 80188cc:	1c5a      	adds	r2, r3, #1
 80188ce:	70fa      	strb	r2, [r7, #3]
 80188d0:	461a      	mov	r2, r3
 80188d2:	687b      	ldr	r3, [r7, #4]
 80188d4:	4413      	add	r3, r2
 80188d6:	781a      	ldrb	r2, [r3, #0]
 80188d8:	4b65      	ldr	r3, [pc, #404]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80188da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80188de:	f002 020f 	and.w	r2, r2, #15
 80188e2:	b2d2      	uxtb	r2, r2
 80188e4:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 80188e8:	4b61      	ldr	r3, [pc, #388]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80188ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80188ee:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 80188f2:	461a      	mov	r2, r3
 80188f4:	2301      	movs	r3, #1
 80188f6:	fa03 f202 	lsl.w	r2, r3, r2
 80188fa:	4b5d      	ldr	r3, [pc, #372]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80188fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018900:	b292      	uxth	r2, r2
 8018902:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8018906:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801890a:	2200      	movs	r2, #0
 801890c:	4619      	mov	r1, r3
 801890e:	2004      	movs	r0, #4
 8018910:	f003 fc76 	bl	801c200 <LoRaMacCommandsAddCmd>
                break;
 8018914:	e379      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8018916:	2307      	movs	r3, #7
 8018918:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 801891c:	78fb      	ldrb	r3, [r7, #3]
 801891e:	687a      	ldr	r2, [r7, #4]
 8018920:	4413      	add	r3, r2
 8018922:	781b      	ldrb	r3, [r3, #0]
 8018924:	091b      	lsrs	r3, r3, #4
 8018926:	b2db      	uxtb	r3, r3
 8018928:	b25b      	sxtb	r3, r3
 801892a:	f003 0307 	and.w	r3, r3, #7
 801892e:	b25b      	sxtb	r3, r3
 8018930:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8018934:	78fb      	ldrb	r3, [r7, #3]
 8018936:	687a      	ldr	r2, [r7, #4]
 8018938:	4413      	add	r3, r2
 801893a:	781b      	ldrb	r3, [r3, #0]
 801893c:	b25b      	sxtb	r3, r3
 801893e:	f003 030f 	and.w	r3, r3, #15
 8018942:	b25b      	sxtb	r3, r3
 8018944:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 8018948:	78fb      	ldrb	r3, [r7, #3]
 801894a:	3301      	adds	r3, #1
 801894c:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 801894e:	78fb      	ldrb	r3, [r7, #3]
 8018950:	1c5a      	adds	r2, r3, #1
 8018952:	70fa      	strb	r2, [r7, #3]
 8018954:	461a      	mov	r2, r3
 8018956:	687b      	ldr	r3, [r7, #4]
 8018958:	4413      	add	r3, r2
 801895a:	781b      	ldrb	r3, [r3, #0]
 801895c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801895e:	78fb      	ldrb	r3, [r7, #3]
 8018960:	1c5a      	adds	r2, r3, #1
 8018962:	70fa      	strb	r2, [r7, #3]
 8018964:	461a      	mov	r2, r3
 8018966:	687b      	ldr	r3, [r7, #4]
 8018968:	4413      	add	r3, r2
 801896a:	781b      	ldrb	r3, [r3, #0]
 801896c:	021a      	lsls	r2, r3, #8
 801896e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018970:	4313      	orrs	r3, r2
 8018972:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8018974:	78fb      	ldrb	r3, [r7, #3]
 8018976:	1c5a      	adds	r2, r3, #1
 8018978:	70fa      	strb	r2, [r7, #3]
 801897a:	461a      	mov	r2, r3
 801897c:	687b      	ldr	r3, [r7, #4]
 801897e:	4413      	add	r3, r2
 8018980:	781b      	ldrb	r3, [r3, #0]
 8018982:	041a      	lsls	r2, r3, #16
 8018984:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018986:	4313      	orrs	r3, r2
 8018988:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 801898a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801898c:	2264      	movs	r2, #100	; 0x64
 801898e:	fb02 f303 	mul.w	r3, r2, r3
 8018992:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 8018994:	4b36      	ldr	r3, [pc, #216]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018996:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801899a:	781b      	ldrb	r3, [r3, #0]
 801899c:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80189a0:	4611      	mov	r1, r2
 80189a2:	4618      	mov	r0, r3
 80189a4:	f005 fb66 	bl	801e074 <RegionRxParamSetupReq>
 80189a8:	4603      	mov	r3, r0
 80189aa:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80189ae:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80189b2:	f003 0307 	and.w	r3, r3, #7
 80189b6:	2b07      	cmp	r3, #7
 80189b8:	d123      	bne.n	8018a02 <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80189ba:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 80189be:	4b2c      	ldr	r3, [pc, #176]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80189c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80189c4:	b2d2      	uxtb	r2, r2
 80189c6:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 80189ca:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 80189ce:	4b28      	ldr	r3, [pc, #160]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80189d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80189d4:	b2d2      	uxtb	r2, r2
 80189d6:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 80189da:	4b25      	ldr	r3, [pc, #148]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80189dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80189e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80189e2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 80189e6:	4b22      	ldr	r3, [pc, #136]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80189e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80189ec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80189ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 80189f2:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 80189f6:	4b1e      	ldr	r3, [pc, #120]	; (8018a70 <ProcessMacCommands+0x3e0>)
 80189f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80189fc:	b2d2      	uxtb	r2, r2
 80189fe:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 8018a02:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8018a06:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8018a0a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8018a0e:	2201      	movs	r2, #1
 8018a10:	4619      	mov	r1, r3
 8018a12:	2005      	movs	r0, #5
 8018a14:	f003 fbf4 	bl	801c200 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8018a18:	f7ff fe2a 	bl	8018670 <SetMlmeScheduleUplinkIndication>
                break;
 8018a1c:	bf00      	nop
 8018a1e:	e2f4      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8018a20:	23ff      	movs	r3, #255	; 0xff
 8018a22:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8018a26:	4b12      	ldr	r3, [pc, #72]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018a28:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8018a2c:	2b00      	cmp	r3, #0
 8018a2e:	d00d      	beq.n	8018a4c <ProcessMacCommands+0x3bc>
 8018a30:	4b0f      	ldr	r3, [pc, #60]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018a32:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8018a36:	681b      	ldr	r3, [r3, #0]
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	d007      	beq.n	8018a4c <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8018a3c:	4b0c      	ldr	r3, [pc, #48]	; (8018a70 <ProcessMacCommands+0x3e0>)
 8018a3e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8018a42:	681b      	ldr	r3, [r3, #0]
 8018a44:	4798      	blx	r3
 8018a46:	4603      	mov	r3, r0
 8018a48:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8018a4c:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8018a50:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8018a54:	787b      	ldrb	r3, [r7, #1]
 8018a56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018a5a:	b2db      	uxtb	r3, r3
 8018a5c:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8018a60:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8018a64:	2202      	movs	r2, #2
 8018a66:	4619      	mov	r1, r3
 8018a68:	2006      	movs	r0, #6
 8018a6a:	f003 fbc9 	bl	801c200 <LoRaMacCommandsAddCmd>
                break;
 8018a6e:	e2cc      	b.n	801900a <ProcessMacCommands+0x97a>
 8018a70:	20003044 	.word	0x20003044
 8018a74:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8018a78:	2303      	movs	r3, #3
 8018a7a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 8018a7e:	78fb      	ldrb	r3, [r7, #3]
 8018a80:	1c5a      	adds	r2, r3, #1
 8018a82:	70fa      	strb	r2, [r7, #3]
 8018a84:	461a      	mov	r2, r3
 8018a86:	687b      	ldr	r3, [r7, #4]
 8018a88:	4413      	add	r3, r2
 8018a8a:	781b      	ldrb	r3, [r3, #0]
 8018a8c:	b25b      	sxtb	r3, r3
 8018a8e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 8018a92:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8018a96:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8018a98:	78fb      	ldrb	r3, [r7, #3]
 8018a9a:	1c5a      	adds	r2, r3, #1
 8018a9c:	70fa      	strb	r2, [r7, #3]
 8018a9e:	461a      	mov	r2, r3
 8018aa0:	687b      	ldr	r3, [r7, #4]
 8018aa2:	4413      	add	r3, r2
 8018aa4:	781b      	ldrb	r3, [r3, #0]
 8018aa6:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8018aa8:	78fb      	ldrb	r3, [r7, #3]
 8018aaa:	1c5a      	adds	r2, r3, #1
 8018aac:	70fa      	strb	r2, [r7, #3]
 8018aae:	461a      	mov	r2, r3
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	4413      	add	r3, r2
 8018ab4:	781b      	ldrb	r3, [r3, #0]
 8018ab6:	021a      	lsls	r2, r3, #8
 8018ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018aba:	4313      	orrs	r3, r2
 8018abc:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8018abe:	78fb      	ldrb	r3, [r7, #3]
 8018ac0:	1c5a      	adds	r2, r3, #1
 8018ac2:	70fa      	strb	r2, [r7, #3]
 8018ac4:	461a      	mov	r2, r3
 8018ac6:	687b      	ldr	r3, [r7, #4]
 8018ac8:	4413      	add	r3, r2
 8018aca:	781b      	ldrb	r3, [r3, #0]
 8018acc:	041a      	lsls	r2, r3, #16
 8018ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018ad0:	4313      	orrs	r3, r2
 8018ad2:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 8018ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018ad6:	2264      	movs	r2, #100	; 0x64
 8018ad8:	fb02 f303 	mul.w	r3, r2, r3
 8018adc:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 8018ade:	2300      	movs	r3, #0
 8018ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8018ae2:	78fb      	ldrb	r3, [r7, #3]
 8018ae4:	1c5a      	adds	r2, r3, #1
 8018ae6:	70fa      	strb	r2, [r7, #3]
 8018ae8:	461a      	mov	r2, r3
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	4413      	add	r3, r2
 8018aee:	781b      	ldrb	r3, [r3, #0]
 8018af0:	b25b      	sxtb	r3, r3
 8018af2:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 8018af6:	4b8d      	ldr	r3, [pc, #564]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018af8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018afc:	781b      	ldrb	r3, [r3, #0]
 8018afe:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8018b02:	4611      	mov	r1, r2
 8018b04:	4618      	mov	r0, r3
 8018b06:	f005 fad0 	bl	801e0aa <RegionNewChannelReq>
 8018b0a:	4603      	mov	r3, r0
 8018b0c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 8018b10:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8018b14:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8018b18:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8018b1c:	2201      	movs	r2, #1
 8018b1e:	4619      	mov	r1, r3
 8018b20:	2007      	movs	r0, #7
 8018b22:	f003 fb6d 	bl	801c200 <LoRaMacCommandsAddCmd>
                break;
 8018b26:	bf00      	nop
 8018b28:	e26f      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8018b2a:	78fb      	ldrb	r3, [r7, #3]
 8018b2c:	1c5a      	adds	r2, r3, #1
 8018b2e:	70fa      	strb	r2, [r7, #3]
 8018b30:	461a      	mov	r2, r3
 8018b32:	687b      	ldr	r3, [r7, #4]
 8018b34:	4413      	add	r3, r2
 8018b36:	781b      	ldrb	r3, [r3, #0]
 8018b38:	f003 030f 	and.w	r3, r3, #15
 8018b3c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 8018b40:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	d104      	bne.n	8018b52 <ProcessMacCommands+0x4c2>
                {
                    delay++;
 8018b48:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8018b4c:	3301      	adds	r3, #1
 8018b4e:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 8018b52:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8018b56:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8018b5a:	fb03 f202 	mul.w	r2, r3, r2
 8018b5e:	4b73      	ldr	r3, [pc, #460]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018b60:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018b64:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 8018b68:	4b70      	ldr	r3, [pc, #448]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018b6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018b6e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8018b72:	4b6e      	ldr	r3, [pc, #440]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018b74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018b78:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 8018b7c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 8018b80:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8018b84:	2200      	movs	r2, #0
 8018b86:	4619      	mov	r1, r3
 8018b88:	2008      	movs	r0, #8
 8018b8a:	f003 fb39 	bl	801c200 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8018b8e:	f7ff fd6f 	bl	8018670 <SetMlmeScheduleUplinkIndication>
                break;
 8018b92:	e23a      	b.n	801900a <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 8018b94:	78fb      	ldrb	r3, [r7, #3]
 8018b96:	1c5a      	adds	r2, r3, #1
 8018b98:	70fa      	strb	r2, [r7, #3]
 8018b9a:	461a      	mov	r2, r3
 8018b9c:	687b      	ldr	r3, [r7, #4]
 8018b9e:	4413      	add	r3, r2
 8018ba0:	781b      	ldrb	r3, [r3, #0]
 8018ba2:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 8018ba6:	2300      	movs	r3, #0
 8018ba8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8018bac:	2300      	movs	r3, #0
 8018bae:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8018bb2:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8018bb6:	f003 0320 	and.w	r3, r3, #32
 8018bba:	2b00      	cmp	r3, #0
 8018bbc:	d002      	beq.n	8018bc4 <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8018bbe:	2301      	movs	r3, #1
 8018bc0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 8018bc4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8018bc8:	f003 0310 	and.w	r3, r3, #16
 8018bcc:	2b00      	cmp	r3, #0
 8018bce:	d002      	beq.n	8018bd6 <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8018bd0:	2301      	movs	r3, #1
 8018bd2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 8018bd6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8018bda:	f003 030f 	and.w	r3, r3, #15
 8018bde:	b2db      	uxtb	r3, r3
 8018be0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 8018be4:	4b51      	ldr	r3, [pc, #324]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018be6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018bea:	781b      	ldrb	r3, [r3, #0]
 8018bec:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8018bf0:	4611      	mov	r1, r2
 8018bf2:	4618      	mov	r0, r3
 8018bf4:	f005 fa74 	bl	801e0e0 <RegionTxParamSetupReq>
 8018bf8:	4603      	mov	r3, r0
 8018bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018bfe:	d048      	beq.n	8018c92 <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8018c00:	4b4a      	ldr	r3, [pc, #296]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018c02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018c06:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8018c0a:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8018c0e:	4b47      	ldr	r3, [pc, #284]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018c10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018c14:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8018c18:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8018c1c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8018c20:	461a      	mov	r2, r3
 8018c22:	4b43      	ldr	r3, [pc, #268]	; (8018d30 <ProcessMacCommands+0x6a0>)
 8018c24:	5c9b      	ldrb	r3, [r3, r2]
 8018c26:	4a41      	ldr	r2, [pc, #260]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018c28:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8018c2c:	4618      	mov	r0, r3
 8018c2e:	f7e8 f853 	bl	8000cd8 <__aeabi_ui2f>
 8018c32:	4603      	mov	r3, r0
 8018c34:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8018c38:	2302      	movs	r3, #2
 8018c3a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8018c3e:	4b3b      	ldr	r3, [pc, #236]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018c40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018c44:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8018c48:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8018c4c:	4b37      	ldr	r3, [pc, #220]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018c4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018c52:	781b      	ldrb	r3, [r3, #0]
 8018c54:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8018c58:	4611      	mov	r1, r2
 8018c5a:	4618      	mov	r0, r3
 8018c5c:	f005 f8c1 	bl	801dde2 <RegionGetPhyParam>
 8018c60:	4603      	mov	r3, r0
 8018c62:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 8018c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c66:	b259      	sxtb	r1, r3
 8018c68:	4b30      	ldr	r3, [pc, #192]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018c6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018c6e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 8018c72:	4b2e      	ldr	r3, [pc, #184]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018c74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018c78:	428a      	cmp	r2, r1
 8018c7a:	bfb8      	it	lt
 8018c7c:	460a      	movlt	r2, r1
 8018c7e:	b252      	sxtb	r2, r2
 8018c80:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8018c84:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8018c88:	2200      	movs	r2, #0
 8018c8a:	4619      	mov	r1, r3
 8018c8c:	2009      	movs	r0, #9
 8018c8e:	f003 fab7 	bl	801c200 <LoRaMacCommandsAddCmd>
                }
                break;
 8018c92:	bf00      	nop
 8018c94:	e1b9      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8018c96:	2303      	movs	r3, #3
 8018c98:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8018c9c:	78fb      	ldrb	r3, [r7, #3]
 8018c9e:	1c5a      	adds	r2, r3, #1
 8018ca0:	70fa      	strb	r2, [r7, #3]
 8018ca2:	461a      	mov	r2, r3
 8018ca4:	687b      	ldr	r3, [r7, #4]
 8018ca6:	4413      	add	r3, r2
 8018ca8:	781b      	ldrb	r3, [r3, #0]
 8018caa:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8018cae:	78fb      	ldrb	r3, [r7, #3]
 8018cb0:	1c5a      	adds	r2, r3, #1
 8018cb2:	70fa      	strb	r2, [r7, #3]
 8018cb4:	461a      	mov	r2, r3
 8018cb6:	687b      	ldr	r3, [r7, #4]
 8018cb8:	4413      	add	r3, r2
 8018cba:	781b      	ldrb	r3, [r3, #0]
 8018cbc:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8018cbe:	78fb      	ldrb	r3, [r7, #3]
 8018cc0:	1c5a      	adds	r2, r3, #1
 8018cc2:	70fa      	strb	r2, [r7, #3]
 8018cc4:	461a      	mov	r2, r3
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	4413      	add	r3, r2
 8018cca:	781b      	ldrb	r3, [r3, #0]
 8018ccc:	021a      	lsls	r2, r3, #8
 8018cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cd0:	4313      	orrs	r3, r2
 8018cd2:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8018cd4:	78fb      	ldrb	r3, [r7, #3]
 8018cd6:	1c5a      	adds	r2, r3, #1
 8018cd8:	70fa      	strb	r2, [r7, #3]
 8018cda:	461a      	mov	r2, r3
 8018cdc:	687b      	ldr	r3, [r7, #4]
 8018cde:	4413      	add	r3, r2
 8018ce0:	781b      	ldrb	r3, [r3, #0]
 8018ce2:	041a      	lsls	r2, r3, #16
 8018ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ce6:	4313      	orrs	r3, r2
 8018ce8:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8018cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018cec:	2264      	movs	r2, #100	; 0x64
 8018cee:	fb02 f303 	mul.w	r3, r2, r3
 8018cf2:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 8018cf4:	4b0d      	ldr	r3, [pc, #52]	; (8018d2c <ProcessMacCommands+0x69c>)
 8018cf6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8018cfa:	781b      	ldrb	r3, [r3, #0]
 8018cfc:	f107 0220 	add.w	r2, r7, #32
 8018d00:	4611      	mov	r1, r2
 8018d02:	4618      	mov	r0, r3
 8018d04:	f005 fa07 	bl	801e116 <RegionDlChannelReq>
 8018d08:	4603      	mov	r3, r0
 8018d0a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 8018d0e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8018d12:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8018d16:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8018d1a:	2201      	movs	r2, #1
 8018d1c:	4619      	mov	r1, r3
 8018d1e:	200a      	movs	r0, #10
 8018d20:	f003 fa6e 	bl	801c200 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 8018d24:	f7ff fca4 	bl	8018670 <SetMlmeScheduleUplinkIndication>
                break;
 8018d28:	bf00      	nop
 8018d2a:	e16e      	b.n	801900a <ProcessMacCommands+0x97a>
 8018d2c:	20003044 	.word	0x20003044
 8018d30:	080283c8 	.word	0x080283c8
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 8018d34:	200a      	movs	r0, #10
 8018d36:	f003 fdc5 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 8018d3a:	4603      	mov	r3, r0
 8018d3c:	2b00      	cmp	r3, #0
 8018d3e:	f000 8164 	beq.w	801900a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 8018d42:	210a      	movs	r1, #10
 8018d44:	2000      	movs	r0, #0
 8018d46:	f003 fd31 	bl	801c7ac <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 8018d4a:	f107 0318 	add.w	r3, r7, #24
 8018d4e:	2200      	movs	r2, #0
 8018d50:	601a      	str	r2, [r3, #0]
 8018d52:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 8018d54:	f107 0310 	add.w	r3, r7, #16
 8018d58:	2200      	movs	r2, #0
 8018d5a:	601a      	str	r2, [r3, #0]
 8018d5c:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8018d5e:	f107 0308 	add.w	r3, r7, #8
 8018d62:	2200      	movs	r2, #0
 8018d64:	601a      	str	r2, [r3, #0]
 8018d66:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8018d68:	78fb      	ldrb	r3, [r7, #3]
 8018d6a:	1c5a      	adds	r2, r3, #1
 8018d6c:	70fa      	strb	r2, [r7, #3]
 8018d6e:	461a      	mov	r2, r3
 8018d70:	687b      	ldr	r3, [r7, #4]
 8018d72:	4413      	add	r3, r2
 8018d74:	781b      	ldrb	r3, [r3, #0]
 8018d76:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8018d78:	78fb      	ldrb	r3, [r7, #3]
 8018d7a:	1c5a      	adds	r2, r3, #1
 8018d7c:	70fa      	strb	r2, [r7, #3]
 8018d7e:	461a      	mov	r2, r3
 8018d80:	687b      	ldr	r3, [r7, #4]
 8018d82:	4413      	add	r3, r2
 8018d84:	781b      	ldrb	r3, [r3, #0]
 8018d86:	021a      	lsls	r2, r3, #8
 8018d88:	69bb      	ldr	r3, [r7, #24]
 8018d8a:	4313      	orrs	r3, r2
 8018d8c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8018d8e:	78fb      	ldrb	r3, [r7, #3]
 8018d90:	1c5a      	adds	r2, r3, #1
 8018d92:	70fa      	strb	r2, [r7, #3]
 8018d94:	461a      	mov	r2, r3
 8018d96:	687b      	ldr	r3, [r7, #4]
 8018d98:	4413      	add	r3, r2
 8018d9a:	781b      	ldrb	r3, [r3, #0]
 8018d9c:	041a      	lsls	r2, r3, #16
 8018d9e:	69bb      	ldr	r3, [r7, #24]
 8018da0:	4313      	orrs	r3, r2
 8018da2:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8018da4:	78fb      	ldrb	r3, [r7, #3]
 8018da6:	1c5a      	adds	r2, r3, #1
 8018da8:	70fa      	strb	r2, [r7, #3]
 8018daa:	461a      	mov	r2, r3
 8018dac:	687b      	ldr	r3, [r7, #4]
 8018dae:	4413      	add	r3, r2
 8018db0:	781b      	ldrb	r3, [r3, #0]
 8018db2:	061a      	lsls	r2, r3, #24
 8018db4:	69bb      	ldr	r3, [r7, #24]
 8018db6:	4313      	orrs	r3, r2
 8018db8:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 8018dba:	78fb      	ldrb	r3, [r7, #3]
 8018dbc:	1c5a      	adds	r2, r3, #1
 8018dbe:	70fa      	strb	r2, [r7, #3]
 8018dc0:	461a      	mov	r2, r3
 8018dc2:	687b      	ldr	r3, [r7, #4]
 8018dc4:	4413      	add	r3, r2
 8018dc6:	781b      	ldrb	r3, [r3, #0]
 8018dc8:	b21b      	sxth	r3, r3
 8018dca:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8018dcc:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8018dd0:	461a      	mov	r2, r3
 8018dd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8018dd6:	fb02 f303 	mul.w	r3, r2, r3
 8018dda:	121b      	asrs	r3, r3, #8
 8018ddc:	b21b      	sxth	r3, r3
 8018dde:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8018de0:	f107 0310 	add.w	r3, r7, #16
 8018de4:	f107 0218 	add.w	r2, r7, #24
 8018de8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8018dec:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8018df0:	693a      	ldr	r2, [r7, #16]
 8018df2:	4b8c      	ldr	r3, [pc, #560]	; (8019024 <ProcessMacCommands+0x994>)
 8018df4:	4413      	add	r3, r2
 8018df6:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8018df8:	f107 0308 	add.w	r3, r7, #8
 8018dfc:	4618      	mov	r0, r3
 8018dfe:	f00b fd0f 	bl	8024820 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8018e02:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8018e06:	4b88      	ldr	r3, [pc, #544]	; (8019028 <ProcessMacCommands+0x998>)
 8018e08:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8018e0c:	9200      	str	r2, [sp, #0]
 8018e0e:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8018e12:	f107 0210 	add.w	r2, r7, #16
 8018e16:	ca06      	ldmia	r2, {r1, r2}
 8018e18:	f00b fc9b 	bl	8024752 <SysTimeSub>
 8018e1c:	f107 0010 	add.w	r0, r7, #16
 8018e20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8018e22:	9300      	str	r3, [sp, #0]
 8018e24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8018e26:	f107 0208 	add.w	r2, r7, #8
 8018e2a:	ca06      	ldmia	r2, {r1, r2}
 8018e2c:	f00b fc58 	bl	80246e0 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8018e30:	f107 0310 	add.w	r3, r7, #16
 8018e34:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018e38:	f00b fcc4 	bl	80247c4 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8018e3c:	f003 f868 	bl	801bf10 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8018e40:	4b79      	ldr	r3, [pc, #484]	; (8019028 <ProcessMacCommands+0x998>)
 8018e42:	2201      	movs	r2, #1
 8018e44:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 8018e48:	e0df      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 8018e4a:	200d      	movs	r0, #13
 8018e4c:	f003 fd3a 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 8018e50:	4603      	mov	r3, r0
 8018e52:	2b00      	cmp	r3, #0
 8018e54:	f000 80d9 	beq.w	801900a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 8018e58:	210d      	movs	r1, #13
 8018e5a:	2000      	movs	r0, #0
 8018e5c:	f003 fca6 	bl	801c7ac <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8018e60:	4b71      	ldr	r3, [pc, #452]	; (8019028 <ProcessMacCommands+0x998>)
 8018e62:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8018e66:	2b04      	cmp	r3, #4
 8018e68:	f000 80cf 	beq.w	801900a <ProcessMacCommands+0x97a>
 8018e6c:	4b6e      	ldr	r3, [pc, #440]	; (8019028 <ProcessMacCommands+0x998>)
 8018e6e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 8018e72:	2b05      	cmp	r3, #5
 8018e74:	f000 80c9 	beq.w	801900a <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 8018e78:	f003 f82b 	bl	801bed2 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 8018e7c:	e0c5      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8018e7e:	2303      	movs	r3, #3
 8018e80:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 8018e84:	2300      	movs	r3, #0
 8018e86:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8018e88:	78fb      	ldrb	r3, [r7, #3]
 8018e8a:	1c5a      	adds	r2, r3, #1
 8018e8c:	70fa      	strb	r2, [r7, #3]
 8018e8e:	461a      	mov	r2, r3
 8018e90:	687b      	ldr	r3, [r7, #4]
 8018e92:	4413      	add	r3, r2
 8018e94:	781b      	ldrb	r3, [r3, #0]
 8018e96:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8018e98:	78fb      	ldrb	r3, [r7, #3]
 8018e9a:	1c5a      	adds	r2, r3, #1
 8018e9c:	70fa      	strb	r2, [r7, #3]
 8018e9e:	461a      	mov	r2, r3
 8018ea0:	687b      	ldr	r3, [r7, #4]
 8018ea2:	4413      	add	r3, r2
 8018ea4:	781b      	ldrb	r3, [r3, #0]
 8018ea6:	021b      	lsls	r3, r3, #8
 8018ea8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8018eaa:	4313      	orrs	r3, r2
 8018eac:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 8018eae:	78fb      	ldrb	r3, [r7, #3]
 8018eb0:	1c5a      	adds	r2, r3, #1
 8018eb2:	70fa      	strb	r2, [r7, #3]
 8018eb4:	461a      	mov	r2, r3
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	4413      	add	r3, r2
 8018eba:	781b      	ldrb	r3, [r3, #0]
 8018ebc:	041b      	lsls	r3, r3, #16
 8018ebe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8018ec0:	4313      	orrs	r3, r2
 8018ec2:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 8018ec4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8018ec6:	2264      	movs	r2, #100	; 0x64
 8018ec8:	fb02 f303 	mul.w	r3, r2, r3
 8018ecc:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 8018ece:	78fb      	ldrb	r3, [r7, #3]
 8018ed0:	1c5a      	adds	r2, r3, #1
 8018ed2:	70fa      	strb	r2, [r7, #3]
 8018ed4:	461a      	mov	r2, r3
 8018ed6:	687b      	ldr	r3, [r7, #4]
 8018ed8:	4413      	add	r3, r2
 8018eda:	781b      	ldrb	r3, [r3, #0]
 8018edc:	f003 030f 	and.w	r3, r3, #15
 8018ee0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8018ee4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8018ee8:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8018eea:	4618      	mov	r0, r3
 8018eec:	f002 fff7 	bl	801bede <LoRaMacClassBPingSlotChannelReq>
 8018ef0:	4603      	mov	r3, r0
 8018ef2:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 8018ef6:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8018efa:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 8018efe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8018f02:	2201      	movs	r2, #1
 8018f04:	4619      	mov	r1, r3
 8018f06:	2011      	movs	r0, #17
 8018f08:	f003 f97a 	bl	801c200 <LoRaMacCommandsAddCmd>
                break;
 8018f0c:	e07d      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8018f0e:	200e      	movs	r0, #14
 8018f10:	f003 fcd8 	bl	801c8c4 <LoRaMacConfirmQueueIsCmdActive>
 8018f14:	4603      	mov	r3, r0
 8018f16:	2b00      	cmp	r3, #0
 8018f18:	d077      	beq.n	801900a <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8018f1a:	210e      	movs	r1, #14
 8018f1c:	2000      	movs	r0, #0
 8018f1e:	f003 fc45 	bl	801c7ac <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8018f22:	2300      	movs	r3, #0
 8018f24:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 8018f28:	2300      	movs	r3, #0
 8018f2a:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8018f2e:	78fb      	ldrb	r3, [r7, #3]
 8018f30:	1c5a      	adds	r2, r3, #1
 8018f32:	70fa      	strb	r2, [r7, #3]
 8018f34:	461a      	mov	r2, r3
 8018f36:	687b      	ldr	r3, [r7, #4]
 8018f38:	4413      	add	r3, r2
 8018f3a:	781b      	ldrb	r3, [r3, #0]
 8018f3c:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8018f40:	78fb      	ldrb	r3, [r7, #3]
 8018f42:	1c5a      	adds	r2, r3, #1
 8018f44:	70fa      	strb	r2, [r7, #3]
 8018f46:	461a      	mov	r2, r3
 8018f48:	687b      	ldr	r3, [r7, #4]
 8018f4a:	4413      	add	r3, r2
 8018f4c:	781b      	ldrb	r3, [r3, #0]
 8018f4e:	021b      	lsls	r3, r3, #8
 8018f50:	b21a      	sxth	r2, r3
 8018f52:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 8018f56:	4313      	orrs	r3, r2
 8018f58:	b21b      	sxth	r3, r3
 8018f5a:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8018f5e:	78fb      	ldrb	r3, [r7, #3]
 8018f60:	1c5a      	adds	r2, r3, #1
 8018f62:	70fa      	strb	r2, [r7, #3]
 8018f64:	461a      	mov	r2, r3
 8018f66:	687b      	ldr	r3, [r7, #4]
 8018f68:	4413      	add	r3, r2
 8018f6a:	781b      	ldrb	r3, [r3, #0]
 8018f6c:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8018f70:	4b2e      	ldr	r3, [pc, #184]	; (801902c <ProcessMacCommands+0x99c>)
 8018f72:	681a      	ldr	r2, [r3, #0]
 8018f74:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 8018f78:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8018f7c:	4618      	mov	r0, r3
 8018f7e:	f002 ffba 	bl	801bef6 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8018f82:	e042      	b.n	801900a <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8018f84:	2300      	movs	r3, #0
 8018f86:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8018f8a:	78fb      	ldrb	r3, [r7, #3]
 8018f8c:	1c5a      	adds	r2, r3, #1
 8018f8e:	70fa      	strb	r2, [r7, #3]
 8018f90:	461a      	mov	r2, r3
 8018f92:	687b      	ldr	r3, [r7, #4]
 8018f94:	4413      	add	r3, r2
 8018f96:	781b      	ldrb	r3, [r3, #0]
 8018f98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 8018f9c:	78fb      	ldrb	r3, [r7, #3]
 8018f9e:	1c5a      	adds	r2, r3, #1
 8018fa0:	70fa      	strb	r2, [r7, #3]
 8018fa2:	461a      	mov	r2, r3
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	4413      	add	r3, r2
 8018fa8:	781b      	ldrb	r3, [r3, #0]
 8018faa:	021b      	lsls	r3, r3, #8
 8018fac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8018fb0:	4313      	orrs	r3, r2
 8018fb2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8018fb6:	78fb      	ldrb	r3, [r7, #3]
 8018fb8:	1c5a      	adds	r2, r3, #1
 8018fba:	70fa      	strb	r2, [r7, #3]
 8018fbc:	461a      	mov	r2, r3
 8018fbe:	687b      	ldr	r3, [r7, #4]
 8018fc0:	4413      	add	r3, r2
 8018fc2:	781b      	ldrb	r3, [r3, #0]
 8018fc4:	041b      	lsls	r3, r3, #16
 8018fc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8018fca:	4313      	orrs	r3, r2
 8018fcc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 8018fd0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8018fd4:	2264      	movs	r2, #100	; 0x64
 8018fd6:	fb02 f303 	mul.w	r3, r2, r3
 8018fda:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 8018fde:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8018fe2:	f002 ff9b 	bl	801bf1c <LoRaMacClassBBeaconFreqReq>
 8018fe6:	4603      	mov	r3, r0
 8018fe8:	2b00      	cmp	r3, #0
 8018fea:	d003      	beq.n	8018ff4 <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 8018fec:	2301      	movs	r3, #1
 8018fee:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 8018ff2:	e002      	b.n	8018ffa <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8018ff4:	2300      	movs	r3, #0
 8018ff6:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8018ffa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8018ffe:	2201      	movs	r2, #1
 8019000:	4619      	mov	r1, r3
 8019002:	2013      	movs	r0, #19
 8019004:	f003 f8fc 	bl	801c200 <LoRaMacCommandsAddCmd>
                }
                break;
 8019008:	bf00      	nop
    while( macIndex < commandsSize )
 801900a:	78fa      	ldrb	r2, [r7, #3]
 801900c:	78bb      	ldrb	r3, [r7, #2]
 801900e:	429a      	cmp	r2, r3
 8019010:	f4ff ab56 	bcc.w	80186c0 <ProcessMacCommands+0x30>
 8019014:	e002      	b.n	801901c <ProcessMacCommands+0x98c>
            return;
 8019016:	bf00      	nop
 8019018:	e000      	b.n	801901c <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 801901a:	bf00      	nop
        }
    }
}
 801901c:	378c      	adds	r7, #140	; 0x8c
 801901e:	46bd      	mov	sp, r7
 8019020:	bd90      	pop	{r4, r7, pc}
 8019022:	bf00      	nop
 8019024:	12d53d80 	.word	0x12d53d80
 8019028:	20003044 	.word	0x20003044
 801902c:	20003034 	.word	0x20003034

08019030 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8019030:	b580      	push	{r7, lr}
 8019032:	b08e      	sub	sp, #56	; 0x38
 8019034:	af02      	add	r7, sp, #8
 8019036:	60f8      	str	r0, [r7, #12]
 8019038:	607a      	str	r2, [r7, #4]
 801903a:	461a      	mov	r2, r3
 801903c:	460b      	mov	r3, r1
 801903e:	72fb      	strb	r3, [r7, #11]
 8019040:	4613      	mov	r3, r2
 8019042:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8019044:	2303      	movs	r3, #3
 8019046:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801904a:	4b7d      	ldr	r3, [pc, #500]	; (8019240 <Send+0x210>)
 801904c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019050:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8019054:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8019058:	4b79      	ldr	r3, [pc, #484]	; (8019240 <Send+0x210>)
 801905a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801905e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8019062:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 8019066:	4b76      	ldr	r3, [pc, #472]	; (8019240 <Send+0x210>)
 8019068:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801906c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8019070:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 8019072:	4b73      	ldr	r3, [pc, #460]	; (8019240 <Send+0x210>)
 8019074:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019078:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801907c:	2b00      	cmp	r3, #0
 801907e:	d101      	bne.n	8019084 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 8019080:	2307      	movs	r3, #7
 8019082:	e0d9      	b.n	8019238 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 8019084:	4b6e      	ldr	r3, [pc, #440]	; (8019240 <Send+0x210>)
 8019086:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801908a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 801908e:	2b00      	cmp	r3, #0
 8019090:	d105      	bne.n	801909e <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 8019092:	4b6b      	ldr	r3, [pc, #428]	; (8019240 <Send+0x210>)
 8019094:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019098:	2200      	movs	r2, #0
 801909a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 801909e:	2300      	movs	r3, #0
 80190a0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 80190a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80190a8:	f36f 0303 	bfc	r3, #0, #4
 80190ac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 80190b0:	4b63      	ldr	r3, [pc, #396]	; (8019240 <Send+0x210>)
 80190b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80190b6:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 80190ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80190be:	f362 13c7 	bfi	r3, r2, #7, #1
 80190c2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80190c6:	4b5e      	ldr	r3, [pc, #376]	; (8019240 <Send+0x210>)
 80190c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80190cc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80190d0:	2b01      	cmp	r3, #1
 80190d2:	d106      	bne.n	80190e2 <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 80190d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80190d8:	f043 0310 	orr.w	r3, r3, #16
 80190dc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80190e0:	e005      	b.n	80190ee <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 80190e2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80190e6:	f36f 1304 	bfc	r3, #4, #1
 80190ea:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 80190ee:	4b54      	ldr	r3, [pc, #336]	; (8019240 <Send+0x210>)
 80190f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80190f4:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 80190f8:	2b00      	cmp	r3, #0
 80190fa:	d005      	beq.n	8019108 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 80190fc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8019100:	f043 0320 	orr.w	r3, r3, #32
 8019104:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 8019108:	4b4d      	ldr	r3, [pc, #308]	; (8019240 <Send+0x210>)
 801910a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801910e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8019112:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 8019114:	2301      	movs	r3, #1
 8019116:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8019118:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801911c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8019120:	b2db      	uxtb	r3, r3
 8019122:	2b00      	cmp	r3, #0
 8019124:	bf14      	ite	ne
 8019126:	2301      	movne	r3, #1
 8019128:	2300      	moveq	r3, #0
 801912a:	b2db      	uxtb	r3, r3
 801912c:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 801912e:	4b44      	ldr	r3, [pc, #272]	; (8019240 <Send+0x210>)
 8019130:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019134:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8019138:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 801913a:	4b41      	ldr	r3, [pc, #260]	; (8019240 <Send+0x210>)
 801913c:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8019140:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8019142:	4b3f      	ldr	r3, [pc, #252]	; (8019240 <Send+0x210>)
 8019144:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8019148:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801914a:	4b3d      	ldr	r3, [pc, #244]	; (8019240 <Send+0x210>)
 801914c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019150:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8019154:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8019158:	4b39      	ldr	r3, [pc, #228]	; (8019240 <Send+0x210>)
 801915a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801915e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8019162:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8019166:	4b36      	ldr	r3, [pc, #216]	; (8019240 <Send+0x210>)
 8019168:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801916c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8019170:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8019174:	4b32      	ldr	r3, [pc, #200]	; (8019240 <Send+0x210>)
 8019176:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801917a:	781b      	ldrb	r3, [r3, #0]
 801917c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8019180:	4b2f      	ldr	r3, [pc, #188]	; (8019240 <Send+0x210>)
 8019182:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019186:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 801918a:	4b2d      	ldr	r3, [pc, #180]	; (8019240 <Send+0x210>)
 801918c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8019190:	f103 0284 	add.w	r2, r3, #132	; 0x84
 8019194:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8019198:	f107 0014 	add.w	r0, r7, #20
 801919c:	f002 fdc2 	bl	801bd24 <LoRaMacAdrCalcNext>
 80191a0:	4603      	mov	r3, r0
 80191a2:	461a      	mov	r2, r3
 80191a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80191a8:	f362 1386 	bfi	r3, r2, #6, #1
 80191ac:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 80191b0:	7afa      	ldrb	r2, [r7, #11]
 80191b2:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80191b6:	893b      	ldrh	r3, [r7, #8]
 80191b8:	9300      	str	r3, [sp, #0]
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	68f8      	ldr	r0, [r7, #12]
 80191be:	f000 fc5b 	bl	8019a78 <PrepareFrame>
 80191c2:	4603      	mov	r3, r0
 80191c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 80191c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	d003      	beq.n	80191d8 <Send+0x1a8>
 80191d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80191d4:	2b0a      	cmp	r3, #10
 80191d6:	d107      	bne.n	80191e8 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 80191d8:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80191dc:	4618      	mov	r0, r3
 80191de:	f000 f995 	bl	801950c <ScheduleTx>
 80191e2:	4603      	mov	r3, r0
 80191e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 80191e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80191ec:	2b00      	cmp	r3, #0
 80191ee:	d00e      	beq.n	801920e <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 80191f0:	4b13      	ldr	r3, [pc, #76]	; (8019240 <Send+0x210>)
 80191f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80191f6:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80191fa:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 80191fe:	4b10      	ldr	r3, [pc, #64]	; (8019240 <Send+0x210>)
 8019200:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019204:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8019208:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 801920c:	e012      	b.n	8019234 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 801920e:	4b0c      	ldr	r3, [pc, #48]	; (8019240 <Send+0x210>)
 8019210:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019214:	2200      	movs	r2, #0
 8019216:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 801921a:	4b09      	ldr	r3, [pc, #36]	; (8019240 <Send+0x210>)
 801921c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019220:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019222:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8019226:	f003 f867 	bl	801c2f8 <LoRaMacCommandsRemoveNoneStickyCmds>
 801922a:	4603      	mov	r3, r0
 801922c:	2b00      	cmp	r3, #0
 801922e:	d001      	beq.n	8019234 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8019230:	2313      	movs	r3, #19
 8019232:	e001      	b.n	8019238 <Send+0x208>
        }
    }
    return status;
 8019234:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8019238:	4618      	mov	r0, r3
 801923a:	3730      	adds	r7, #48	; 0x30
 801923c:	46bd      	mov	sp, r7
 801923e:	bd80      	pop	{r7, pc}
 8019240:	20003044 	.word	0x20003044

08019244 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8019244:	b580      	push	{r7, lr}
 8019246:	b084      	sub	sp, #16
 8019248:	af00      	add	r7, sp, #0
 801924a:	4603      	mov	r3, r0
 801924c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801924e:	2300      	movs	r3, #0
 8019250:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8019252:	2300      	movs	r3, #0
 8019254:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8019256:	2301      	movs	r3, #1
 8019258:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 801925a:	79fb      	ldrb	r3, [r7, #7]
 801925c:	2bff      	cmp	r3, #255	; 0xff
 801925e:	d129      	bne.n	80192b4 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8019260:	2000      	movs	r0, #0
 8019262:	f7ff f8c3 	bl	80183ec <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8019266:	4b1a      	ldr	r3, [pc, #104]	; (80192d0 <SendReJoinReq+0x8c>)
 8019268:	2200      	movs	r2, #0
 801926a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 801926e:	4b18      	ldr	r3, [pc, #96]	; (80192d0 <SendReJoinReq+0x8c>)
 8019270:	4a18      	ldr	r2, [pc, #96]	; (80192d4 <SendReJoinReq+0x90>)
 8019272:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8019276:	4b16      	ldr	r3, [pc, #88]	; (80192d0 <SendReJoinReq+0x8c>)
 8019278:	22ff      	movs	r2, #255	; 0xff
 801927a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 801927e:	7b3b      	ldrb	r3, [r7, #12]
 8019280:	f36f 1347 	bfc	r3, #5, #3
 8019284:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8019286:	7b3a      	ldrb	r2, [r7, #12]
 8019288:	4b11      	ldr	r3, [pc, #68]	; (80192d0 <SendReJoinReq+0x8c>)
 801928a:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 801928e:	f7fc fd8d 	bl	8015dac <SecureElementGetJoinEui>
 8019292:	4603      	mov	r3, r0
 8019294:	2208      	movs	r2, #8
 8019296:	4619      	mov	r1, r3
 8019298:	480f      	ldr	r0, [pc, #60]	; (80192d8 <SendReJoinReq+0x94>)
 801929a:	f008 fac8 	bl	802182e <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 801929e:	f7fc fd61 	bl	8015d64 <SecureElementGetDevEui>
 80192a2:	4603      	mov	r3, r0
 80192a4:	2208      	movs	r2, #8
 80192a6:	4619      	mov	r1, r3
 80192a8:	480c      	ldr	r0, [pc, #48]	; (80192dc <SendReJoinReq+0x98>)
 80192aa:	f008 fac0 	bl	802182e <memcpy1>

            allowDelayedTx = false;
 80192ae:	2300      	movs	r3, #0
 80192b0:	73fb      	strb	r3, [r7, #15]

            break;
 80192b2:	e002      	b.n	80192ba <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80192b4:	2302      	movs	r3, #2
 80192b6:	73bb      	strb	r3, [r7, #14]
            break;
 80192b8:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 80192ba:	7bfb      	ldrb	r3, [r7, #15]
 80192bc:	4618      	mov	r0, r3
 80192be:	f000 f925 	bl	801950c <ScheduleTx>
 80192c2:	4603      	mov	r3, r0
 80192c4:	73bb      	strb	r3, [r7, #14]
    return status;
 80192c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80192c8:	4618      	mov	r0, r3
 80192ca:	3710      	adds	r7, #16
 80192cc:	46bd      	mov	sp, r7
 80192ce:	bd80      	pop	{r7, pc}
 80192d0:	20003044 	.word	0x20003044
 80192d4:	20003046 	.word	0x20003046
 80192d8:	20003152 	.word	0x20003152
 80192dc:	2000315a 	.word	0x2000315a

080192e0 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 80192e0:	b580      	push	{r7, lr}
 80192e2:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 80192e4:	f002 fda4 	bl	801be30 <LoRaMacClassBIsBeaconExpected>
 80192e8:	4603      	mov	r3, r0
 80192ea:	2b00      	cmp	r3, #0
 80192ec:	d001      	beq.n	80192f2 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 80192ee:	230e      	movs	r3, #14
 80192f0:	e015      	b.n	801931e <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 80192f2:	4b0c      	ldr	r3, [pc, #48]	; (8019324 <CheckForClassBCollision+0x44>)
 80192f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80192f8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80192fc:	2b01      	cmp	r3, #1
 80192fe:	d10d      	bne.n	801931c <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8019300:	f002 fd9d 	bl	801be3e <LoRaMacClassBIsPingExpected>
 8019304:	4603      	mov	r3, r0
 8019306:	2b00      	cmp	r3, #0
 8019308:	d001      	beq.n	801930e <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 801930a:	230f      	movs	r3, #15
 801930c:	e007      	b.n	801931e <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 801930e:	f002 fd9d 	bl	801be4c <LoRaMacClassBIsMulticastExpected>
 8019312:	4603      	mov	r3, r0
 8019314:	2b00      	cmp	r3, #0
 8019316:	d001      	beq.n	801931c <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8019318:	230f      	movs	r3, #15
 801931a:	e000      	b.n	801931e <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 801931c:	2300      	movs	r3, #0
}
 801931e:	4618      	mov	r0, r3
 8019320:	bd80      	pop	{r7, pc}
 8019322:	bf00      	nop
 8019324:	20003044 	.word	0x20003044

08019328 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8019328:	b590      	push	{r4, r7, lr}
 801932a:	b083      	sub	sp, #12
 801932c:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801932e:	4b3f      	ldr	r3, [pc, #252]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019330:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019334:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 8019336:	4b3d      	ldr	r3, [pc, #244]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019338:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801933c:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 801933e:	4b3b      	ldr	r3, [pc, #236]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019340:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 8019344:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 8019348:	4b38      	ldr	r3, [pc, #224]	; (801942c <ComputeRxWindowParameters+0x104>)
 801934a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 801934e:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 8019352:	4b36      	ldr	r3, [pc, #216]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019354:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019358:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 801935c:	b25b      	sxtb	r3, r3
 801935e:	f004 ff56 	bl	801e20e <RegionApplyDrOffset>
 8019362:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8019364:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8019366:	4b31      	ldr	r3, [pc, #196]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019368:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801936c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8019370:	4b2e      	ldr	r3, [pc, #184]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019372:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8019376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801937a:	482d      	ldr	r0, [pc, #180]	; (8019430 <ComputeRxWindowParameters+0x108>)
 801937c:	9000      	str	r0, [sp, #0]
 801937e:	4620      	mov	r0, r4
 8019380:	f004 fdee 	bl	801df60 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8019384:	4b29      	ldr	r3, [pc, #164]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019386:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801938a:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 801938c:	4b27      	ldr	r3, [pc, #156]	; (801942c <ComputeRxWindowParameters+0x104>)
 801938e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019392:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8019396:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8019398:	4b24      	ldr	r3, [pc, #144]	; (801942c <ComputeRxWindowParameters+0x104>)
 801939a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 801939e:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 80193a2:	4b22      	ldr	r3, [pc, #136]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80193a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80193ac:	4c21      	ldr	r4, [pc, #132]	; (8019434 <ComputeRxWindowParameters+0x10c>)
 80193ae:	9400      	str	r4, [sp, #0]
 80193b0:	f004 fdd6 	bl	801df60 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80193b4:	4b1d      	ldr	r3, [pc, #116]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80193ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80193be:	4a1b      	ldr	r2, [pc, #108]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193c0:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 80193c4:	4413      	add	r3, r2
 80193c6:	4a19      	ldr	r2, [pc, #100]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193c8:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80193cc:	4b17      	ldr	r3, [pc, #92]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80193d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80193d6:	4a15      	ldr	r2, [pc, #84]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193d8:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 80193dc:	4413      	add	r3, r2
 80193de:	4a13      	ldr	r2, [pc, #76]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193e0:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 80193e4:	4b11      	ldr	r3, [pc, #68]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80193ea:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80193ee:	2b00      	cmp	r3, #0
 80193f0:	d117      	bne.n	8019422 <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80193f2:	4b0e      	ldr	r3, [pc, #56]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80193f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80193fc:	4a0b      	ldr	r2, [pc, #44]	; (801942c <ComputeRxWindowParameters+0x104>)
 80193fe:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 8019402:	4413      	add	r3, r2
 8019404:	4a09      	ldr	r2, [pc, #36]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019406:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 801940a:	4b08      	ldr	r3, [pc, #32]	; (801942c <ComputeRxWindowParameters+0x104>)
 801940c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019410:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8019414:	4a05      	ldr	r2, [pc, #20]	; (801942c <ComputeRxWindowParameters+0x104>)
 8019416:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 801941a:	4413      	add	r3, r2
 801941c:	4a03      	ldr	r2, [pc, #12]	; (801942c <ComputeRxWindowParameters+0x104>)
 801941e:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 8019422:	bf00      	nop
 8019424:	3704      	adds	r7, #4
 8019426:	46bd      	mov	sp, r7
 8019428:	bd90      	pop	{r4, r7, pc}
 801942a:	bf00      	nop
 801942c:	20003044 	.word	0x20003044
 8019430:	200033fc 	.word	0x200033fc
 8019434:	20003410 	.word	0x20003410

08019438 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8019438:	b580      	push	{r7, lr}
 801943a:	b082      	sub	sp, #8
 801943c:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 801943e:	2300      	movs	r3, #0
 8019440:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 8019442:	4b15      	ldr	r3, [pc, #84]	; (8019498 <VerifyTxFrame+0x60>)
 8019444:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019448:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801944c:	2b00      	cmp	r3, #0
 801944e:	d01d      	beq.n	801948c <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8019450:	1d3b      	adds	r3, r7, #4
 8019452:	4618      	mov	r0, r3
 8019454:	f002 ff9a 	bl	801c38c <LoRaMacCommandsGetSizeSerializedCmds>
 8019458:	4603      	mov	r3, r0
 801945a:	2b00      	cmp	r3, #0
 801945c:	d001      	beq.n	8019462 <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801945e:	2313      	movs	r3, #19
 8019460:	e015      	b.n	801948e <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 8019462:	4b0d      	ldr	r3, [pc, #52]	; (8019498 <VerifyTxFrame+0x60>)
 8019464:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 8019468:	4b0b      	ldr	r3, [pc, #44]	; (8019498 <VerifyTxFrame+0x60>)
 801946a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801946e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8019472:	687a      	ldr	r2, [r7, #4]
 8019474:	b2d2      	uxtb	r2, r2
 8019476:	4619      	mov	r1, r3
 8019478:	f7ff f8d2 	bl	8018620 <ValidatePayloadLength>
 801947c:	4603      	mov	r3, r0
 801947e:	f083 0301 	eor.w	r3, r3, #1
 8019482:	b2db      	uxtb	r3, r3
 8019484:	2b00      	cmp	r3, #0
 8019486:	d001      	beq.n	801948c <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8019488:	2308      	movs	r3, #8
 801948a:	e000      	b.n	801948e <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 801948c:	2300      	movs	r3, #0
}
 801948e:	4618      	mov	r0, r3
 8019490:	3708      	adds	r7, #8
 8019492:	46bd      	mov	sp, r7
 8019494:	bd80      	pop	{r7, pc}
 8019496:	bf00      	nop
 8019498:	20003044 	.word	0x20003044

0801949c <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 801949c:	b580      	push	{r7, lr}
 801949e:	b082      	sub	sp, #8
 80194a0:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 80194a2:	4b18      	ldr	r3, [pc, #96]	; (8019504 <SerializeTxFrame+0x68>)
 80194a4:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	d002      	beq.n	80194b2 <SerializeTxFrame+0x16>
 80194ac:	2b04      	cmp	r3, #4
 80194ae:	d011      	beq.n	80194d4 <SerializeTxFrame+0x38>
 80194b0:	e021      	b.n	80194f6 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80194b2:	4815      	ldr	r0, [pc, #84]	; (8019508 <SerializeTxFrame+0x6c>)
 80194b4:	f004 fb07 	bl	801dac6 <LoRaMacSerializerJoinRequest>
 80194b8:	4603      	mov	r3, r0
 80194ba:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80194bc:	79fb      	ldrb	r3, [r7, #7]
 80194be:	2b00      	cmp	r3, #0
 80194c0:	d001      	beq.n	80194c6 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80194c2:	2311      	movs	r3, #17
 80194c4:	e01a      	b.n	80194fc <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80194c6:	4b0f      	ldr	r3, [pc, #60]	; (8019504 <SerializeTxFrame+0x68>)
 80194c8:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80194cc:	b29a      	uxth	r2, r3
 80194ce:	4b0d      	ldr	r3, [pc, #52]	; (8019504 <SerializeTxFrame+0x68>)
 80194d0:	801a      	strh	r2, [r3, #0]
            break;
 80194d2:	e012      	b.n	80194fa <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 80194d4:	480c      	ldr	r0, [pc, #48]	; (8019508 <SerializeTxFrame+0x6c>)
 80194d6:	f004 fb78 	bl	801dbca <LoRaMacSerializerData>
 80194da:	4603      	mov	r3, r0
 80194dc:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80194de:	79fb      	ldrb	r3, [r7, #7]
 80194e0:	2b00      	cmp	r3, #0
 80194e2:	d001      	beq.n	80194e8 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80194e4:	2311      	movs	r3, #17
 80194e6:	e009      	b.n	80194fc <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80194e8:	4b06      	ldr	r3, [pc, #24]	; (8019504 <SerializeTxFrame+0x68>)
 80194ea:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80194ee:	b29a      	uxth	r2, r3
 80194f0:	4b04      	ldr	r3, [pc, #16]	; (8019504 <SerializeTxFrame+0x68>)
 80194f2:	801a      	strh	r2, [r3, #0]
            break;
 80194f4:	e001      	b.n	80194fa <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80194f6:	2303      	movs	r3, #3
 80194f8:	e000      	b.n	80194fc <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 80194fa:	2300      	movs	r3, #0
}
 80194fc:	4618      	mov	r0, r3
 80194fe:	3708      	adds	r7, #8
 8019500:	46bd      	mov	sp, r7
 8019502:	bd80      	pop	{r7, pc}
 8019504:	20003044 	.word	0x20003044
 8019508:	2000314c 	.word	0x2000314c

0801950c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 801950c:	b580      	push	{r7, lr}
 801950e:	b090      	sub	sp, #64	; 0x40
 8019510:	af02      	add	r7, sp, #8
 8019512:	4603      	mov	r3, r0
 8019514:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8019516:	2303      	movs	r3, #3
 8019518:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 801951c:	f7ff fee0 	bl	80192e0 <CheckForClassBCollision>
 8019520:	4603      	mov	r3, r0
 8019522:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8019526:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801952a:	2b00      	cmp	r3, #0
 801952c:	d002      	beq.n	8019534 <ScheduleTx+0x28>
    {
        return status;
 801952e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8019532:	e0a2      	b.n	801967a <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 8019534:	f000 f90a 	bl	801974c <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8019538:	f7ff ffb0 	bl	801949c <SerializeTxFrame>
 801953c:	4603      	mov	r3, r0
 801953e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8019542:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8019546:	2b00      	cmp	r3, #0
 8019548:	d002      	beq.n	8019550 <ScheduleTx+0x44>
    {
        return status;
 801954a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801954e:	e094      	b.n	801967a <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 8019550:	4b4c      	ldr	r3, [pc, #304]	; (8019684 <ScheduleTx+0x178>)
 8019552:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019556:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 801955a:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801955c:	4b49      	ldr	r3, [pc, #292]	; (8019684 <ScheduleTx+0x178>)
 801955e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019562:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8019566:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 8019568:	4b46      	ldr	r3, [pc, #280]	; (8019684 <ScheduleTx+0x178>)
 801956a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801956e:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8019572:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 8019574:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8019578:	4618      	mov	r0, r3
 801957a:	f00b f989 	bl	8024890 <SysTimeGetMcuTime>
 801957e:	4b41      	ldr	r3, [pc, #260]	; (8019684 <ScheduleTx+0x178>)
 8019580:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019584:	4638      	mov	r0, r7
 8019586:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 801958a:	9200      	str	r2, [sp, #0]
 801958c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8019590:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8019594:	ca06      	ldmia	r2, {r1, r2}
 8019596:	f00b f8dc 	bl	8024752 <SysTimeSub>
 801959a:	f107 0320 	add.w	r3, r7, #32
 801959e:	463a      	mov	r2, r7
 80195a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80195a4:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 80195a8:	4b36      	ldr	r3, [pc, #216]	; (8019684 <ScheduleTx+0x178>)
 80195aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80195ae:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80195b2:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 80195b4:	2300      	movs	r3, #0
 80195b6:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 80195ba:	2301      	movs	r3, #1
 80195bc:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 80195be:	4b31      	ldr	r3, [pc, #196]	; (8019684 <ScheduleTx+0x178>)
 80195c0:	881b      	ldrh	r3, [r3, #0]
 80195c2:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 80195c4:	4b2f      	ldr	r3, [pc, #188]	; (8019684 <ScheduleTx+0x178>)
 80195c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80195ca:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 80195ce:	2b00      	cmp	r3, #0
 80195d0:	d104      	bne.n	80195dc <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 80195d2:	2301      	movs	r3, #1
 80195d4:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 80195d8:	2300      	movs	r3, #0
 80195da:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 80195dc:	4b29      	ldr	r3, [pc, #164]	; (8019684 <ScheduleTx+0x178>)
 80195de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80195e2:	7818      	ldrb	r0, [r3, #0]
 80195e4:	4b27      	ldr	r3, [pc, #156]	; (8019684 <ScheduleTx+0x178>)
 80195e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80195ea:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80195ee:	f107 0114 	add.w	r1, r7, #20
 80195f2:	9300      	str	r3, [sp, #0]
 80195f4:	4b24      	ldr	r3, [pc, #144]	; (8019688 <ScheduleTx+0x17c>)
 80195f6:	4a25      	ldr	r2, [pc, #148]	; (801968c <ScheduleTx+0x180>)
 80195f8:	f004 fdce 	bl	801e198 <RegionNextChannel>
 80195fc:	4603      	mov	r3, r0
 80195fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 8019602:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8019606:	2b00      	cmp	r3, #0
 8019608:	d022      	beq.n	8019650 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 801960a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801960e:	2b0b      	cmp	r3, #11
 8019610:	d11b      	bne.n	801964a <ScheduleTx+0x13e>
 8019612:	7bfb      	ldrb	r3, [r7, #15]
 8019614:	2b00      	cmp	r3, #0
 8019616:	d018      	beq.n	801964a <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 8019618:	4b1a      	ldr	r3, [pc, #104]	; (8019684 <ScheduleTx+0x178>)
 801961a:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 801961e:	2b00      	cmp	r3, #0
 8019620:	d011      	beq.n	8019646 <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8019622:	4b18      	ldr	r3, [pc, #96]	; (8019684 <ScheduleTx+0x178>)
 8019624:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8019628:	f043 0320 	orr.w	r3, r3, #32
 801962c:	4a15      	ldr	r2, [pc, #84]	; (8019684 <ScheduleTx+0x178>)
 801962e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8019632:	4b14      	ldr	r3, [pc, #80]	; (8019684 <ScheduleTx+0x178>)
 8019634:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 8019638:	4619      	mov	r1, r3
 801963a:	4815      	ldr	r0, [pc, #84]	; (8019690 <ScheduleTx+0x184>)
 801963c:	f00b fd5c 	bl	80250f8 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 8019640:	4813      	ldr	r0, [pc, #76]	; (8019690 <ScheduleTx+0x184>)
 8019642:	f00b fc7b 	bl	8024f3c <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 8019646:	2300      	movs	r3, #0
 8019648:	e017      	b.n	801967a <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 801964a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801964e:	e014      	b.n	801967a <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8019650:	f7ff fe6a 	bl	8019328 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8019654:	f7ff fef0 	bl	8019438 <VerifyTxFrame>
 8019658:	4603      	mov	r3, r0
 801965a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 801965e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8019662:	2b00      	cmp	r3, #0
 8019664:	d002      	beq.n	801966c <ScheduleTx+0x160>
    {
        return status;
 8019666:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801966a:	e006      	b.n	801967a <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 801966c:	4b05      	ldr	r3, [pc, #20]	; (8019684 <ScheduleTx+0x178>)
 801966e:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8019672:	4618      	mov	r0, r3
 8019674:	f000 fb28 	bl	8019cc8 <SendFrameOnChannel>
 8019678:	4603      	mov	r3, r0
}
 801967a:	4618      	mov	r0, r3
 801967c:	3738      	adds	r7, #56	; 0x38
 801967e:	46bd      	mov	sp, r7
 8019680:	bd80      	pop	{r7, pc}
 8019682:	bf00      	nop
 8019684:	20003044 	.word	0x20003044
 8019688:	200034cc 	.word	0x200034cc
 801968c:	20003459 	.word	0x20003459
 8019690:	200033ac 	.word	0x200033ac

08019694 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8019694:	b580      	push	{r7, lr}
 8019696:	b084      	sub	sp, #16
 8019698:	af00      	add	r7, sp, #0
 801969a:	4603      	mov	r3, r0
 801969c:	460a      	mov	r2, r1
 801969e:	71fb      	strb	r3, [r7, #7]
 80196a0:	4613      	mov	r3, r2
 80196a2:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 80196a4:	2313      	movs	r3, #19
 80196a6:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 80196a8:	2300      	movs	r3, #0
 80196aa:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 80196ac:	4b25      	ldr	r3, [pc, #148]	; (8019744 <SecureFrame+0xb0>)
 80196ae:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80196b2:	2b00      	cmp	r3, #0
 80196b4:	d002      	beq.n	80196bc <SecureFrame+0x28>
 80196b6:	2b04      	cmp	r3, #4
 80196b8:	d011      	beq.n	80196de <SecureFrame+0x4a>
 80196ba:	e03b      	b.n	8019734 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 80196bc:	4822      	ldr	r0, [pc, #136]	; (8019748 <SecureFrame+0xb4>)
 80196be:	f003 fddf 	bl	801d280 <LoRaMacCryptoPrepareJoinRequest>
 80196c2:	4603      	mov	r3, r0
 80196c4:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 80196c6:	7bfb      	ldrb	r3, [r7, #15]
 80196c8:	2b00      	cmp	r3, #0
 80196ca:	d001      	beq.n	80196d0 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80196cc:	2311      	movs	r3, #17
 80196ce:	e034      	b.n	801973a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 80196d0:	4b1c      	ldr	r3, [pc, #112]	; (8019744 <SecureFrame+0xb0>)
 80196d2:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80196d6:	b29a      	uxth	r2, r3
 80196d8:	4b1a      	ldr	r3, [pc, #104]	; (8019744 <SecureFrame+0xb0>)
 80196da:	801a      	strh	r2, [r3, #0]
            break;
 80196dc:	e02c      	b.n	8019738 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80196de:	f107 0308 	add.w	r3, r7, #8
 80196e2:	4618      	mov	r0, r3
 80196e4:	f003 fcfc 	bl	801d0e0 <LoRaMacCryptoGetFCntUp>
 80196e8:	4603      	mov	r3, r0
 80196ea:	2b00      	cmp	r3, #0
 80196ec:	d001      	beq.n	80196f2 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80196ee:	2312      	movs	r3, #18
 80196f0:	e023      	b.n	801973a <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 80196f2:	4b14      	ldr	r3, [pc, #80]	; (8019744 <SecureFrame+0xb0>)
 80196f4:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 80196f8:	2b00      	cmp	r3, #0
 80196fa:	d104      	bne.n	8019706 <SecureFrame+0x72>
 80196fc:	4b11      	ldr	r3, [pc, #68]	; (8019744 <SecureFrame+0xb0>)
 80196fe:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 8019702:	2b01      	cmp	r3, #1
 8019704:	d902      	bls.n	801970c <SecureFrame+0x78>
            {
                fCntUp -= 1;
 8019706:	68bb      	ldr	r3, [r7, #8]
 8019708:	3b01      	subs	r3, #1
 801970a:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 801970c:	68b8      	ldr	r0, [r7, #8]
 801970e:	79ba      	ldrb	r2, [r7, #6]
 8019710:	79f9      	ldrb	r1, [r7, #7]
 8019712:	4b0d      	ldr	r3, [pc, #52]	; (8019748 <SecureFrame+0xb4>)
 8019714:	f003 feac 	bl	801d470 <LoRaMacCryptoSecureMessage>
 8019718:	4603      	mov	r3, r0
 801971a:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 801971c:	7bfb      	ldrb	r3, [r7, #15]
 801971e:	2b00      	cmp	r3, #0
 8019720:	d001      	beq.n	8019726 <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8019722:	2311      	movs	r3, #17
 8019724:	e009      	b.n	801973a <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8019726:	4b07      	ldr	r3, [pc, #28]	; (8019744 <SecureFrame+0xb0>)
 8019728:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 801972c:	b29a      	uxth	r2, r3
 801972e:	4b05      	ldr	r3, [pc, #20]	; (8019744 <SecureFrame+0xb0>)
 8019730:	801a      	strh	r2, [r3, #0]
            break;
 8019732:	e001      	b.n	8019738 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8019734:	2303      	movs	r3, #3
 8019736:	e000      	b.n	801973a <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 8019738:	2300      	movs	r3, #0
}
 801973a:	4618      	mov	r0, r3
 801973c:	3710      	adds	r7, #16
 801973e:	46bd      	mov	sp, r7
 8019740:	bd80      	pop	{r7, pc}
 8019742:	bf00      	nop
 8019744:	20003044 	.word	0x20003044
 8019748:	2000314c 	.word	0x2000314c

0801974c <CalculateBackOff>:

static void CalculateBackOff( void )
{
 801974c:	b480      	push	{r7}
 801974e:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 8019750:	4b0d      	ldr	r3, [pc, #52]	; (8019788 <CalculateBackOff+0x3c>)
 8019752:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019756:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 801975a:	2b00      	cmp	r3, #0
 801975c:	d10f      	bne.n	801977e <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 801975e:	4b0a      	ldr	r3, [pc, #40]	; (8019788 <CalculateBackOff+0x3c>)
 8019760:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019764:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 8019768:	1e5a      	subs	r2, r3, #1
 801976a:	4b07      	ldr	r3, [pc, #28]	; (8019788 <CalculateBackOff+0x3c>)
 801976c:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8019770:	4b05      	ldr	r3, [pc, #20]	; (8019788 <CalculateBackOff+0x3c>)
 8019772:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019776:	fb01 f202 	mul.w	r2, r1, r2
 801977a:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 801977e:	bf00      	nop
 8019780:	46bd      	mov	sp, r7
 8019782:	bc80      	pop	{r7}
 8019784:	4770      	bx	lr
 8019786:	bf00      	nop
 8019788:	20003044 	.word	0x20003044

0801978c <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 801978c:	b580      	push	{r7, lr}
 801978e:	b082      	sub	sp, #8
 8019790:	af00      	add	r7, sp, #0
 8019792:	4603      	mov	r3, r0
 8019794:	7139      	strb	r1, [r7, #4]
 8019796:	71fb      	strb	r3, [r7, #7]
 8019798:	4613      	mov	r3, r2
 801979a:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 801979c:	79fb      	ldrb	r3, [r7, #7]
 801979e:	2b00      	cmp	r3, #0
 80197a0:	d002      	beq.n	80197a8 <RemoveMacCommands+0x1c>
 80197a2:	79fb      	ldrb	r3, [r7, #7]
 80197a4:	2b01      	cmp	r3, #1
 80197a6:	d10d      	bne.n	80197c4 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 80197a8:	79bb      	ldrb	r3, [r7, #6]
 80197aa:	2b01      	cmp	r3, #1
 80197ac:	d108      	bne.n	80197c0 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 80197ae:	793b      	ldrb	r3, [r7, #4]
 80197b0:	f003 0320 	and.w	r3, r3, #32
 80197b4:	b2db      	uxtb	r3, r3
 80197b6:	2b00      	cmp	r3, #0
 80197b8:	d004      	beq.n	80197c4 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 80197ba:	f002 fdc3 	bl	801c344 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 80197be:	e001      	b.n	80197c4 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 80197c0:	f002 fdc0 	bl	801c344 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 80197c4:	bf00      	nop
 80197c6:	3708      	adds	r7, #8
 80197c8:	46bd      	mov	sp, r7
 80197ca:	bd80      	pop	{r7, pc}

080197cc <ResetMacParameters>:

static void ResetMacParameters( void )
{
 80197cc:	b5b0      	push	{r4, r5, r7, lr}
 80197ce:	b082      	sub	sp, #8
 80197d0:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 80197d2:	4b6d      	ldr	r3, [pc, #436]	; (8019988 <ResetMacParameters+0x1bc>)
 80197d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80197d8:	2200      	movs	r2, #0
 80197da:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 80197de:	4b6a      	ldr	r3, [pc, #424]	; (8019988 <ResetMacParameters+0x1bc>)
 80197e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80197e4:	2200      	movs	r2, #0
 80197e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 80197ea:	4b67      	ldr	r3, [pc, #412]	; (8019988 <ResetMacParameters+0x1bc>)
 80197ec:	2200      	movs	r2, #0
 80197ee:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 80197f2:	4b65      	ldr	r3, [pc, #404]	; (8019988 <ResetMacParameters+0x1bc>)
 80197f4:	2201      	movs	r2, #1
 80197f6:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 80197fa:	4b63      	ldr	r3, [pc, #396]	; (8019988 <ResetMacParameters+0x1bc>)
 80197fc:	2201      	movs	r2, #1
 80197fe:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 8019802:	4b61      	ldr	r3, [pc, #388]	; (8019988 <ResetMacParameters+0x1bc>)
 8019804:	2200      	movs	r2, #0
 8019806:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 801980a:	4b5f      	ldr	r3, [pc, #380]	; (8019988 <ResetMacParameters+0x1bc>)
 801980c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019810:	2200      	movs	r2, #0
 8019812:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 8019816:	4b5c      	ldr	r3, [pc, #368]	; (8019988 <ResetMacParameters+0x1bc>)
 8019818:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801981c:	2201      	movs	r2, #1
 801981e:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 8019822:	4b59      	ldr	r3, [pc, #356]	; (8019988 <ResetMacParameters+0x1bc>)
 8019824:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8019828:	4b57      	ldr	r3, [pc, #348]	; (8019988 <ResetMacParameters+0x1bc>)
 801982a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801982e:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8019832:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 8019836:	4b54      	ldr	r3, [pc, #336]	; (8019988 <ResetMacParameters+0x1bc>)
 8019838:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801983c:	4b52      	ldr	r3, [pc, #328]	; (8019988 <ResetMacParameters+0x1bc>)
 801983e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019842:	f992 2005 	ldrsb.w	r2, [r2, #5]
 8019846:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 801984a:	4b4f      	ldr	r3, [pc, #316]	; (8019988 <ResetMacParameters+0x1bc>)
 801984c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8019850:	4b4d      	ldr	r3, [pc, #308]	; (8019988 <ResetMacParameters+0x1bc>)
 8019852:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019856:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 801985a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 801985e:	4b4a      	ldr	r3, [pc, #296]	; (8019988 <ResetMacParameters+0x1bc>)
 8019860:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8019864:	4b48      	ldr	r3, [pc, #288]	; (8019988 <ResetMacParameters+0x1bc>)
 8019866:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801986a:	33a8      	adds	r3, #168	; 0xa8
 801986c:	3228      	adds	r2, #40	; 0x28
 801986e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019872:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 8019876:	4b44      	ldr	r3, [pc, #272]	; (8019988 <ResetMacParameters+0x1bc>)
 8019878:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801987c:	4b42      	ldr	r3, [pc, #264]	; (8019988 <ResetMacParameters+0x1bc>)
 801987e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019882:	33b0      	adds	r3, #176	; 0xb0
 8019884:	3230      	adds	r2, #48	; 0x30
 8019886:	e892 0003 	ldmia.w	r2, {r0, r1}
 801988a:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 801988e:	4b3e      	ldr	r3, [pc, #248]	; (8019988 <ResetMacParameters+0x1bc>)
 8019890:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8019894:	4b3c      	ldr	r3, [pc, #240]	; (8019988 <ResetMacParameters+0x1bc>)
 8019896:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801989a:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 801989e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 80198a2:	4b39      	ldr	r3, [pc, #228]	; (8019988 <ResetMacParameters+0x1bc>)
 80198a4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80198a8:	4b37      	ldr	r3, [pc, #220]	; (8019988 <ResetMacParameters+0x1bc>)
 80198aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80198ae:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 80198b2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 80198b6:	4b34      	ldr	r3, [pc, #208]	; (8019988 <ResetMacParameters+0x1bc>)
 80198b8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80198bc:	4b32      	ldr	r3, [pc, #200]	; (8019988 <ResetMacParameters+0x1bc>)
 80198be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80198c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80198c4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 80198c8:	4b2f      	ldr	r3, [pc, #188]	; (8019988 <ResetMacParameters+0x1bc>)
 80198ca:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80198ce:	4b2e      	ldr	r3, [pc, #184]	; (8019988 <ResetMacParameters+0x1bc>)
 80198d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80198d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80198d6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 80198da:	4b2b      	ldr	r3, [pc, #172]	; (8019988 <ResetMacParameters+0x1bc>)
 80198dc:	2200      	movs	r2, #0
 80198de:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 80198e2:	4b29      	ldr	r3, [pc, #164]	; (8019988 <ResetMacParameters+0x1bc>)
 80198e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80198e8:	2200      	movs	r2, #0
 80198ea:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 80198ee:	2301      	movs	r3, #1
 80198f0:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 80198f2:	2300      	movs	r3, #0
 80198f4:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 80198f6:	4b24      	ldr	r3, [pc, #144]	; (8019988 <ResetMacParameters+0x1bc>)
 80198f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80198fc:	781b      	ldrb	r3, [r3, #0]
 80198fe:	463a      	mov	r2, r7
 8019900:	4611      	mov	r1, r2
 8019902:	4618      	mov	r0, r3
 8019904:	f004 faa5 	bl	801de52 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8019908:	4b1f      	ldr	r3, [pc, #124]	; (8019988 <ResetMacParameters+0x1bc>)
 801990a:	2200      	movs	r2, #0
 801990c:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8019910:	4b1d      	ldr	r3, [pc, #116]	; (8019988 <ResetMacParameters+0x1bc>)
 8019912:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8019916:	4b1c      	ldr	r3, [pc, #112]	; (8019988 <ResetMacParameters+0x1bc>)
 8019918:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 801991c:	4b1a      	ldr	r3, [pc, #104]	; (8019988 <ResetMacParameters+0x1bc>)
 801991e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019922:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8019926:	4a18      	ldr	r2, [pc, #96]	; (8019988 <ResetMacParameters+0x1bc>)
 8019928:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801992c:	4b16      	ldr	r3, [pc, #88]	; (8019988 <ResetMacParameters+0x1bc>)
 801992e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019932:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 8019936:	4b14      	ldr	r3, [pc, #80]	; (8019988 <ResetMacParameters+0x1bc>)
 8019938:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 801993c:	4b12      	ldr	r3, [pc, #72]	; (8019988 <ResetMacParameters+0x1bc>)
 801993e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019942:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8019946:	4b10      	ldr	r3, [pc, #64]	; (8019988 <ResetMacParameters+0x1bc>)
 8019948:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 801994c:	4b0e      	ldr	r3, [pc, #56]	; (8019988 <ResetMacParameters+0x1bc>)
 801994e:	2200      	movs	r2, #0
 8019950:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8019954:	4b0c      	ldr	r3, [pc, #48]	; (8019988 <ResetMacParameters+0x1bc>)
 8019956:	2201      	movs	r2, #1
 8019958:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 801995c:	4a0a      	ldr	r2, [pc, #40]	; (8019988 <ResetMacParameters+0x1bc>)
 801995e:	4b0a      	ldr	r3, [pc, #40]	; (8019988 <ResetMacParameters+0x1bc>)
 8019960:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 8019964:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 8019968:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801996a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801996c:	682b      	ldr	r3, [r5, #0]
 801996e:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8019970:	4b05      	ldr	r3, [pc, #20]	; (8019988 <ResetMacParameters+0x1bc>)
 8019972:	2201      	movs	r2, #1
 8019974:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8019978:	4b03      	ldr	r3, [pc, #12]	; (8019988 <ResetMacParameters+0x1bc>)
 801997a:	2202      	movs	r2, #2
 801997c:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 8019980:	bf00      	nop
 8019982:	3708      	adds	r7, #8
 8019984:	46bd      	mov	sp, r7
 8019986:	bdb0      	pop	{r4, r5, r7, pc}
 8019988:	20003044 	.word	0x20003044

0801998c <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 801998c:	b580      	push	{r7, lr}
 801998e:	b082      	sub	sp, #8
 8019990:	af00      	add	r7, sp, #0
 8019992:	6078      	str	r0, [r7, #4]
 8019994:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8019996:	6878      	ldr	r0, [r7, #4]
 8019998:	f00b fb3e 	bl	8025018 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 801999c:	4b10      	ldr	r3, [pc, #64]	; (80199e0 <RxWindowSetup+0x54>)
 801999e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80199a0:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80199a2:	4b10      	ldr	r3, [pc, #64]	; (80199e4 <RxWindowSetup+0x58>)
 80199a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80199a8:	781b      	ldrb	r3, [r3, #0]
 80199aa:	4a0f      	ldr	r2, [pc, #60]	; (80199e8 <RxWindowSetup+0x5c>)
 80199ac:	6839      	ldr	r1, [r7, #0]
 80199ae:	4618      	mov	r0, r3
 80199b0:	f004 fafa 	bl	801dfa8 <RegionRxConfig>
 80199b4:	4603      	mov	r3, r0
 80199b6:	2b00      	cmp	r3, #0
 80199b8:	d00d      	beq.n	80199d6 <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 80199ba:	4b09      	ldr	r3, [pc, #36]	; (80199e0 <RxWindowSetup+0x54>)
 80199bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80199be:	4a09      	ldr	r2, [pc, #36]	; (80199e4 <RxWindowSetup+0x58>)
 80199c0:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80199c4:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 80199c8:	4610      	mov	r0, r2
 80199ca:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80199cc:	683b      	ldr	r3, [r7, #0]
 80199ce:	7cda      	ldrb	r2, [r3, #19]
 80199d0:	4b04      	ldr	r3, [pc, #16]	; (80199e4 <RxWindowSetup+0x58>)
 80199d2:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 80199d6:	bf00      	nop
 80199d8:	3708      	adds	r7, #8
 80199da:	46bd      	mov	sp, r7
 80199dc:	bd80      	pop	{r7, pc}
 80199de:	bf00      	nop
 80199e0:	08028494 	.word	0x08028494
 80199e4:	20003044 	.word	0x20003044
 80199e8:	20003464 	.word	0x20003464

080199ec <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 80199ec:	b590      	push	{r4, r7, lr}
 80199ee:	b083      	sub	sp, #12
 80199f0:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 80199f2:	4b1d      	ldr	r3, [pc, #116]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 80199f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80199f8:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 80199fa:	4b1b      	ldr	r3, [pc, #108]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 80199fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019a00:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8019a04:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 8019a06:	4b18      	ldr	r3, [pc, #96]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 8019a08:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8019a0c:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 8019a10:	4b15      	ldr	r3, [pc, #84]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 8019a12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 8019a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8019a1a:	4c14      	ldr	r4, [pc, #80]	; (8019a6c <OpenContinuousRxCWindow+0x80>)
 8019a1c:	9400      	str	r4, [sp, #0]
 8019a1e:	f004 fa9f 	bl	801df60 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8019a22:	4b11      	ldr	r3, [pc, #68]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 8019a24:	2202      	movs	r2, #2
 8019a26:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8019a2a:	4b0f      	ldr	r3, [pc, #60]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 8019a2c:	2201      	movs	r2, #1
 8019a2e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8019a32:	4b0d      	ldr	r3, [pc, #52]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 8019a34:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019a38:	781b      	ldrb	r3, [r3, #0]
 8019a3a:	4a0d      	ldr	r2, [pc, #52]	; (8019a70 <OpenContinuousRxCWindow+0x84>)
 8019a3c:	490b      	ldr	r1, [pc, #44]	; (8019a6c <OpenContinuousRxCWindow+0x80>)
 8019a3e:	4618      	mov	r0, r3
 8019a40:	f004 fab2 	bl	801dfa8 <RegionRxConfig>
 8019a44:	4603      	mov	r3, r0
 8019a46:	2b00      	cmp	r3, #0
 8019a48:	d009      	beq.n	8019a5e <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 8019a4a:	4b0a      	ldr	r3, [pc, #40]	; (8019a74 <OpenContinuousRxCWindow+0x88>)
 8019a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019a4e:	2000      	movs	r0, #0
 8019a50:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8019a52:	4b05      	ldr	r3, [pc, #20]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 8019a54:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 8019a58:	4b03      	ldr	r3, [pc, #12]	; (8019a68 <OpenContinuousRxCWindow+0x7c>)
 8019a5a:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 8019a5e:	bf00      	nop
 8019a60:	3704      	adds	r7, #4
 8019a62:	46bd      	mov	sp, r7
 8019a64:	bd90      	pop	{r4, r7, pc}
 8019a66:	bf00      	nop
 8019a68:	20003044 	.word	0x20003044
 8019a6c:	20003424 	.word	0x20003424
 8019a70:	20003464 	.word	0x20003464
 8019a74:	08028494 	.word	0x08028494

08019a78 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8019a78:	b580      	push	{r7, lr}
 8019a7a:	b088      	sub	sp, #32
 8019a7c:	af00      	add	r7, sp, #0
 8019a7e:	60f8      	str	r0, [r7, #12]
 8019a80:	60b9      	str	r1, [r7, #8]
 8019a82:	603b      	str	r3, [r7, #0]
 8019a84:	4613      	mov	r3, r2
 8019a86:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8019a88:	4b8a      	ldr	r3, [pc, #552]	; (8019cb4 <PrepareFrame+0x23c>)
 8019a8a:	2200      	movs	r2, #0
 8019a8c:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8019a8e:	4b89      	ldr	r3, [pc, #548]	; (8019cb4 <PrepareFrame+0x23c>)
 8019a90:	2200      	movs	r2, #0
 8019a92:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 8019a96:	2300      	movs	r3, #0
 8019a98:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8019a9a:	2300      	movs	r3, #0
 8019a9c:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8019a9e:	2300      	movs	r3, #0
 8019aa0:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8019aa2:	683b      	ldr	r3, [r7, #0]
 8019aa4:	2b00      	cmp	r3, #0
 8019aa6:	d101      	bne.n	8019aac <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 8019aa8:	2300      	movs	r3, #0
 8019aaa:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8019aac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019aae:	461a      	mov	r2, r3
 8019ab0:	6839      	ldr	r1, [r7, #0]
 8019ab2:	4881      	ldr	r0, [pc, #516]	; (8019cb8 <PrepareFrame+0x240>)
 8019ab4:	f007 febb 	bl	802182e <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 8019ab8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8019aba:	b2da      	uxtb	r2, r3
 8019abc:	4b7d      	ldr	r3, [pc, #500]	; (8019cb4 <PrepareFrame+0x23c>)
 8019abe:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8019ac2:	68fb      	ldr	r3, [r7, #12]
 8019ac4:	781a      	ldrb	r2, [r3, #0]
 8019ac6:	4b7b      	ldr	r3, [pc, #492]	; (8019cb4 <PrepareFrame+0x23c>)
 8019ac8:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 8019aca:	68fb      	ldr	r3, [r7, #12]
 8019acc:	781b      	ldrb	r3, [r3, #0]
 8019ace:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8019ad2:	b2db      	uxtb	r3, r3
 8019ad4:	2b07      	cmp	r3, #7
 8019ad6:	f000 80c8 	beq.w	8019c6a <PrepareFrame+0x1f2>
 8019ada:	2b07      	cmp	r3, #7
 8019adc:	f300 80df 	bgt.w	8019c9e <PrepareFrame+0x226>
 8019ae0:	2b02      	cmp	r3, #2
 8019ae2:	d006      	beq.n	8019af2 <PrepareFrame+0x7a>
 8019ae4:	2b04      	cmp	r3, #4
 8019ae6:	f040 80da 	bne.w	8019c9e <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 8019aea:	4b72      	ldr	r3, [pc, #456]	; (8019cb4 <PrepareFrame+0x23c>)
 8019aec:	2201      	movs	r2, #1
 8019aee:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8019af2:	4b70      	ldr	r3, [pc, #448]	; (8019cb4 <PrepareFrame+0x23c>)
 8019af4:	2204      	movs	r2, #4
 8019af6:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 8019afa:	4b6e      	ldr	r3, [pc, #440]	; (8019cb4 <PrepareFrame+0x23c>)
 8019afc:	4a6f      	ldr	r2, [pc, #444]	; (8019cbc <PrepareFrame+0x244>)
 8019afe:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8019b02:	4b6c      	ldr	r3, [pc, #432]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b04:	22ff      	movs	r2, #255	; 0xff
 8019b06:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 8019b0a:	68fb      	ldr	r3, [r7, #12]
 8019b0c:	781a      	ldrb	r2, [r3, #0]
 8019b0e:	4b69      	ldr	r3, [pc, #420]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b10:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8019b14:	4a67      	ldr	r2, [pc, #412]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b16:	79fb      	ldrb	r3, [r7, #7]
 8019b18:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 8019b1c:	4b65      	ldr	r3, [pc, #404]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019b22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8019b24:	4a63      	ldr	r2, [pc, #396]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b26:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8019b2a:	68bb      	ldr	r3, [r7, #8]
 8019b2c:	781a      	ldrb	r2, [r3, #0]
 8019b2e:	4b61      	ldr	r3, [pc, #388]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b30:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8019b34:	4b5f      	ldr	r3, [pc, #380]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b36:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 8019b3a:	4b5e      	ldr	r3, [pc, #376]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b3c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8019b40:	4b5c      	ldr	r3, [pc, #368]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b42:	4a5d      	ldr	r2, [pc, #372]	; (8019cb8 <PrepareFrame+0x240>)
 8019b44:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8019b48:	f107 0318 	add.w	r3, r7, #24
 8019b4c:	4618      	mov	r0, r3
 8019b4e:	f003 fac7 	bl	801d0e0 <LoRaMacCryptoGetFCntUp>
 8019b52:	4603      	mov	r3, r0
 8019b54:	2b00      	cmp	r3, #0
 8019b56:	d001      	beq.n	8019b5c <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8019b58:	2312      	movs	r3, #18
 8019b5a:	e0a6      	b.n	8019caa <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 8019b5c:	69bb      	ldr	r3, [r7, #24]
 8019b5e:	b29a      	uxth	r2, r3
 8019b60:	4b54      	ldr	r3, [pc, #336]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b62:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 8019b66:	4b53      	ldr	r3, [pc, #332]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b68:	2200      	movs	r2, #0
 8019b6a:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 8019b6e:	4b51      	ldr	r3, [pc, #324]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b70:	2200      	movs	r2, #0
 8019b72:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8019b76:	69bb      	ldr	r3, [r7, #24]
 8019b78:	4a4e      	ldr	r2, [pc, #312]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b7a:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8019b7e:	f107 0314 	add.w	r3, r7, #20
 8019b82:	4618      	mov	r0, r3
 8019b84:	f002 fc02 	bl	801c38c <LoRaMacCommandsGetSizeSerializedCmds>
 8019b88:	4603      	mov	r3, r0
 8019b8a:	2b00      	cmp	r3, #0
 8019b8c:	d001      	beq.n	8019b92 <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8019b8e:	2313      	movs	r3, #19
 8019b90:	e08b      	b.n	8019caa <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 8019b92:	697b      	ldr	r3, [r7, #20]
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	f000 8084 	beq.w	8019ca2 <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 8019b9a:	4b46      	ldr	r3, [pc, #280]	; (8019cb4 <PrepareFrame+0x23c>)
 8019b9c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019ba0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8019ba4:	4618      	mov	r0, r3
 8019ba6:	f7fe fd0f 	bl	80185c8 <GetMaxAppPayloadWithoutFOptsLength>
 8019baa:	4603      	mov	r3, r0
 8019bac:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8019bae:	4b41      	ldr	r3, [pc, #260]	; (8019cb4 <PrepareFrame+0x23c>)
 8019bb0:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8019bb4:	2b00      	cmp	r3, #0
 8019bb6:	d01d      	beq.n	8019bf4 <PrepareFrame+0x17c>
 8019bb8:	697b      	ldr	r3, [r7, #20]
 8019bba:	2b0f      	cmp	r3, #15
 8019bbc:	d81a      	bhi.n	8019bf4 <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 8019bbe:	f107 0314 	add.w	r3, r7, #20
 8019bc2:	4a3f      	ldr	r2, [pc, #252]	; (8019cc0 <PrepareFrame+0x248>)
 8019bc4:	4619      	mov	r1, r3
 8019bc6:	200f      	movs	r0, #15
 8019bc8:	f002 fbf6 	bl	801c3b8 <LoRaMacCommandsSerializeCmds>
 8019bcc:	4603      	mov	r3, r0
 8019bce:	2b00      	cmp	r3, #0
 8019bd0:	d001      	beq.n	8019bd6 <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8019bd2:	2313      	movs	r3, #19
 8019bd4:	e069      	b.n	8019caa <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8019bd6:	697b      	ldr	r3, [r7, #20]
 8019bd8:	f003 030f 	and.w	r3, r3, #15
 8019bdc:	b2d9      	uxtb	r1, r3
 8019bde:	68ba      	ldr	r2, [r7, #8]
 8019be0:	7813      	ldrb	r3, [r2, #0]
 8019be2:	f361 0303 	bfi	r3, r1, #0, #4
 8019be6:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8019be8:	68bb      	ldr	r3, [r7, #8]
 8019bea:	781a      	ldrb	r2, [r3, #0]
 8019bec:	4b31      	ldr	r3, [pc, #196]	; (8019cb4 <PrepareFrame+0x23c>)
 8019bee:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 8019bf2:	e056      	b.n	8019ca2 <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8019bf4:	4b2f      	ldr	r3, [pc, #188]	; (8019cb4 <PrepareFrame+0x23c>)
 8019bf6:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8019bfa:	2b00      	cmp	r3, #0
 8019bfc:	d014      	beq.n	8019c28 <PrepareFrame+0x1b0>
 8019bfe:	697b      	ldr	r3, [r7, #20]
 8019c00:	2b0f      	cmp	r3, #15
 8019c02:	d911      	bls.n	8019c28 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8019c04:	7ff8      	ldrb	r0, [r7, #31]
 8019c06:	4b2b      	ldr	r3, [pc, #172]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c08:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019c0c:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 8019c10:	f107 0314 	add.w	r3, r7, #20
 8019c14:	4619      	mov	r1, r3
 8019c16:	f002 fbcf 	bl	801c3b8 <LoRaMacCommandsSerializeCmds>
 8019c1a:	4603      	mov	r3, r0
 8019c1c:	2b00      	cmp	r3, #0
 8019c1e:	d001      	beq.n	8019c24 <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8019c20:	2313      	movs	r3, #19
 8019c22:	e042      	b.n	8019caa <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8019c24:	230a      	movs	r3, #10
 8019c26:	e040      	b.n	8019caa <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8019c28:	7ff8      	ldrb	r0, [r7, #31]
 8019c2a:	4b22      	ldr	r3, [pc, #136]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c2c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019c30:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 8019c34:	f107 0314 	add.w	r3, r7, #20
 8019c38:	4619      	mov	r1, r3
 8019c3a:	f002 fbbd 	bl	801c3b8 <LoRaMacCommandsSerializeCmds>
 8019c3e:	4603      	mov	r3, r0
 8019c40:	2b00      	cmp	r3, #0
 8019c42:	d001      	beq.n	8019c48 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8019c44:	2313      	movs	r3, #19
 8019c46:	e030      	b.n	8019caa <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8019c48:	4b1a      	ldr	r3, [pc, #104]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c4a:	2200      	movs	r2, #0
 8019c4c:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 8019c50:	4b18      	ldr	r3, [pc, #96]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019c56:	33cb      	adds	r3, #203	; 0xcb
 8019c58:	4a16      	ldr	r2, [pc, #88]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c5a:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8019c5e:	697b      	ldr	r3, [r7, #20]
 8019c60:	b2da      	uxtb	r2, r3
 8019c62:	4b14      	ldr	r3, [pc, #80]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c64:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 8019c68:	e01b      	b.n	8019ca2 <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8019c6a:	683b      	ldr	r3, [r7, #0]
 8019c6c:	2b00      	cmp	r3, #0
 8019c6e:	d01a      	beq.n	8019ca6 <PrepareFrame+0x22e>
 8019c70:	4b10      	ldr	r3, [pc, #64]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c72:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8019c76:	2b00      	cmp	r3, #0
 8019c78:	d015      	beq.n	8019ca6 <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8019c7a:	4812      	ldr	r0, [pc, #72]	; (8019cc4 <PrepareFrame+0x24c>)
 8019c7c:	4b0d      	ldr	r3, [pc, #52]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c7e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8019c82:	b29b      	uxth	r3, r3
 8019c84:	461a      	mov	r2, r3
 8019c86:	6839      	ldr	r1, [r7, #0]
 8019c88:	f007 fdd1 	bl	802182e <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8019c8c:	4b09      	ldr	r3, [pc, #36]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c8e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8019c92:	b29b      	uxth	r3, r3
 8019c94:	3301      	adds	r3, #1
 8019c96:	b29a      	uxth	r2, r3
 8019c98:	4b06      	ldr	r3, [pc, #24]	; (8019cb4 <PrepareFrame+0x23c>)
 8019c9a:	801a      	strh	r2, [r3, #0]
            }
            break;
 8019c9c:	e003      	b.n	8019ca6 <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8019c9e:	2302      	movs	r3, #2
 8019ca0:	e003      	b.n	8019caa <PrepareFrame+0x232>
            break;
 8019ca2:	bf00      	nop
 8019ca4:	e000      	b.n	8019ca8 <PrepareFrame+0x230>
            break;
 8019ca6:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 8019ca8:	2300      	movs	r3, #0
}
 8019caa:	4618      	mov	r0, r3
 8019cac:	3720      	adds	r7, #32
 8019cae:	46bd      	mov	sp, r7
 8019cb0:	bd80      	pop	{r7, pc}
 8019cb2:	bf00      	nop
 8019cb4:	20003044 	.word	0x20003044
 8019cb8:	2000317c 	.word	0x2000317c
 8019cbc:	20003046 	.word	0x20003046
 8019cc0:	2000315c 	.word	0x2000315c
 8019cc4:	20003047 	.word	0x20003047

08019cc8 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8019cc8:	b580      	push	{r7, lr}
 8019cca:	b08a      	sub	sp, #40	; 0x28
 8019ccc:	af00      	add	r7, sp, #0
 8019cce:	4603      	mov	r3, r0
 8019cd0:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8019cd2:	2303      	movs	r3, #3
 8019cd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8019cd8:	2300      	movs	r3, #0
 8019cda:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8019cdc:	79fb      	ldrb	r3, [r7, #7]
 8019cde:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8019ce0:	4b4f      	ldr	r3, [pc, #316]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019ce2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019ce6:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8019cea:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8019cec:	4b4c      	ldr	r3, [pc, #304]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019cee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019cf2:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8019cf6:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8019cf8:	4b49      	ldr	r3, [pc, #292]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019cfa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019cfe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8019d02:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8019d04:	4b46      	ldr	r3, [pc, #280]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019d0a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8019d0e:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 8019d10:	4b43      	ldr	r3, [pc, #268]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d12:	881b      	ldrh	r3, [r3, #0]
 8019d14:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8019d16:	4b42      	ldr	r3, [pc, #264]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019d1c:	7818      	ldrb	r0, [r3, #0]
 8019d1e:	f107 020f 	add.w	r2, r7, #15
 8019d22:	f107 0110 	add.w	r1, r7, #16
 8019d26:	4b3f      	ldr	r3, [pc, #252]	; (8019e24 <SendFrameOnChannel+0x15c>)
 8019d28:	f004 f95c 	bl	801dfe4 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8019d2c:	4b3c      	ldr	r3, [pc, #240]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d2e:	2201      	movs	r2, #1
 8019d30:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8019d34:	4b3a      	ldr	r3, [pc, #232]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019d3a:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8019d3e:	b2da      	uxtb	r2, r3
 8019d40:	4b37      	ldr	r3, [pc, #220]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d42:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 8019d46:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8019d4a:	4b35      	ldr	r3, [pc, #212]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d4c:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 8019d50:	79fb      	ldrb	r3, [r7, #7]
 8019d52:	4a33      	ldr	r2, [pc, #204]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d54:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8019d58:	4b31      	ldr	r3, [pc, #196]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d5a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8019d5e:	4a30      	ldr	r2, [pc, #192]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d60:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8019d64:	4b2e      	ldr	r3, [pc, #184]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d66:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8019d6a:	4a2d      	ldr	r2, [pc, #180]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d6c:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 8019d70:	f002 f873 	bl	801be5a <LoRaMacClassBIsBeaconModeActive>
 8019d74:	4603      	mov	r3, r0
 8019d76:	2b00      	cmp	r3, #0
 8019d78:	d00b      	beq.n	8019d92 <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8019d7a:	4b29      	ldr	r3, [pc, #164]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d7c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 8019d80:	4618      	mov	r0, r3
 8019d82:	f002 f8d5 	bl	801bf30 <LoRaMacClassBIsUplinkCollision>
 8019d86:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8019d88:	6a3b      	ldr	r3, [r7, #32]
 8019d8a:	2b00      	cmp	r3, #0
 8019d8c:	d001      	beq.n	8019d92 <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8019d8e:	2310      	movs	r3, #16
 8019d90:	e042      	b.n	8019e18 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 8019d92:	4b23      	ldr	r3, [pc, #140]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019d94:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019d98:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8019d9c:	2b01      	cmp	r3, #1
 8019d9e:	d101      	bne.n	8019da4 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8019da0:	f002 f8d0 	bl	801bf44 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 8019da4:	f002 f86a 	bl	801be7c <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 8019da8:	4b1d      	ldr	r3, [pc, #116]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019daa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019dae:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8019db2:	b2db      	uxtb	r3, r3
 8019db4:	4a1a      	ldr	r2, [pc, #104]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019db6:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 8019dba:	4611      	mov	r1, r2
 8019dbc:	4618      	mov	r0, r3
 8019dbe:	f7ff fc69 	bl	8019694 <SecureFrame>
 8019dc2:	4603      	mov	r3, r0
 8019dc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 8019dc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019dcc:	2b00      	cmp	r3, #0
 8019dce:	d002      	beq.n	8019dd6 <SendFrameOnChannel+0x10e>
    {
        return status;
 8019dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019dd4:	e020      	b.n	8019e18 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8019dd6:	4b12      	ldr	r3, [pc, #72]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019dd8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8019ddc:	f043 0302 	orr.w	r3, r3, #2
 8019de0:	4a0f      	ldr	r2, [pc, #60]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019de2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 8019de6:	4b0e      	ldr	r3, [pc, #56]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019de8:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 8019dec:	f083 0301 	eor.w	r3, r3, #1
 8019df0:	b2db      	uxtb	r3, r3
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d007      	beq.n	8019e06 <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 8019df6:	4b0a      	ldr	r3, [pc, #40]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019df8:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 8019dfc:	3301      	adds	r3, #1
 8019dfe:	b2da      	uxtb	r2, r3
 8019e00:	4b07      	ldr	r3, [pc, #28]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019e02:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8019e06:	4b08      	ldr	r3, [pc, #32]	; (8019e28 <SendFrameOnChannel+0x160>)
 8019e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019e0a:	4a05      	ldr	r2, [pc, #20]	; (8019e20 <SendFrameOnChannel+0x158>)
 8019e0c:	8812      	ldrh	r2, [r2, #0]
 8019e0e:	b2d2      	uxtb	r2, r2
 8019e10:	4611      	mov	r1, r2
 8019e12:	4806      	ldr	r0, [pc, #24]	; (8019e2c <SendFrameOnChannel+0x164>)
 8019e14:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8019e16:	2300      	movs	r3, #0
}
 8019e18:	4618      	mov	r0, r3
 8019e1a:	3728      	adds	r7, #40	; 0x28
 8019e1c:	46bd      	mov	sp, r7
 8019e1e:	bd80      	pop	{r7, pc}
 8019e20:	20003044 	.word	0x20003044
 8019e24:	2000345c 	.word	0x2000345c
 8019e28:	08028494 	.word	0x08028494
 8019e2c:	20003046 	.word	0x20003046

08019e30 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 8019e30:	b580      	push	{r7, lr}
 8019e32:	b086      	sub	sp, #24
 8019e34:	af00      	add	r7, sp, #0
 8019e36:	4603      	mov	r3, r0
 8019e38:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 8019e3a:	4b1a      	ldr	r3, [pc, #104]	; (8019ea4 <SetTxContinuousWave+0x74>)
 8019e3c:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 8019e40:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 8019e42:	4b18      	ldr	r3, [pc, #96]	; (8019ea4 <SetTxContinuousWave+0x74>)
 8019e44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019e48:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8019e4c:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8019e4e:	4b15      	ldr	r3, [pc, #84]	; (8019ea4 <SetTxContinuousWave+0x74>)
 8019e50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019e54:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8019e58:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 8019e5a:	4b12      	ldr	r3, [pc, #72]	; (8019ea4 <SetTxContinuousWave+0x74>)
 8019e5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019e60:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8019e64:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 8019e66:	4b0f      	ldr	r3, [pc, #60]	; (8019ea4 <SetTxContinuousWave+0x74>)
 8019e68:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019e6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8019e70:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 8019e72:	88fb      	ldrh	r3, [r7, #6]
 8019e74:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 8019e76:	4b0b      	ldr	r3, [pc, #44]	; (8019ea4 <SetTxContinuousWave+0x74>)
 8019e78:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019e7c:	781b      	ldrb	r3, [r3, #0]
 8019e7e:	f107 0208 	add.w	r2, r7, #8
 8019e82:	4611      	mov	r1, r2
 8019e84:	4618      	mov	r0, r3
 8019e86:	f004 f9aa 	bl	801e1de <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8019e8a:	4b06      	ldr	r3, [pc, #24]	; (8019ea4 <SetTxContinuousWave+0x74>)
 8019e8c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8019e90:	f043 0302 	orr.w	r3, r3, #2
 8019e94:	4a03      	ldr	r2, [pc, #12]	; (8019ea4 <SetTxContinuousWave+0x74>)
 8019e96:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8019e9a:	2300      	movs	r3, #0
}
 8019e9c:	4618      	mov	r0, r3
 8019e9e:	3718      	adds	r7, #24
 8019ea0:	46bd      	mov	sp, r7
 8019ea2:	bd80      	pop	{r7, pc}
 8019ea4:	20003044 	.word	0x20003044

08019ea8 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8019ea8:	b580      	push	{r7, lr}
 8019eaa:	b082      	sub	sp, #8
 8019eac:	af00      	add	r7, sp, #0
 8019eae:	4603      	mov	r3, r0
 8019eb0:	6039      	str	r1, [r7, #0]
 8019eb2:	80fb      	strh	r3, [r7, #6]
 8019eb4:	4613      	mov	r3, r2
 8019eb6:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8019eb8:	4b09      	ldr	r3, [pc, #36]	; (8019ee0 <SetTxContinuousWave1+0x38>)
 8019eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8019ebc:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8019ec0:	88fa      	ldrh	r2, [r7, #6]
 8019ec2:	6838      	ldr	r0, [r7, #0]
 8019ec4:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 8019ec6:	4b07      	ldr	r3, [pc, #28]	; (8019ee4 <SetTxContinuousWave1+0x3c>)
 8019ec8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8019ecc:	f043 0302 	orr.w	r3, r3, #2
 8019ed0:	4a04      	ldr	r2, [pc, #16]	; (8019ee4 <SetTxContinuousWave1+0x3c>)
 8019ed2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8019ed6:	2300      	movs	r3, #0
}
 8019ed8:	4618      	mov	r0, r3
 8019eda:	3708      	adds	r7, #8
 8019edc:	46bd      	mov	sp, r7
 8019ede:	bd80      	pop	{r7, pc}
 8019ee0:	08028494 	.word	0x08028494
 8019ee4:	20003044 	.word	0x20003044

08019ee8 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 8019ee8:	b580      	push	{r7, lr}
 8019eea:	b082      	sub	sp, #8
 8019eec:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 8019eee:	4b1d      	ldr	r3, [pc, #116]	; (8019f64 <GetCtxs+0x7c>)
 8019ef0:	4a1d      	ldr	r2, [pc, #116]	; (8019f68 <GetCtxs+0x80>)
 8019ef2:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 8019ef4:	4b1b      	ldr	r3, [pc, #108]	; (8019f64 <GetCtxs+0x7c>)
 8019ef6:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8019efa:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 8019efc:	481b      	ldr	r0, [pc, #108]	; (8019f6c <GetCtxs+0x84>)
 8019efe:	f003 f8df 	bl	801d0c0 <LoRaMacCryptoGetNvmCtx>
 8019f02:	4603      	mov	r3, r0
 8019f04:	4a17      	ldr	r2, [pc, #92]	; (8019f64 <GetCtxs+0x7c>)
 8019f06:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 8019f08:	2300      	movs	r3, #0
 8019f0a:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 8019f0c:	4b18      	ldr	r3, [pc, #96]	; (8019f70 <GetCtxs+0x88>)
 8019f0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019f12:	781b      	ldrb	r3, [r3, #0]
 8019f14:	1d3a      	adds	r2, r7, #4
 8019f16:	4611      	mov	r1, r2
 8019f18:	4618      	mov	r0, r3
 8019f1a:	f003 ffb2 	bl	801de82 <RegionGetNvmCtx>
 8019f1e:	4603      	mov	r3, r0
 8019f20:	4a10      	ldr	r2, [pc, #64]	; (8019f64 <GetCtxs+0x7c>)
 8019f22:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 8019f24:	687b      	ldr	r3, [r7, #4]
 8019f26:	4a0f      	ldr	r2, [pc, #60]	; (8019f64 <GetCtxs+0x7c>)
 8019f28:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 8019f2a:	4812      	ldr	r0, [pc, #72]	; (8019f74 <GetCtxs+0x8c>)
 8019f2c:	f7fb fcf6 	bl	801591c <SecureElementGetNvmCtx>
 8019f30:	4603      	mov	r3, r0
 8019f32:	4a0c      	ldr	r2, [pc, #48]	; (8019f64 <GetCtxs+0x7c>)
 8019f34:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 8019f36:	4810      	ldr	r0, [pc, #64]	; (8019f78 <GetCtxs+0x90>)
 8019f38:	f002 f952 	bl	801c1e0 <LoRaMacCommandsGetNvmCtx>
 8019f3c:	4603      	mov	r3, r0
 8019f3e:	4a09      	ldr	r2, [pc, #36]	; (8019f64 <GetCtxs+0x7c>)
 8019f40:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 8019f42:	480e      	ldr	r0, [pc, #56]	; (8019f7c <GetCtxs+0x94>)
 8019f44:	f001 ff1b 	bl	801bd7e <LoRaMacClassBGetNvmCtx>
 8019f48:	4603      	mov	r3, r0
 8019f4a:	4a06      	ldr	r2, [pc, #24]	; (8019f64 <GetCtxs+0x7c>)
 8019f4c:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 8019f4e:	480c      	ldr	r0, [pc, #48]	; (8019f80 <GetCtxs+0x98>)
 8019f50:	f002 fbc4 	bl	801c6dc <LoRaMacConfirmQueueGetNvmCtx>
 8019f54:	4603      	mov	r3, r0
 8019f56:	4a03      	ldr	r2, [pc, #12]	; (8019f64 <GetCtxs+0x7c>)
 8019f58:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 8019f5a:	4b02      	ldr	r3, [pc, #8]	; (8019f64 <GetCtxs+0x7c>)
}
 8019f5c:	4618      	mov	r0, r3
 8019f5e:	3708      	adds	r7, #8
 8019f60:	46bd      	mov	sp, r7
 8019f62:	bd80      	pop	{r7, pc}
 8019f64:	2000363c 	.word	0x2000363c
 8019f68:	200034d0 	.word	0x200034d0
 8019f6c:	20003650 	.word	0x20003650
 8019f70:	20003044 	.word	0x20003044
 8019f74:	20003658 	.word	0x20003658
 8019f78:	20003660 	.word	0x20003660
 8019f7c:	20003668 	.word	0x20003668
 8019f80:	20003670 	.word	0x20003670

08019f84 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 8019f84:	b580      	push	{r7, lr}
 8019f86:	b084      	sub	sp, #16
 8019f88:	af00      	add	r7, sp, #0
 8019f8a:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 8019f8c:	687b      	ldr	r3, [r7, #4]
 8019f8e:	2b00      	cmp	r3, #0
 8019f90:	d101      	bne.n	8019f96 <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8019f92:	2303      	movs	r3, #3
 8019f94:	e081      	b.n	801a09a <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8019f96:	4b43      	ldr	r3, [pc, #268]	; (801a0a4 <RestoreCtxs+0x120>)
 8019f98:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8019f9c:	2b01      	cmp	r3, #1
 8019f9e:	d001      	beq.n	8019fa4 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 8019fa0:	2301      	movs	r3, #1
 8019fa2:	e07a      	b.n	801a09a <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 8019fa4:	687b      	ldr	r3, [r7, #4]
 8019fa6:	681b      	ldr	r3, [r3, #0]
 8019fa8:	2b00      	cmp	r3, #0
 8019faa:	d008      	beq.n	8019fbe <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 8019fac:	687b      	ldr	r3, [r7, #4]
 8019fae:	6819      	ldr	r1, [r3, #0]
 8019fb0:	687b      	ldr	r3, [r7, #4]
 8019fb2:	685b      	ldr	r3, [r3, #4]
 8019fb4:	b29b      	uxth	r3, r3
 8019fb6:	461a      	mov	r2, r3
 8019fb8:	483b      	ldr	r0, [pc, #236]	; (801a0a8 <RestoreCtxs+0x124>)
 8019fba:	f007 fc38 	bl	802182e <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 8019fbe:	2303      	movs	r3, #3
 8019fc0:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	689b      	ldr	r3, [r3, #8]
 8019fc6:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8019fc8:	4b36      	ldr	r3, [pc, #216]	; (801a0a4 <RestoreCtxs+0x120>)
 8019fca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019fce:	781b      	ldrb	r3, [r3, #0]
 8019fd0:	f107 0208 	add.w	r2, r7, #8
 8019fd4:	4611      	mov	r1, r2
 8019fd6:	4618      	mov	r0, r3
 8019fd8:	f003 ff3b 	bl	801de52 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8019fdc:	4b31      	ldr	r3, [pc, #196]	; (801a0a4 <RestoreCtxs+0x120>)
 8019fde:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 8019fe2:	4b30      	ldr	r3, [pc, #192]	; (801a0a4 <RestoreCtxs+0x120>)
 8019fe4:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 8019fe8:	4b2e      	ldr	r3, [pc, #184]	; (801a0a4 <RestoreCtxs+0x120>)
 8019fea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019fee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8019ff2:	4a2c      	ldr	r2, [pc, #176]	; (801a0a4 <RestoreCtxs+0x120>)
 8019ff4:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8019ff8:	4b2a      	ldr	r3, [pc, #168]	; (801a0a4 <RestoreCtxs+0x120>)
 8019ffa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8019ffe:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 801a002:	4b28      	ldr	r3, [pc, #160]	; (801a0a4 <RestoreCtxs+0x120>)
 801a004:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 801a008:	4b26      	ldr	r3, [pc, #152]	; (801a0a4 <RestoreCtxs+0x120>)
 801a00a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a00e:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 801a012:	4b24      	ldr	r3, [pc, #144]	; (801a0a4 <RestoreCtxs+0x120>)
 801a014:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 801a018:	4b22      	ldr	r3, [pc, #136]	; (801a0a4 <RestoreCtxs+0x120>)
 801a01a:	2201      	movs	r2, #1
 801a01c:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801a020:	4b20      	ldr	r3, [pc, #128]	; (801a0a4 <RestoreCtxs+0x120>)
 801a022:	2202      	movs	r2, #2
 801a024:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 801a028:	687b      	ldr	r3, [r7, #4]
 801a02a:	699b      	ldr	r3, [r3, #24]
 801a02c:	4618      	mov	r0, r3
 801a02e:	f7fb fc5f 	bl	80158f0 <SecureElementRestoreNvmCtx>
 801a032:	4603      	mov	r3, r0
 801a034:	2b00      	cmp	r3, #0
 801a036:	d001      	beq.n	801a03c <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801a038:	2311      	movs	r3, #17
 801a03a:	e02e      	b.n	801a09a <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 801a03c:	687b      	ldr	r3, [r7, #4]
 801a03e:	691b      	ldr	r3, [r3, #16]
 801a040:	4618      	mov	r0, r3
 801a042:	f003 f827 	bl	801d094 <LoRaMacCryptoRestoreNvmCtx>
 801a046:	4603      	mov	r3, r0
 801a048:	2b00      	cmp	r3, #0
 801a04a:	d001      	beq.n	801a050 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801a04c:	2311      	movs	r3, #17
 801a04e:	e024      	b.n	801a09a <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 801a050:	687b      	ldr	r3, [r7, #4]
 801a052:	6a1b      	ldr	r3, [r3, #32]
 801a054:	4618      	mov	r0, r3
 801a056:	f002 f8ad 	bl	801c1b4 <LoRaMacCommandsRestoreNvmCtx>
 801a05a:	4603      	mov	r3, r0
 801a05c:	2b00      	cmp	r3, #0
 801a05e:	d001      	beq.n	801a064 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801a060:	2313      	movs	r3, #19
 801a062:	e01a      	b.n	801a09a <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 801a064:	687b      	ldr	r3, [r7, #4]
 801a066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a068:	4618      	mov	r0, r3
 801a06a:	f001 fe7e 	bl	801bd6a <LoRaMacClassBRestoreNvmCtx>
 801a06e:	4603      	mov	r3, r0
 801a070:	f083 0301 	eor.w	r3, r3, #1
 801a074:	b2db      	uxtb	r3, r3
 801a076:	2b00      	cmp	r3, #0
 801a078:	d001      	beq.n	801a07e <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 801a07a:	2314      	movs	r3, #20
 801a07c:	e00d      	b.n	801a09a <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 801a07e:	687b      	ldr	r3, [r7, #4]
 801a080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a082:	4618      	mov	r0, r3
 801a084:	f002 fb14 	bl	801c6b0 <LoRaMacConfirmQueueRestoreNvmCtx>
 801a088:	4603      	mov	r3, r0
 801a08a:	f083 0301 	eor.w	r3, r3, #1
 801a08e:	b2db      	uxtb	r3, r3
 801a090:	2b00      	cmp	r3, #0
 801a092:	d001      	beq.n	801a098 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 801a094:	2315      	movs	r3, #21
 801a096:	e000      	b.n	801a09a <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 801a098:	2300      	movs	r3, #0
}
 801a09a:	4618      	mov	r0, r3
 801a09c:	3710      	adds	r7, #16
 801a09e:	46bd      	mov	sp, r7
 801a0a0:	bd80      	pop	{r7, pc}
 801a0a2:	bf00      	nop
 801a0a4:	20003044 	.word	0x20003044
 801a0a8:	200034d0 	.word	0x200034d0

0801a0ac <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 801a0ac:	b480      	push	{r7}
 801a0ae:	b083      	sub	sp, #12
 801a0b0:	af00      	add	r7, sp, #0
 801a0b2:	6078      	str	r0, [r7, #4]
 801a0b4:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 801a0b6:	687b      	ldr	r3, [r7, #4]
 801a0b8:	2b00      	cmp	r3, #0
 801a0ba:	d002      	beq.n	801a0c2 <DetermineFrameType+0x16>
 801a0bc:	683b      	ldr	r3, [r7, #0]
 801a0be:	2b00      	cmp	r3, #0
 801a0c0:	d101      	bne.n	801a0c6 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801a0c2:	2303      	movs	r3, #3
 801a0c4:	e03b      	b.n	801a13e <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 801a0c6:	687b      	ldr	r3, [r7, #4]
 801a0c8:	7b1b      	ldrb	r3, [r3, #12]
 801a0ca:	f003 030f 	and.w	r3, r3, #15
 801a0ce:	b2db      	uxtb	r3, r3
 801a0d0:	2b00      	cmp	r3, #0
 801a0d2:	d008      	beq.n	801a0e6 <DetermineFrameType+0x3a>
 801a0d4:	687b      	ldr	r3, [r7, #4]
 801a0d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801a0da:	2b00      	cmp	r3, #0
 801a0dc:	d003      	beq.n	801a0e6 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 801a0de:	683b      	ldr	r3, [r7, #0]
 801a0e0:	2200      	movs	r2, #0
 801a0e2:	701a      	strb	r2, [r3, #0]
 801a0e4:	e02a      	b.n	801a13c <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 801a0e6:	687b      	ldr	r3, [r7, #4]
 801a0e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801a0ec:	2b00      	cmp	r3, #0
 801a0ee:	d103      	bne.n	801a0f8 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 801a0f0:	683b      	ldr	r3, [r7, #0]
 801a0f2:	2201      	movs	r2, #1
 801a0f4:	701a      	strb	r2, [r3, #0]
 801a0f6:	e021      	b.n	801a13c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	7b1b      	ldrb	r3, [r3, #12]
 801a0fc:	f003 030f 	and.w	r3, r3, #15
 801a100:	b2db      	uxtb	r3, r3
 801a102:	2b00      	cmp	r3, #0
 801a104:	d108      	bne.n	801a118 <DetermineFrameType+0x6c>
 801a106:	687b      	ldr	r3, [r7, #4]
 801a108:	f893 3020 	ldrb.w	r3, [r3, #32]
 801a10c:	2b00      	cmp	r3, #0
 801a10e:	d103      	bne.n	801a118 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 801a110:	683b      	ldr	r3, [r7, #0]
 801a112:	2202      	movs	r2, #2
 801a114:	701a      	strb	r2, [r3, #0]
 801a116:	e011      	b.n	801a13c <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 801a118:	687b      	ldr	r3, [r7, #4]
 801a11a:	7b1b      	ldrb	r3, [r3, #12]
 801a11c:	f003 030f 	and.w	r3, r3, #15
 801a120:	b2db      	uxtb	r3, r3
 801a122:	2b00      	cmp	r3, #0
 801a124:	d108      	bne.n	801a138 <DetermineFrameType+0x8c>
 801a126:	687b      	ldr	r3, [r7, #4]
 801a128:	f893 3020 	ldrb.w	r3, [r3, #32]
 801a12c:	2b00      	cmp	r3, #0
 801a12e:	d003      	beq.n	801a138 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 801a130:	683b      	ldr	r3, [r7, #0]
 801a132:	2203      	movs	r2, #3
 801a134:	701a      	strb	r2, [r3, #0]
 801a136:	e001      	b.n	801a13c <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 801a138:	2317      	movs	r3, #23
 801a13a:	e000      	b.n	801a13e <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 801a13c:	2300      	movs	r3, #0
}
 801a13e:	4618      	mov	r0, r3
 801a140:	370c      	adds	r7, #12
 801a142:	46bd      	mov	sp, r7
 801a144:	bc80      	pop	{r7}
 801a146:	4770      	bx	lr

0801a148 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 801a148:	b480      	push	{r7}
 801a14a:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 801a14c:	4b14      	ldr	r3, [pc, #80]	; (801a1a0 <CheckRetransUnconfirmedUplink+0x58>)
 801a14e:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 801a152:	4b13      	ldr	r3, [pc, #76]	; (801a1a0 <CheckRetransUnconfirmedUplink+0x58>)
 801a154:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a158:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 801a15c:	429a      	cmp	r2, r3
 801a15e:	d301      	bcc.n	801a164 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 801a160:	2301      	movs	r3, #1
 801a162:	e018      	b.n	801a196 <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801a164:	4b0e      	ldr	r3, [pc, #56]	; (801a1a0 <CheckRetransUnconfirmedUplink+0x58>)
 801a166:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801a16a:	f003 0302 	and.w	r3, r3, #2
 801a16e:	b2db      	uxtb	r3, r3
 801a170:	2b00      	cmp	r3, #0
 801a172:	d00f      	beq.n	801a194 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 801a174:	4b0a      	ldr	r3, [pc, #40]	; (801a1a0 <CheckRetransUnconfirmedUplink+0x58>)
 801a176:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a17a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801a17e:	2b00      	cmp	r3, #0
 801a180:	d101      	bne.n	801a186 <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 801a182:	2301      	movs	r3, #1
 801a184:	e007      	b.n	801a196 <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 801a186:	4b06      	ldr	r3, [pc, #24]	; (801a1a0 <CheckRetransUnconfirmedUplink+0x58>)
 801a188:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 801a18c:	2b00      	cmp	r3, #0
 801a18e:	d101      	bne.n	801a194 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 801a190:	2301      	movs	r3, #1
 801a192:	e000      	b.n	801a196 <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 801a194:	2300      	movs	r3, #0
}
 801a196:	4618      	mov	r0, r3
 801a198:	46bd      	mov	sp, r7
 801a19a:	bc80      	pop	{r7}
 801a19c:	4770      	bx	lr
 801a19e:	bf00      	nop
 801a1a0:	20003044 	.word	0x20003044

0801a1a4 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 801a1a4:	b480      	push	{r7}
 801a1a6:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 801a1a8:	4b0e      	ldr	r3, [pc, #56]	; (801a1e4 <CheckRetransConfirmedUplink+0x40>)
 801a1aa:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 801a1ae:	4b0d      	ldr	r3, [pc, #52]	; (801a1e4 <CheckRetransConfirmedUplink+0x40>)
 801a1b0:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 801a1b4:	429a      	cmp	r2, r3
 801a1b6:	d301      	bcc.n	801a1bc <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 801a1b8:	2301      	movs	r3, #1
 801a1ba:	e00f      	b.n	801a1dc <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801a1bc:	4b09      	ldr	r3, [pc, #36]	; (801a1e4 <CheckRetransConfirmedUplink+0x40>)
 801a1be:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801a1c2:	f003 0302 	and.w	r3, r3, #2
 801a1c6:	b2db      	uxtb	r3, r3
 801a1c8:	2b00      	cmp	r3, #0
 801a1ca:	d006      	beq.n	801a1da <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 801a1cc:	4b05      	ldr	r3, [pc, #20]	; (801a1e4 <CheckRetransConfirmedUplink+0x40>)
 801a1ce:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 801a1d2:	2b00      	cmp	r3, #0
 801a1d4:	d001      	beq.n	801a1da <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 801a1d6:	2301      	movs	r3, #1
 801a1d8:	e000      	b.n	801a1dc <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 801a1da:	2300      	movs	r3, #0
}
 801a1dc:	4618      	mov	r0, r3
 801a1de:	46bd      	mov	sp, r7
 801a1e0:	bc80      	pop	{r7}
 801a1e2:	4770      	bx	lr
 801a1e4:	20003044 	.word	0x20003044

0801a1e8 <StopRetransmission>:

static bool StopRetransmission( void )
{
 801a1e8:	b480      	push	{r7}
 801a1ea:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801a1ec:	4b1c      	ldr	r3, [pc, #112]	; (801a260 <StopRetransmission+0x78>)
 801a1ee:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801a1f2:	f003 0302 	and.w	r3, r3, #2
 801a1f6:	b2db      	uxtb	r3, r3
 801a1f8:	2b00      	cmp	r3, #0
 801a1fa:	d009      	beq.n	801a210 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 801a1fc:	4b18      	ldr	r3, [pc, #96]	; (801a260 <StopRetransmission+0x78>)
 801a1fe:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801a202:	2b00      	cmp	r3, #0
 801a204:	d013      	beq.n	801a22e <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 801a206:	4b16      	ldr	r3, [pc, #88]	; (801a260 <StopRetransmission+0x78>)
 801a208:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 801a20c:	2b01      	cmp	r3, #1
 801a20e:	d00e      	beq.n	801a22e <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 801a210:	4b13      	ldr	r3, [pc, #76]	; (801a260 <StopRetransmission+0x78>)
 801a212:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a216:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 801a21a:	2b00      	cmp	r3, #0
 801a21c:	d007      	beq.n	801a22e <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 801a21e:	4b10      	ldr	r3, [pc, #64]	; (801a260 <StopRetransmission+0x78>)
 801a220:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a224:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 801a228:	3201      	adds	r2, #1
 801a22a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 801a22e:	4b0c      	ldr	r3, [pc, #48]	; (801a260 <StopRetransmission+0x78>)
 801a230:	2200      	movs	r2, #0
 801a232:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 801a236:	4b0a      	ldr	r3, [pc, #40]	; (801a260 <StopRetransmission+0x78>)
 801a238:	2200      	movs	r2, #0
 801a23a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 801a23e:	4b08      	ldr	r3, [pc, #32]	; (801a260 <StopRetransmission+0x78>)
 801a240:	2200      	movs	r2, #0
 801a242:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801a246:	4b06      	ldr	r3, [pc, #24]	; (801a260 <StopRetransmission+0x78>)
 801a248:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801a24c:	f023 0302 	bic.w	r3, r3, #2
 801a250:	4a03      	ldr	r2, [pc, #12]	; (801a260 <StopRetransmission+0x78>)
 801a252:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 801a256:	2301      	movs	r3, #1
}
 801a258:	4618      	mov	r0, r3
 801a25a:	46bd      	mov	sp, r7
 801a25c:	bc80      	pop	{r7}
 801a25e:	4770      	bx	lr
 801a260:	20003044 	.word	0x20003044

0801a264 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 801a264:	b580      	push	{r7, lr}
 801a266:	b084      	sub	sp, #16
 801a268:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 801a26a:	4b1e      	ldr	r3, [pc, #120]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a26c:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 801a270:	4b1c      	ldr	r3, [pc, #112]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a272:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 801a276:	429a      	cmp	r2, r3
 801a278:	d230      	bcs.n	801a2dc <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 801a27a:	4b1a      	ldr	r3, [pc, #104]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a27c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 801a280:	3301      	adds	r3, #1
 801a282:	b2da      	uxtb	r2, r3
 801a284:	4b17      	ldr	r3, [pc, #92]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a286:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 801a28a:	4b16      	ldr	r3, [pc, #88]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a28c:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 801a290:	f003 0301 	and.w	r3, r3, #1
 801a294:	b2db      	uxtb	r3, r3
 801a296:	2b00      	cmp	r3, #0
 801a298:	d020      	beq.n	801a2dc <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 801a29a:	2322      	movs	r3, #34	; 0x22
 801a29c:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801a29e:	4b11      	ldr	r3, [pc, #68]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a2a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a2a4:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801a2a8:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801a2aa:	4b0e      	ldr	r3, [pc, #56]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a2ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a2b0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 801a2b4:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a2b6:	4b0b      	ldr	r3, [pc, #44]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a2b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a2bc:	781b      	ldrb	r3, [r3, #0]
 801a2be:	f107 0208 	add.w	r2, r7, #8
 801a2c2:	4611      	mov	r1, r2
 801a2c4:	4618      	mov	r0, r3
 801a2c6:	f003 fd8c 	bl	801dde2 <RegionGetPhyParam>
 801a2ca:	4603      	mov	r3, r0
 801a2cc:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 801a2ce:	687a      	ldr	r2, [r7, #4]
 801a2d0:	4b04      	ldr	r3, [pc, #16]	; (801a2e4 <AckTimeoutRetriesProcess+0x80>)
 801a2d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a2d6:	b252      	sxtb	r2, r2
 801a2d8:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 801a2dc:	bf00      	nop
 801a2de:	3710      	adds	r7, #16
 801a2e0:	46bd      	mov	sp, r7
 801a2e2:	bd80      	pop	{r7, pc}
 801a2e4:	20003044 	.word	0x20003044

0801a2e8 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 801a2e8:	b580      	push	{r7, lr}
 801a2ea:	b082      	sub	sp, #8
 801a2ec:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 801a2ee:	4b14      	ldr	r3, [pc, #80]	; (801a340 <AckTimeoutRetriesFinalize+0x58>)
 801a2f0:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 801a2f4:	f083 0301 	eor.w	r3, r3, #1
 801a2f8:	b2db      	uxtb	r3, r3
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	d015      	beq.n	801a32a <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 801a2fe:	2302      	movs	r3, #2
 801a300:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 801a302:	4b10      	ldr	r3, [pc, #64]	; (801a344 <AckTimeoutRetriesFinalize+0x5c>)
 801a304:	689b      	ldr	r3, [r3, #8]
 801a306:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 801a308:	4b0d      	ldr	r3, [pc, #52]	; (801a340 <AckTimeoutRetriesFinalize+0x58>)
 801a30a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a30e:	781b      	ldrb	r3, [r3, #0]
 801a310:	463a      	mov	r2, r7
 801a312:	4611      	mov	r1, r2
 801a314:	4618      	mov	r0, r3
 801a316:	f003 fd9c 	bl	801de52 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 801a31a:	4b09      	ldr	r3, [pc, #36]	; (801a340 <AckTimeoutRetriesFinalize+0x58>)
 801a31c:	2200      	movs	r2, #0
 801a31e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 801a322:	4b07      	ldr	r3, [pc, #28]	; (801a340 <AckTimeoutRetriesFinalize+0x58>)
 801a324:	2200      	movs	r2, #0
 801a326:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 801a32a:	4b05      	ldr	r3, [pc, #20]	; (801a340 <AckTimeoutRetriesFinalize+0x58>)
 801a32c:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 801a330:	4b03      	ldr	r3, [pc, #12]	; (801a340 <AckTimeoutRetriesFinalize+0x58>)
 801a332:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 801a336:	bf00      	nop
 801a338:	3708      	adds	r7, #8
 801a33a:	46bd      	mov	sp, r7
 801a33c:	bd80      	pop	{r7, pc}
 801a33e:	bf00      	nop
 801a340:	20003044 	.word	0x20003044
 801a344:	2000363c 	.word	0x2000363c

0801a348 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 801a348:	b580      	push	{r7, lr}
 801a34a:	b082      	sub	sp, #8
 801a34c:	af00      	add	r7, sp, #0
 801a34e:	4603      	mov	r3, r0
 801a350:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 801a352:	4b0b      	ldr	r3, [pc, #44]	; (801a380 <CallNvmCtxCallback+0x38>)
 801a354:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801a358:	2b00      	cmp	r3, #0
 801a35a:	d00c      	beq.n	801a376 <CallNvmCtxCallback+0x2e>
 801a35c:	4b08      	ldr	r3, [pc, #32]	; (801a380 <CallNvmCtxCallback+0x38>)
 801a35e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801a362:	689b      	ldr	r3, [r3, #8]
 801a364:	2b00      	cmp	r3, #0
 801a366:	d006      	beq.n	801a376 <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 801a368:	4b05      	ldr	r3, [pc, #20]	; (801a380 <CallNvmCtxCallback+0x38>)
 801a36a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801a36e:	689b      	ldr	r3, [r3, #8]
 801a370:	79fa      	ldrb	r2, [r7, #7]
 801a372:	4610      	mov	r0, r2
 801a374:	4798      	blx	r3
    }
}
 801a376:	bf00      	nop
 801a378:	3708      	adds	r7, #8
 801a37a:	46bd      	mov	sp, r7
 801a37c:	bd80      	pop	{r7, pc}
 801a37e:	bf00      	nop
 801a380:	20003044 	.word	0x20003044

0801a384 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 801a384:	b580      	push	{r7, lr}
 801a386:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 801a388:	2000      	movs	r0, #0
 801a38a:	f7ff ffdd 	bl	801a348 <CallNvmCtxCallback>
}
 801a38e:	bf00      	nop
 801a390:	bd80      	pop	{r7, pc}

0801a392 <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 801a392:	b580      	push	{r7, lr}
 801a394:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 801a396:	2001      	movs	r0, #1
 801a398:	f7ff ffd6 	bl	801a348 <CallNvmCtxCallback>
}
 801a39c:	bf00      	nop
 801a39e:	bd80      	pop	{r7, pc}

0801a3a0 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 801a3a0:	b580      	push	{r7, lr}
 801a3a2:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 801a3a4:	2002      	movs	r0, #2
 801a3a6:	f7ff ffcf 	bl	801a348 <CallNvmCtxCallback>
}
 801a3aa:	bf00      	nop
 801a3ac:	bd80      	pop	{r7, pc}

0801a3ae <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 801a3ae:	b580      	push	{r7, lr}
 801a3b0:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 801a3b2:	2003      	movs	r0, #3
 801a3b4:	f7ff ffc8 	bl	801a348 <CallNvmCtxCallback>
}
 801a3b8:	bf00      	nop
 801a3ba:	bd80      	pop	{r7, pc}

0801a3bc <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 801a3bc:	b580      	push	{r7, lr}
 801a3be:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 801a3c0:	2004      	movs	r0, #4
 801a3c2:	f7ff ffc1 	bl	801a348 <CallNvmCtxCallback>
}
 801a3c6:	bf00      	nop
 801a3c8:	bd80      	pop	{r7, pc}

0801a3ca <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 801a3ca:	b580      	push	{r7, lr}
 801a3cc:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 801a3ce:	2005      	movs	r0, #5
 801a3d0:	f7ff ffba 	bl	801a348 <CallNvmCtxCallback>
}
 801a3d4:	bf00      	nop
 801a3d6:	bd80      	pop	{r7, pc}

0801a3d8 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 801a3d8:	b580      	push	{r7, lr}
 801a3da:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 801a3dc:	2006      	movs	r0, #6
 801a3de:	f7ff ffb3 	bl	801a348 <CallNvmCtxCallback>
}
 801a3e2:	bf00      	nop
 801a3e4:	bd80      	pop	{r7, pc}
	...

0801a3e8 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 801a3e8:	b480      	push	{r7}
 801a3ea:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801a3ec:	4b0b      	ldr	r3, [pc, #44]	; (801a41c <IsRequestPending+0x34>)
 801a3ee:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801a3f2:	f003 0304 	and.w	r3, r3, #4
 801a3f6:	b2db      	uxtb	r3, r3
 801a3f8:	2b00      	cmp	r3, #0
 801a3fa:	d107      	bne.n	801a40c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 801a3fc:	4b07      	ldr	r3, [pc, #28]	; (801a41c <IsRequestPending+0x34>)
 801a3fe:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801a402:	f003 0301 	and.w	r3, r3, #1
 801a406:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801a408:	2b00      	cmp	r3, #0
 801a40a:	d001      	beq.n	801a410 <IsRequestPending+0x28>
    {
        return 1;
 801a40c:	2301      	movs	r3, #1
 801a40e:	e000      	b.n	801a412 <IsRequestPending+0x2a>
    }
    return 0;
 801a410:	2300      	movs	r3, #0
}
 801a412:	4618      	mov	r0, r3
 801a414:	46bd      	mov	sp, r7
 801a416:	bc80      	pop	{r7}
 801a418:	4770      	bx	lr
 801a41a:	bf00      	nop
 801a41c:	20003044 	.word	0x20003044

0801a420 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 801a420:	b480      	push	{r7}
 801a422:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 801a424:	4b08      	ldr	r3, [pc, #32]	; (801a448 <LoRaMacIsBusy+0x28>)
 801a426:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801a42a:	2b00      	cmp	r3, #0
 801a42c:	d106      	bne.n	801a43c <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 801a42e:	4b06      	ldr	r3, [pc, #24]	; (801a448 <LoRaMacIsBusy+0x28>)
 801a430:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 801a434:	2b01      	cmp	r3, #1
 801a436:	d101      	bne.n	801a43c <LoRaMacIsBusy+0x1c>
    {
        return false;
 801a438:	2300      	movs	r3, #0
 801a43a:	e000      	b.n	801a43e <LoRaMacIsBusy+0x1e>
    }
    return true;
 801a43c:	2301      	movs	r3, #1
}
 801a43e:	4618      	mov	r0, r3
 801a440:	46bd      	mov	sp, r7
 801a442:	bc80      	pop	{r7}
 801a444:	4770      	bx	lr
 801a446:	bf00      	nop
 801a448:	20003044 	.word	0x20003044

0801a44c <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 801a44c:	b580      	push	{r7, lr}
 801a44e:	b082      	sub	sp, #8
 801a450:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 801a452:	2300      	movs	r3, #0
 801a454:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 801a456:	f7fd fc87 	bl	8017d68 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 801a45a:	f001 fd79 	bl	801bf50 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 801a45e:	4b1a      	ldr	r3, [pc, #104]	; (801a4c8 <LoRaMacProcess+0x7c>)
 801a460:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 801a464:	f003 0320 	and.w	r3, r3, #32
 801a468:	b2db      	uxtb	r3, r3
 801a46a:	2b00      	cmp	r3, #0
 801a46c:	d01e      	beq.n	801a4ac <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 801a46e:	2000      	movs	r0, #0
 801a470:	f7fd fcc2 	bl	8017df8 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 801a474:	f7fd fe70 	bl	8018158 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 801a478:	f7ff ffb6 	bl	801a3e8 <IsRequestPending>
 801a47c:	4603      	mov	r3, r0
 801a47e:	2b00      	cmp	r3, #0
 801a480:	d006      	beq.n	801a490 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 801a482:	f7fd fe41 	bl	8018108 <LoRaMacCheckForBeaconAcquisition>
 801a486:	4603      	mov	r3, r0
 801a488:	461a      	mov	r2, r3
 801a48a:	79fb      	ldrb	r3, [r7, #7]
 801a48c:	4313      	orrs	r3, r2
 801a48e:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 801a490:	79fb      	ldrb	r3, [r7, #7]
 801a492:	2b00      	cmp	r3, #0
 801a494:	d103      	bne.n	801a49e <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 801a496:	f7fd fdfb 	bl	8018090 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 801a49a:	f7fd fd8b 	bl	8017fb4 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 801a49e:	f7fd fcbb 	bl	8017e18 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 801a4a2:	f7fd fd1b 	bl	8017edc <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 801a4a6:	2001      	movs	r0, #1
 801a4a8:	f7fd fca6 	bl	8017df8 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 801a4ac:	f7fd fd30 	bl	8017f10 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 801a4b0:	4b05      	ldr	r3, [pc, #20]	; (801a4c8 <LoRaMacProcess+0x7c>)
 801a4b2:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 801a4b6:	2b02      	cmp	r3, #2
 801a4b8:	d101      	bne.n	801a4be <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 801a4ba:	f7ff fa97 	bl	80199ec <OpenContinuousRxCWindow>
    }
}
 801a4be:	bf00      	nop
 801a4c0:	3708      	adds	r7, #8
 801a4c2:	46bd      	mov	sp, r7
 801a4c4:	bd80      	pop	{r7, pc}
 801a4c6:	bf00      	nop
 801a4c8:	20003044 	.word	0x20003044

0801a4cc <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 801a4cc:	b590      	push	{r4, r7, lr}
 801a4ce:	b099      	sub	sp, #100	; 0x64
 801a4d0:	af02      	add	r7, sp, #8
 801a4d2:	6178      	str	r0, [r7, #20]
 801a4d4:	6139      	str	r1, [r7, #16]
 801a4d6:	4613      	mov	r3, r2
 801a4d8:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 801a4da:	697b      	ldr	r3, [r7, #20]
 801a4dc:	2b00      	cmp	r3, #0
 801a4de:	d002      	beq.n	801a4e6 <LoRaMacInitialization+0x1a>
 801a4e0:	693b      	ldr	r3, [r7, #16]
 801a4e2:	2b00      	cmp	r3, #0
 801a4e4:	d101      	bne.n	801a4ea <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801a4e6:	2303      	movs	r3, #3
 801a4e8:	e30b      	b.n	801ab02 <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801a4ea:	697b      	ldr	r3, [r7, #20]
 801a4ec:	681b      	ldr	r3, [r3, #0]
 801a4ee:	2b00      	cmp	r3, #0
 801a4f0:	d00b      	beq.n	801a50a <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 801a4f2:	697b      	ldr	r3, [r7, #20]
 801a4f4:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 801a4f6:	2b00      	cmp	r3, #0
 801a4f8:	d007      	beq.n	801a50a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 801a4fa:	697b      	ldr	r3, [r7, #20]
 801a4fc:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 801a4fe:	2b00      	cmp	r3, #0
 801a500:	d003      	beq.n	801a50a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 801a502:	697b      	ldr	r3, [r7, #20]
 801a504:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 801a506:	2b00      	cmp	r3, #0
 801a508:	d101      	bne.n	801a50e <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801a50a:	2303      	movs	r3, #3
 801a50c:	e2f9      	b.n	801ab02 <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 801a50e:	7bfb      	ldrb	r3, [r7, #15]
 801a510:	4618      	mov	r0, r3
 801a512:	f003 fc51 	bl	801ddb8 <RegionIsActive>
 801a516:	4603      	mov	r3, r0
 801a518:	f083 0301 	eor.w	r3, r3, #1
 801a51c:	b2db      	uxtb	r3, r3
 801a51e:	2b00      	cmp	r3, #0
 801a520:	d001      	beq.n	801a526 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 801a522:	2309      	movs	r3, #9
 801a524:	e2ed      	b.n	801ab02 <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 801a526:	49c5      	ldr	r1, [pc, #788]	; (801a83c <LoRaMacInitialization+0x370>)
 801a528:	6978      	ldr	r0, [r7, #20]
 801a52a:	f002 f891 	bl	801c650 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 801a52e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 801a532:	2100      	movs	r1, #0
 801a534:	48c2      	ldr	r0, [pc, #776]	; (801a840 <LoRaMacInitialization+0x374>)
 801a536:	f007 f9b5 	bl	80218a4 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 801a53a:	f240 428c 	movw	r2, #1164	; 0x48c
 801a53e:	2100      	movs	r1, #0
 801a540:	48c0      	ldr	r0, [pc, #768]	; (801a844 <LoRaMacInitialization+0x378>)
 801a542:	f007 f9af 	bl	80218a4 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 801a546:	4bbf      	ldr	r3, [pc, #764]	; (801a844 <LoRaMacInitialization+0x378>)
 801a548:	4abd      	ldr	r2, [pc, #756]	; (801a840 <LoRaMacInitialization+0x374>)
 801a54a:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 801a54e:	4bbd      	ldr	r3, [pc, #756]	; (801a844 <LoRaMacInitialization+0x378>)
 801a550:	2201      	movs	r2, #1
 801a552:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 801a556:	4bbb      	ldr	r3, [pc, #748]	; (801a844 <LoRaMacInitialization+0x378>)
 801a558:	2201      	movs	r2, #1
 801a55a:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 801a55e:	4bb9      	ldr	r3, [pc, #740]	; (801a844 <LoRaMacInitialization+0x378>)
 801a560:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a564:	7bfa      	ldrb	r2, [r7, #15]
 801a566:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 801a568:	4bb6      	ldr	r3, [pc, #728]	; (801a844 <LoRaMacInitialization+0x378>)
 801a56a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a56e:	2200      	movs	r2, #0
 801a570:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 801a574:	4bb3      	ldr	r3, [pc, #716]	; (801a844 <LoRaMacInitialization+0x378>)
 801a576:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a57a:	2200      	movs	r2, #0
 801a57c:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 801a580:	4bb0      	ldr	r3, [pc, #704]	; (801a844 <LoRaMacInitialization+0x378>)
 801a582:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a586:	4ab0      	ldr	r2, [pc, #704]	; (801a848 <LoRaMacInitialization+0x37c>)
 801a588:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 801a58c:	230f      	movs	r3, #15
 801a58e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a592:	4bac      	ldr	r3, [pc, #688]	; (801a844 <LoRaMacInitialization+0x378>)
 801a594:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a598:	781b      	ldrb	r3, [r3, #0]
 801a59a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a59e:	4611      	mov	r1, r2
 801a5a0:	4618      	mov	r0, r3
 801a5a2:	f003 fc1e 	bl	801dde2 <RegionGetPhyParam>
 801a5a6:	4603      	mov	r3, r0
 801a5a8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 801a5aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a5ac:	4ba5      	ldr	r3, [pc, #660]	; (801a844 <LoRaMacInitialization+0x378>)
 801a5ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a5b2:	2a00      	cmp	r2, #0
 801a5b4:	bf14      	ite	ne
 801a5b6:	2201      	movne	r2, #1
 801a5b8:	2200      	moveq	r2, #0
 801a5ba:	b2d2      	uxtb	r2, r2
 801a5bc:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 801a5c0:	230a      	movs	r3, #10
 801a5c2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a5c6:	4b9f      	ldr	r3, [pc, #636]	; (801a844 <LoRaMacInitialization+0x378>)
 801a5c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a5cc:	781b      	ldrb	r3, [r3, #0]
 801a5ce:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a5d2:	4611      	mov	r1, r2
 801a5d4:	4618      	mov	r0, r3
 801a5d6:	f003 fc04 	bl	801dde2 <RegionGetPhyParam>
 801a5da:	4603      	mov	r3, r0
 801a5dc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 801a5de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a5e0:	4b98      	ldr	r3, [pc, #608]	; (801a844 <LoRaMacInitialization+0x378>)
 801a5e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a5e6:	b252      	sxtb	r2, r2
 801a5e8:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 801a5ea:	2306      	movs	r3, #6
 801a5ec:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a5f0:	4b94      	ldr	r3, [pc, #592]	; (801a844 <LoRaMacInitialization+0x378>)
 801a5f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a5f6:	781b      	ldrb	r3, [r3, #0]
 801a5f8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a5fc:	4611      	mov	r1, r2
 801a5fe:	4618      	mov	r0, r3
 801a600:	f003 fbef 	bl	801dde2 <RegionGetPhyParam>
 801a604:	4603      	mov	r3, r0
 801a606:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 801a608:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a60a:	4b8e      	ldr	r3, [pc, #568]	; (801a844 <LoRaMacInitialization+0x378>)
 801a60c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a610:	b252      	sxtb	r2, r2
 801a612:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 801a614:	2310      	movs	r3, #16
 801a616:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a61a:	4b8a      	ldr	r3, [pc, #552]	; (801a844 <LoRaMacInitialization+0x378>)
 801a61c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a620:	781b      	ldrb	r3, [r3, #0]
 801a622:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a626:	4611      	mov	r1, r2
 801a628:	4618      	mov	r0, r3
 801a62a:	f003 fbda 	bl	801dde2 <RegionGetPhyParam>
 801a62e:	4603      	mov	r3, r0
 801a630:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 801a632:	4b84      	ldr	r3, [pc, #528]	; (801a844 <LoRaMacInitialization+0x378>)
 801a634:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a638:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a63a:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 801a63c:	2311      	movs	r3, #17
 801a63e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a642:	4b80      	ldr	r3, [pc, #512]	; (801a844 <LoRaMacInitialization+0x378>)
 801a644:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a648:	781b      	ldrb	r3, [r3, #0]
 801a64a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a64e:	4611      	mov	r1, r2
 801a650:	4618      	mov	r0, r3
 801a652:	f003 fbc6 	bl	801dde2 <RegionGetPhyParam>
 801a656:	4603      	mov	r3, r0
 801a658:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 801a65a:	4b7a      	ldr	r3, [pc, #488]	; (801a844 <LoRaMacInitialization+0x378>)
 801a65c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a660:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a662:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 801a664:	2312      	movs	r3, #18
 801a666:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a66a:	4b76      	ldr	r3, [pc, #472]	; (801a844 <LoRaMacInitialization+0x378>)
 801a66c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a670:	781b      	ldrb	r3, [r3, #0]
 801a672:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a676:	4611      	mov	r1, r2
 801a678:	4618      	mov	r0, r3
 801a67a:	f003 fbb2 	bl	801dde2 <RegionGetPhyParam>
 801a67e:	4603      	mov	r3, r0
 801a680:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 801a682:	4b70      	ldr	r3, [pc, #448]	; (801a844 <LoRaMacInitialization+0x378>)
 801a684:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a688:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a68a:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 801a68c:	2313      	movs	r3, #19
 801a68e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a692:	4b6c      	ldr	r3, [pc, #432]	; (801a844 <LoRaMacInitialization+0x378>)
 801a694:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a698:	781b      	ldrb	r3, [r3, #0]
 801a69a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a69e:	4611      	mov	r1, r2
 801a6a0:	4618      	mov	r0, r3
 801a6a2:	f003 fb9e 	bl	801dde2 <RegionGetPhyParam>
 801a6a6:	4603      	mov	r3, r0
 801a6a8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 801a6aa:	4b66      	ldr	r3, [pc, #408]	; (801a844 <LoRaMacInitialization+0x378>)
 801a6ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a6b0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a6b2:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 801a6b4:	2314      	movs	r3, #20
 801a6b6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a6ba:	4b62      	ldr	r3, [pc, #392]	; (801a844 <LoRaMacInitialization+0x378>)
 801a6bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a6c0:	781b      	ldrb	r3, [r3, #0]
 801a6c2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a6c6:	4611      	mov	r1, r2
 801a6c8:	4618      	mov	r0, r3
 801a6ca:	f003 fb8a 	bl	801dde2 <RegionGetPhyParam>
 801a6ce:	4603      	mov	r3, r0
 801a6d0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 801a6d2:	4b5c      	ldr	r3, [pc, #368]	; (801a844 <LoRaMacInitialization+0x378>)
 801a6d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a6d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a6da:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 801a6dc:	2317      	movs	r3, #23
 801a6de:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a6e2:	4b58      	ldr	r3, [pc, #352]	; (801a844 <LoRaMacInitialization+0x378>)
 801a6e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a6e8:	781b      	ldrb	r3, [r3, #0]
 801a6ea:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a6ee:	4611      	mov	r1, r2
 801a6f0:	4618      	mov	r0, r3
 801a6f2:	f003 fb76 	bl	801dde2 <RegionGetPhyParam>
 801a6f6:	4603      	mov	r3, r0
 801a6f8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 801a6fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a6fc:	4b51      	ldr	r3, [pc, #324]	; (801a844 <LoRaMacInitialization+0x378>)
 801a6fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a702:	b2d2      	uxtb	r2, r2
 801a704:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 801a708:	2318      	movs	r3, #24
 801a70a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a70e:	4b4d      	ldr	r3, [pc, #308]	; (801a844 <LoRaMacInitialization+0x378>)
 801a710:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a714:	781b      	ldrb	r3, [r3, #0]
 801a716:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a71a:	4611      	mov	r1, r2
 801a71c:	4618      	mov	r0, r3
 801a71e:	f003 fb60 	bl	801dde2 <RegionGetPhyParam>
 801a722:	4603      	mov	r3, r0
 801a724:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 801a726:	4b47      	ldr	r3, [pc, #284]	; (801a844 <LoRaMacInitialization+0x378>)
 801a728:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a72c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a72e:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 801a730:	4b44      	ldr	r3, [pc, #272]	; (801a844 <LoRaMacInitialization+0x378>)
 801a732:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a736:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a738:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 801a73a:	2319      	movs	r3, #25
 801a73c:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a740:	4b40      	ldr	r3, [pc, #256]	; (801a844 <LoRaMacInitialization+0x378>)
 801a742:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a746:	781b      	ldrb	r3, [r3, #0]
 801a748:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a74c:	4611      	mov	r1, r2
 801a74e:	4618      	mov	r0, r3
 801a750:	f003 fb47 	bl	801dde2 <RegionGetPhyParam>
 801a754:	4603      	mov	r3, r0
 801a756:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 801a758:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a75a:	4b3a      	ldr	r3, [pc, #232]	; (801a844 <LoRaMacInitialization+0x378>)
 801a75c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a760:	b2d2      	uxtb	r2, r2
 801a762:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 801a766:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a768:	4b36      	ldr	r3, [pc, #216]	; (801a844 <LoRaMacInitialization+0x378>)
 801a76a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a76e:	b2d2      	uxtb	r2, r2
 801a770:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 801a774:	231e      	movs	r3, #30
 801a776:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a77a:	4b32      	ldr	r3, [pc, #200]	; (801a844 <LoRaMacInitialization+0x378>)
 801a77c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a780:	781b      	ldrb	r3, [r3, #0]
 801a782:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a786:	4611      	mov	r1, r2
 801a788:	4618      	mov	r0, r3
 801a78a:	f003 fb2a 	bl	801dde2 <RegionGetPhyParam>
 801a78e:	4603      	mov	r3, r0
 801a790:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 801a792:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a794:	4b2b      	ldr	r3, [pc, #172]	; (801a844 <LoRaMacInitialization+0x378>)
 801a796:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a79a:	b2d2      	uxtb	r2, r2
 801a79c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 801a7a0:	231f      	movs	r3, #31
 801a7a2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a7a6:	4b27      	ldr	r3, [pc, #156]	; (801a844 <LoRaMacInitialization+0x378>)
 801a7a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a7ac:	781b      	ldrb	r3, [r3, #0]
 801a7ae:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a7b2:	4611      	mov	r1, r2
 801a7b4:	4618      	mov	r0, r3
 801a7b6:	f003 fb14 	bl	801dde2 <RegionGetPhyParam>
 801a7ba:	4603      	mov	r3, r0
 801a7bc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 801a7be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a7c0:	4b20      	ldr	r3, [pc, #128]	; (801a844 <LoRaMacInitialization+0x378>)
 801a7c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a7c6:	b2d2      	uxtb	r2, r2
 801a7c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 801a7cc:	2320      	movs	r3, #32
 801a7ce:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a7d2:	4b1c      	ldr	r3, [pc, #112]	; (801a844 <LoRaMacInitialization+0x378>)
 801a7d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a7d8:	781b      	ldrb	r3, [r3, #0]
 801a7da:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a7de:	4611      	mov	r1, r2
 801a7e0:	4618      	mov	r0, r3
 801a7e2:	f003 fafe 	bl	801dde2 <RegionGetPhyParam>
 801a7e6:	4603      	mov	r3, r0
 801a7e8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 801a7ea:	4b16      	ldr	r3, [pc, #88]	; (801a844 <LoRaMacInitialization+0x378>)
 801a7ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a7f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a7f2:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 801a7f4:	2321      	movs	r3, #33	; 0x21
 801a7f6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a7fa:	4b12      	ldr	r3, [pc, #72]	; (801a844 <LoRaMacInitialization+0x378>)
 801a7fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a800:	781b      	ldrb	r3, [r3, #0]
 801a802:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a806:	4611      	mov	r1, r2
 801a808:	4618      	mov	r0, r3
 801a80a:	f003 faea 	bl	801dde2 <RegionGetPhyParam>
 801a80e:	4603      	mov	r3, r0
 801a810:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 801a812:	4b0c      	ldr	r3, [pc, #48]	; (801a844 <LoRaMacInitialization+0x378>)
 801a814:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a818:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801a81a:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 801a81c:	230b      	movs	r3, #11
 801a81e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a822:	4b08      	ldr	r3, [pc, #32]	; (801a844 <LoRaMacInitialization+0x378>)
 801a824:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a828:	781b      	ldrb	r3, [r3, #0]
 801a82a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a82e:	4611      	mov	r1, r2
 801a830:	4618      	mov	r0, r3
 801a832:	f003 fad6 	bl	801dde2 <RegionGetPhyParam>
 801a836:	4603      	mov	r3, r0
 801a838:	e008      	b.n	801a84c <LoRaMacInitialization+0x380>
 801a83a:	bf00      	nop
 801a83c:	0801a3d9 	.word	0x0801a3d9
 801a840:	200034d0 	.word	0x200034d0
 801a844:	20003044 	.word	0x20003044
 801a848:	01000300 	.word	0x01000300
 801a84c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 801a84e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a850:	b29a      	uxth	r2, r3
 801a852:	4bae      	ldr	r3, [pc, #696]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a854:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 801a858:	230c      	movs	r3, #12
 801a85a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801a85e:	4bab      	ldr	r3, [pc, #684]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a860:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a864:	781b      	ldrb	r3, [r3, #0]
 801a866:	f107 0250 	add.w	r2, r7, #80	; 0x50
 801a86a:	4611      	mov	r1, r2
 801a86c:	4618      	mov	r0, r3
 801a86e:	f003 fab8 	bl	801dde2 <RegionGetPhyParam>
 801a872:	4603      	mov	r3, r0
 801a874:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 801a876:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801a878:	b29a      	uxth	r2, r3
 801a87a:	4ba4      	ldr	r3, [pc, #656]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a87c:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 801a880:	4ba2      	ldr	r3, [pc, #648]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a882:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a886:	2201      	movs	r2, #1
 801a888:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 801a88c:	4b9f      	ldr	r3, [pc, #636]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a88e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a892:	220a      	movs	r2, #10
 801a894:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 801a896:	4b9d      	ldr	r3, [pc, #628]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a898:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a89c:	2206      	movs	r2, #6
 801a89e:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 801a8a0:	4b9a      	ldr	r3, [pc, #616]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8a2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801a8a6:	4b99      	ldr	r3, [pc, #612]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a8ac:	6892      	ldr	r2, [r2, #8]
 801a8ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 801a8b2:	4b96      	ldr	r3, [pc, #600]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8b4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801a8b8:	4b94      	ldr	r3, [pc, #592]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a8be:	7b12      	ldrb	r2, [r2, #12]
 801a8c0:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 801a8c4:	4b91      	ldr	r3, [pc, #580]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8c6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801a8ca:	4b90      	ldr	r3, [pc, #576]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a8d0:	6912      	ldr	r2, [r2, #16]
 801a8d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 801a8d6:	4b8d      	ldr	r3, [pc, #564]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8d8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801a8dc:	4b8b      	ldr	r3, [pc, #556]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a8e2:	6952      	ldr	r2, [r2, #20]
 801a8e4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 801a8e8:	4b88      	ldr	r3, [pc, #544]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8ea:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801a8ee:	4b87      	ldr	r3, [pc, #540]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a8f4:	6992      	ldr	r2, [r2, #24]
 801a8f6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 801a8fa:	4b84      	ldr	r3, [pc, #528]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a8fc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801a900:	4b82      	ldr	r3, [pc, #520]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a902:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a906:	69d2      	ldr	r2, [r2, #28]
 801a908:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 801a90c:	4b7f      	ldr	r3, [pc, #508]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a90e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801a912:	4b7e      	ldr	r3, [pc, #504]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a914:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a918:	6a12      	ldr	r2, [r2, #32]
 801a91a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 801a91e:	4b7b      	ldr	r3, [pc, #492]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a920:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801a924:	4b79      	ldr	r3, [pc, #484]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a926:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a92a:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801a92e:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 801a932:	2300      	movs	r3, #0
 801a934:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 801a938:	2300      	movs	r3, #0
 801a93a:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 801a93c:	4b73      	ldr	r3, [pc, #460]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a93e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a942:	781b      	ldrb	r3, [r3, #0]
 801a944:	f107 021c 	add.w	r2, r7, #28
 801a948:	4611      	mov	r1, r2
 801a94a:	4618      	mov	r0, r3
 801a94c:	f003 fa81 	bl	801de52 <RegionInitDefaults>

    ResetMacParameters( );
 801a950:	f7fe ff3c 	bl	80197cc <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 801a954:	4b6d      	ldr	r3, [pc, #436]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a956:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a95a:	2201      	movs	r2, #1
 801a95c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 801a960:	4a6a      	ldr	r2, [pc, #424]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a962:	697b      	ldr	r3, [r7, #20]
 801a964:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 801a968:	4a68      	ldr	r2, [pc, #416]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a96a:	693b      	ldr	r3, [r7, #16]
 801a96c:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 801a970:	4b66      	ldr	r3, [pc, #408]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a972:	2200      	movs	r2, #0
 801a974:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 801a978:	4b64      	ldr	r3, [pc, #400]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a97a:	2201      	movs	r2, #1
 801a97c:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 801a980:	4b62      	ldr	r3, [pc, #392]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a982:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a986:	2200      	movs	r2, #0
 801a988:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 801a98c:	4b5f      	ldr	r3, [pc, #380]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a98e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801a992:	2200      	movs	r2, #0
 801a994:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 801a998:	2300      	movs	r3, #0
 801a99a:	9300      	str	r3, [sp, #0]
 801a99c:	4b5c      	ldr	r3, [pc, #368]	; (801ab10 <LoRaMacInitialization+0x644>)
 801a99e:	2200      	movs	r2, #0
 801a9a0:	f04f 31ff 	mov.w	r1, #4294967295
 801a9a4:	485b      	ldr	r0, [pc, #364]	; (801ab14 <LoRaMacInitialization+0x648>)
 801a9a6:	f00a fa93 	bl	8024ed0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 801a9aa:	2300      	movs	r3, #0
 801a9ac:	9300      	str	r3, [sp, #0]
 801a9ae:	4b5a      	ldr	r3, [pc, #360]	; (801ab18 <LoRaMacInitialization+0x64c>)
 801a9b0:	2200      	movs	r2, #0
 801a9b2:	f04f 31ff 	mov.w	r1, #4294967295
 801a9b6:	4859      	ldr	r0, [pc, #356]	; (801ab1c <LoRaMacInitialization+0x650>)
 801a9b8:	f00a fa8a 	bl	8024ed0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 801a9bc:	2300      	movs	r3, #0
 801a9be:	9300      	str	r3, [sp, #0]
 801a9c0:	4b57      	ldr	r3, [pc, #348]	; (801ab20 <LoRaMacInitialization+0x654>)
 801a9c2:	2200      	movs	r2, #0
 801a9c4:	f04f 31ff 	mov.w	r1, #4294967295
 801a9c8:	4856      	ldr	r0, [pc, #344]	; (801ab24 <LoRaMacInitialization+0x658>)
 801a9ca:	f00a fa81 	bl	8024ed0 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 801a9ce:	2300      	movs	r3, #0
 801a9d0:	9300      	str	r3, [sp, #0]
 801a9d2:	4b55      	ldr	r3, [pc, #340]	; (801ab28 <LoRaMacInitialization+0x65c>)
 801a9d4:	2200      	movs	r2, #0
 801a9d6:	f04f 31ff 	mov.w	r1, #4294967295
 801a9da:	4854      	ldr	r0, [pc, #336]	; (801ab2c <LoRaMacInitialization+0x660>)
 801a9dc:	f00a fa78 	bl	8024ed0 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 801a9e0:	4b4a      	ldr	r3, [pc, #296]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a9e2:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 801a9e6:	463b      	mov	r3, r7
 801a9e8:	4618      	mov	r0, r3
 801a9ea:	f009 ff51 	bl	8024890 <SysTimeGetMcuTime>
 801a9ee:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 801a9f2:	463a      	mov	r2, r7
 801a9f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a9f8:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 801a9fc:	4b43      	ldr	r3, [pc, #268]	; (801ab0c <LoRaMacInitialization+0x640>)
 801a9fe:	4a4c      	ldr	r2, [pc, #304]	; (801ab30 <LoRaMacInitialization+0x664>)
 801aa00:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 801aa04:	4b41      	ldr	r3, [pc, #260]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aa06:	4a4b      	ldr	r2, [pc, #300]	; (801ab34 <LoRaMacInitialization+0x668>)
 801aa08:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 801aa0c:	4b3f      	ldr	r3, [pc, #252]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aa0e:	4a4a      	ldr	r2, [pc, #296]	; (801ab38 <LoRaMacInitialization+0x66c>)
 801aa10:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 801aa14:	4b3d      	ldr	r3, [pc, #244]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aa16:	4a49      	ldr	r2, [pc, #292]	; (801ab3c <LoRaMacInitialization+0x670>)
 801aa18:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 801aa1c:	4b3b      	ldr	r3, [pc, #236]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aa1e:	4a48      	ldr	r2, [pc, #288]	; (801ab40 <LoRaMacInitialization+0x674>)
 801aa20:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 801aa24:	4b47      	ldr	r3, [pc, #284]	; (801ab44 <LoRaMacInitialization+0x678>)
 801aa26:	681b      	ldr	r3, [r3, #0]
 801aa28:	4847      	ldr	r0, [pc, #284]	; (801ab48 <LoRaMacInitialization+0x67c>)
 801aa2a:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 801aa2c:	4847      	ldr	r0, [pc, #284]	; (801ab4c <LoRaMacInitialization+0x680>)
 801aa2e:	f7fa fdaf 	bl	8015590 <SecureElementInit>
 801aa32:	4603      	mov	r3, r0
 801aa34:	2b00      	cmp	r3, #0
 801aa36:	d001      	beq.n	801aa3c <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801aa38:	2311      	movs	r3, #17
 801aa3a:	e062      	b.n	801ab02 <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 801aa3c:	4844      	ldr	r0, [pc, #272]	; (801ab50 <LoRaMacInitialization+0x684>)
 801aa3e:	f002 fae3 	bl	801d008 <LoRaMacCryptoInit>
 801aa42:	4603      	mov	r3, r0
 801aa44:	2b00      	cmp	r3, #0
 801aa46:	d001      	beq.n	801aa4c <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801aa48:	2311      	movs	r3, #17
 801aa4a:	e05a      	b.n	801ab02 <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 801aa4c:	4841      	ldr	r0, [pc, #260]	; (801ab54 <LoRaMacInitialization+0x688>)
 801aa4e:	f001 fb99 	bl	801c184 <LoRaMacCommandsInit>
 801aa52:	4603      	mov	r3, r0
 801aa54:	2b00      	cmp	r3, #0
 801aa56:	d001      	beq.n	801aa5c <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801aa58:	2313      	movs	r3, #19
 801aa5a:	e052      	b.n	801ab02 <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 801aa5c:	4b2b      	ldr	r3, [pc, #172]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aa5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aa62:	3350      	adds	r3, #80	; 0x50
 801aa64:	4618      	mov	r0, r3
 801aa66:	f002 fbc9 	bl	801d1fc <LoRaMacCryptoSetMulticastReference>
 801aa6a:	4603      	mov	r3, r0
 801aa6c:	2b00      	cmp	r3, #0
 801aa6e:	d001      	beq.n	801aa74 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801aa70:	2311      	movs	r3, #17
 801aa72:	e046      	b.n	801ab02 <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 801aa74:	4b33      	ldr	r3, [pc, #204]	; (801ab44 <LoRaMacInitialization+0x678>)
 801aa76:	695b      	ldr	r3, [r3, #20]
 801aa78:	4798      	blx	r3
 801aa7a:	4603      	mov	r3, r0
 801aa7c:	4618      	mov	r0, r3
 801aa7e:	f006 feb1 	bl	80217e4 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 801aa82:	4b30      	ldr	r3, [pc, #192]	; (801ab44 <LoRaMacInitialization+0x678>)
 801aa84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801aa86:	4a21      	ldr	r2, [pc, #132]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aa88:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801aa8c:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 801aa90:	4610      	mov	r0, r2
 801aa92:	4798      	blx	r3
    Radio.Sleep( );
 801aa94:	4b2b      	ldr	r3, [pc, #172]	; (801ab44 <LoRaMacInitialization+0x678>)
 801aa96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801aa98:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 801aa9a:	2300      	movs	r3, #0
 801aa9c:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 801aa9e:	2300      	movs	r3, #0
 801aaa0:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 801aaa2:	693b      	ldr	r3, [r7, #16]
 801aaa4:	2b00      	cmp	r3, #0
 801aaa6:	d005      	beq.n	801aab4 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 801aaa8:	693b      	ldr	r3, [r7, #16]
 801aaaa:	685b      	ldr	r3, [r3, #4]
 801aaac:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 801aaae:	693b      	ldr	r3, [r7, #16]
 801aab0:	68db      	ldr	r3, [r3, #12]
 801aab2:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 801aab4:	4b28      	ldr	r3, [pc, #160]	; (801ab58 <LoRaMacInitialization+0x68c>)
 801aab6:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 801aab8:	4b28      	ldr	r3, [pc, #160]	; (801ab5c <LoRaMacInitialization+0x690>)
 801aaba:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801aabc:	4b28      	ldr	r3, [pc, #160]	; (801ab60 <LoRaMacInitialization+0x694>)
 801aabe:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 801aac0:	4b28      	ldr	r3, [pc, #160]	; (801ab64 <LoRaMacInitialization+0x698>)
 801aac2:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 801aac4:	4b11      	ldr	r3, [pc, #68]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aac6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aaca:	334c      	adds	r3, #76	; 0x4c
 801aacc:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 801aace:	4b0f      	ldr	r3, [pc, #60]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aad0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aad4:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 801aad6:	4b0d      	ldr	r3, [pc, #52]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aad8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aadc:	3384      	adds	r3, #132	; 0x84
 801aade:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 801aae0:	4b0a      	ldr	r3, [pc, #40]	; (801ab0c <LoRaMacInitialization+0x640>)
 801aae2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aae6:	3350      	adds	r3, #80	; 0x50
 801aae8:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 801aaea:	f107 0144 	add.w	r1, r7, #68	; 0x44
 801aaee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801aaf2:	4a1d      	ldr	r2, [pc, #116]	; (801ab68 <LoRaMacInitialization+0x69c>)
 801aaf4:	4618      	mov	r0, r3
 801aaf6:	f001 f92d 	bl	801bd54 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 801aafa:	2001      	movs	r0, #1
 801aafc:	f7fd f97c 	bl	8017df8 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 801ab00:	2300      	movs	r3, #0
}
 801ab02:	4618      	mov	r0, r3
 801ab04:	375c      	adds	r7, #92	; 0x5c
 801ab06:	46bd      	mov	sp, r7
 801ab08:	bd90      	pop	{r4, r7, pc}
 801ab0a:	bf00      	nop
 801ab0c:	20003044 	.word	0x20003044
 801ab10:	08018199 	.word	0x08018199
 801ab14:	200033ac 	.word	0x200033ac
 801ab18:	0801820d 	.word	0x0801820d
 801ab1c:	200033c4 	.word	0x200033c4
 801ab20:	08018281 	.word	0x08018281
 801ab24:	200033dc 	.word	0x200033dc
 801ab28:	080182fd 	.word	0x080182fd
 801ab2c:	2000343c 	.word	0x2000343c
 801ab30:	08016ef9 	.word	0x08016ef9
 801ab34:	08016f71 	.word	0x08016f71
 801ab38:	08017049 	.word	0x08017049
 801ab3c:	08016ffd 	.word	0x08016ffd
 801ab40:	08017085 	.word	0x08017085
 801ab44:	08028494 	.word	0x08028494
 801ab48:	20003390 	.word	0x20003390
 801ab4c:	0801a3af 	.word	0x0801a3af
 801ab50:	0801a3a1 	.word	0x0801a3a1
 801ab54:	0801a3bd 	.word	0x0801a3bd
 801ab58:	200034a8 	.word	0x200034a8
 801ab5c:	20003460 	.word	0x20003460
 801ab60:	20003494 	.word	0x20003494
 801ab64:	200034c5 	.word	0x200034c5
 801ab68:	0801a3cb 	.word	0x0801a3cb

0801ab6c <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 801ab6c:	b480      	push	{r7}
 801ab6e:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 801ab70:	4b04      	ldr	r3, [pc, #16]	; (801ab84 <LoRaMacStart+0x18>)
 801ab72:	2200      	movs	r2, #0
 801ab74:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 801ab78:	2300      	movs	r3, #0
}
 801ab7a:	4618      	mov	r0, r3
 801ab7c:	46bd      	mov	sp, r7
 801ab7e:	bc80      	pop	{r7}
 801ab80:	4770      	bx	lr
 801ab82:	bf00      	nop
 801ab84:	20003044 	.word	0x20003044

0801ab88 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 801ab88:	b580      	push	{r7, lr}
 801ab8a:	b08a      	sub	sp, #40	; 0x28
 801ab8c:	af00      	add	r7, sp, #0
 801ab8e:	4603      	mov	r3, r0
 801ab90:	6039      	str	r1, [r7, #0]
 801ab92:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 801ab94:	4b48      	ldr	r3, [pc, #288]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801ab96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ab9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801ab9e:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 801aba0:	4b45      	ldr	r3, [pc, #276]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801aba2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aba6:	f993 3005 	ldrsb.w	r3, [r3, #5]
 801abaa:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 801abac:	4b42      	ldr	r3, [pc, #264]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801abae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801abb2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801abb6:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 801abb8:	2300      	movs	r3, #0
 801abba:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 801abbc:	683b      	ldr	r3, [r7, #0]
 801abbe:	2b00      	cmp	r3, #0
 801abc0:	d101      	bne.n	801abc6 <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801abc2:	2303      	movs	r3, #3
 801abc4:	e074      	b.n	801acb0 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 801abc6:	4b3c      	ldr	r3, [pc, #240]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801abc8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801abcc:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 801abd0:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 801abd2:	2300      	movs	r3, #0
 801abd4:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 801abd6:	4b38      	ldr	r3, [pc, #224]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801abd8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801abdc:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 801abe0:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 801abe2:	4b35      	ldr	r3, [pc, #212]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801abe4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801abe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801abec:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 801abee:	4b32      	ldr	r3, [pc, #200]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801abf0:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 801abf4:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 801abf6:	4b30      	ldr	r3, [pc, #192]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801abf8:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 801abfc:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801abfe:	4b2e      	ldr	r3, [pc, #184]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801ac00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ac04:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 801ac08:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 801ac0c:	4b2a      	ldr	r3, [pc, #168]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801ac0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ac12:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 801ac16:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801ac1a:	4b27      	ldr	r3, [pc, #156]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801ac1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ac20:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801ac24:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 801ac28:	4b23      	ldr	r3, [pc, #140]	; (801acb8 <LoRaMacQueryTxPossible+0x130>)
 801ac2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ac2e:	781b      	ldrb	r3, [r3, #0]
 801ac30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 801ac34:	f107 0310 	add.w	r3, r7, #16
 801ac38:	f107 020e 	add.w	r2, r7, #14
 801ac3c:	f107 010f 	add.w	r1, r7, #15
 801ac40:	f107 0014 	add.w	r0, r7, #20
 801ac44:	f001 f86e 	bl	801bd24 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 801ac48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ac4c:	4618      	mov	r0, r3
 801ac4e:	f7fd fcbb 	bl	80185c8 <GetMaxAppPayloadWithoutFOptsLength>
 801ac52:	4603      	mov	r3, r0
 801ac54:	461a      	mov	r2, r3
 801ac56:	683b      	ldr	r3, [r7, #0]
 801ac58:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801ac5a:	f107 0308 	add.w	r3, r7, #8
 801ac5e:	4618      	mov	r0, r3
 801ac60:	f001 fb94 	bl	801c38c <LoRaMacCommandsGetSizeSerializedCmds>
 801ac64:	4603      	mov	r3, r0
 801ac66:	2b00      	cmp	r3, #0
 801ac68:	d001      	beq.n	801ac6e <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801ac6a:	2313      	movs	r3, #19
 801ac6c:	e020      	b.n	801acb0 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 801ac6e:	68bb      	ldr	r3, [r7, #8]
 801ac70:	2b0f      	cmp	r3, #15
 801ac72:	d819      	bhi.n	801aca8 <LoRaMacQueryTxPossible+0x120>
 801ac74:	683b      	ldr	r3, [r7, #0]
 801ac76:	785b      	ldrb	r3, [r3, #1]
 801ac78:	461a      	mov	r2, r3
 801ac7a:	68bb      	ldr	r3, [r7, #8]
 801ac7c:	429a      	cmp	r2, r3
 801ac7e:	d313      	bcc.n	801aca8 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 801ac80:	683b      	ldr	r3, [r7, #0]
 801ac82:	785a      	ldrb	r2, [r3, #1]
 801ac84:	68bb      	ldr	r3, [r7, #8]
 801ac86:	b2db      	uxtb	r3, r3
 801ac88:	1ad3      	subs	r3, r2, r3
 801ac8a:	b2da      	uxtb	r2, r3
 801ac8c:	683b      	ldr	r3, [r7, #0]
 801ac8e:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 801ac90:	683b      	ldr	r3, [r7, #0]
 801ac92:	785b      	ldrb	r3, [r3, #1]
 801ac94:	4619      	mov	r1, r3
 801ac96:	79fa      	ldrb	r2, [r7, #7]
 801ac98:	68bb      	ldr	r3, [r7, #8]
 801ac9a:	4413      	add	r3, r2
 801ac9c:	4299      	cmp	r1, r3
 801ac9e:	d301      	bcc.n	801aca4 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 801aca0:	2300      	movs	r3, #0
 801aca2:	e005      	b.n	801acb0 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 801aca4:	2308      	movs	r3, #8
 801aca6:	e003      	b.n	801acb0 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 801aca8:	683b      	ldr	r3, [r7, #0]
 801acaa:	2200      	movs	r2, #0
 801acac:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 801acae:	2308      	movs	r3, #8
    }
}
 801acb0:	4618      	mov	r0, r3
 801acb2:	3728      	adds	r7, #40	; 0x28
 801acb4:	46bd      	mov	sp, r7
 801acb6:	bd80      	pop	{r7, pc}
 801acb8:	20003044 	.word	0x20003044

0801acbc <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 801acbc:	b590      	push	{r4, r7, lr}
 801acbe:	b087      	sub	sp, #28
 801acc0:	af00      	add	r7, sp, #0
 801acc2:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801acc4:	2300      	movs	r3, #0
 801acc6:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 801acc8:	687b      	ldr	r3, [r7, #4]
 801acca:	2b00      	cmp	r3, #0
 801accc:	d101      	bne.n	801acd2 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801acce:	2303      	movs	r3, #3
 801acd0:	e186      	b.n	801afe0 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 801acd2:	687b      	ldr	r3, [r7, #4]
 801acd4:	781b      	ldrb	r3, [r3, #0]
 801acd6:	2b28      	cmp	r3, #40	; 0x28
 801acd8:	f200 817b 	bhi.w	801afd2 <LoRaMacMibGetRequestConfirm+0x316>
 801acdc:	a201      	add	r2, pc, #4	; (adr r2, 801ace4 <LoRaMacMibGetRequestConfirm+0x28>)
 801acde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ace2:	bf00      	nop
 801ace4:	0801ad89 	.word	0x0801ad89
 801ace8:	0801ad99 	.word	0x0801ad99
 801acec:	0801ada9 	.word	0x0801ada9
 801acf0:	0801adb5 	.word	0x0801adb5
 801acf4:	0801adc1 	.word	0x0801adc1
 801acf8:	0801add1 	.word	0x0801add1
 801acfc:	0801addf 	.word	0x0801addf
 801ad00:	0801afd3 	.word	0x0801afd3
 801ad04:	0801afd3 	.word	0x0801afd3
 801ad08:	0801afd3 	.word	0x0801afd3
 801ad0c:	0801afd3 	.word	0x0801afd3
 801ad10:	0801afd3 	.word	0x0801afd3
 801ad14:	0801afd3 	.word	0x0801afd3
 801ad18:	0801afd3 	.word	0x0801afd3
 801ad1c:	0801afd3 	.word	0x0801afd3
 801ad20:	0801aded 	.word	0x0801aded
 801ad24:	0801adfd 	.word	0x0801adfd
 801ad28:	0801ae0d 	.word	0x0801ae0d
 801ad2c:	0801ae31 	.word	0x0801ae31
 801ad30:	0801ae47 	.word	0x0801ae47
 801ad34:	0801ae5d 	.word	0x0801ae5d
 801ad38:	0801ae73 	.word	0x0801ae73
 801ad3c:	0801aead 	.word	0x0801aead
 801ad40:	0801ae89 	.word	0x0801ae89
 801ad44:	0801aed1 	.word	0x0801aed1
 801ad48:	0801aee1 	.word	0x0801aee1
 801ad4c:	0801aef1 	.word	0x0801aef1
 801ad50:	0801af01 	.word	0x0801af01
 801ad54:	0801af11 	.word	0x0801af11
 801ad58:	0801af21 	.word	0x0801af21
 801ad5c:	0801af31 	.word	0x0801af31
 801ad60:	0801af41 	.word	0x0801af41
 801ad64:	0801af61 	.word	0x0801af61
 801ad68:	0801af51 	.word	0x0801af51
 801ad6c:	0801af71 	.word	0x0801af71
 801ad70:	0801af81 	.word	0x0801af81
 801ad74:	0801af91 	.word	0x0801af91
 801ad78:	0801afad 	.word	0x0801afad
 801ad7c:	0801afa1 	.word	0x0801afa1
 801ad80:	0801afd3 	.word	0x0801afd3
 801ad84:	0801afbb 	.word	0x0801afbb
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 801ad88:	4b97      	ldr	r3, [pc, #604]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ad8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ad8e:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 801ad92:	687b      	ldr	r3, [r7, #4]
 801ad94:	711a      	strb	r2, [r3, #4]
            break;
 801ad96:	e122      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 801ad98:	4b93      	ldr	r3, [pc, #588]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ad9a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ad9e:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 801ada2:	687b      	ldr	r3, [r7, #4]
 801ada4:	711a      	strb	r2, [r3, #4]
            break;
 801ada6:	e11a      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 801ada8:	f7fa ffdc 	bl	8015d64 <SecureElementGetDevEui>
 801adac:	4602      	mov	r2, r0
 801adae:	687b      	ldr	r3, [r7, #4]
 801adb0:	605a      	str	r2, [r3, #4]
            break;
 801adb2:	e114      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 801adb4:	f7fa fffa 	bl	8015dac <SecureElementGetJoinEui>
 801adb8:	4602      	mov	r2, r0
 801adba:	687b      	ldr	r3, [r7, #4]
 801adbc:	605a      	str	r2, [r3, #4]
            break;
 801adbe:	e10e      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 801adc0:	4b89      	ldr	r3, [pc, #548]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801adc2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801adc6:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 801adca:	687b      	ldr	r3, [r7, #4]
 801adcc:	711a      	strb	r2, [r3, #4]
            break;
 801adce:	e106      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 801add0:	4b85      	ldr	r3, [pc, #532]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801add2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801add6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801add8:	687b      	ldr	r3, [r7, #4]
 801adda:	605a      	str	r2, [r3, #4]
            break;
 801addc:	e0ff      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 801adde:	4b82      	ldr	r3, [pc, #520]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ade0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ade4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801ade6:	687b      	ldr	r3, [r7, #4]
 801ade8:	605a      	str	r2, [r3, #4]
            break;
 801adea:	e0f8      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 801adec:	4b7e      	ldr	r3, [pc, #504]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801adee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801adf2:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 801adf6:	687b      	ldr	r3, [r7, #4]
 801adf8:	711a      	strb	r2, [r3, #4]
            break;
 801adfa:	e0f0      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 801adfc:	4b7a      	ldr	r3, [pc, #488]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801adfe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ae02:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 801ae06:	687b      	ldr	r3, [r7, #4]
 801ae08:	711a      	strb	r2, [r3, #4]
            break;
 801ae0a:	e0e8      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 801ae0c:	231d      	movs	r3, #29
 801ae0e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801ae10:	4b75      	ldr	r3, [pc, #468]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ae12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ae16:	781b      	ldrb	r3, [r3, #0]
 801ae18:	f107 0210 	add.w	r2, r7, #16
 801ae1c:	4611      	mov	r1, r2
 801ae1e:	4618      	mov	r0, r3
 801ae20:	f002 ffdf 	bl	801dde2 <RegionGetPhyParam>
 801ae24:	4603      	mov	r3, r0
 801ae26:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 801ae28:	68fa      	ldr	r2, [r7, #12]
 801ae2a:	687b      	ldr	r3, [r7, #4]
 801ae2c:	605a      	str	r2, [r3, #4]
            break;
 801ae2e:	e0d6      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 801ae30:	4b6d      	ldr	r3, [pc, #436]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ae32:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801ae36:	687b      	ldr	r3, [r7, #4]
 801ae38:	3304      	adds	r3, #4
 801ae3a:	32a8      	adds	r2, #168	; 0xa8
 801ae3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ae40:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801ae44:	e0cb      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 801ae46:	4b68      	ldr	r3, [pc, #416]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ae48:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801ae4c:	687b      	ldr	r3, [r7, #4]
 801ae4e:	3304      	adds	r3, #4
 801ae50:	3228      	adds	r2, #40	; 0x28
 801ae52:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ae56:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801ae5a:	e0c0      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 801ae5c:	4b62      	ldr	r3, [pc, #392]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ae5e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801ae62:	687b      	ldr	r3, [r7, #4]
 801ae64:	3304      	adds	r3, #4
 801ae66:	32b0      	adds	r2, #176	; 0xb0
 801ae68:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ae6c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801ae70:	e0b5      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 801ae72:	4b5d      	ldr	r3, [pc, #372]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ae74:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801ae78:	687b      	ldr	r3, [r7, #4]
 801ae7a:	3304      	adds	r3, #4
 801ae7c:	3230      	adds	r2, #48	; 0x30
 801ae7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ae82:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801ae86:	e0aa      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 801ae88:	231b      	movs	r3, #27
 801ae8a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801ae8c:	4b56      	ldr	r3, [pc, #344]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801ae8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ae92:	781b      	ldrb	r3, [r3, #0]
 801ae94:	f107 0210 	add.w	r2, r7, #16
 801ae98:	4611      	mov	r1, r2
 801ae9a:	4618      	mov	r0, r3
 801ae9c:	f002 ffa1 	bl	801dde2 <RegionGetPhyParam>
 801aea0:	4603      	mov	r3, r0
 801aea2:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 801aea4:	68fa      	ldr	r2, [r7, #12]
 801aea6:	687b      	ldr	r3, [r7, #4]
 801aea8:	605a      	str	r2, [r3, #4]
            break;
 801aeaa:	e098      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 801aeac:	231a      	movs	r3, #26
 801aeae:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801aeb0:	4b4d      	ldr	r3, [pc, #308]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801aeb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aeb6:	781b      	ldrb	r3, [r3, #0]
 801aeb8:	f107 0210 	add.w	r2, r7, #16
 801aebc:	4611      	mov	r1, r2
 801aebe:	4618      	mov	r0, r3
 801aec0:	f002 ff8f 	bl	801dde2 <RegionGetPhyParam>
 801aec4:	4603      	mov	r3, r0
 801aec6:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 801aec8:	68fa      	ldr	r2, [r7, #12]
 801aeca:	687b      	ldr	r3, [r7, #4]
 801aecc:	605a      	str	r2, [r3, #4]
            break;
 801aece:	e086      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 801aed0:	4b45      	ldr	r3, [pc, #276]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801aed2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aed6:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 801aeda:	687b      	ldr	r3, [r7, #4]
 801aedc:	711a      	strb	r2, [r3, #4]
            break;
 801aede:	e07e      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 801aee0:	4b41      	ldr	r3, [pc, #260]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801aee2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aee6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 801aeea:	687b      	ldr	r3, [r7, #4]
 801aeec:	605a      	str	r2, [r3, #4]
            break;
 801aeee:	e076      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 801aef0:	4b3d      	ldr	r3, [pc, #244]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801aef2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801aef6:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 801aefa:	687b      	ldr	r3, [r7, #4]
 801aefc:	605a      	str	r2, [r3, #4]
            break;
 801aefe:	e06e      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 801af00:	4b39      	ldr	r3, [pc, #228]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af06:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 801af0a:	687b      	ldr	r3, [r7, #4]
 801af0c:	605a      	str	r2, [r3, #4]
            break;
 801af0e:	e066      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 801af10:	4b35      	ldr	r3, [pc, #212]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af16:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 801af1a:	687b      	ldr	r3, [r7, #4]
 801af1c:	605a      	str	r2, [r3, #4]
            break;
 801af1e:	e05e      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 801af20:	4b31      	ldr	r3, [pc, #196]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af22:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af26:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 801af2a:	687b      	ldr	r3, [r7, #4]
 801af2c:	605a      	str	r2, [r3, #4]
            break;
 801af2e:	e056      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 801af30:	4b2d      	ldr	r3, [pc, #180]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af32:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af36:	f993 2005 	ldrsb.w	r2, [r3, #5]
 801af3a:	687b      	ldr	r3, [r7, #4]
 801af3c:	711a      	strb	r2, [r3, #4]
            break;
 801af3e:	e04e      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801af40:	4b29      	ldr	r3, [pc, #164]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af42:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af46:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 801af4a:	687b      	ldr	r3, [r7, #4]
 801af4c:	711a      	strb	r2, [r3, #4]
            break;
 801af4e:	e046      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 801af50:	4b25      	ldr	r3, [pc, #148]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af56:	f993 2004 	ldrsb.w	r2, [r3, #4]
 801af5a:	687b      	ldr	r3, [r7, #4]
 801af5c:	711a      	strb	r2, [r3, #4]
            break;
 801af5e:	e03e      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 801af60:	4b21      	ldr	r3, [pc, #132]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af62:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af66:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 801af6a:	687b      	ldr	r3, [r7, #4]
 801af6c:	711a      	strb	r2, [r3, #4]
            break;
 801af6e:	e036      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 801af70:	4b1d      	ldr	r3, [pc, #116]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af72:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af76:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801af7a:	687b      	ldr	r3, [r7, #4]
 801af7c:	605a      	str	r2, [r3, #4]
            break;
 801af7e:	e02e      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 801af80:	4b19      	ldr	r3, [pc, #100]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af86:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 801af8a:	687b      	ldr	r3, [r7, #4]
 801af8c:	711a      	strb	r2, [r3, #4]
            break;
 801af8e:	e026      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 801af90:	4b15      	ldr	r3, [pc, #84]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801af92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801af96:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 801af9a:	687b      	ldr	r3, [r7, #4]
 801af9c:	605a      	str	r2, [r3, #4]
            break;
 801af9e:	e01e      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 801afa0:	f7fe ffa2 	bl	8019ee8 <GetCtxs>
 801afa4:	4602      	mov	r2, r0
 801afa6:	687b      	ldr	r3, [r7, #4]
 801afa8:	605a      	str	r2, [r3, #4]
            break;
 801afaa:	e018      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 801afac:	4b0e      	ldr	r3, [pc, #56]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801afae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801afb2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801afb4:	687b      	ldr	r3, [r7, #4]
 801afb6:	605a      	str	r2, [r3, #4]
            break;
 801afb8:	e011      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 801afba:	4b0b      	ldr	r3, [pc, #44]	; (801afe8 <LoRaMacMibGetRequestConfirm+0x32c>)
 801afbc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801afc0:	687b      	ldr	r3, [r7, #4]
 801afc2:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 801afc6:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 801afc8:	687c      	ldr	r4, [r7, #4]
 801afca:	f003 f94f 	bl	801e26c <RegionGetVersion>
 801afce:	60a0      	str	r0, [r4, #8]
            break;
 801afd0:	e005      	b.n	801afde <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 801afd2:	6878      	ldr	r0, [r7, #4]
 801afd4:	f000 ff69 	bl	801beaa <LoRaMacClassBMibGetRequestConfirm>
 801afd8:	4603      	mov	r3, r0
 801afda:	75fb      	strb	r3, [r7, #23]
            break;
 801afdc:	bf00      	nop
        }
    }
    return status;
 801afde:	7dfb      	ldrb	r3, [r7, #23]
}
 801afe0:	4618      	mov	r0, r3
 801afe2:	371c      	adds	r7, #28
 801afe4:	46bd      	mov	sp, r7
 801afe6:	bd90      	pop	{r4, r7, pc}
 801afe8:	20003044 	.word	0x20003044

0801afec <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 801afec:	b580      	push	{r7, lr}
 801afee:	b086      	sub	sp, #24
 801aff0:	af00      	add	r7, sp, #0
 801aff2:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801aff4:	2300      	movs	r3, #0
 801aff6:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	2b00      	cmp	r3, #0
 801affc:	d101      	bne.n	801b002 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801affe:	2303      	movs	r3, #3
 801b000:	e37a      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 801b002:	4bad      	ldr	r3, [pc, #692]	; (801b2b8 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801b004:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801b008:	f003 0302 	and.w	r3, r3, #2
 801b00c:	2b00      	cmp	r3, #0
 801b00e:	d001      	beq.n	801b014 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801b010:	2301      	movs	r3, #1
 801b012:	e371      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
    }

    switch( mibSet->Type )
 801b014:	687b      	ldr	r3, [r7, #4]
 801b016:	781b      	ldrb	r3, [r3, #0]
 801b018:	2b27      	cmp	r3, #39	; 0x27
 801b01a:	f200 8347 	bhi.w	801b6ac <LoRaMacMibSetRequestConfirm+0x6c0>
 801b01e:	a201      	add	r2, pc, #4	; (adr r2, 801b024 <LoRaMacMibSetRequestConfirm+0x38>)
 801b020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b024:	0801b0c5 	.word	0x0801b0c5
 801b028:	0801b0d5 	.word	0x0801b0d5
 801b02c:	0801b0f3 	.word	0x0801b0f3
 801b030:	0801b10b 	.word	0x0801b10b
 801b034:	0801b123 	.word	0x0801b123
 801b038:	0801b133 	.word	0x0801b133
 801b03c:	0801b141 	.word	0x0801b141
 801b040:	0801b14f 	.word	0x0801b14f
 801b044:	0801b175 	.word	0x0801b175
 801b048:	0801b19b 	.word	0x0801b19b
 801b04c:	0801b1c1 	.word	0x0801b1c1
 801b050:	0801b1e7 	.word	0x0801b1e7
 801b054:	0801b20d 	.word	0x0801b20d
 801b058:	0801b233 	.word	0x0801b233
 801b05c:	0801b259 	.word	0x0801b259
 801b060:	0801b27f 	.word	0x0801b27f
 801b064:	0801b2a7 	.word	0x0801b2a7
 801b068:	0801b6ad 	.word	0x0801b6ad
 801b06c:	0801b2c1 	.word	0x0801b2c1
 801b070:	0801b33d 	.word	0x0801b33d
 801b074:	0801b387 	.word	0x0801b387
 801b078:	0801b3fb 	.word	0x0801b3fb
 801b07c:	0801b477 	.word	0x0801b477
 801b080:	0801b445 	.word	0x0801b445
 801b084:	0801b4a9 	.word	0x0801b4a9
 801b088:	0801b4cf 	.word	0x0801b4cf
 801b08c:	0801b4df 	.word	0x0801b4df
 801b090:	0801b4ef 	.word	0x0801b4ef
 801b094:	0801b4ff 	.word	0x0801b4ff
 801b098:	0801b50f 	.word	0x0801b50f
 801b09c:	0801b51f 	.word	0x0801b51f
 801b0a0:	0801b555 	.word	0x0801b555
 801b0a4:	0801b5d7 	.word	0x0801b5d7
 801b0a8:	0801b5a1 	.word	0x0801b5a1
 801b0ac:	0801b60f 	.word	0x0801b60f
 801b0b0:	0801b629 	.word	0x0801b629
 801b0b4:	0801b643 	.word	0x0801b643
 801b0b8:	0801b653 	.word	0x0801b653
 801b0bc:	0801b661 	.word	0x0801b661
 801b0c0:	0801b67f 	.word	0x0801b67f
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 801b0c4:	687b      	ldr	r3, [r7, #4]
 801b0c6:	791b      	ldrb	r3, [r3, #4]
 801b0c8:	4618      	mov	r0, r3
 801b0ca:	f7fd f98f 	bl	80183ec <SwitchClass>
 801b0ce:	4603      	mov	r3, r0
 801b0d0:	75fb      	strb	r3, [r7, #23]
            break;
 801b0d2:	e30c      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 801b0d4:	687b      	ldr	r3, [r7, #4]
 801b0d6:	791b      	ldrb	r3, [r3, #4]
 801b0d8:	2b02      	cmp	r3, #2
 801b0da:	d007      	beq.n	801b0ec <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 801b0dc:	4b76      	ldr	r3, [pc, #472]	; (801b2b8 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801b0de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b0e2:	687a      	ldr	r2, [r7, #4]
 801b0e4:	7912      	ldrb	r2, [r2, #4]
 801b0e6:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b0ea:	e300      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b0ec:	2303      	movs	r3, #3
 801b0ee:	75fb      	strb	r3, [r7, #23]
            break;
 801b0f0:	e2fd      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 801b0f2:	687b      	ldr	r3, [r7, #4]
 801b0f4:	685b      	ldr	r3, [r3, #4]
 801b0f6:	4618      	mov	r0, r3
 801b0f8:	f7fa fe1a 	bl	8015d30 <SecureElementSetDevEui>
 801b0fc:	4603      	mov	r3, r0
 801b0fe:	2b00      	cmp	r3, #0
 801b100:	f000 82da 	beq.w	801b6b8 <LoRaMacMibSetRequestConfirm+0x6cc>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b104:	2303      	movs	r3, #3
 801b106:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b108:	e2d6      	b.n	801b6b8 <LoRaMacMibSetRequestConfirm+0x6cc>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 801b10a:	687b      	ldr	r3, [r7, #4]
 801b10c:	685b      	ldr	r3, [r3, #4]
 801b10e:	4618      	mov	r0, r3
 801b110:	f7fa fe32 	bl	8015d78 <SecureElementSetJoinEui>
 801b114:	4603      	mov	r3, r0
 801b116:	2b00      	cmp	r3, #0
 801b118:	f000 82d0 	beq.w	801b6bc <LoRaMacMibSetRequestConfirm+0x6d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b11c:	2303      	movs	r3, #3
 801b11e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b120:	e2cc      	b.n	801b6bc <LoRaMacMibSetRequestConfirm+0x6d0>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 801b122:	4b65      	ldr	r3, [pc, #404]	; (801b2b8 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801b124:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b128:	687a      	ldr	r2, [r7, #4]
 801b12a:	7912      	ldrb	r2, [r2, #4]
 801b12c:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 801b130:	e2dd      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 801b132:	4b61      	ldr	r3, [pc, #388]	; (801b2b8 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801b134:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b138:	687a      	ldr	r2, [r7, #4]
 801b13a:	6852      	ldr	r2, [r2, #4]
 801b13c:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 801b13e:	e2d6      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 801b140:	4b5d      	ldr	r3, [pc, #372]	; (801b2b8 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801b142:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b146:	687a      	ldr	r2, [r7, #4]
 801b148:	6852      	ldr	r2, [r2, #4]
 801b14a:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 801b14c:	e2cf      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 801b14e:	687b      	ldr	r3, [r7, #4]
 801b150:	685b      	ldr	r3, [r3, #4]
 801b152:	2b00      	cmp	r3, #0
 801b154:	d00b      	beq.n	801b16e <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 801b156:	687b      	ldr	r3, [r7, #4]
 801b158:	685b      	ldr	r3, [r3, #4]
 801b15a:	4619      	mov	r1, r3
 801b15c:	2000      	movs	r0, #0
 801b15e:	f002 f865 	bl	801d22c <LoRaMacCryptoSetKey>
 801b162:	4603      	mov	r3, r0
 801b164:	2b00      	cmp	r3, #0
 801b166:	f000 82ab 	beq.w	801b6c0 <LoRaMacMibSetRequestConfirm+0x6d4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b16a:	2311      	movs	r3, #17
 801b16c:	e2c4      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b16e:	2303      	movs	r3, #3
 801b170:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b172:	e2a5      	b.n	801b6c0 <LoRaMacMibSetRequestConfirm+0x6d4>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 801b174:	687b      	ldr	r3, [r7, #4]
 801b176:	685b      	ldr	r3, [r3, #4]
 801b178:	2b00      	cmp	r3, #0
 801b17a:	d00b      	beq.n	801b194 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 801b17c:	687b      	ldr	r3, [r7, #4]
 801b17e:	685b      	ldr	r3, [r3, #4]
 801b180:	4619      	mov	r1, r3
 801b182:	2001      	movs	r0, #1
 801b184:	f002 f852 	bl	801d22c <LoRaMacCryptoSetKey>
 801b188:	4603      	mov	r3, r0
 801b18a:	2b00      	cmp	r3, #0
 801b18c:	f000 829a 	beq.w	801b6c4 <LoRaMacMibSetRequestConfirm+0x6d8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b190:	2311      	movs	r3, #17
 801b192:	e2b1      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b194:	2303      	movs	r3, #3
 801b196:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b198:	e294      	b.n	801b6c4 <LoRaMacMibSetRequestConfirm+0x6d8>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 801b19a:	687b      	ldr	r3, [r7, #4]
 801b19c:	685b      	ldr	r3, [r3, #4]
 801b19e:	2b00      	cmp	r3, #0
 801b1a0:	d00b      	beq.n	801b1ba <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 801b1a2:	687b      	ldr	r3, [r7, #4]
 801b1a4:	685b      	ldr	r3, [r3, #4]
 801b1a6:	4619      	mov	r1, r3
 801b1a8:	2002      	movs	r0, #2
 801b1aa:	f002 f83f 	bl	801d22c <LoRaMacCryptoSetKey>
 801b1ae:	4603      	mov	r3, r0
 801b1b0:	2b00      	cmp	r3, #0
 801b1b2:	f000 8289 	beq.w	801b6c8 <LoRaMacMibSetRequestConfirm+0x6dc>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b1b6:	2311      	movs	r3, #17
 801b1b8:	e29e      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b1ba:	2303      	movs	r3, #3
 801b1bc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b1be:	e283      	b.n	801b6c8 <LoRaMacMibSetRequestConfirm+0x6dc>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 801b1c0:	687b      	ldr	r3, [r7, #4]
 801b1c2:	685b      	ldr	r3, [r3, #4]
 801b1c4:	2b00      	cmp	r3, #0
 801b1c6:	d00b      	beq.n	801b1e0 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 801b1c8:	687b      	ldr	r3, [r7, #4]
 801b1ca:	685b      	ldr	r3, [r3, #4]
 801b1cc:	4619      	mov	r1, r3
 801b1ce:	2003      	movs	r0, #3
 801b1d0:	f002 f82c 	bl	801d22c <LoRaMacCryptoSetKey>
 801b1d4:	4603      	mov	r3, r0
 801b1d6:	2b00      	cmp	r3, #0
 801b1d8:	f000 8278 	beq.w	801b6cc <LoRaMacMibSetRequestConfirm+0x6e0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b1dc:	2311      	movs	r3, #17
 801b1de:	e28b      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b1e0:	2303      	movs	r3, #3
 801b1e2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b1e4:	e272      	b.n	801b6cc <LoRaMacMibSetRequestConfirm+0x6e0>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 801b1e6:	687b      	ldr	r3, [r7, #4]
 801b1e8:	685b      	ldr	r3, [r3, #4]
 801b1ea:	2b00      	cmp	r3, #0
 801b1ec:	d00b      	beq.n	801b206 <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 801b1ee:	687b      	ldr	r3, [r7, #4]
 801b1f0:	685b      	ldr	r3, [r3, #4]
 801b1f2:	4619      	mov	r1, r3
 801b1f4:	207f      	movs	r0, #127	; 0x7f
 801b1f6:	f002 f819 	bl	801d22c <LoRaMacCryptoSetKey>
 801b1fa:	4603      	mov	r3, r0
 801b1fc:	2b00      	cmp	r3, #0
 801b1fe:	f000 8267 	beq.w	801b6d0 <LoRaMacMibSetRequestConfirm+0x6e4>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b202:	2311      	movs	r3, #17
 801b204:	e278      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b206:	2303      	movs	r3, #3
 801b208:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b20a:	e261      	b.n	801b6d0 <LoRaMacMibSetRequestConfirm+0x6e4>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 801b20c:	687b      	ldr	r3, [r7, #4]
 801b20e:	685b      	ldr	r3, [r3, #4]
 801b210:	2b00      	cmp	r3, #0
 801b212:	d00b      	beq.n	801b22c <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 801b214:	687b      	ldr	r3, [r7, #4]
 801b216:	685b      	ldr	r3, [r3, #4]
 801b218:	4619      	mov	r1, r3
 801b21a:	2080      	movs	r0, #128	; 0x80
 801b21c:	f002 f806 	bl	801d22c <LoRaMacCryptoSetKey>
 801b220:	4603      	mov	r3, r0
 801b222:	2b00      	cmp	r3, #0
 801b224:	f000 8256 	beq.w	801b6d4 <LoRaMacMibSetRequestConfirm+0x6e8>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b228:	2311      	movs	r3, #17
 801b22a:	e265      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b22c:	2303      	movs	r3, #3
 801b22e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b230:	e250      	b.n	801b6d4 <LoRaMacMibSetRequestConfirm+0x6e8>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 801b232:	687b      	ldr	r3, [r7, #4]
 801b234:	685b      	ldr	r3, [r3, #4]
 801b236:	2b00      	cmp	r3, #0
 801b238:	d00b      	beq.n	801b252 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 801b23a:	687b      	ldr	r3, [r7, #4]
 801b23c:	685b      	ldr	r3, [r3, #4]
 801b23e:	4619      	mov	r1, r3
 801b240:	2081      	movs	r0, #129	; 0x81
 801b242:	f001 fff3 	bl	801d22c <LoRaMacCryptoSetKey>
 801b246:	4603      	mov	r3, r0
 801b248:	2b00      	cmp	r3, #0
 801b24a:	f000 8245 	beq.w	801b6d8 <LoRaMacMibSetRequestConfirm+0x6ec>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b24e:	2311      	movs	r3, #17
 801b250:	e252      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b252:	2303      	movs	r3, #3
 801b254:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b256:	e23f      	b.n	801b6d8 <LoRaMacMibSetRequestConfirm+0x6ec>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 801b258:	687b      	ldr	r3, [r7, #4]
 801b25a:	685b      	ldr	r3, [r3, #4]
 801b25c:	2b00      	cmp	r3, #0
 801b25e:	d00b      	beq.n	801b278 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 801b260:	687b      	ldr	r3, [r7, #4]
 801b262:	685b      	ldr	r3, [r3, #4]
 801b264:	4619      	mov	r1, r3
 801b266:	2082      	movs	r0, #130	; 0x82
 801b268:	f001 ffe0 	bl	801d22c <LoRaMacCryptoSetKey>
 801b26c:	4603      	mov	r3, r0
 801b26e:	2b00      	cmp	r3, #0
 801b270:	f000 8234 	beq.w	801b6dc <LoRaMacMibSetRequestConfirm+0x6f0>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b274:	2311      	movs	r3, #17
 801b276:	e23f      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b278:	2303      	movs	r3, #3
 801b27a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b27c:	e22e      	b.n	801b6dc <LoRaMacMibSetRequestConfirm+0x6f0>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 801b27e:	4b0e      	ldr	r3, [pc, #56]	; (801b2b8 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801b280:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b284:	687a      	ldr	r2, [r7, #4]
 801b286:	7912      	ldrb	r2, [r2, #4]
 801b288:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 801b28c:	4b0b      	ldr	r3, [pc, #44]	; (801b2bc <LoRaMacMibSetRequestConfirm+0x2d0>)
 801b28e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801b290:	4a09      	ldr	r2, [pc, #36]	; (801b2b8 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801b292:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801b296:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 801b29a:	4610      	mov	r0, r2
 801b29c:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 801b29e:	4b07      	ldr	r3, [pc, #28]	; (801b2bc <LoRaMacMibSetRequestConfirm+0x2d0>)
 801b2a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b2a2:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 801b2a4:	e223      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 801b2a6:	4b04      	ldr	r3, [pc, #16]	; (801b2b8 <LoRaMacMibSetRequestConfirm+0x2cc>)
 801b2a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b2ac:	687a      	ldr	r2, [r7, #4]
 801b2ae:	7912      	ldrb	r2, [r2, #4]
 801b2b0:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 801b2b4:	e21b      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
 801b2b6:	bf00      	nop
 801b2b8:	20003044 	.word	0x20003044
 801b2bc:	08028494 	.word	0x08028494
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 801b2c0:	687b      	ldr	r3, [r7, #4]
 801b2c2:	7a1b      	ldrb	r3, [r3, #8]
 801b2c4:	b25b      	sxtb	r3, r3
 801b2c6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801b2c8:	4bb3      	ldr	r3, [pc, #716]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b2ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b2ce:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801b2d2:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 801b2d4:	4bb0      	ldr	r3, [pc, #704]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b2d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b2da:	781b      	ldrb	r3, [r3, #0]
 801b2dc:	f107 0108 	add.w	r1, r7, #8
 801b2e0:	2207      	movs	r2, #7
 801b2e2:	4618      	mov	r0, r3
 801b2e4:	f002 fde8 	bl	801deb8 <RegionVerify>
 801b2e8:	4603      	mov	r3, r0
 801b2ea:	f083 0301 	eor.w	r3, r3, #1
 801b2ee:	b2db      	uxtb	r3, r3
 801b2f0:	2b00      	cmp	r3, #0
 801b2f2:	d002      	beq.n	801b2fa <LoRaMacMibSetRequestConfirm+0x30e>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b2f4:	2303      	movs	r3, #3
 801b2f6:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 801b2f8:	e1f9      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 801b2fa:	687b      	ldr	r3, [r7, #4]
 801b2fc:	685b      	ldr	r3, [r3, #4]
 801b2fe:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 801b300:	4ba5      	ldr	r3, [pc, #660]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b302:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b306:	781b      	ldrb	r3, [r3, #0]
 801b308:	f107 0108 	add.w	r1, r7, #8
 801b30c:	2200      	movs	r2, #0
 801b30e:	4618      	mov	r0, r3
 801b310:	f002 fdd2 	bl	801deb8 <RegionVerify>
 801b314:	4603      	mov	r3, r0
 801b316:	f083 0301 	eor.w	r3, r3, #1
 801b31a:	b2db      	uxtb	r3, r3
 801b31c:	2b00      	cmp	r3, #0
 801b31e:	d002      	beq.n	801b326 <LoRaMacMibSetRequestConfirm+0x33a>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b320:	2303      	movs	r3, #3
 801b322:	75fb      	strb	r3, [r7, #23]
            break;
 801b324:	e1e3      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 801b326:	4b9c      	ldr	r3, [pc, #624]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b328:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b32c:	687a      	ldr	r2, [r7, #4]
 801b32e:	33a8      	adds	r3, #168	; 0xa8
 801b330:	3204      	adds	r2, #4
 801b332:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b336:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801b33a:	e1d8      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 801b33c:	687b      	ldr	r3, [r7, #4]
 801b33e:	7a1b      	ldrb	r3, [r3, #8]
 801b340:	b25b      	sxtb	r3, r3
 801b342:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801b344:	4b94      	ldr	r3, [pc, #592]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b346:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b34a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801b34e:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 801b350:	4b91      	ldr	r3, [pc, #580]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b352:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b356:	781b      	ldrb	r3, [r3, #0]
 801b358:	f107 0108 	add.w	r1, r7, #8
 801b35c:	2207      	movs	r2, #7
 801b35e:	4618      	mov	r0, r3
 801b360:	f002 fdaa 	bl	801deb8 <RegionVerify>
 801b364:	4603      	mov	r3, r0
 801b366:	2b00      	cmp	r3, #0
 801b368:	d00a      	beq.n	801b380 <LoRaMacMibSetRequestConfirm+0x394>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 801b36a:	4b8b      	ldr	r3, [pc, #556]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b36c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b370:	687a      	ldr	r2, [r7, #4]
 801b372:	3328      	adds	r3, #40	; 0x28
 801b374:	3204      	adds	r2, #4
 801b376:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b37a:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b37e:	e1b6      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b380:	2303      	movs	r3, #3
 801b382:	75fb      	strb	r3, [r7, #23]
            break;
 801b384:	e1b3      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801b386:	687b      	ldr	r3, [r7, #4]
 801b388:	7a1b      	ldrb	r3, [r3, #8]
 801b38a:	b25b      	sxtb	r3, r3
 801b38c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801b38e:	4b82      	ldr	r3, [pc, #520]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b390:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b394:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801b398:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 801b39a:	4b7f      	ldr	r3, [pc, #508]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b39c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b3a0:	781b      	ldrb	r3, [r3, #0]
 801b3a2:	f107 0108 	add.w	r1, r7, #8
 801b3a6:	2207      	movs	r2, #7
 801b3a8:	4618      	mov	r0, r3
 801b3aa:	f002 fd85 	bl	801deb8 <RegionVerify>
 801b3ae:	4603      	mov	r3, r0
 801b3b0:	2b00      	cmp	r3, #0
 801b3b2:	d01f      	beq.n	801b3f4 <LoRaMacMibSetRequestConfirm+0x408>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 801b3b4:	4b78      	ldr	r3, [pc, #480]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b3b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b3ba:	687a      	ldr	r2, [r7, #4]
 801b3bc:	33b0      	adds	r3, #176	; 0xb0
 801b3be:	3204      	adds	r2, #4
 801b3c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b3c4:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 801b3c8:	4b73      	ldr	r3, [pc, #460]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b3ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b3ce:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801b3d2:	2b02      	cmp	r3, #2
 801b3d4:	f040 8184 	bne.w	801b6e0 <LoRaMacMibSetRequestConfirm+0x6f4>
 801b3d8:	4b6f      	ldr	r3, [pc, #444]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b3da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b3de:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 801b3e2:	2b00      	cmp	r3, #0
 801b3e4:	f000 817c 	beq.w	801b6e0 <LoRaMacMibSetRequestConfirm+0x6f4>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 801b3e8:	4b6c      	ldr	r3, [pc, #432]	; (801b59c <LoRaMacMibSetRequestConfirm+0x5b0>)
 801b3ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801b3ec:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 801b3ee:	f7fe fafd 	bl	80199ec <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b3f2:	e175      	b.n	801b6e0 <LoRaMacMibSetRequestConfirm+0x6f4>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b3f4:	2303      	movs	r3, #3
 801b3f6:	75fb      	strb	r3, [r7, #23]
            break;
 801b3f8:	e172      	b.n	801b6e0 <LoRaMacMibSetRequestConfirm+0x6f4>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801b3fa:	687b      	ldr	r3, [r7, #4]
 801b3fc:	7a1b      	ldrb	r3, [r3, #8]
 801b3fe:	b25b      	sxtb	r3, r3
 801b400:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 801b402:	4b65      	ldr	r3, [pc, #404]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b404:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b408:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 801b40c:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 801b40e:	4b62      	ldr	r3, [pc, #392]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b410:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b414:	781b      	ldrb	r3, [r3, #0]
 801b416:	f107 0108 	add.w	r1, r7, #8
 801b41a:	2207      	movs	r2, #7
 801b41c:	4618      	mov	r0, r3
 801b41e:	f002 fd4b 	bl	801deb8 <RegionVerify>
 801b422:	4603      	mov	r3, r0
 801b424:	2b00      	cmp	r3, #0
 801b426:	d00a      	beq.n	801b43e <LoRaMacMibSetRequestConfirm+0x452>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 801b428:	4b5b      	ldr	r3, [pc, #364]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b42a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b42e:	687a      	ldr	r2, [r7, #4]
 801b430:	3330      	adds	r3, #48	; 0x30
 801b432:	3204      	adds	r2, #4
 801b434:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b438:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b43c:	e157      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b43e:	2303      	movs	r3, #3
 801b440:	75fb      	strb	r3, [r7, #23]
            break;
 801b442:	e154      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 801b444:	687b      	ldr	r3, [r7, #4]
 801b446:	685b      	ldr	r3, [r3, #4]
 801b448:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 801b44a:	2301      	movs	r3, #1
 801b44c:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 801b44e:	4b52      	ldr	r3, [pc, #328]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b450:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b454:	781b      	ldrb	r3, [r3, #0]
 801b456:	f107 020c 	add.w	r2, r7, #12
 801b45a:	4611      	mov	r1, r2
 801b45c:	4618      	mov	r0, r3
 801b45e:	f002 fd64 	bl	801df2a <RegionChanMaskSet>
 801b462:	4603      	mov	r3, r0
 801b464:	f083 0301 	eor.w	r3, r3, #1
 801b468:	b2db      	uxtb	r3, r3
 801b46a:	2b00      	cmp	r3, #0
 801b46c:	f000 813a 	beq.w	801b6e4 <LoRaMacMibSetRequestConfirm+0x6f8>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b470:	2303      	movs	r3, #3
 801b472:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b474:	e136      	b.n	801b6e4 <LoRaMacMibSetRequestConfirm+0x6f8>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 801b476:	687b      	ldr	r3, [r7, #4]
 801b478:	685b      	ldr	r3, [r3, #4]
 801b47a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 801b47c:	2300      	movs	r3, #0
 801b47e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 801b480:	4b45      	ldr	r3, [pc, #276]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b482:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b486:	781b      	ldrb	r3, [r3, #0]
 801b488:	f107 020c 	add.w	r2, r7, #12
 801b48c:	4611      	mov	r1, r2
 801b48e:	4618      	mov	r0, r3
 801b490:	f002 fd4b 	bl	801df2a <RegionChanMaskSet>
 801b494:	4603      	mov	r3, r0
 801b496:	f083 0301 	eor.w	r3, r3, #1
 801b49a:	b2db      	uxtb	r3, r3
 801b49c:	2b00      	cmp	r3, #0
 801b49e:	f000 8123 	beq.w	801b6e8 <LoRaMacMibSetRequestConfirm+0x6fc>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b4a2:	2303      	movs	r3, #3
 801b4a4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b4a6:	e11f      	b.n	801b6e8 <LoRaMacMibSetRequestConfirm+0x6fc>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801b4a8:	687b      	ldr	r3, [r7, #4]
 801b4aa:	791b      	ldrb	r3, [r3, #4]
 801b4ac:	2b00      	cmp	r3, #0
 801b4ae:	d00b      	beq.n	801b4c8 <LoRaMacMibSetRequestConfirm+0x4dc>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 801b4b0:	687b      	ldr	r3, [r7, #4]
 801b4b2:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 801b4b4:	2b0f      	cmp	r3, #15
 801b4b6:	d807      	bhi.n	801b4c8 <LoRaMacMibSetRequestConfirm+0x4dc>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 801b4b8:	4b37      	ldr	r3, [pc, #220]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b4ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b4be:	687a      	ldr	r2, [r7, #4]
 801b4c0:	7912      	ldrb	r2, [r2, #4]
 801b4c2:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b4c6:	e112      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b4c8:	2303      	movs	r3, #3
 801b4ca:	75fb      	strb	r3, [r7, #23]
            break;
 801b4cc:	e10f      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 801b4ce:	4b32      	ldr	r3, [pc, #200]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b4d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b4d4:	687a      	ldr	r2, [r7, #4]
 801b4d6:	6852      	ldr	r2, [r2, #4]
 801b4d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 801b4dc:	e107      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 801b4de:	4b2e      	ldr	r3, [pc, #184]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b4e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b4e4:	687a      	ldr	r2, [r7, #4]
 801b4e6:	6852      	ldr	r2, [r2, #4]
 801b4e8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 801b4ec:	e0ff      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 801b4ee:	4b2a      	ldr	r3, [pc, #168]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b4f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b4f4:	687a      	ldr	r2, [r7, #4]
 801b4f6:	6852      	ldr	r2, [r2, #4]
 801b4f8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 801b4fc:	e0f7      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 801b4fe:	4b26      	ldr	r3, [pc, #152]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b500:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b504:	687a      	ldr	r2, [r7, #4]
 801b506:	6852      	ldr	r2, [r2, #4]
 801b508:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 801b50c:	e0ef      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 801b50e:	4b22      	ldr	r3, [pc, #136]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b510:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b514:	687a      	ldr	r2, [r7, #4]
 801b516:	6852      	ldr	r2, [r2, #4]
 801b518:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 801b51c:	e0e7      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 801b51e:	687b      	ldr	r3, [r7, #4]
 801b520:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801b524:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 801b526:	4b1c      	ldr	r3, [pc, #112]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b528:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b52c:	781b      	ldrb	r3, [r3, #0]
 801b52e:	f107 0108 	add.w	r1, r7, #8
 801b532:	2206      	movs	r2, #6
 801b534:	4618      	mov	r0, r3
 801b536:	f002 fcbf 	bl	801deb8 <RegionVerify>
 801b53a:	4603      	mov	r3, r0
 801b53c:	2b00      	cmp	r3, #0
 801b53e:	d006      	beq.n	801b54e <LoRaMacMibSetRequestConfirm+0x562>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 801b540:	4b15      	ldr	r3, [pc, #84]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b542:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b546:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801b54a:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b54c:	e0cf      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b54e:	2303      	movs	r3, #3
 801b550:	75fb      	strb	r3, [r7, #23]
            break;
 801b552:	e0cc      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 801b554:	687b      	ldr	r3, [r7, #4]
 801b556:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801b55a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801b55c:	4b0e      	ldr	r3, [pc, #56]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b55e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b562:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801b566:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 801b568:	4b0b      	ldr	r3, [pc, #44]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b56a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b56e:	781b      	ldrb	r3, [r3, #0]
 801b570:	f107 0108 	add.w	r1, r7, #8
 801b574:	2205      	movs	r2, #5
 801b576:	4618      	mov	r0, r3
 801b578:	f002 fc9e 	bl	801deb8 <RegionVerify>
 801b57c:	4603      	mov	r3, r0
 801b57e:	2b00      	cmp	r3, #0
 801b580:	d007      	beq.n	801b592 <LoRaMacMibSetRequestConfirm+0x5a6>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 801b582:	4b05      	ldr	r3, [pc, #20]	; (801b598 <LoRaMacMibSetRequestConfirm+0x5ac>)
 801b584:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b588:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801b58c:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b590:	e0ad      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b592:	2303      	movs	r3, #3
 801b594:	75fb      	strb	r3, [r7, #23]
            break;
 801b596:	e0aa      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
 801b598:	20003044 	.word	0x20003044
 801b59c:	08028494 	.word	0x08028494
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801b5a0:	687b      	ldr	r3, [r7, #4]
 801b5a2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801b5a6:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 801b5a8:	4b55      	ldr	r3, [pc, #340]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b5aa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b5ae:	781b      	ldrb	r3, [r3, #0]
 801b5b0:	f107 0108 	add.w	r1, r7, #8
 801b5b4:	220a      	movs	r2, #10
 801b5b6:	4618      	mov	r0, r3
 801b5b8:	f002 fc7e 	bl	801deb8 <RegionVerify>
 801b5bc:	4603      	mov	r3, r0
 801b5be:	2b00      	cmp	r3, #0
 801b5c0:	d006      	beq.n	801b5d0 <LoRaMacMibSetRequestConfirm+0x5e4>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 801b5c2:	4b4f      	ldr	r3, [pc, #316]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b5c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b5c8:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801b5cc:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b5ce:	e08e      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b5d0:	2303      	movs	r3, #3
 801b5d2:	75fb      	strb	r3, [r7, #23]
            break;
 801b5d4:	e08b      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 801b5d6:	687b      	ldr	r3, [r7, #4]
 801b5d8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801b5dc:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 801b5de:	4b48      	ldr	r3, [pc, #288]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b5e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b5e4:	781b      	ldrb	r3, [r3, #0]
 801b5e6:	f107 0108 	add.w	r1, r7, #8
 801b5ea:	2209      	movs	r2, #9
 801b5ec:	4618      	mov	r0, r3
 801b5ee:	f002 fc63 	bl	801deb8 <RegionVerify>
 801b5f2:	4603      	mov	r3, r0
 801b5f4:	2b00      	cmp	r3, #0
 801b5f6:	d007      	beq.n	801b608 <LoRaMacMibSetRequestConfirm+0x61c>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 801b5f8:	4b41      	ldr	r3, [pc, #260]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b5fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b5fe:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801b602:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b606:	e072      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b608:	2303      	movs	r3, #3
 801b60a:	75fb      	strb	r3, [r7, #23]
            break;
 801b60c:	e06f      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 801b60e:	4b3c      	ldr	r3, [pc, #240]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b610:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b614:	687a      	ldr	r2, [r7, #4]
 801b616:	6852      	ldr	r2, [r2, #4]
 801b618:	609a      	str	r2, [r3, #8]
 801b61a:	4a39      	ldr	r2, [pc, #228]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b61c:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801b620:	689b      	ldr	r3, [r3, #8]
 801b622:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 801b626:	e062      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 801b628:	4b35      	ldr	r3, [pc, #212]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b62a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b62e:	687a      	ldr	r2, [r7, #4]
 801b630:	7912      	ldrb	r2, [r2, #4]
 801b632:	731a      	strb	r2, [r3, #12]
 801b634:	4a32      	ldr	r2, [pc, #200]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b636:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801b63a:	7b1b      	ldrb	r3, [r3, #12]
 801b63c:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 801b640:	e055      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 801b642:	4b2f      	ldr	r3, [pc, #188]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b644:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b648:	687a      	ldr	r2, [r7, #4]
 801b64a:	6852      	ldr	r2, [r2, #4]
 801b64c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 801b650:	e04d      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 801b652:	4b2b      	ldr	r3, [pc, #172]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b654:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b658:	687a      	ldr	r2, [r7, #4]
 801b65a:	6852      	ldr	r2, [r2, #4]
 801b65c:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 801b65e:	e046      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 801b660:	687b      	ldr	r3, [r7, #4]
 801b662:	685b      	ldr	r3, [r3, #4]
 801b664:	2b00      	cmp	r3, #0
 801b666:	d007      	beq.n	801b678 <LoRaMacMibSetRequestConfirm+0x68c>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 801b668:	687b      	ldr	r3, [r7, #4]
 801b66a:	685b      	ldr	r3, [r3, #4]
 801b66c:	4618      	mov	r0, r3
 801b66e:	f7fe fc89 	bl	8019f84 <RestoreCtxs>
 801b672:	4603      	mov	r3, r0
 801b674:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801b676:	e03a      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b678:	2303      	movs	r3, #3
 801b67a:	75fb      	strb	r3, [r7, #23]
            break;
 801b67c:	e037      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 801b67e:	687b      	ldr	r3, [r7, #4]
 801b680:	799b      	ldrb	r3, [r3, #6]
 801b682:	2b01      	cmp	r3, #1
 801b684:	d80f      	bhi.n	801b6a6 <LoRaMacMibSetRequestConfirm+0x6ba>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 801b686:	4b1e      	ldr	r3, [pc, #120]	; (801b700 <LoRaMacMibSetRequestConfirm+0x714>)
 801b688:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b68c:	687a      	ldr	r2, [r7, #4]
 801b68e:	6852      	ldr	r2, [r2, #4]
 801b690:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 801b694:	687b      	ldr	r3, [r7, #4]
 801b696:	6858      	ldr	r0, [r3, #4]
 801b698:	f001 fcec 	bl	801d074 <LoRaMacCryptoSetLrWanVersion>
 801b69c:	4603      	mov	r3, r0
 801b69e:	2b00      	cmp	r3, #0
 801b6a0:	d024      	beq.n	801b6ec <LoRaMacMibSetRequestConfirm+0x700>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801b6a2:	2311      	movs	r3, #17
 801b6a4:	e028      	b.n	801b6f8 <LoRaMacMibSetRequestConfirm+0x70c>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801b6a6:	2303      	movs	r3, #3
 801b6a8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b6aa:	e01f      	b.n	801b6ec <LoRaMacMibSetRequestConfirm+0x700>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 801b6ac:	6878      	ldr	r0, [r7, #4]
 801b6ae:	f000 fc06 	bl	801bebe <LoRaMacMibClassBSetRequestConfirm>
 801b6b2:	4603      	mov	r3, r0
 801b6b4:	75fb      	strb	r3, [r7, #23]
            break;
 801b6b6:	e01a      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6b8:	bf00      	nop
 801b6ba:	e018      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6bc:	bf00      	nop
 801b6be:	e016      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6c0:	bf00      	nop
 801b6c2:	e014      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6c4:	bf00      	nop
 801b6c6:	e012      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6c8:	bf00      	nop
 801b6ca:	e010      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6cc:	bf00      	nop
 801b6ce:	e00e      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6d0:	bf00      	nop
 801b6d2:	e00c      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6d4:	bf00      	nop
 801b6d6:	e00a      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6d8:	bf00      	nop
 801b6da:	e008      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6dc:	bf00      	nop
 801b6de:	e006      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6e0:	bf00      	nop
 801b6e2:	e004      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6e4:	bf00      	nop
 801b6e6:	e002      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6e8:	bf00      	nop
 801b6ea:	e000      	b.n	801b6ee <LoRaMacMibSetRequestConfirm+0x702>
            break;
 801b6ec:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 801b6ee:	f7fe fe50 	bl	801a392 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 801b6f2:	f7fe fe47 	bl	801a384 <EventMacNvmCtxChanged>
    return status;
 801b6f6:	7dfb      	ldrb	r3, [r7, #23]
}
 801b6f8:	4618      	mov	r0, r3
 801b6fa:	3718      	adds	r7, #24
 801b6fc:	46bd      	mov	sp, r7
 801b6fe:	bd80      	pop	{r7, pc}
 801b700:	20003044 	.word	0x20003044

0801b704 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 801b704:	b590      	push	{r4, r7, lr}
 801b706:	b087      	sub	sp, #28
 801b708:	af00      	add	r7, sp, #0
 801b70a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801b70c:	2302      	movs	r3, #2
 801b70e:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 801b710:	2300      	movs	r3, #0
 801b712:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 801b714:	687b      	ldr	r3, [r7, #4]
 801b716:	2b00      	cmp	r3, #0
 801b718:	d101      	bne.n	801b71e <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801b71a:	2303      	movs	r3, #3
 801b71c:	e12d      	b.n	801b97a <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 801b71e:	f7fe fe7f 	bl	801a420 <LoRaMacIsBusy>
 801b722:	4603      	mov	r3, r0
 801b724:	2b00      	cmp	r3, #0
 801b726:	d001      	beq.n	801b72c <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801b728:	2301      	movs	r3, #1
 801b72a:	e126      	b.n	801b97a <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 801b72c:	f001 f93c 	bl	801c9a8 <LoRaMacConfirmQueueIsFull>
 801b730:	4603      	mov	r3, r0
 801b732:	2b00      	cmp	r3, #0
 801b734:	d001      	beq.n	801b73a <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 801b736:	2301      	movs	r3, #1
 801b738:	e11f      	b.n	801b97a <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801b73a:	f001 f929 	bl	801c990 <LoRaMacConfirmQueueGetCnt>
 801b73e:	4603      	mov	r3, r0
 801b740:	2b00      	cmp	r3, #0
 801b742:	d104      	bne.n	801b74e <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 801b744:	2214      	movs	r2, #20
 801b746:	2100      	movs	r1, #0
 801b748:	488e      	ldr	r0, [pc, #568]	; (801b984 <LoRaMacMlmeRequest+0x280>)
 801b74a:	f006 f8ab 	bl	80218a4 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801b74e:	4b8e      	ldr	r3, [pc, #568]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b750:	2201      	movs	r2, #1
 801b752:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 801b756:	4a8c      	ldr	r2, [pc, #560]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b758:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801b75c:	f043 0304 	orr.w	r3, r3, #4
 801b760:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 801b764:	687b      	ldr	r3, [r7, #4]
 801b766:	781b      	ldrb	r3, [r3, #0]
 801b768:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801b76a:	2301      	movs	r3, #1
 801b76c:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 801b76e:	2300      	movs	r3, #0
 801b770:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 801b772:	687b      	ldr	r3, [r7, #4]
 801b774:	781b      	ldrb	r3, [r3, #0]
 801b776:	3b01      	subs	r3, #1
 801b778:	2b0d      	cmp	r3, #13
 801b77a:	f200 80d2 	bhi.w	801b922 <LoRaMacMlmeRequest+0x21e>
 801b77e:	a201      	add	r2, pc, #4	; (adr r2, 801b784 <LoRaMacMlmeRequest+0x80>)
 801b780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b784:	0801b7bd 	.word	0x0801b7bd
 801b788:	0801b923 	.word	0x0801b923
 801b78c:	0801b923 	.word	0x0801b923
 801b790:	0801b82f 	.word	0x0801b82f
 801b794:	0801b84d 	.word	0x0801b84d
 801b798:	0801b85d 	.word	0x0801b85d
 801b79c:	0801b923 	.word	0x0801b923
 801b7a0:	0801b923 	.word	0x0801b923
 801b7a4:	0801b923 	.word	0x0801b923
 801b7a8:	0801b875 	.word	0x0801b875
 801b7ac:	0801b923 	.word	0x0801b923
 801b7b0:	0801b8f7 	.word	0x0801b8f7
 801b7b4:	0801b893 	.word	0x0801b893
 801b7b8:	0801b8d9 	.word	0x0801b8d9
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 801b7bc:	4b72      	ldr	r3, [pc, #456]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b7be:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801b7c2:	f003 0320 	and.w	r3, r3, #32
 801b7c6:	2b00      	cmp	r3, #0
 801b7c8:	d001      	beq.n	801b7ce <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 801b7ca:	2301      	movs	r3, #1
 801b7cc:	e0d5      	b.n	801b97a <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 801b7ce:	f7fd fffd 	bl	80197cc <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 801b7d2:	4b6d      	ldr	r3, [pc, #436]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b7d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b7d8:	7818      	ldrb	r0, [r3, #0]
 801b7da:	687b      	ldr	r3, [r7, #4]
 801b7dc:	791b      	ldrb	r3, [r3, #4]
 801b7de:	b25b      	sxtb	r3, r3
 801b7e0:	4a69      	ldr	r2, [pc, #420]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b7e2:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 801b7e6:	2200      	movs	r2, #0
 801b7e8:	4619      	mov	r1, r3
 801b7ea:	f002 fcaf 	bl	801e14c <RegionAlternateDr>
 801b7ee:	4603      	mov	r3, r0
 801b7f0:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 801b7f4:	2307      	movs	r3, #7
 801b7f6:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 801b7f8:	20ff      	movs	r0, #255	; 0xff
 801b7fa:	f7fd fd23 	bl	8019244 <SendReJoinReq>
 801b7fe:	4603      	mov	r3, r0
 801b800:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 801b802:	7dfb      	ldrb	r3, [r7, #23]
 801b804:	2b00      	cmp	r3, #0
 801b806:	f000 808e 	beq.w	801b926 <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 801b80a:	4b5f      	ldr	r3, [pc, #380]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b80c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b810:	7818      	ldrb	r0, [r3, #0]
 801b812:	687b      	ldr	r3, [r7, #4]
 801b814:	791b      	ldrb	r3, [r3, #4]
 801b816:	b25b      	sxtb	r3, r3
 801b818:	4a5b      	ldr	r2, [pc, #364]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b81a:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 801b81e:	2201      	movs	r2, #1
 801b820:	4619      	mov	r1, r3
 801b822:	f002 fc93 	bl	801e14c <RegionAlternateDr>
 801b826:	4603      	mov	r3, r0
 801b828:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 801b82c:	e07b      	b.n	801b926 <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801b82e:	2300      	movs	r3, #0
 801b830:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801b832:	f107 030c 	add.w	r3, r7, #12
 801b836:	2200      	movs	r2, #0
 801b838:	4619      	mov	r1, r3
 801b83a:	2002      	movs	r0, #2
 801b83c:	f000 fce0 	bl	801c200 <LoRaMacCommandsAddCmd>
 801b840:	4603      	mov	r3, r0
 801b842:	2b00      	cmp	r3, #0
 801b844:	d071      	beq.n	801b92a <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801b846:	2313      	movs	r3, #19
 801b848:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b84a:	e06e      	b.n	801b92a <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 801b84c:	687b      	ldr	r3, [r7, #4]
 801b84e:	889b      	ldrh	r3, [r3, #4]
 801b850:	4618      	mov	r0, r3
 801b852:	f7fe faed 	bl	8019e30 <SetTxContinuousWave>
 801b856:	4603      	mov	r3, r0
 801b858:	75fb      	strb	r3, [r7, #23]
            break;
 801b85a:	e06d      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 801b85c:	687b      	ldr	r3, [r7, #4]
 801b85e:	8898      	ldrh	r0, [r3, #4]
 801b860:	687b      	ldr	r3, [r7, #4]
 801b862:	6899      	ldr	r1, [r3, #8]
 801b864:	687b      	ldr	r3, [r7, #4]
 801b866:	7b1b      	ldrb	r3, [r3, #12]
 801b868:	461a      	mov	r2, r3
 801b86a:	f7fe fb1d 	bl	8019ea8 <SetTxContinuousWave1>
 801b86e:	4603      	mov	r3, r0
 801b870:	75fb      	strb	r3, [r7, #23]
            break;
 801b872:	e061      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801b874:	2300      	movs	r3, #0
 801b876:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801b878:	f107 030c 	add.w	r3, r7, #12
 801b87c:	2200      	movs	r2, #0
 801b87e:	4619      	mov	r1, r3
 801b880:	200d      	movs	r0, #13
 801b882:	f000 fcbd 	bl	801c200 <LoRaMacCommandsAddCmd>
 801b886:	4603      	mov	r3, r0
 801b888:	2b00      	cmp	r3, #0
 801b88a:	d050      	beq.n	801b92e <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801b88c:	2313      	movs	r3, #19
 801b88e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b890:	e04d      	b.n	801b92e <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 801b892:	4b3d      	ldr	r3, [pc, #244]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b894:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801b898:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801b89c:	2b00      	cmp	r3, #0
 801b89e:	d148      	bne.n	801b932 <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 801b8a0:	687b      	ldr	r3, [r7, #4]
 801b8a2:	791b      	ldrb	r3, [r3, #4]
 801b8a4:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 801b8a6:	687b      	ldr	r3, [r7, #4]
 801b8a8:	791b      	ldrb	r3, [r3, #4]
 801b8aa:	f3c3 0302 	ubfx	r3, r3, #0, #3
 801b8ae:	b2db      	uxtb	r3, r3
 801b8b0:	4618      	mov	r0, r3
 801b8b2:	f000 fad9 	bl	801be68 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 801b8b6:	7dbb      	ldrb	r3, [r7, #22]
 801b8b8:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 801b8ba:	2300      	movs	r3, #0
 801b8bc:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 801b8be:	f107 030c 	add.w	r3, r7, #12
 801b8c2:	2201      	movs	r2, #1
 801b8c4:	4619      	mov	r1, r3
 801b8c6:	2010      	movs	r0, #16
 801b8c8:	f000 fc9a 	bl	801c200 <LoRaMacCommandsAddCmd>
 801b8cc:	4603      	mov	r3, r0
 801b8ce:	2b00      	cmp	r3, #0
 801b8d0:	d02f      	beq.n	801b932 <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801b8d2:	2313      	movs	r3, #19
 801b8d4:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 801b8d6:	e02c      	b.n	801b932 <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801b8d8:	2300      	movs	r3, #0
 801b8da:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801b8dc:	f107 030c 	add.w	r3, r7, #12
 801b8e0:	2200      	movs	r2, #0
 801b8e2:	4619      	mov	r1, r3
 801b8e4:	2012      	movs	r0, #18
 801b8e6:	f000 fc8b 	bl	801c200 <LoRaMacCommandsAddCmd>
 801b8ea:	4603      	mov	r3, r0
 801b8ec:	2b00      	cmp	r3, #0
 801b8ee:	d022      	beq.n	801b936 <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801b8f0:	2313      	movs	r3, #19
 801b8f2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801b8f4:	e01f      	b.n	801b936 <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 801b8f6:	2301      	movs	r3, #1
 801b8f8:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 801b8fa:	f000 fa6b 	bl	801bdd4 <LoRaMacClassBIsAcquisitionInProgress>
 801b8fe:	4603      	mov	r3, r0
 801b900:	f083 0301 	eor.w	r3, r3, #1
 801b904:	b2db      	uxtb	r3, r3
 801b906:	2b00      	cmp	r3, #0
 801b908:	d008      	beq.n	801b91c <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 801b90a:	2000      	movs	r0, #0
 801b90c:	f000 fa44 	bl	801bd98 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 801b910:	2000      	movs	r0, #0
 801b912:	f000 fa66 	bl	801bde2 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 801b916:	2300      	movs	r3, #0
 801b918:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801b91a:	e00d      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 801b91c:	2301      	movs	r3, #1
 801b91e:	75fb      	strb	r3, [r7, #23]
            break;
 801b920:	e00a      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 801b922:	bf00      	nop
 801b924:	e008      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
            break;
 801b926:	bf00      	nop
 801b928:	e006      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
            break;
 801b92a:	bf00      	nop
 801b92c:	e004      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
            break;
 801b92e:	bf00      	nop
 801b930:	e002      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
            break;
 801b932:	bf00      	nop
 801b934:	e000      	b.n	801b938 <LoRaMacMlmeRequest+0x234>
            break;
 801b936:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801b938:	4b13      	ldr	r3, [pc, #76]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b93a:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 801b93e:	687b      	ldr	r3, [r7, #4]
 801b940:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 801b942:	7dfb      	ldrb	r3, [r7, #23]
 801b944:	2b00      	cmp	r3, #0
 801b946:	d010      	beq.n	801b96a <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801b948:	f001 f822 	bl	801c990 <LoRaMacConfirmQueueGetCnt>
 801b94c:	4603      	mov	r3, r0
 801b94e:	2b00      	cmp	r3, #0
 801b950:	d112      	bne.n	801b978 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 801b952:	4b0d      	ldr	r3, [pc, #52]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b954:	2200      	movs	r2, #0
 801b956:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801b95a:	4a0b      	ldr	r2, [pc, #44]	; (801b988 <LoRaMacMlmeRequest+0x284>)
 801b95c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801b960:	f36f 0382 	bfc	r3, #2, #1
 801b964:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 801b968:	e006      	b.n	801b978 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801b96a:	f107 0310 	add.w	r3, r7, #16
 801b96e:	4618      	mov	r0, r3
 801b970:	f000 fec4 	bl	801c6fc <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 801b974:	f7fe fd06 	bl	801a384 <EventMacNvmCtxChanged>
    }
    return status;
 801b978:	7dfb      	ldrb	r3, [r7, #23]
}
 801b97a:	4618      	mov	r0, r3
 801b97c:	371c      	adds	r7, #28
 801b97e:	46bd      	mov	sp, r7
 801b980:	bd90      	pop	{r4, r7, pc}
 801b982:	bf00      	nop
 801b984:	20003494 	.word	0x20003494
 801b988:	20003044 	.word	0x20003044

0801b98c <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 801b98c:	b580      	push	{r7, lr}
 801b98e:	b08c      	sub	sp, #48	; 0x30
 801b990:	af02      	add	r7, sp, #8
 801b992:	6078      	str	r0, [r7, #4]
 801b994:	460b      	mov	r3, r1
 801b996:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801b998:	2302      	movs	r3, #2
 801b99a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 801b99e:	2300      	movs	r3, #0
 801b9a0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 801b9a4:	2300      	movs	r3, #0
 801b9a6:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 801b9a8:	2300      	movs	r3, #0
 801b9aa:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 801b9ac:	687b      	ldr	r3, [r7, #4]
 801b9ae:	2b00      	cmp	r3, #0
 801b9b0:	d101      	bne.n	801b9b6 <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801b9b2:	2303      	movs	r3, #3
 801b9b4:	e0e0      	b.n	801bb78 <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 801b9b6:	f7fe fd33 	bl	801a420 <LoRaMacIsBusy>
 801b9ba:	4603      	mov	r3, r0
 801b9bc:	2b00      	cmp	r3, #0
 801b9be:	d001      	beq.n	801b9c4 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 801b9c0:	2301      	movs	r3, #1
 801b9c2:	e0d9      	b.n	801bb78 <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 801b9c4:	2300      	movs	r3, #0
 801b9c6:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 801b9c8:	2214      	movs	r2, #20
 801b9ca:	2100      	movs	r1, #0
 801b9cc:	486c      	ldr	r0, [pc, #432]	; (801bb80 <LoRaMacMcpsRequest+0x1f4>)
 801b9ce:	f005 ff69 	bl	80218a4 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801b9d2:	4b6c      	ldr	r3, [pc, #432]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801b9d4:	2201      	movs	r2, #1
 801b9d6:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 801b9da:	4b6a      	ldr	r3, [pc, #424]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801b9dc:	2201      	movs	r2, #1
 801b9de:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 801b9e2:	687b      	ldr	r3, [r7, #4]
 801b9e4:	781b      	ldrb	r3, [r3, #0]
 801b9e6:	2b03      	cmp	r3, #3
 801b9e8:	d03d      	beq.n	801ba66 <LoRaMacMcpsRequest+0xda>
 801b9ea:	2b03      	cmp	r3, #3
 801b9ec:	dc4f      	bgt.n	801ba8e <LoRaMacMcpsRequest+0x102>
 801b9ee:	2b00      	cmp	r3, #0
 801b9f0:	d002      	beq.n	801b9f8 <LoRaMacMcpsRequest+0x6c>
 801b9f2:	2b01      	cmp	r3, #1
 801b9f4:	d019      	beq.n	801ba2a <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801b9f6:	e04a      	b.n	801ba8e <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 801b9f8:	2301      	movs	r3, #1
 801b9fa:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801b9fc:	4b61      	ldr	r3, [pc, #388]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801b9fe:	2201      	movs	r2, #1
 801ba00:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 801ba04:	7b3b      	ldrb	r3, [r7, #12]
 801ba06:	2202      	movs	r2, #2
 801ba08:	f362 1347 	bfi	r3, r2, #5, #3
 801ba0c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 801ba0e:	687b      	ldr	r3, [r7, #4]
 801ba10:	791b      	ldrb	r3, [r3, #4]
 801ba12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 801ba16:	687b      	ldr	r3, [r7, #4]
 801ba18:	689b      	ldr	r3, [r3, #8]
 801ba1a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 801ba1c:	687b      	ldr	r3, [r7, #4]
 801ba1e:	899b      	ldrh	r3, [r3, #12]
 801ba20:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 801ba22:	687b      	ldr	r3, [r7, #4]
 801ba24:	7b9b      	ldrb	r3, [r3, #14]
 801ba26:	777b      	strb	r3, [r7, #29]
            break;
 801ba28:	e032      	b.n	801ba90 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 801ba2a:	2301      	movs	r3, #1
 801ba2c:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 801ba2e:	687b      	ldr	r3, [r7, #4]
 801ba30:	7bdb      	ldrb	r3, [r3, #15]
 801ba32:	2b08      	cmp	r3, #8
 801ba34:	bf28      	it	cs
 801ba36:	2308      	movcs	r3, #8
 801ba38:	b2da      	uxtb	r2, r3
 801ba3a:	4b52      	ldr	r3, [pc, #328]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801ba3c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 801ba40:	7b3b      	ldrb	r3, [r7, #12]
 801ba42:	2204      	movs	r2, #4
 801ba44:	f362 1347 	bfi	r3, r2, #5, #3
 801ba48:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 801ba4a:	687b      	ldr	r3, [r7, #4]
 801ba4c:	791b      	ldrb	r3, [r3, #4]
 801ba4e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 801ba52:	687b      	ldr	r3, [r7, #4]
 801ba54:	689b      	ldr	r3, [r3, #8]
 801ba56:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 801ba58:	687b      	ldr	r3, [r7, #4]
 801ba5a:	899b      	ldrh	r3, [r3, #12]
 801ba5c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 801ba5e:	687b      	ldr	r3, [r7, #4]
 801ba60:	7b9b      	ldrb	r3, [r3, #14]
 801ba62:	777b      	strb	r3, [r7, #29]
            break;
 801ba64:	e014      	b.n	801ba90 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 801ba66:	2301      	movs	r3, #1
 801ba68:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801ba6a:	4b46      	ldr	r3, [pc, #280]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801ba6c:	2201      	movs	r2, #1
 801ba6e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 801ba72:	7b3b      	ldrb	r3, [r7, #12]
 801ba74:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 801ba78:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 801ba7a:	687b      	ldr	r3, [r7, #4]
 801ba7c:	685b      	ldr	r3, [r3, #4]
 801ba7e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 801ba80:	687b      	ldr	r3, [r7, #4]
 801ba82:	891b      	ldrh	r3, [r3, #8]
 801ba84:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 801ba86:	687b      	ldr	r3, [r7, #4]
 801ba88:	7a9b      	ldrb	r3, [r3, #10]
 801ba8a:	777b      	strb	r3, [r7, #29]
            break;
 801ba8c:	e000      	b.n	801ba90 <LoRaMacMcpsRequest+0x104>
            break;
 801ba8e:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801ba90:	2302      	movs	r3, #2
 801ba92:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801ba94:	4b3b      	ldr	r3, [pc, #236]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801ba96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801ba9a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801ba9e:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801baa0:	4b38      	ldr	r3, [pc, #224]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801baa2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801baa6:	781b      	ldrb	r3, [r3, #0]
 801baa8:	f107 0214 	add.w	r2, r7, #20
 801baac:	4611      	mov	r1, r2
 801baae:	4618      	mov	r0, r3
 801bab0:	f002 f997 	bl	801dde2 <RegionGetPhyParam>
 801bab4:	4603      	mov	r3, r0
 801bab6:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 801bab8:	693b      	ldr	r3, [r7, #16]
 801baba:	b25b      	sxtb	r3, r3
 801babc:	f997 201d 	ldrsb.w	r2, [r7, #29]
 801bac0:	4293      	cmp	r3, r2
 801bac2:	bfb8      	it	lt
 801bac4:	4613      	movlt	r3, r2
 801bac6:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 801bac8:	7f3b      	ldrb	r3, [r7, #28]
 801baca:	2b00      	cmp	r3, #0
 801bacc:	d04d      	beq.n	801bb6a <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 801bace:	4b2d      	ldr	r3, [pc, #180]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801bad0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801bad4:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 801bad8:	f083 0301 	eor.w	r3, r3, #1
 801badc:	b2db      	uxtb	r3, r3
 801bade:	2b00      	cmp	r3, #0
 801bae0:	d01e      	beq.n	801bb20 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 801bae2:	7f7b      	ldrb	r3, [r7, #29]
 801bae4:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801bae6:	4b27      	ldr	r3, [pc, #156]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801bae8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801baec:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801baf0:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 801baf2:	4b24      	ldr	r3, [pc, #144]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801baf4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801baf8:	781b      	ldrb	r3, [r3, #0]
 801bafa:	f107 0108 	add.w	r1, r7, #8
 801bafe:	2205      	movs	r2, #5
 801bb00:	4618      	mov	r0, r3
 801bb02:	f002 f9d9 	bl	801deb8 <RegionVerify>
 801bb06:	4603      	mov	r3, r0
 801bb08:	2b00      	cmp	r3, #0
 801bb0a:	d007      	beq.n	801bb1c <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 801bb0c:	4b1d      	ldr	r3, [pc, #116]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801bb0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801bb12:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801bb16:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 801bb1a:	e001      	b.n	801bb20 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 801bb1c:	2303      	movs	r3, #3
 801bb1e:	e02b      	b.n	801bb78 <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 801bb20:	8bfa      	ldrh	r2, [r7, #30]
 801bb22:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 801bb26:	f107 000c 	add.w	r0, r7, #12
 801bb2a:	78fb      	ldrb	r3, [r7, #3]
 801bb2c:	9300      	str	r3, [sp, #0]
 801bb2e:	4613      	mov	r3, r2
 801bb30:	6a3a      	ldr	r2, [r7, #32]
 801bb32:	f7fd fa7d 	bl	8019030 <Send>
 801bb36:	4603      	mov	r3, r0
 801bb38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 801bb3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bb40:	2b00      	cmp	r3, #0
 801bb42:	d10e      	bne.n	801bb62 <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 801bb44:	687b      	ldr	r3, [r7, #4]
 801bb46:	781a      	ldrb	r2, [r3, #0]
 801bb48:	4b0e      	ldr	r3, [pc, #56]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801bb4a:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 801bb4e:	4a0d      	ldr	r2, [pc, #52]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801bb50:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801bb54:	f043 0301 	orr.w	r3, r3, #1
 801bb58:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 801bb5c:	f7fe fc12 	bl	801a384 <EventMacNvmCtxChanged>
 801bb60:	e003      	b.n	801bb6a <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 801bb62:	4b08      	ldr	r3, [pc, #32]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801bb64:	2200      	movs	r2, #0
 801bb66:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801bb6a:	4b06      	ldr	r3, [pc, #24]	; (801bb84 <LoRaMacMcpsRequest+0x1f8>)
 801bb6c:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 801bb70:	687b      	ldr	r3, [r7, #4]
 801bb72:	611a      	str	r2, [r3, #16]

    return status;
 801bb74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801bb78:	4618      	mov	r0, r3
 801bb7a:	3728      	adds	r7, #40	; 0x28
 801bb7c:	46bd      	mov	sp, r7
 801bb7e:	bd80      	pop	{r7, pc}
 801bb80:	20003480 	.word	0x20003480
 801bb84:	20003044 	.word	0x20003044

0801bb88 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 801bb88:	b580      	push	{r7, lr}
 801bb8a:	b084      	sub	sp, #16
 801bb8c:	af00      	add	r7, sp, #0
 801bb8e:	4603      	mov	r3, r0
 801bb90:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 801bb92:	79fb      	ldrb	r3, [r7, #7]
 801bb94:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 801bb96:	4b0b      	ldr	r3, [pc, #44]	; (801bbc4 <LoRaMacTestSetDutyCycleOn+0x3c>)
 801bb98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801bb9c:	781b      	ldrb	r3, [r3, #0]
 801bb9e:	f107 010c 	add.w	r1, r7, #12
 801bba2:	220f      	movs	r2, #15
 801bba4:	4618      	mov	r0, r3
 801bba6:	f002 f987 	bl	801deb8 <RegionVerify>
 801bbaa:	4603      	mov	r3, r0
 801bbac:	2b00      	cmp	r3, #0
 801bbae:	d005      	beq.n	801bbbc <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 801bbb0:	4b04      	ldr	r3, [pc, #16]	; (801bbc4 <LoRaMacTestSetDutyCycleOn+0x3c>)
 801bbb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801bbb6:	79fa      	ldrb	r2, [r7, #7]
 801bbb8:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 801bbbc:	bf00      	nop
 801bbbe:	3710      	adds	r7, #16
 801bbc0:	46bd      	mov	sp, r7
 801bbc2:	bd80      	pop	{r7, pc}
 801bbc4:	20003044 	.word	0x20003044

0801bbc8 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 801bbc8:	b580      	push	{r7, lr}
 801bbca:	b08a      	sub	sp, #40	; 0x28
 801bbcc:	af00      	add	r7, sp, #0
 801bbce:	60f8      	str	r0, [r7, #12]
 801bbd0:	60b9      	str	r1, [r7, #8]
 801bbd2:	607a      	str	r2, [r7, #4]
 801bbd4:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 801bbd6:	2300      	movs	r3, #0
 801bbd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 801bbdc:	68fb      	ldr	r3, [r7, #12]
 801bbde:	7c1b      	ldrb	r3, [r3, #16]
 801bbe0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 801bbe4:	68fb      	ldr	r3, [r7, #12]
 801bbe6:	7c5b      	ldrb	r3, [r3, #17]
 801bbe8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 801bbec:	68fb      	ldr	r3, [r7, #12]
 801bbee:	689a      	ldr	r2, [r3, #8]
 801bbf0:	683b      	ldr	r3, [r7, #0]
 801bbf2:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 801bbf4:	68fb      	ldr	r3, [r7, #12]
 801bbf6:	795b      	ldrb	r3, [r3, #5]
 801bbf8:	2b00      	cmp	r3, #0
 801bbfa:	f000 8085 	beq.w	801bd08 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 801bbfe:	2302      	movs	r3, #2
 801bc00:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801bc02:	68fb      	ldr	r3, [r7, #12]
 801bc04:	7c9b      	ldrb	r3, [r3, #18]
 801bc06:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801bc08:	68fb      	ldr	r3, [r7, #12]
 801bc0a:	7cdb      	ldrb	r3, [r3, #19]
 801bc0c:	f107 021c 	add.w	r2, r7, #28
 801bc10:	4611      	mov	r1, r2
 801bc12:	4618      	mov	r0, r3
 801bc14:	f002 f8e5 	bl	801dde2 <RegionGetPhyParam>
 801bc18:	4603      	mov	r3, r0
 801bc1a:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 801bc1c:	69bb      	ldr	r3, [r7, #24]
 801bc1e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 801bc22:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 801bc26:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 801bc2a:	4293      	cmp	r3, r2
 801bc2c:	bfb8      	it	lt
 801bc2e:	4613      	movlt	r3, r2
 801bc30:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 801bc34:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 801bc38:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 801bc3c:	429a      	cmp	r2, r3
 801bc3e:	d106      	bne.n	801bc4e <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 801bc40:	683b      	ldr	r3, [r7, #0]
 801bc42:	2200      	movs	r2, #0
 801bc44:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 801bc46:	2300      	movs	r3, #0
 801bc48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801bc4c:	e05c      	b.n	801bd08 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 801bc4e:	68fb      	ldr	r3, [r7, #12]
 801bc50:	689b      	ldr	r3, [r3, #8]
 801bc52:	68fa      	ldr	r2, [r7, #12]
 801bc54:	8992      	ldrh	r2, [r2, #12]
 801bc56:	4293      	cmp	r3, r2
 801bc58:	d303      	bcc.n	801bc62 <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 801bc5a:	2301      	movs	r3, #1
 801bc5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801bc60:	e002      	b.n	801bc68 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 801bc62:	2300      	movs	r3, #0
 801bc64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 801bc68:	68fb      	ldr	r3, [r7, #12]
 801bc6a:	689b      	ldr	r3, [r3, #8]
 801bc6c:	68fa      	ldr	r2, [r7, #12]
 801bc6e:	8992      	ldrh	r2, [r2, #12]
 801bc70:	4611      	mov	r1, r2
 801bc72:	68fa      	ldr	r2, [r7, #12]
 801bc74:	89d2      	ldrh	r2, [r2, #14]
 801bc76:	440a      	add	r2, r1
 801bc78:	4293      	cmp	r3, r2
 801bc7a:	d345      	bcc.n	801bd08 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 801bc7c:	2308      	movs	r3, #8
 801bc7e:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801bc80:	68fb      	ldr	r3, [r7, #12]
 801bc82:	7cdb      	ldrb	r3, [r3, #19]
 801bc84:	f107 021c 	add.w	r2, r7, #28
 801bc88:	4611      	mov	r1, r2
 801bc8a:	4618      	mov	r0, r3
 801bc8c:	f002 f8a9 	bl	801dde2 <RegionGetPhyParam>
 801bc90:	4603      	mov	r3, r0
 801bc92:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 801bc94:	69bb      	ldr	r3, [r7, #24]
 801bc96:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 801bc9a:	68fb      	ldr	r3, [r7, #12]
 801bc9c:	689b      	ldr	r3, [r3, #8]
 801bc9e:	68fa      	ldr	r2, [r7, #12]
 801bca0:	89d2      	ldrh	r2, [r2, #14]
 801bca2:	fbb3 f1f2 	udiv	r1, r3, r2
 801bca6:	fb01 f202 	mul.w	r2, r1, r2
 801bcaa:	1a9b      	subs	r3, r3, r2
 801bcac:	2b01      	cmp	r3, #1
 801bcae:	d12b      	bne.n	801bd08 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 801bcb0:	2322      	movs	r3, #34	; 0x22
 801bcb2:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 801bcb4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801bcb8:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801bcba:	68fb      	ldr	r3, [r7, #12]
 801bcbc:	7c9b      	ldrb	r3, [r3, #18]
 801bcbe:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801bcc0:	68fb      	ldr	r3, [r7, #12]
 801bcc2:	7cdb      	ldrb	r3, [r3, #19]
 801bcc4:	f107 021c 	add.w	r2, r7, #28
 801bcc8:	4611      	mov	r1, r2
 801bcca:	4618      	mov	r0, r3
 801bccc:	f002 f889 	bl	801dde2 <RegionGetPhyParam>
 801bcd0:	4603      	mov	r3, r0
 801bcd2:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 801bcd4:	69bb      	ldr	r3, [r7, #24]
 801bcd6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 801bcda:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 801bcde:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 801bce2:	429a      	cmp	r2, r3
 801bce4:	d110      	bne.n	801bd08 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 801bce6:	2300      	movs	r3, #0
 801bce8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 801bcec:	68fb      	ldr	r3, [r7, #12]
 801bcee:	791b      	ldrb	r3, [r3, #4]
 801bcf0:	2b00      	cmp	r3, #0
 801bcf2:	d009      	beq.n	801bd08 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 801bcf4:	2302      	movs	r3, #2
 801bcf6:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 801bcf8:	68fb      	ldr	r3, [r7, #12]
 801bcfa:	7cdb      	ldrb	r3, [r3, #19]
 801bcfc:	f107 0210 	add.w	r2, r7, #16
 801bd00:	4611      	mov	r1, r2
 801bd02:	4618      	mov	r0, r3
 801bd04:	f002 f8a5 	bl	801de52 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 801bd08:	68bb      	ldr	r3, [r7, #8]
 801bd0a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801bd0e:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 801bd10:	687b      	ldr	r3, [r7, #4]
 801bd12:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801bd16:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 801bd18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801bd1c:	4618      	mov	r0, r3
 801bd1e:	3728      	adds	r7, #40	; 0x28
 801bd20:	46bd      	mov	sp, r7
 801bd22:	bd80      	pop	{r7, pc}

0801bd24 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 801bd24:	b580      	push	{r7, lr}
 801bd26:	b084      	sub	sp, #16
 801bd28:	af00      	add	r7, sp, #0
 801bd2a:	60f8      	str	r0, [r7, #12]
 801bd2c:	60b9      	str	r1, [r7, #8]
 801bd2e:	607a      	str	r2, [r7, #4]
 801bd30:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 801bd32:	68fb      	ldr	r3, [r7, #12]
 801bd34:	789b      	ldrb	r3, [r3, #2]
 801bd36:	2b00      	cmp	r3, #0
 801bd38:	d107      	bne.n	801bd4a <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 801bd3a:	683b      	ldr	r3, [r7, #0]
 801bd3c:	687a      	ldr	r2, [r7, #4]
 801bd3e:	68b9      	ldr	r1, [r7, #8]
 801bd40:	68f8      	ldr	r0, [r7, #12]
 801bd42:	f7ff ff41 	bl	801bbc8 <CalcNextV10X>
 801bd46:	4603      	mov	r3, r0
 801bd48:	e000      	b.n	801bd4c <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 801bd4a:	2300      	movs	r3, #0
}
 801bd4c:	4618      	mov	r0, r3
 801bd4e:	3710      	adds	r7, #16
 801bd50:	46bd      	mov	sp, r7
 801bd52:	bd80      	pop	{r7, pc}

0801bd54 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 801bd54:	b480      	push	{r7}
 801bd56:	b085      	sub	sp, #20
 801bd58:	af00      	add	r7, sp, #0
 801bd5a:	60f8      	str	r0, [r7, #12]
 801bd5c:	60b9      	str	r1, [r7, #8]
 801bd5e:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 801bd60:	bf00      	nop
 801bd62:	3714      	adds	r7, #20
 801bd64:	46bd      	mov	sp, r7
 801bd66:	bc80      	pop	{r7}
 801bd68:	4770      	bx	lr

0801bd6a <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 801bd6a:	b480      	push	{r7}
 801bd6c:	b083      	sub	sp, #12
 801bd6e:	af00      	add	r7, sp, #0
 801bd70:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 801bd72:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 801bd74:	4618      	mov	r0, r3
 801bd76:	370c      	adds	r7, #12
 801bd78:	46bd      	mov	sp, r7
 801bd7a:	bc80      	pop	{r7}
 801bd7c:	4770      	bx	lr

0801bd7e <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 801bd7e:	b480      	push	{r7}
 801bd80:	b083      	sub	sp, #12
 801bd82:	af00      	add	r7, sp, #0
 801bd84:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 801bd86:	687b      	ldr	r3, [r7, #4]
 801bd88:	2200      	movs	r2, #0
 801bd8a:	601a      	str	r2, [r3, #0]
    return NULL;
 801bd8c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801bd8e:	4618      	mov	r0, r3
 801bd90:	370c      	adds	r7, #12
 801bd92:	46bd      	mov	sp, r7
 801bd94:	bc80      	pop	{r7}
 801bd96:	4770      	bx	lr

0801bd98 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 801bd98:	b480      	push	{r7}
 801bd9a:	b083      	sub	sp, #12
 801bd9c:	af00      	add	r7, sp, #0
 801bd9e:	4603      	mov	r3, r0
 801bda0:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 801bda2:	bf00      	nop
 801bda4:	370c      	adds	r7, #12
 801bda6:	46bd      	mov	sp, r7
 801bda8:	bc80      	pop	{r7}
 801bdaa:	4770      	bx	lr

0801bdac <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 801bdac:	b480      	push	{r7}
 801bdae:	b083      	sub	sp, #12
 801bdb0:	af00      	add	r7, sp, #0
 801bdb2:	4603      	mov	r3, r0
 801bdb4:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 801bdb6:	bf00      	nop
 801bdb8:	370c      	adds	r7, #12
 801bdba:	46bd      	mov	sp, r7
 801bdbc:	bc80      	pop	{r7}
 801bdbe:	4770      	bx	lr

0801bdc0 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 801bdc0:	b480      	push	{r7}
 801bdc2:	b083      	sub	sp, #12
 801bdc4:	af00      	add	r7, sp, #0
 801bdc6:	4603      	mov	r3, r0
 801bdc8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 801bdca:	bf00      	nop
 801bdcc:	370c      	adds	r7, #12
 801bdce:	46bd      	mov	sp, r7
 801bdd0:	bc80      	pop	{r7}
 801bdd2:	4770      	bx	lr

0801bdd4 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 801bdd4:	b480      	push	{r7}
 801bdd6:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 801bdd8:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801bdda:	4618      	mov	r0, r3
 801bddc:	46bd      	mov	sp, r7
 801bdde:	bc80      	pop	{r7}
 801bde0:	4770      	bx	lr

0801bde2 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 801bde2:	b480      	push	{r7}
 801bde4:	b083      	sub	sp, #12
 801bde6:	af00      	add	r7, sp, #0
 801bde8:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801bdea:	bf00      	nop
 801bdec:	370c      	adds	r7, #12
 801bdee:	46bd      	mov	sp, r7
 801bdf0:	bc80      	pop	{r7}
 801bdf2:	4770      	bx	lr

0801bdf4 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 801bdf4:	b480      	push	{r7}
 801bdf6:	b083      	sub	sp, #12
 801bdf8:	af00      	add	r7, sp, #0
 801bdfa:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801bdfc:	bf00      	nop
 801bdfe:	370c      	adds	r7, #12
 801be00:	46bd      	mov	sp, r7
 801be02:	bc80      	pop	{r7}
 801be04:	4770      	bx	lr

0801be06 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 801be06:	b480      	push	{r7}
 801be08:	b083      	sub	sp, #12
 801be0a:	af00      	add	r7, sp, #0
 801be0c:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801be0e:	bf00      	nop
 801be10:	370c      	adds	r7, #12
 801be12:	46bd      	mov	sp, r7
 801be14:	bc80      	pop	{r7}
 801be16:	4770      	bx	lr

0801be18 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 801be18:	b480      	push	{r7}
 801be1a:	b083      	sub	sp, #12
 801be1c:	af00      	add	r7, sp, #0
 801be1e:	6078      	str	r0, [r7, #4]
 801be20:	460b      	mov	r3, r1
 801be22:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 801be24:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801be26:	4618      	mov	r0, r3
 801be28:	370c      	adds	r7, #12
 801be2a:	46bd      	mov	sp, r7
 801be2c:	bc80      	pop	{r7}
 801be2e:	4770      	bx	lr

0801be30 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 801be30:	b480      	push	{r7}
 801be32:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801be34:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801be36:	4618      	mov	r0, r3
 801be38:	46bd      	mov	sp, r7
 801be3a:	bc80      	pop	{r7}
 801be3c:	4770      	bx	lr

0801be3e <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 801be3e:	b480      	push	{r7}
 801be40:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801be42:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801be44:	4618      	mov	r0, r3
 801be46:	46bd      	mov	sp, r7
 801be48:	bc80      	pop	{r7}
 801be4a:	4770      	bx	lr

0801be4c <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 801be4c:	b480      	push	{r7}
 801be4e:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801be50:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801be52:	4618      	mov	r0, r3
 801be54:	46bd      	mov	sp, r7
 801be56:	bc80      	pop	{r7}
 801be58:	4770      	bx	lr

0801be5a <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 801be5a:	b480      	push	{r7}
 801be5c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801be5e:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801be60:	4618      	mov	r0, r3
 801be62:	46bd      	mov	sp, r7
 801be64:	bc80      	pop	{r7}
 801be66:	4770      	bx	lr

0801be68 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 801be68:	b480      	push	{r7}
 801be6a:	b083      	sub	sp, #12
 801be6c:	af00      	add	r7, sp, #0
 801be6e:	4603      	mov	r3, r0
 801be70:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 801be72:	bf00      	nop
 801be74:	370c      	adds	r7, #12
 801be76:	46bd      	mov	sp, r7
 801be78:	bc80      	pop	{r7}
 801be7a:	4770      	bx	lr

0801be7c <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 801be7c:	b480      	push	{r7}
 801be7e:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801be80:	bf00      	nop
 801be82:	46bd      	mov	sp, r7
 801be84:	bc80      	pop	{r7}
 801be86:	4770      	bx	lr

0801be88 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 801be88:	b480      	push	{r7}
 801be8a:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801be8c:	bf00      	nop
 801be8e:	46bd      	mov	sp, r7
 801be90:	bc80      	pop	{r7}
 801be92:	4770      	bx	lr

0801be94 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 801be94:	b480      	push	{r7}
 801be96:	b083      	sub	sp, #12
 801be98:	af00      	add	r7, sp, #0
 801be9a:	4603      	mov	r3, r0
 801be9c:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801be9e:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 801bea0:	4618      	mov	r0, r3
 801bea2:	370c      	adds	r7, #12
 801bea4:	46bd      	mov	sp, r7
 801bea6:	bc80      	pop	{r7}
 801bea8:	4770      	bx	lr

0801beaa <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 801beaa:	b480      	push	{r7}
 801beac:	b083      	sub	sp, #12
 801beae:	af00      	add	r7, sp, #0
 801beb0:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801beb2:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 801beb4:	4618      	mov	r0, r3
 801beb6:	370c      	adds	r7, #12
 801beb8:	46bd      	mov	sp, r7
 801beba:	bc80      	pop	{r7}
 801bebc:	4770      	bx	lr

0801bebe <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 801bebe:	b480      	push	{r7}
 801bec0:	b083      	sub	sp, #12
 801bec2:	af00      	add	r7, sp, #0
 801bec4:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801bec6:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 801bec8:	4618      	mov	r0, r3
 801beca:	370c      	adds	r7, #12
 801becc:	46bd      	mov	sp, r7
 801bece:	bc80      	pop	{r7}
 801bed0:	4770      	bx	lr

0801bed2 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 801bed2:	b480      	push	{r7}
 801bed4:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801bed6:	bf00      	nop
 801bed8:	46bd      	mov	sp, r7
 801beda:	bc80      	pop	{r7}
 801bedc:	4770      	bx	lr

0801bede <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 801bede:	b480      	push	{r7}
 801bee0:	b083      	sub	sp, #12
 801bee2:	af00      	add	r7, sp, #0
 801bee4:	4603      	mov	r3, r0
 801bee6:	6039      	str	r1, [r7, #0]
 801bee8:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 801beea:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801beec:	4618      	mov	r0, r3
 801beee:	370c      	adds	r7, #12
 801bef0:	46bd      	mov	sp, r7
 801bef2:	bc80      	pop	{r7}
 801bef4:	4770      	bx	lr

0801bef6 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 801bef6:	b480      	push	{r7}
 801bef8:	b083      	sub	sp, #12
 801befa:	af00      	add	r7, sp, #0
 801befc:	4603      	mov	r3, r0
 801befe:	603a      	str	r2, [r7, #0]
 801bf00:	80fb      	strh	r3, [r7, #6]
 801bf02:	460b      	mov	r3, r1
 801bf04:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801bf06:	bf00      	nop
 801bf08:	370c      	adds	r7, #12
 801bf0a:	46bd      	mov	sp, r7
 801bf0c:	bc80      	pop	{r7}
 801bf0e:	4770      	bx	lr

0801bf10 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 801bf10:	b480      	push	{r7}
 801bf12:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801bf14:	bf00      	nop
 801bf16:	46bd      	mov	sp, r7
 801bf18:	bc80      	pop	{r7}
 801bf1a:	4770      	bx	lr

0801bf1c <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 801bf1c:	b480      	push	{r7}
 801bf1e:	b083      	sub	sp, #12
 801bf20:	af00      	add	r7, sp, #0
 801bf22:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 801bf24:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801bf26:	4618      	mov	r0, r3
 801bf28:	370c      	adds	r7, #12
 801bf2a:	46bd      	mov	sp, r7
 801bf2c:	bc80      	pop	{r7}
 801bf2e:	4770      	bx	lr

0801bf30 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 801bf30:	b480      	push	{r7}
 801bf32:	b083      	sub	sp, #12
 801bf34:	af00      	add	r7, sp, #0
 801bf36:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 801bf38:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801bf3a:	4618      	mov	r0, r3
 801bf3c:	370c      	adds	r7, #12
 801bf3e:	46bd      	mov	sp, r7
 801bf40:	bc80      	pop	{r7}
 801bf42:	4770      	bx	lr

0801bf44 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 801bf44:	b480      	push	{r7}
 801bf46:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 801bf48:	bf00      	nop
 801bf4a:	46bd      	mov	sp, r7
 801bf4c:	bc80      	pop	{r7}
 801bf4e:	4770      	bx	lr

0801bf50 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 801bf50:	b480      	push	{r7}
 801bf52:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801bf54:	bf00      	nop
 801bf56:	46bd      	mov	sp, r7
 801bf58:	bc80      	pop	{r7}
 801bf5a:	4770      	bx	lr

0801bf5c <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 801bf5c:	b480      	push	{r7}
 801bf5e:	b085      	sub	sp, #20
 801bf60:	af00      	add	r7, sp, #0
 801bf62:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 801bf64:	687b      	ldr	r3, [r7, #4]
 801bf66:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 801bf68:	2300      	movs	r3, #0
 801bf6a:	81fb      	strh	r3, [r7, #14]
 801bf6c:	e00a      	b.n	801bf84 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 801bf6e:	89fb      	ldrh	r3, [r7, #14]
 801bf70:	68ba      	ldr	r2, [r7, #8]
 801bf72:	4413      	add	r3, r2
 801bf74:	781b      	ldrb	r3, [r3, #0]
 801bf76:	2b00      	cmp	r3, #0
 801bf78:	d001      	beq.n	801bf7e <IsSlotFree+0x22>
        {
            return false;
 801bf7a:	2300      	movs	r3, #0
 801bf7c:	e006      	b.n	801bf8c <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 801bf7e:	89fb      	ldrh	r3, [r7, #14]
 801bf80:	3301      	adds	r3, #1
 801bf82:	81fb      	strh	r3, [r7, #14]
 801bf84:	89fb      	ldrh	r3, [r7, #14]
 801bf86:	2b0f      	cmp	r3, #15
 801bf88:	d9f1      	bls.n	801bf6e <IsSlotFree+0x12>
        }
    }
    return true;
 801bf8a:	2301      	movs	r3, #1
}
 801bf8c:	4618      	mov	r0, r3
 801bf8e:	3714      	adds	r7, #20
 801bf90:	46bd      	mov	sp, r7
 801bf92:	bc80      	pop	{r7}
 801bf94:	4770      	bx	lr
	...

0801bf98 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 801bf98:	b580      	push	{r7, lr}
 801bf9a:	b082      	sub	sp, #8
 801bf9c:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 801bf9e:	2300      	movs	r3, #0
 801bfa0:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 801bfa2:	e007      	b.n	801bfb4 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 801bfa4:	79fb      	ldrb	r3, [r7, #7]
 801bfa6:	3301      	adds	r3, #1
 801bfa8:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 801bfaa:	79fb      	ldrb	r3, [r7, #7]
 801bfac:	2b0f      	cmp	r3, #15
 801bfae:	d101      	bne.n	801bfb4 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 801bfb0:	2300      	movs	r3, #0
 801bfb2:	e012      	b.n	801bfda <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 801bfb4:	79fb      	ldrb	r3, [r7, #7]
 801bfb6:	011b      	lsls	r3, r3, #4
 801bfb8:	3308      	adds	r3, #8
 801bfba:	4a0a      	ldr	r2, [pc, #40]	; (801bfe4 <MallocNewMacCommandSlot+0x4c>)
 801bfbc:	4413      	add	r3, r2
 801bfbe:	4618      	mov	r0, r3
 801bfc0:	f7ff ffcc 	bl	801bf5c <IsSlotFree>
 801bfc4:	4603      	mov	r3, r0
 801bfc6:	f083 0301 	eor.w	r3, r3, #1
 801bfca:	b2db      	uxtb	r3, r3
 801bfcc:	2b00      	cmp	r3, #0
 801bfce:	d1e9      	bne.n	801bfa4 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 801bfd0:	79fb      	ldrb	r3, [r7, #7]
 801bfd2:	011b      	lsls	r3, r3, #4
 801bfd4:	3308      	adds	r3, #8
 801bfd6:	4a03      	ldr	r2, [pc, #12]	; (801bfe4 <MallocNewMacCommandSlot+0x4c>)
 801bfd8:	4413      	add	r3, r2
}
 801bfda:	4618      	mov	r0, r3
 801bfdc:	3708      	adds	r7, #8
 801bfde:	46bd      	mov	sp, r7
 801bfe0:	bd80      	pop	{r7, pc}
 801bfe2:	bf00      	nop
 801bfe4:	2000367c 	.word	0x2000367c

0801bfe8 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 801bfe8:	b580      	push	{r7, lr}
 801bfea:	b082      	sub	sp, #8
 801bfec:	af00      	add	r7, sp, #0
 801bfee:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 801bff0:	687b      	ldr	r3, [r7, #4]
 801bff2:	2b00      	cmp	r3, #0
 801bff4:	d101      	bne.n	801bffa <FreeMacCommandSlot+0x12>
    {
        return false;
 801bff6:	2300      	movs	r3, #0
 801bff8:	e005      	b.n	801c006 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 801bffa:	2210      	movs	r2, #16
 801bffc:	2100      	movs	r1, #0
 801bffe:	6878      	ldr	r0, [r7, #4]
 801c000:	f005 fc50 	bl	80218a4 <memset1>

    return true;
 801c004:	2301      	movs	r3, #1
}
 801c006:	4618      	mov	r0, r3
 801c008:	3708      	adds	r7, #8
 801c00a:	46bd      	mov	sp, r7
 801c00c:	bd80      	pop	{r7, pc}

0801c00e <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 801c00e:	b480      	push	{r7}
 801c010:	b083      	sub	sp, #12
 801c012:	af00      	add	r7, sp, #0
 801c014:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 801c016:	687b      	ldr	r3, [r7, #4]
 801c018:	2b00      	cmp	r3, #0
 801c01a:	d101      	bne.n	801c020 <LinkedListInit+0x12>
    {
        return false;
 801c01c:	2300      	movs	r3, #0
 801c01e:	e006      	b.n	801c02e <LinkedListInit+0x20>
    }

    list->First = NULL;
 801c020:	687b      	ldr	r3, [r7, #4]
 801c022:	2200      	movs	r2, #0
 801c024:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 801c026:	687b      	ldr	r3, [r7, #4]
 801c028:	2200      	movs	r2, #0
 801c02a:	605a      	str	r2, [r3, #4]

    return true;
 801c02c:	2301      	movs	r3, #1
}
 801c02e:	4618      	mov	r0, r3
 801c030:	370c      	adds	r7, #12
 801c032:	46bd      	mov	sp, r7
 801c034:	bc80      	pop	{r7}
 801c036:	4770      	bx	lr

0801c038 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 801c038:	b480      	push	{r7}
 801c03a:	b083      	sub	sp, #12
 801c03c:	af00      	add	r7, sp, #0
 801c03e:	6078      	str	r0, [r7, #4]
 801c040:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801c042:	687b      	ldr	r3, [r7, #4]
 801c044:	2b00      	cmp	r3, #0
 801c046:	d002      	beq.n	801c04e <LinkedListAdd+0x16>
 801c048:	683b      	ldr	r3, [r7, #0]
 801c04a:	2b00      	cmp	r3, #0
 801c04c:	d101      	bne.n	801c052 <LinkedListAdd+0x1a>
    {
        return false;
 801c04e:	2300      	movs	r3, #0
 801c050:	e015      	b.n	801c07e <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801c052:	687b      	ldr	r3, [r7, #4]
 801c054:	681b      	ldr	r3, [r3, #0]
 801c056:	2b00      	cmp	r3, #0
 801c058:	d102      	bne.n	801c060 <LinkedListAdd+0x28>
    {
        list->First = element;
 801c05a:	687b      	ldr	r3, [r7, #4]
 801c05c:	683a      	ldr	r2, [r7, #0]
 801c05e:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 801c060:	687b      	ldr	r3, [r7, #4]
 801c062:	685b      	ldr	r3, [r3, #4]
 801c064:	2b00      	cmp	r3, #0
 801c066:	d003      	beq.n	801c070 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 801c068:	687b      	ldr	r3, [r7, #4]
 801c06a:	685b      	ldr	r3, [r3, #4]
 801c06c:	683a      	ldr	r2, [r7, #0]
 801c06e:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 801c070:	683b      	ldr	r3, [r7, #0]
 801c072:	2200      	movs	r2, #0
 801c074:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 801c076:	687b      	ldr	r3, [r7, #4]
 801c078:	683a      	ldr	r2, [r7, #0]
 801c07a:	605a      	str	r2, [r3, #4]

    return true;
 801c07c:	2301      	movs	r3, #1
}
 801c07e:	4618      	mov	r0, r3
 801c080:	370c      	adds	r7, #12
 801c082:	46bd      	mov	sp, r7
 801c084:	bc80      	pop	{r7}
 801c086:	4770      	bx	lr

0801c088 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 801c088:	b480      	push	{r7}
 801c08a:	b085      	sub	sp, #20
 801c08c:	af00      	add	r7, sp, #0
 801c08e:	6078      	str	r0, [r7, #4]
 801c090:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801c092:	687b      	ldr	r3, [r7, #4]
 801c094:	2b00      	cmp	r3, #0
 801c096:	d002      	beq.n	801c09e <LinkedListGetPrevious+0x16>
 801c098:	683b      	ldr	r3, [r7, #0]
 801c09a:	2b00      	cmp	r3, #0
 801c09c:	d101      	bne.n	801c0a2 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 801c09e:	2300      	movs	r3, #0
 801c0a0:	e016      	b.n	801c0d0 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 801c0a2:	687b      	ldr	r3, [r7, #4]
 801c0a4:	681b      	ldr	r3, [r3, #0]
 801c0a6:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 801c0a8:	683a      	ldr	r2, [r7, #0]
 801c0aa:	68fb      	ldr	r3, [r7, #12]
 801c0ac:	429a      	cmp	r2, r3
 801c0ae:	d00c      	beq.n	801c0ca <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 801c0b0:	e002      	b.n	801c0b8 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 801c0b2:	68fb      	ldr	r3, [r7, #12]
 801c0b4:	681b      	ldr	r3, [r3, #0]
 801c0b6:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 801c0b8:	68fb      	ldr	r3, [r7, #12]
 801c0ba:	2b00      	cmp	r3, #0
 801c0bc:	d007      	beq.n	801c0ce <LinkedListGetPrevious+0x46>
 801c0be:	68fb      	ldr	r3, [r7, #12]
 801c0c0:	681b      	ldr	r3, [r3, #0]
 801c0c2:	683a      	ldr	r2, [r7, #0]
 801c0c4:	429a      	cmp	r2, r3
 801c0c6:	d1f4      	bne.n	801c0b2 <LinkedListGetPrevious+0x2a>
 801c0c8:	e001      	b.n	801c0ce <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 801c0ca:	2300      	movs	r3, #0
 801c0cc:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 801c0ce:	68fb      	ldr	r3, [r7, #12]
}
 801c0d0:	4618      	mov	r0, r3
 801c0d2:	3714      	adds	r7, #20
 801c0d4:	46bd      	mov	sp, r7
 801c0d6:	bc80      	pop	{r7}
 801c0d8:	4770      	bx	lr

0801c0da <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 801c0da:	b580      	push	{r7, lr}
 801c0dc:	b084      	sub	sp, #16
 801c0de:	af00      	add	r7, sp, #0
 801c0e0:	6078      	str	r0, [r7, #4]
 801c0e2:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801c0e4:	687b      	ldr	r3, [r7, #4]
 801c0e6:	2b00      	cmp	r3, #0
 801c0e8:	d002      	beq.n	801c0f0 <LinkedListRemove+0x16>
 801c0ea:	683b      	ldr	r3, [r7, #0]
 801c0ec:	2b00      	cmp	r3, #0
 801c0ee:	d101      	bne.n	801c0f4 <LinkedListRemove+0x1a>
    {
        return false;
 801c0f0:	2300      	movs	r3, #0
 801c0f2:	e020      	b.n	801c136 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 801c0f4:	6839      	ldr	r1, [r7, #0]
 801c0f6:	6878      	ldr	r0, [r7, #4]
 801c0f8:	f7ff ffc6 	bl	801c088 <LinkedListGetPrevious>
 801c0fc:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 801c0fe:	687b      	ldr	r3, [r7, #4]
 801c100:	681b      	ldr	r3, [r3, #0]
 801c102:	683a      	ldr	r2, [r7, #0]
 801c104:	429a      	cmp	r2, r3
 801c106:	d103      	bne.n	801c110 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 801c108:	683b      	ldr	r3, [r7, #0]
 801c10a:	681a      	ldr	r2, [r3, #0]
 801c10c:	687b      	ldr	r3, [r7, #4]
 801c10e:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 801c110:	687b      	ldr	r3, [r7, #4]
 801c112:	685b      	ldr	r3, [r3, #4]
 801c114:	683a      	ldr	r2, [r7, #0]
 801c116:	429a      	cmp	r2, r3
 801c118:	d102      	bne.n	801c120 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 801c11a:	687b      	ldr	r3, [r7, #4]
 801c11c:	68fa      	ldr	r2, [r7, #12]
 801c11e:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 801c120:	68fb      	ldr	r3, [r7, #12]
 801c122:	2b00      	cmp	r3, #0
 801c124:	d003      	beq.n	801c12e <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 801c126:	683b      	ldr	r3, [r7, #0]
 801c128:	681a      	ldr	r2, [r3, #0]
 801c12a:	68fb      	ldr	r3, [r7, #12]
 801c12c:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 801c12e:	683b      	ldr	r3, [r7, #0]
 801c130:	2200      	movs	r2, #0
 801c132:	601a      	str	r2, [r3, #0]

    return true;
 801c134:	2301      	movs	r3, #1
}
 801c136:	4618      	mov	r0, r3
 801c138:	3710      	adds	r7, #16
 801c13a:	46bd      	mov	sp, r7
 801c13c:	bd80      	pop	{r7, pc}

0801c13e <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 801c13e:	b480      	push	{r7}
 801c140:	b083      	sub	sp, #12
 801c142:	af00      	add	r7, sp, #0
 801c144:	4603      	mov	r3, r0
 801c146:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 801c148:	79fb      	ldrb	r3, [r7, #7]
 801c14a:	2b05      	cmp	r3, #5
 801c14c:	d004      	beq.n	801c158 <IsSticky+0x1a>
 801c14e:	2b05      	cmp	r3, #5
 801c150:	db04      	blt.n	801c15c <IsSticky+0x1e>
 801c152:	3b08      	subs	r3, #8
 801c154:	2b02      	cmp	r3, #2
 801c156:	d801      	bhi.n	801c15c <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 801c158:	2301      	movs	r3, #1
 801c15a:	e000      	b.n	801c15e <IsSticky+0x20>
        default:
            return false;
 801c15c:	2300      	movs	r3, #0
    }
}
 801c15e:	4618      	mov	r0, r3
 801c160:	370c      	adds	r7, #12
 801c162:	46bd      	mov	sp, r7
 801c164:	bc80      	pop	{r7}
 801c166:	4770      	bx	lr

0801c168 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 801c168:	b580      	push	{r7, lr}
 801c16a:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 801c16c:	4b04      	ldr	r3, [pc, #16]	; (801c180 <NvmCtxCallback+0x18>)
 801c16e:	681b      	ldr	r3, [r3, #0]
 801c170:	2b00      	cmp	r3, #0
 801c172:	d002      	beq.n	801c17a <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 801c174:	4b02      	ldr	r3, [pc, #8]	; (801c180 <NvmCtxCallback+0x18>)
 801c176:	681b      	ldr	r3, [r3, #0]
 801c178:	4798      	blx	r3
    }
}
 801c17a:	bf00      	nop
 801c17c:	bd80      	pop	{r7, pc}
 801c17e:	bf00      	nop
 801c180:	20003678 	.word	0x20003678

0801c184 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 801c184:	b580      	push	{r7, lr}
 801c186:	b082      	sub	sp, #8
 801c188:	af00      	add	r7, sp, #0
 801c18a:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 801c18c:	22fc      	movs	r2, #252	; 0xfc
 801c18e:	2100      	movs	r1, #0
 801c190:	4806      	ldr	r0, [pc, #24]	; (801c1ac <LoRaMacCommandsInit+0x28>)
 801c192:	f005 fb87 	bl	80218a4 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 801c196:	4805      	ldr	r0, [pc, #20]	; (801c1ac <LoRaMacCommandsInit+0x28>)
 801c198:	f7ff ff39 	bl	801c00e <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 801c19c:	4a04      	ldr	r2, [pc, #16]	; (801c1b0 <LoRaMacCommandsInit+0x2c>)
 801c19e:	687b      	ldr	r3, [r7, #4]
 801c1a0:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 801c1a2:	2300      	movs	r3, #0
}
 801c1a4:	4618      	mov	r0, r3
 801c1a6:	3708      	adds	r7, #8
 801c1a8:	46bd      	mov	sp, r7
 801c1aa:	bd80      	pop	{r7, pc}
 801c1ac:	2000367c 	.word	0x2000367c
 801c1b0:	20003678 	.word	0x20003678

0801c1b4 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 801c1b4:	b580      	push	{r7, lr}
 801c1b6:	b082      	sub	sp, #8
 801c1b8:	af00      	add	r7, sp, #0
 801c1ba:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 801c1bc:	687b      	ldr	r3, [r7, #4]
 801c1be:	2b00      	cmp	r3, #0
 801c1c0:	d006      	beq.n	801c1d0 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 801c1c2:	22fc      	movs	r2, #252	; 0xfc
 801c1c4:	6879      	ldr	r1, [r7, #4]
 801c1c6:	4805      	ldr	r0, [pc, #20]	; (801c1dc <LoRaMacCommandsRestoreNvmCtx+0x28>)
 801c1c8:	f005 fb31 	bl	802182e <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 801c1cc:	2300      	movs	r3, #0
 801c1ce:	e000      	b.n	801c1d2 <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801c1d0:	2301      	movs	r3, #1
    }
}
 801c1d2:	4618      	mov	r0, r3
 801c1d4:	3708      	adds	r7, #8
 801c1d6:	46bd      	mov	sp, r7
 801c1d8:	bd80      	pop	{r7, pc}
 801c1da:	bf00      	nop
 801c1dc:	2000367c 	.word	0x2000367c

0801c1e0 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 801c1e0:	b480      	push	{r7}
 801c1e2:	b083      	sub	sp, #12
 801c1e4:	af00      	add	r7, sp, #0
 801c1e6:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 801c1e8:	687b      	ldr	r3, [r7, #4]
 801c1ea:	22fc      	movs	r2, #252	; 0xfc
 801c1ec:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801c1ee:	4b03      	ldr	r3, [pc, #12]	; (801c1fc <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 801c1f0:	4618      	mov	r0, r3
 801c1f2:	370c      	adds	r7, #12
 801c1f4:	46bd      	mov	sp, r7
 801c1f6:	bc80      	pop	{r7}
 801c1f8:	4770      	bx	lr
 801c1fa:	bf00      	nop
 801c1fc:	2000367c 	.word	0x2000367c

0801c200 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 801c200:	b580      	push	{r7, lr}
 801c202:	b086      	sub	sp, #24
 801c204:	af00      	add	r7, sp, #0
 801c206:	4603      	mov	r3, r0
 801c208:	60b9      	str	r1, [r7, #8]
 801c20a:	607a      	str	r2, [r7, #4]
 801c20c:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 801c20e:	68bb      	ldr	r3, [r7, #8]
 801c210:	2b00      	cmp	r3, #0
 801c212:	d101      	bne.n	801c218 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801c214:	2301      	movs	r3, #1
 801c216:	e035      	b.n	801c284 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 801c218:	f7ff febe 	bl	801bf98 <MallocNewMacCommandSlot>
 801c21c:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 801c21e:	697b      	ldr	r3, [r7, #20]
 801c220:	2b00      	cmp	r3, #0
 801c222:	d101      	bne.n	801c228 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 801c224:	2302      	movs	r3, #2
 801c226:	e02d      	b.n	801c284 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 801c228:	6979      	ldr	r1, [r7, #20]
 801c22a:	4818      	ldr	r0, [pc, #96]	; (801c28c <LoRaMacCommandsAddCmd+0x8c>)
 801c22c:	f7ff ff04 	bl	801c038 <LinkedListAdd>
 801c230:	4603      	mov	r3, r0
 801c232:	f083 0301 	eor.w	r3, r3, #1
 801c236:	b2db      	uxtb	r3, r3
 801c238:	2b00      	cmp	r3, #0
 801c23a:	d001      	beq.n	801c240 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 801c23c:	2305      	movs	r3, #5
 801c23e:	e021      	b.n	801c284 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 801c240:	697b      	ldr	r3, [r7, #20]
 801c242:	7bfa      	ldrb	r2, [r7, #15]
 801c244:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 801c246:	697b      	ldr	r3, [r7, #20]
 801c248:	687a      	ldr	r2, [r7, #4]
 801c24a:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 801c24c:	697b      	ldr	r3, [r7, #20]
 801c24e:	3305      	adds	r3, #5
 801c250:	687a      	ldr	r2, [r7, #4]
 801c252:	b292      	uxth	r2, r2
 801c254:	68b9      	ldr	r1, [r7, #8]
 801c256:	4618      	mov	r0, r3
 801c258:	f005 fae9 	bl	802182e <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 801c25c:	7bfb      	ldrb	r3, [r7, #15]
 801c25e:	4618      	mov	r0, r3
 801c260:	f7ff ff6d 	bl	801c13e <IsSticky>
 801c264:	4603      	mov	r3, r0
 801c266:	461a      	mov	r2, r3
 801c268:	697b      	ldr	r3, [r7, #20]
 801c26a:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 801c26c:	4b07      	ldr	r3, [pc, #28]	; (801c28c <LoRaMacCommandsAddCmd+0x8c>)
 801c26e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801c272:	687b      	ldr	r3, [r7, #4]
 801c274:	4413      	add	r3, r2
 801c276:	3301      	adds	r3, #1
 801c278:	4a04      	ldr	r2, [pc, #16]	; (801c28c <LoRaMacCommandsAddCmd+0x8c>)
 801c27a:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 801c27e:	f7ff ff73 	bl	801c168 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801c282:	2300      	movs	r3, #0
}
 801c284:	4618      	mov	r0, r3
 801c286:	3718      	adds	r7, #24
 801c288:	46bd      	mov	sp, r7
 801c28a:	bd80      	pop	{r7, pc}
 801c28c:	2000367c 	.word	0x2000367c

0801c290 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 801c290:	b580      	push	{r7, lr}
 801c292:	b082      	sub	sp, #8
 801c294:	af00      	add	r7, sp, #0
 801c296:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 801c298:	687b      	ldr	r3, [r7, #4]
 801c29a:	2b00      	cmp	r3, #0
 801c29c:	d101      	bne.n	801c2a2 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801c29e:	2301      	movs	r3, #1
 801c2a0:	e023      	b.n	801c2ea <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 801c2a2:	6879      	ldr	r1, [r7, #4]
 801c2a4:	4813      	ldr	r0, [pc, #76]	; (801c2f4 <LoRaMacCommandsRemoveCmd+0x64>)
 801c2a6:	f7ff ff18 	bl	801c0da <LinkedListRemove>
 801c2aa:	4603      	mov	r3, r0
 801c2ac:	f083 0301 	eor.w	r3, r3, #1
 801c2b0:	b2db      	uxtb	r3, r3
 801c2b2:	2b00      	cmp	r3, #0
 801c2b4:	d001      	beq.n	801c2ba <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801c2b6:	2303      	movs	r3, #3
 801c2b8:	e017      	b.n	801c2ea <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 801c2ba:	4b0e      	ldr	r3, [pc, #56]	; (801c2f4 <LoRaMacCommandsRemoveCmd+0x64>)
 801c2bc:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	689b      	ldr	r3, [r3, #8]
 801c2c4:	1ad3      	subs	r3, r2, r3
 801c2c6:	3b01      	subs	r3, #1
 801c2c8:	4a0a      	ldr	r2, [pc, #40]	; (801c2f4 <LoRaMacCommandsRemoveCmd+0x64>)
 801c2ca:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 801c2ce:	6878      	ldr	r0, [r7, #4]
 801c2d0:	f7ff fe8a 	bl	801bfe8 <FreeMacCommandSlot>
 801c2d4:	4603      	mov	r3, r0
 801c2d6:	f083 0301 	eor.w	r3, r3, #1
 801c2da:	b2db      	uxtb	r3, r3
 801c2dc:	2b00      	cmp	r3, #0
 801c2de:	d001      	beq.n	801c2e4 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 801c2e0:	2305      	movs	r3, #5
 801c2e2:	e002      	b.n	801c2ea <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 801c2e4:	f7ff ff40 	bl	801c168 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801c2e8:	2300      	movs	r3, #0
}
 801c2ea:	4618      	mov	r0, r3
 801c2ec:	3708      	adds	r7, #8
 801c2ee:	46bd      	mov	sp, r7
 801c2f0:	bd80      	pop	{r7, pc}
 801c2f2:	bf00      	nop
 801c2f4:	2000367c 	.word	0x2000367c

0801c2f8 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 801c2f8:	b580      	push	{r7, lr}
 801c2fa:	b082      	sub	sp, #8
 801c2fc:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 801c2fe:	4b10      	ldr	r3, [pc, #64]	; (801c340 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 801c300:	681b      	ldr	r3, [r3, #0]
 801c302:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801c304:	e012      	b.n	801c32c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 801c306:	687b      	ldr	r3, [r7, #4]
 801c308:	7b1b      	ldrb	r3, [r3, #12]
 801c30a:	f083 0301 	eor.w	r3, r3, #1
 801c30e:	b2db      	uxtb	r3, r3
 801c310:	2b00      	cmp	r3, #0
 801c312:	d008      	beq.n	801c326 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 801c314:	687b      	ldr	r3, [r7, #4]
 801c316:	681b      	ldr	r3, [r3, #0]
 801c318:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 801c31a:	6878      	ldr	r0, [r7, #4]
 801c31c:	f7ff ffb8 	bl	801c290 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 801c320:	683b      	ldr	r3, [r7, #0]
 801c322:	607b      	str	r3, [r7, #4]
 801c324:	e002      	b.n	801c32c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 801c326:	687b      	ldr	r3, [r7, #4]
 801c328:	681b      	ldr	r3, [r3, #0]
 801c32a:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 801c32c:	687b      	ldr	r3, [r7, #4]
 801c32e:	2b00      	cmp	r3, #0
 801c330:	d1e9      	bne.n	801c306 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 801c332:	f7ff ff19 	bl	801c168 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801c336:	2300      	movs	r3, #0
}
 801c338:	4618      	mov	r0, r3
 801c33a:	3708      	adds	r7, #8
 801c33c:	46bd      	mov	sp, r7
 801c33e:	bd80      	pop	{r7, pc}
 801c340:	2000367c 	.word	0x2000367c

0801c344 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 801c344:	b580      	push	{r7, lr}
 801c346:	b082      	sub	sp, #8
 801c348:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 801c34a:	4b0f      	ldr	r3, [pc, #60]	; (801c388 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 801c34c:	681b      	ldr	r3, [r3, #0]
 801c34e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 801c350:	e00f      	b.n	801c372 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 801c352:	687b      	ldr	r3, [r7, #4]
 801c354:	681b      	ldr	r3, [r3, #0]
 801c356:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 801c358:	687b      	ldr	r3, [r7, #4]
 801c35a:	791b      	ldrb	r3, [r3, #4]
 801c35c:	4618      	mov	r0, r3
 801c35e:	f7ff feee 	bl	801c13e <IsSticky>
 801c362:	4603      	mov	r3, r0
 801c364:	2b00      	cmp	r3, #0
 801c366:	d002      	beq.n	801c36e <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 801c368:	6878      	ldr	r0, [r7, #4]
 801c36a:	f7ff ff91 	bl	801c290 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 801c36e:	683b      	ldr	r3, [r7, #0]
 801c370:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 801c372:	687b      	ldr	r3, [r7, #4]
 801c374:	2b00      	cmp	r3, #0
 801c376:	d1ec      	bne.n	801c352 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 801c378:	f7ff fef6 	bl	801c168 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 801c37c:	2300      	movs	r3, #0
}
 801c37e:	4618      	mov	r0, r3
 801c380:	3708      	adds	r7, #8
 801c382:	46bd      	mov	sp, r7
 801c384:	bd80      	pop	{r7, pc}
 801c386:	bf00      	nop
 801c388:	2000367c 	.word	0x2000367c

0801c38c <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 801c38c:	b480      	push	{r7}
 801c38e:	b083      	sub	sp, #12
 801c390:	af00      	add	r7, sp, #0
 801c392:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 801c394:	687b      	ldr	r3, [r7, #4]
 801c396:	2b00      	cmp	r3, #0
 801c398:	d101      	bne.n	801c39e <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801c39a:	2301      	movs	r3, #1
 801c39c:	e005      	b.n	801c3aa <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 801c39e:	4b05      	ldr	r3, [pc, #20]	; (801c3b4 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 801c3a0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801c3a4:	687b      	ldr	r3, [r7, #4]
 801c3a6:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 801c3a8:	2300      	movs	r3, #0
}
 801c3aa:	4618      	mov	r0, r3
 801c3ac:	370c      	adds	r7, #12
 801c3ae:	46bd      	mov	sp, r7
 801c3b0:	bc80      	pop	{r7}
 801c3b2:	4770      	bx	lr
 801c3b4:	2000367c 	.word	0x2000367c

0801c3b8 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 801c3b8:	b580      	push	{r7, lr}
 801c3ba:	b088      	sub	sp, #32
 801c3bc:	af00      	add	r7, sp, #0
 801c3be:	60f8      	str	r0, [r7, #12]
 801c3c0:	60b9      	str	r1, [r7, #8]
 801c3c2:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 801c3c4:	4b25      	ldr	r3, [pc, #148]	; (801c45c <LoRaMacCommandsSerializeCmds+0xa4>)
 801c3c6:	681b      	ldr	r3, [r3, #0]
 801c3c8:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 801c3ca:	2300      	movs	r3, #0
 801c3cc:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 801c3ce:	687b      	ldr	r3, [r7, #4]
 801c3d0:	2b00      	cmp	r3, #0
 801c3d2:	d002      	beq.n	801c3da <LoRaMacCommandsSerializeCmds+0x22>
 801c3d4:	68bb      	ldr	r3, [r7, #8]
 801c3d6:	2b00      	cmp	r3, #0
 801c3d8:	d126      	bne.n	801c428 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801c3da:	2301      	movs	r3, #1
 801c3dc:	e039      	b.n	801c452 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 801c3de:	7efb      	ldrb	r3, [r7, #27]
 801c3e0:	68fa      	ldr	r2, [r7, #12]
 801c3e2:	1ad2      	subs	r2, r2, r3
 801c3e4:	69fb      	ldr	r3, [r7, #28]
 801c3e6:	689b      	ldr	r3, [r3, #8]
 801c3e8:	3301      	adds	r3, #1
 801c3ea:	429a      	cmp	r2, r3
 801c3ec:	d320      	bcc.n	801c430 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 801c3ee:	7efb      	ldrb	r3, [r7, #27]
 801c3f0:	1c5a      	adds	r2, r3, #1
 801c3f2:	76fa      	strb	r2, [r7, #27]
 801c3f4:	461a      	mov	r2, r3
 801c3f6:	687b      	ldr	r3, [r7, #4]
 801c3f8:	4413      	add	r3, r2
 801c3fa:	69fa      	ldr	r2, [r7, #28]
 801c3fc:	7912      	ldrb	r2, [r2, #4]
 801c3fe:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 801c400:	7efb      	ldrb	r3, [r7, #27]
 801c402:	687a      	ldr	r2, [r7, #4]
 801c404:	18d0      	adds	r0, r2, r3
 801c406:	69fb      	ldr	r3, [r7, #28]
 801c408:	1d59      	adds	r1, r3, #5
 801c40a:	69fb      	ldr	r3, [r7, #28]
 801c40c:	689b      	ldr	r3, [r3, #8]
 801c40e:	b29b      	uxth	r3, r3
 801c410:	461a      	mov	r2, r3
 801c412:	f005 fa0c 	bl	802182e <memcpy1>
            itr += curElement->PayloadSize;
 801c416:	69fb      	ldr	r3, [r7, #28]
 801c418:	689b      	ldr	r3, [r3, #8]
 801c41a:	b2da      	uxtb	r2, r3
 801c41c:	7efb      	ldrb	r3, [r7, #27]
 801c41e:	4413      	add	r3, r2
 801c420:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 801c422:	69fb      	ldr	r3, [r7, #28]
 801c424:	681b      	ldr	r3, [r3, #0]
 801c426:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801c428:	69fb      	ldr	r3, [r7, #28]
 801c42a:	2b00      	cmp	r3, #0
 801c42c:	d1d7      	bne.n	801c3de <LoRaMacCommandsSerializeCmds+0x26>
 801c42e:	e009      	b.n	801c444 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 801c430:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 801c432:	e007      	b.n	801c444 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 801c434:	69fb      	ldr	r3, [r7, #28]
 801c436:	681b      	ldr	r3, [r3, #0]
 801c438:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 801c43a:	69f8      	ldr	r0, [r7, #28]
 801c43c:	f7ff ff28 	bl	801c290 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 801c440:	697b      	ldr	r3, [r7, #20]
 801c442:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 801c444:	69fb      	ldr	r3, [r7, #28]
 801c446:	2b00      	cmp	r3, #0
 801c448:	d1f4      	bne.n	801c434 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 801c44a:	68b8      	ldr	r0, [r7, #8]
 801c44c:	f7ff ff9e 	bl	801c38c <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 801c450:	2300      	movs	r3, #0
}
 801c452:	4618      	mov	r0, r3
 801c454:	3720      	adds	r7, #32
 801c456:	46bd      	mov	sp, r7
 801c458:	bd80      	pop	{r7, pc}
 801c45a:	bf00      	nop
 801c45c:	2000367c 	.word	0x2000367c

0801c460 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 801c460:	b480      	push	{r7}
 801c462:	b085      	sub	sp, #20
 801c464:	af00      	add	r7, sp, #0
 801c466:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 801c468:	687b      	ldr	r3, [r7, #4]
 801c46a:	2b00      	cmp	r3, #0
 801c46c:	d101      	bne.n	801c472 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801c46e:	2301      	movs	r3, #1
 801c470:	e016      	b.n	801c4a0 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 801c472:	4b0e      	ldr	r3, [pc, #56]	; (801c4ac <LoRaMacCommandsStickyCmdsPending+0x4c>)
 801c474:	681b      	ldr	r3, [r3, #0]
 801c476:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 801c478:	687b      	ldr	r3, [r7, #4]
 801c47a:	2200      	movs	r2, #0
 801c47c:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 801c47e:	e00b      	b.n	801c498 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 801c480:	68fb      	ldr	r3, [r7, #12]
 801c482:	7b1b      	ldrb	r3, [r3, #12]
 801c484:	2b00      	cmp	r3, #0
 801c486:	d004      	beq.n	801c492 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 801c488:	687b      	ldr	r3, [r7, #4]
 801c48a:	2201      	movs	r2, #1
 801c48c:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 801c48e:	2300      	movs	r3, #0
 801c490:	e006      	b.n	801c4a0 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 801c492:	68fb      	ldr	r3, [r7, #12]
 801c494:	681b      	ldr	r3, [r3, #0]
 801c496:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 801c498:	68fb      	ldr	r3, [r7, #12]
 801c49a:	2b00      	cmp	r3, #0
 801c49c:	d1f0      	bne.n	801c480 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801c49e:	2300      	movs	r3, #0
}
 801c4a0:	4618      	mov	r0, r3
 801c4a2:	3714      	adds	r7, #20
 801c4a4:	46bd      	mov	sp, r7
 801c4a6:	bc80      	pop	{r7}
 801c4a8:	4770      	bx	lr
 801c4aa:	bf00      	nop
 801c4ac:	2000367c 	.word	0x2000367c

0801c4b0 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 801c4b0:	b480      	push	{r7}
 801c4b2:	b085      	sub	sp, #20
 801c4b4:	af00      	add	r7, sp, #0
 801c4b6:	4603      	mov	r3, r0
 801c4b8:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 801c4ba:	2300      	movs	r3, #0
 801c4bc:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 801c4be:	79fb      	ldrb	r3, [r7, #7]
 801c4c0:	3b02      	subs	r3, #2
 801c4c2:	2b11      	cmp	r3, #17
 801c4c4:	d850      	bhi.n	801c568 <LoRaMacCommandsGetCmdSize+0xb8>
 801c4c6:	a201      	add	r2, pc, #4	; (adr r2, 801c4cc <LoRaMacCommandsGetCmdSize+0x1c>)
 801c4c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c4cc:	0801c515 	.word	0x0801c515
 801c4d0:	0801c51b 	.word	0x0801c51b
 801c4d4:	0801c521 	.word	0x0801c521
 801c4d8:	0801c527 	.word	0x0801c527
 801c4dc:	0801c52d 	.word	0x0801c52d
 801c4e0:	0801c533 	.word	0x0801c533
 801c4e4:	0801c539 	.word	0x0801c539
 801c4e8:	0801c53f 	.word	0x0801c53f
 801c4ec:	0801c545 	.word	0x0801c545
 801c4f0:	0801c569 	.word	0x0801c569
 801c4f4:	0801c569 	.word	0x0801c569
 801c4f8:	0801c54b 	.word	0x0801c54b
 801c4fc:	0801c569 	.word	0x0801c569
 801c500:	0801c569 	.word	0x0801c569
 801c504:	0801c551 	.word	0x0801c551
 801c508:	0801c557 	.word	0x0801c557
 801c50c:	0801c55d 	.word	0x0801c55d
 801c510:	0801c563 	.word	0x0801c563
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 801c514:	2303      	movs	r3, #3
 801c516:	73fb      	strb	r3, [r7, #15]
            break;
 801c518:	e027      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 801c51a:	2305      	movs	r3, #5
 801c51c:	73fb      	strb	r3, [r7, #15]
            break;
 801c51e:	e024      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 801c520:	2302      	movs	r3, #2
 801c522:	73fb      	strb	r3, [r7, #15]
            break;
 801c524:	e021      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 801c526:	2305      	movs	r3, #5
 801c528:	73fb      	strb	r3, [r7, #15]
            break;
 801c52a:	e01e      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 801c52c:	2301      	movs	r3, #1
 801c52e:	73fb      	strb	r3, [r7, #15]
            break;
 801c530:	e01b      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 801c532:	2306      	movs	r3, #6
 801c534:	73fb      	strb	r3, [r7, #15]
            break;
 801c536:	e018      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 801c538:	2302      	movs	r3, #2
 801c53a:	73fb      	strb	r3, [r7, #15]
            break;
 801c53c:	e015      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 801c53e:	2302      	movs	r3, #2
 801c540:	73fb      	strb	r3, [r7, #15]
            break;
 801c542:	e012      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 801c544:	2305      	movs	r3, #5
 801c546:	73fb      	strb	r3, [r7, #15]
            break;
 801c548:	e00f      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 801c54a:	2306      	movs	r3, #6
 801c54c:	73fb      	strb	r3, [r7, #15]
            break;
 801c54e:	e00c      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 801c550:	2301      	movs	r3, #1
 801c552:	73fb      	strb	r3, [r7, #15]
            break;
 801c554:	e009      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 801c556:	2305      	movs	r3, #5
 801c558:	73fb      	strb	r3, [r7, #15]
            break;
 801c55a:	e006      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 801c55c:	2304      	movs	r3, #4
 801c55e:	73fb      	strb	r3, [r7, #15]
            break;
 801c560:	e003      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 801c562:	2304      	movs	r3, #4
 801c564:	73fb      	strb	r3, [r7, #15]
            break;
 801c566:	e000      	b.n	801c56a <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 801c568:	bf00      	nop
        }
    }
    return cidSize;
 801c56a:	7bfb      	ldrb	r3, [r7, #15]
}
 801c56c:	4618      	mov	r0, r3
 801c56e:	3714      	adds	r7, #20
 801c570:	46bd      	mov	sp, r7
 801c572:	bc80      	pop	{r7}
 801c574:	4770      	bx	lr
 801c576:	bf00      	nop

0801c578 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 801c578:	b480      	push	{r7}
 801c57a:	b083      	sub	sp, #12
 801c57c:	af00      	add	r7, sp, #0
 801c57e:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 801c580:	4b09      	ldr	r3, [pc, #36]	; (801c5a8 <IncreaseBufferPointer+0x30>)
 801c582:	691b      	ldr	r3, [r3, #16]
 801c584:	3310      	adds	r3, #16
 801c586:	687a      	ldr	r2, [r7, #4]
 801c588:	429a      	cmp	r2, r3
 801c58a:	d103      	bne.n	801c594 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801c58c:	4b06      	ldr	r3, [pc, #24]	; (801c5a8 <IncreaseBufferPointer+0x30>)
 801c58e:	691b      	ldr	r3, [r3, #16]
 801c590:	607b      	str	r3, [r7, #4]
 801c592:	e002      	b.n	801c59a <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 801c594:	687b      	ldr	r3, [r7, #4]
 801c596:	3304      	adds	r3, #4
 801c598:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801c59a:	687b      	ldr	r3, [r7, #4]
}
 801c59c:	4618      	mov	r0, r3
 801c59e:	370c      	adds	r7, #12
 801c5a0:	46bd      	mov	sp, r7
 801c5a2:	bc80      	pop	{r7}
 801c5a4:	4770      	bx	lr
 801c5a6:	bf00      	nop
 801c5a8:	20003790 	.word	0x20003790

0801c5ac <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 801c5ac:	b480      	push	{r7}
 801c5ae:	b083      	sub	sp, #12
 801c5b0:	af00      	add	r7, sp, #0
 801c5b2:	4603      	mov	r3, r0
 801c5b4:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 801c5b6:	79fb      	ldrb	r3, [r7, #7]
 801c5b8:	2b00      	cmp	r3, #0
 801c5ba:	d101      	bne.n	801c5c0 <IsListEmpty+0x14>
    {
        return true;
 801c5bc:	2301      	movs	r3, #1
 801c5be:	e000      	b.n	801c5c2 <IsListEmpty+0x16>
    }
    return false;
 801c5c0:	2300      	movs	r3, #0
}
 801c5c2:	4618      	mov	r0, r3
 801c5c4:	370c      	adds	r7, #12
 801c5c6:	46bd      	mov	sp, r7
 801c5c8:	bc80      	pop	{r7}
 801c5ca:	4770      	bx	lr

0801c5cc <IsListFull>:

static bool IsListFull( uint8_t count )
{
 801c5cc:	b480      	push	{r7}
 801c5ce:	b083      	sub	sp, #12
 801c5d0:	af00      	add	r7, sp, #0
 801c5d2:	4603      	mov	r3, r0
 801c5d4:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 801c5d6:	79fb      	ldrb	r3, [r7, #7]
 801c5d8:	2b04      	cmp	r3, #4
 801c5da:	d901      	bls.n	801c5e0 <IsListFull+0x14>
    {
        return true;
 801c5dc:	2301      	movs	r3, #1
 801c5de:	e000      	b.n	801c5e2 <IsListFull+0x16>
    }
    return false;
 801c5e0:	2300      	movs	r3, #0
}
 801c5e2:	4618      	mov	r0, r3
 801c5e4:	370c      	adds	r7, #12
 801c5e6:	46bd      	mov	sp, r7
 801c5e8:	bc80      	pop	{r7}
 801c5ea:	4770      	bx	lr

0801c5ec <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 801c5ec:	b580      	push	{r7, lr}
 801c5ee:	b086      	sub	sp, #24
 801c5f0:	af00      	add	r7, sp, #0
 801c5f2:	4603      	mov	r3, r0
 801c5f4:	60b9      	str	r1, [r7, #8]
 801c5f6:	607a      	str	r2, [r7, #4]
 801c5f8:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 801c5fa:	68bb      	ldr	r3, [r7, #8]
 801c5fc:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801c5fe:	4b13      	ldr	r3, [pc, #76]	; (801c64c <GetElement+0x60>)
 801c600:	691b      	ldr	r3, [r3, #16]
 801c602:	7d1b      	ldrb	r3, [r3, #20]
 801c604:	4618      	mov	r0, r3
 801c606:	f7ff ffd1 	bl	801c5ac <IsListEmpty>
 801c60a:	4603      	mov	r3, r0
 801c60c:	2b00      	cmp	r3, #0
 801c60e:	d001      	beq.n	801c614 <GetElement+0x28>
    {
        return NULL;
 801c610:	2300      	movs	r3, #0
 801c612:	e017      	b.n	801c644 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 801c614:	2300      	movs	r3, #0
 801c616:	74fb      	strb	r3, [r7, #19]
 801c618:	e00d      	b.n	801c636 <GetElement+0x4a>
    {
        if( element->Request == request )
 801c61a:	697b      	ldr	r3, [r7, #20]
 801c61c:	781b      	ldrb	r3, [r3, #0]
 801c61e:	7bfa      	ldrb	r2, [r7, #15]
 801c620:	429a      	cmp	r2, r3
 801c622:	d101      	bne.n	801c628 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 801c624:	697b      	ldr	r3, [r7, #20]
 801c626:	e00d      	b.n	801c644 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 801c628:	6978      	ldr	r0, [r7, #20]
 801c62a:	f7ff ffa5 	bl	801c578 <IncreaseBufferPointer>
 801c62e:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 801c630:	7cfb      	ldrb	r3, [r7, #19]
 801c632:	3301      	adds	r3, #1
 801c634:	74fb      	strb	r3, [r7, #19]
 801c636:	4b05      	ldr	r3, [pc, #20]	; (801c64c <GetElement+0x60>)
 801c638:	691b      	ldr	r3, [r3, #16]
 801c63a:	7d1b      	ldrb	r3, [r3, #20]
 801c63c:	7cfa      	ldrb	r2, [r7, #19]
 801c63e:	429a      	cmp	r2, r3
 801c640:	d3eb      	bcc.n	801c61a <GetElement+0x2e>
    }

    return NULL;
 801c642:	2300      	movs	r3, #0
}
 801c644:	4618      	mov	r0, r3
 801c646:	3718      	adds	r7, #24
 801c648:	46bd      	mov	sp, r7
 801c64a:	bd80      	pop	{r7, pc}
 801c64c:	20003790 	.word	0x20003790

0801c650 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 801c650:	b580      	push	{r7, lr}
 801c652:	b082      	sub	sp, #8
 801c654:	af00      	add	r7, sp, #0
 801c656:	6078      	str	r0, [r7, #4]
 801c658:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 801c65a:	4a13      	ldr	r2, [pc, #76]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c65c:	687b      	ldr	r3, [r7, #4]
 801c65e:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 801c660:	4b11      	ldr	r3, [pc, #68]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c662:	4a12      	ldr	r2, [pc, #72]	; (801c6ac <LoRaMacConfirmQueueInit+0x5c>)
 801c664:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 801c666:	4b10      	ldr	r3, [pc, #64]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c668:	691b      	ldr	r3, [r3, #16]
 801c66a:	2200      	movs	r2, #0
 801c66c:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801c66e:	4b0e      	ldr	r3, [pc, #56]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c670:	691b      	ldr	r3, [r3, #16]
 801c672:	461a      	mov	r2, r3
 801c674:	4b0c      	ldr	r3, [pc, #48]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c676:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801c678:	4b0b      	ldr	r3, [pc, #44]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c67a:	691b      	ldr	r3, [r3, #16]
 801c67c:	461a      	mov	r2, r3
 801c67e:	4b0a      	ldr	r3, [pc, #40]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c680:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 801c682:	4b09      	ldr	r3, [pc, #36]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c684:	691b      	ldr	r3, [r3, #16]
 801c686:	2214      	movs	r2, #20
 801c688:	21ff      	movs	r1, #255	; 0xff
 801c68a:	4618      	mov	r0, r3
 801c68c:	f005 f90a 	bl	80218a4 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801c690:	4b05      	ldr	r3, [pc, #20]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c692:	691b      	ldr	r3, [r3, #16]
 801c694:	2201      	movs	r2, #1
 801c696:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 801c698:	4a03      	ldr	r2, [pc, #12]	; (801c6a8 <LoRaMacConfirmQueueInit+0x58>)
 801c69a:	683b      	ldr	r3, [r7, #0]
 801c69c:	60d3      	str	r3, [r2, #12]
}
 801c69e:	bf00      	nop
 801c6a0:	3708      	adds	r7, #8
 801c6a2:	46bd      	mov	sp, r7
 801c6a4:	bd80      	pop	{r7, pc}
 801c6a6:	bf00      	nop
 801c6a8:	20003790 	.word	0x20003790
 801c6ac:	20003778 	.word	0x20003778

0801c6b0 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 801c6b0:	b580      	push	{r7, lr}
 801c6b2:	b082      	sub	sp, #8
 801c6b4:	af00      	add	r7, sp, #0
 801c6b6:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 801c6b8:	687b      	ldr	r3, [r7, #4]
 801c6ba:	2b00      	cmp	r3, #0
 801c6bc:	d006      	beq.n	801c6cc <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 801c6be:	2216      	movs	r2, #22
 801c6c0:	6879      	ldr	r1, [r7, #4]
 801c6c2:	4805      	ldr	r0, [pc, #20]	; (801c6d8 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 801c6c4:	f005 f8b3 	bl	802182e <memcpy1>
        return true;
 801c6c8:	2301      	movs	r3, #1
 801c6ca:	e000      	b.n	801c6ce <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 801c6cc:	2300      	movs	r3, #0
    }
}
 801c6ce:	4618      	mov	r0, r3
 801c6d0:	3708      	adds	r7, #8
 801c6d2:	46bd      	mov	sp, r7
 801c6d4:	bd80      	pop	{r7, pc}
 801c6d6:	bf00      	nop
 801c6d8:	20003778 	.word	0x20003778

0801c6dc <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 801c6dc:	b480      	push	{r7}
 801c6de:	b083      	sub	sp, #12
 801c6e0:	af00      	add	r7, sp, #0
 801c6e2:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 801c6e4:	687b      	ldr	r3, [r7, #4]
 801c6e6:	2216      	movs	r2, #22
 801c6e8:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 801c6ea:	4b03      	ldr	r3, [pc, #12]	; (801c6f8 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 801c6ec:	4618      	mov	r0, r3
 801c6ee:	370c      	adds	r7, #12
 801c6f0:	46bd      	mov	sp, r7
 801c6f2:	bc80      	pop	{r7}
 801c6f4:	4770      	bx	lr
 801c6f6:	bf00      	nop
 801c6f8:	20003778 	.word	0x20003778

0801c6fc <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 801c6fc:	b580      	push	{r7, lr}
 801c6fe:	b082      	sub	sp, #8
 801c700:	af00      	add	r7, sp, #0
 801c702:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801c704:	4b18      	ldr	r3, [pc, #96]	; (801c768 <LoRaMacConfirmQueueAdd+0x6c>)
 801c706:	691b      	ldr	r3, [r3, #16]
 801c708:	7d1b      	ldrb	r3, [r3, #20]
 801c70a:	4618      	mov	r0, r3
 801c70c:	f7ff ff5e 	bl	801c5cc <IsListFull>
 801c710:	4603      	mov	r3, r0
 801c712:	2b00      	cmp	r3, #0
 801c714:	d001      	beq.n	801c71a <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 801c716:	2300      	movs	r3, #0
 801c718:	e021      	b.n	801c75e <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 801c71a:	4b13      	ldr	r3, [pc, #76]	; (801c768 <LoRaMacConfirmQueueAdd+0x6c>)
 801c71c:	689b      	ldr	r3, [r3, #8]
 801c71e:	687a      	ldr	r2, [r7, #4]
 801c720:	7812      	ldrb	r2, [r2, #0]
 801c722:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 801c724:	4b10      	ldr	r3, [pc, #64]	; (801c768 <LoRaMacConfirmQueueAdd+0x6c>)
 801c726:	689b      	ldr	r3, [r3, #8]
 801c728:	687a      	ldr	r2, [r7, #4]
 801c72a:	7852      	ldrb	r2, [r2, #1]
 801c72c:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 801c72e:	4b0e      	ldr	r3, [pc, #56]	; (801c768 <LoRaMacConfirmQueueAdd+0x6c>)
 801c730:	689b      	ldr	r3, [r3, #8]
 801c732:	687a      	ldr	r2, [r7, #4]
 801c734:	78d2      	ldrb	r2, [r2, #3]
 801c736:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 801c738:	4b0b      	ldr	r3, [pc, #44]	; (801c768 <LoRaMacConfirmQueueAdd+0x6c>)
 801c73a:	689b      	ldr	r3, [r3, #8]
 801c73c:	2200      	movs	r2, #0
 801c73e:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 801c740:	4b09      	ldr	r3, [pc, #36]	; (801c768 <LoRaMacConfirmQueueAdd+0x6c>)
 801c742:	691b      	ldr	r3, [r3, #16]
 801c744:	7d1a      	ldrb	r2, [r3, #20]
 801c746:	3201      	adds	r2, #1
 801c748:	b2d2      	uxtb	r2, r2
 801c74a:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 801c74c:	4b06      	ldr	r3, [pc, #24]	; (801c768 <LoRaMacConfirmQueueAdd+0x6c>)
 801c74e:	689b      	ldr	r3, [r3, #8]
 801c750:	4618      	mov	r0, r3
 801c752:	f7ff ff11 	bl	801c578 <IncreaseBufferPointer>
 801c756:	4603      	mov	r3, r0
 801c758:	4a03      	ldr	r2, [pc, #12]	; (801c768 <LoRaMacConfirmQueueAdd+0x6c>)
 801c75a:	6093      	str	r3, [r2, #8]

    return true;
 801c75c:	2301      	movs	r3, #1
}
 801c75e:	4618      	mov	r0, r3
 801c760:	3708      	adds	r7, #8
 801c762:	46bd      	mov	sp, r7
 801c764:	bd80      	pop	{r7, pc}
 801c766:	bf00      	nop
 801c768:	20003790 	.word	0x20003790

0801c76c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 801c76c:	b580      	push	{r7, lr}
 801c76e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801c770:	4b0d      	ldr	r3, [pc, #52]	; (801c7a8 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801c772:	691b      	ldr	r3, [r3, #16]
 801c774:	7d1b      	ldrb	r3, [r3, #20]
 801c776:	4618      	mov	r0, r3
 801c778:	f7ff ff18 	bl	801c5ac <IsListEmpty>
 801c77c:	4603      	mov	r3, r0
 801c77e:	2b00      	cmp	r3, #0
 801c780:	d001      	beq.n	801c786 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 801c782:	2300      	movs	r3, #0
 801c784:	e00e      	b.n	801c7a4 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 801c786:	4b08      	ldr	r3, [pc, #32]	; (801c7a8 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801c788:	691b      	ldr	r3, [r3, #16]
 801c78a:	7d1a      	ldrb	r2, [r3, #20]
 801c78c:	3a01      	subs	r2, #1
 801c78e:	b2d2      	uxtb	r2, r2
 801c790:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 801c792:	4b05      	ldr	r3, [pc, #20]	; (801c7a8 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801c794:	685b      	ldr	r3, [r3, #4]
 801c796:	4618      	mov	r0, r3
 801c798:	f7ff feee 	bl	801c578 <IncreaseBufferPointer>
 801c79c:	4603      	mov	r3, r0
 801c79e:	4a02      	ldr	r2, [pc, #8]	; (801c7a8 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801c7a0:	6053      	str	r3, [r2, #4]

    return true;
 801c7a2:	2301      	movs	r3, #1
}
 801c7a4:	4618      	mov	r0, r3
 801c7a6:	bd80      	pop	{r7, pc}
 801c7a8:	20003790 	.word	0x20003790

0801c7ac <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 801c7ac:	b580      	push	{r7, lr}
 801c7ae:	b084      	sub	sp, #16
 801c7b0:	af00      	add	r7, sp, #0
 801c7b2:	4603      	mov	r3, r0
 801c7b4:	460a      	mov	r2, r1
 801c7b6:	71fb      	strb	r3, [r7, #7]
 801c7b8:	4613      	mov	r3, r2
 801c7ba:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 801c7bc:	2300      	movs	r3, #0
 801c7be:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 801c7c0:	4b10      	ldr	r3, [pc, #64]	; (801c804 <LoRaMacConfirmQueueSetStatus+0x58>)
 801c7c2:	691b      	ldr	r3, [r3, #16]
 801c7c4:	7d1b      	ldrb	r3, [r3, #20]
 801c7c6:	4618      	mov	r0, r3
 801c7c8:	f7ff fef0 	bl	801c5ac <IsListEmpty>
 801c7cc:	4603      	mov	r3, r0
 801c7ce:	f083 0301 	eor.w	r3, r3, #1
 801c7d2:	b2db      	uxtb	r3, r3
 801c7d4:	2b00      	cmp	r3, #0
 801c7d6:	d011      	beq.n	801c7fc <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 801c7d8:	4b0a      	ldr	r3, [pc, #40]	; (801c804 <LoRaMacConfirmQueueSetStatus+0x58>)
 801c7da:	6859      	ldr	r1, [r3, #4]
 801c7dc:	4b09      	ldr	r3, [pc, #36]	; (801c804 <LoRaMacConfirmQueueSetStatus+0x58>)
 801c7de:	689a      	ldr	r2, [r3, #8]
 801c7e0:	79bb      	ldrb	r3, [r7, #6]
 801c7e2:	4618      	mov	r0, r3
 801c7e4:	f7ff ff02 	bl	801c5ec <GetElement>
 801c7e8:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801c7ea:	68fb      	ldr	r3, [r7, #12]
 801c7ec:	2b00      	cmp	r3, #0
 801c7ee:	d005      	beq.n	801c7fc <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 801c7f0:	68fb      	ldr	r3, [r7, #12]
 801c7f2:	79fa      	ldrb	r2, [r7, #7]
 801c7f4:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801c7f6:	68fb      	ldr	r3, [r7, #12]
 801c7f8:	2201      	movs	r2, #1
 801c7fa:	709a      	strb	r2, [r3, #2]
        }
    }
}
 801c7fc:	bf00      	nop
 801c7fe:	3710      	adds	r7, #16
 801c800:	46bd      	mov	sp, r7
 801c802:	bd80      	pop	{r7, pc}
 801c804:	20003790 	.word	0x20003790

0801c808 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 801c808:	b580      	push	{r7, lr}
 801c80a:	b084      	sub	sp, #16
 801c80c:	af00      	add	r7, sp, #0
 801c80e:	4603      	mov	r3, r0
 801c810:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 801c812:	2300      	movs	r3, #0
 801c814:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 801c816:	4b10      	ldr	r3, [pc, #64]	; (801c858 <LoRaMacConfirmQueueGetStatus+0x50>)
 801c818:	691b      	ldr	r3, [r3, #16]
 801c81a:	7d1b      	ldrb	r3, [r3, #20]
 801c81c:	4618      	mov	r0, r3
 801c81e:	f7ff fec5 	bl	801c5ac <IsListEmpty>
 801c822:	4603      	mov	r3, r0
 801c824:	f083 0301 	eor.w	r3, r3, #1
 801c828:	b2db      	uxtb	r3, r3
 801c82a:	2b00      	cmp	r3, #0
 801c82c:	d00e      	beq.n	801c84c <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 801c82e:	4b0a      	ldr	r3, [pc, #40]	; (801c858 <LoRaMacConfirmQueueGetStatus+0x50>)
 801c830:	6859      	ldr	r1, [r3, #4]
 801c832:	4b09      	ldr	r3, [pc, #36]	; (801c858 <LoRaMacConfirmQueueGetStatus+0x50>)
 801c834:	689a      	ldr	r2, [r3, #8]
 801c836:	79fb      	ldrb	r3, [r7, #7]
 801c838:	4618      	mov	r0, r3
 801c83a:	f7ff fed7 	bl	801c5ec <GetElement>
 801c83e:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 801c840:	68fb      	ldr	r3, [r7, #12]
 801c842:	2b00      	cmp	r3, #0
 801c844:	d002      	beq.n	801c84c <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801c846:	68fb      	ldr	r3, [r7, #12]
 801c848:	785b      	ldrb	r3, [r3, #1]
 801c84a:	e000      	b.n	801c84e <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 801c84c:	2301      	movs	r3, #1
}
 801c84e:	4618      	mov	r0, r3
 801c850:	3710      	adds	r7, #16
 801c852:	46bd      	mov	sp, r7
 801c854:	bd80      	pop	{r7, pc}
 801c856:	bf00      	nop
 801c858:	20003790 	.word	0x20003790

0801c85c <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 801c85c:	b580      	push	{r7, lr}
 801c85e:	b084      	sub	sp, #16
 801c860:	af00      	add	r7, sp, #0
 801c862:	4603      	mov	r3, r0
 801c864:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801c866:	4b16      	ldr	r3, [pc, #88]	; (801c8c0 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801c868:	685b      	ldr	r3, [r3, #4]
 801c86a:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 801c86c:	4b14      	ldr	r3, [pc, #80]	; (801c8c0 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801c86e:	691b      	ldr	r3, [r3, #16]
 801c870:	79fa      	ldrb	r2, [r7, #7]
 801c872:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 801c874:	4b12      	ldr	r3, [pc, #72]	; (801c8c0 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801c876:	691b      	ldr	r3, [r3, #16]
 801c878:	7d1b      	ldrb	r3, [r3, #20]
 801c87a:	4618      	mov	r0, r3
 801c87c:	f7ff fe96 	bl	801c5ac <IsListEmpty>
 801c880:	4603      	mov	r3, r0
 801c882:	f083 0301 	eor.w	r3, r3, #1
 801c886:	b2db      	uxtb	r3, r3
 801c888:	2b00      	cmp	r3, #0
 801c88a:	d015      	beq.n	801c8b8 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 801c88c:	68fb      	ldr	r3, [r7, #12]
 801c88e:	79fa      	ldrb	r2, [r7, #7]
 801c890:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 801c892:	68fb      	ldr	r3, [r7, #12]
 801c894:	78db      	ldrb	r3, [r3, #3]
 801c896:	f083 0301 	eor.w	r3, r3, #1
 801c89a:	b2db      	uxtb	r3, r3
 801c89c:	2b00      	cmp	r3, #0
 801c89e:	d002      	beq.n	801c8a6 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 801c8a0:	68fb      	ldr	r3, [r7, #12]
 801c8a2:	2201      	movs	r2, #1
 801c8a4:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 801c8a6:	68f8      	ldr	r0, [r7, #12]
 801c8a8:	f7ff fe66 	bl	801c578 <IncreaseBufferPointer>
 801c8ac:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 801c8ae:	4b04      	ldr	r3, [pc, #16]	; (801c8c0 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801c8b0:	689b      	ldr	r3, [r3, #8]
 801c8b2:	68fa      	ldr	r2, [r7, #12]
 801c8b4:	429a      	cmp	r2, r3
 801c8b6:	d1e9      	bne.n	801c88c <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 801c8b8:	bf00      	nop
 801c8ba:	3710      	adds	r7, #16
 801c8bc:	46bd      	mov	sp, r7
 801c8be:	bd80      	pop	{r7, pc}
 801c8c0:	20003790 	.word	0x20003790

0801c8c4 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 801c8c4:	b580      	push	{r7, lr}
 801c8c6:	b082      	sub	sp, #8
 801c8c8:	af00      	add	r7, sp, #0
 801c8ca:	4603      	mov	r3, r0
 801c8cc:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 801c8ce:	4b09      	ldr	r3, [pc, #36]	; (801c8f4 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 801c8d0:	6859      	ldr	r1, [r3, #4]
 801c8d2:	4b08      	ldr	r3, [pc, #32]	; (801c8f4 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 801c8d4:	689a      	ldr	r2, [r3, #8]
 801c8d6:	79fb      	ldrb	r3, [r7, #7]
 801c8d8:	4618      	mov	r0, r3
 801c8da:	f7ff fe87 	bl	801c5ec <GetElement>
 801c8de:	4603      	mov	r3, r0
 801c8e0:	2b00      	cmp	r3, #0
 801c8e2:	d001      	beq.n	801c8e8 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 801c8e4:	2301      	movs	r3, #1
 801c8e6:	e000      	b.n	801c8ea <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 801c8e8:	2300      	movs	r3, #0
}
 801c8ea:	4618      	mov	r0, r3
 801c8ec:	3708      	adds	r7, #8
 801c8ee:	46bd      	mov	sp, r7
 801c8f0:	bd80      	pop	{r7, pc}
 801c8f2:	bf00      	nop
 801c8f4:	20003790 	.word	0x20003790

0801c8f8 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 801c8f8:	b580      	push	{r7, lr}
 801c8fa:	b084      	sub	sp, #16
 801c8fc:	af00      	add	r7, sp, #0
 801c8fe:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 801c900:	4b22      	ldr	r3, [pc, #136]	; (801c98c <LoRaMacConfirmQueueHandleCb+0x94>)
 801c902:	691b      	ldr	r3, [r3, #16]
 801c904:	7d1b      	ldrb	r3, [r3, #20]
 801c906:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 801c908:	2300      	movs	r3, #0
 801c90a:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 801c90c:	2300      	movs	r3, #0
 801c90e:	73fb      	strb	r3, [r7, #15]
 801c910:	e032      	b.n	801c978 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 801c912:	4b1e      	ldr	r3, [pc, #120]	; (801c98c <LoRaMacConfirmQueueHandleCb+0x94>)
 801c914:	685b      	ldr	r3, [r3, #4]
 801c916:	781a      	ldrb	r2, [r3, #0]
 801c918:	687b      	ldr	r3, [r7, #4]
 801c91a:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 801c91c:	4b1b      	ldr	r3, [pc, #108]	; (801c98c <LoRaMacConfirmQueueHandleCb+0x94>)
 801c91e:	685b      	ldr	r3, [r3, #4]
 801c920:	785a      	ldrb	r2, [r3, #1]
 801c922:	687b      	ldr	r3, [r7, #4]
 801c924:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 801c926:	4b19      	ldr	r3, [pc, #100]	; (801c98c <LoRaMacConfirmQueueHandleCb+0x94>)
 801c928:	685b      	ldr	r3, [r3, #4]
 801c92a:	789b      	ldrb	r3, [r3, #2]
 801c92c:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 801c92e:	7b7b      	ldrb	r3, [r7, #13]
 801c930:	2b00      	cmp	r3, #0
 801c932:	d005      	beq.n	801c940 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 801c934:	4b15      	ldr	r3, [pc, #84]	; (801c98c <LoRaMacConfirmQueueHandleCb+0x94>)
 801c936:	681b      	ldr	r3, [r3, #0]
 801c938:	689b      	ldr	r3, [r3, #8]
 801c93a:	6878      	ldr	r0, [r7, #4]
 801c93c:	4798      	blx	r3
 801c93e:	e00b      	b.n	801c958 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 801c940:	4b12      	ldr	r3, [pc, #72]	; (801c98c <LoRaMacConfirmQueueHandleCb+0x94>)
 801c942:	685b      	ldr	r3, [r3, #4]
 801c944:	781b      	ldrb	r3, [r3, #0]
 801c946:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 801c948:	4b10      	ldr	r3, [pc, #64]	; (801c98c <LoRaMacConfirmQueueHandleCb+0x94>)
 801c94a:	685b      	ldr	r3, [r3, #4]
 801c94c:	785b      	ldrb	r3, [r3, #1]
 801c94e:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 801c950:	4b0e      	ldr	r3, [pc, #56]	; (801c98c <LoRaMacConfirmQueueHandleCb+0x94>)
 801c952:	685b      	ldr	r3, [r3, #4]
 801c954:	78db      	ldrb	r3, [r3, #3]
 801c956:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 801c958:	f7ff ff08 	bl	801c76c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 801c95c:	7b7b      	ldrb	r3, [r7, #13]
 801c95e:	f083 0301 	eor.w	r3, r3, #1
 801c962:	b2db      	uxtb	r3, r3
 801c964:	2b00      	cmp	r3, #0
 801c966:	d004      	beq.n	801c972 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 801c968:	f107 0308 	add.w	r3, r7, #8
 801c96c:	4618      	mov	r0, r3
 801c96e:	f7ff fec5 	bl	801c6fc <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 801c972:	7bfb      	ldrb	r3, [r7, #15]
 801c974:	3301      	adds	r3, #1
 801c976:	73fb      	strb	r3, [r7, #15]
 801c978:	7bfa      	ldrb	r2, [r7, #15]
 801c97a:	7bbb      	ldrb	r3, [r7, #14]
 801c97c:	429a      	cmp	r2, r3
 801c97e:	d3c8      	bcc.n	801c912 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 801c980:	bf00      	nop
 801c982:	bf00      	nop
 801c984:	3710      	adds	r7, #16
 801c986:	46bd      	mov	sp, r7
 801c988:	bd80      	pop	{r7, pc}
 801c98a:	bf00      	nop
 801c98c:	20003790 	.word	0x20003790

0801c990 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 801c990:	b480      	push	{r7}
 801c992:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 801c994:	4b03      	ldr	r3, [pc, #12]	; (801c9a4 <LoRaMacConfirmQueueGetCnt+0x14>)
 801c996:	691b      	ldr	r3, [r3, #16]
 801c998:	7d1b      	ldrb	r3, [r3, #20]
}
 801c99a:	4618      	mov	r0, r3
 801c99c:	46bd      	mov	sp, r7
 801c99e:	bc80      	pop	{r7}
 801c9a0:	4770      	bx	lr
 801c9a2:	bf00      	nop
 801c9a4:	20003790 	.word	0x20003790

0801c9a8 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 801c9a8:	b580      	push	{r7, lr}
 801c9aa:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 801c9ac:	4b06      	ldr	r3, [pc, #24]	; (801c9c8 <LoRaMacConfirmQueueIsFull+0x20>)
 801c9ae:	691b      	ldr	r3, [r3, #16]
 801c9b0:	7d1b      	ldrb	r3, [r3, #20]
 801c9b2:	4618      	mov	r0, r3
 801c9b4:	f7ff fe0a 	bl	801c5cc <IsListFull>
 801c9b8:	4603      	mov	r3, r0
 801c9ba:	2b00      	cmp	r3, #0
 801c9bc:	d001      	beq.n	801c9c2 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 801c9be:	2301      	movs	r3, #1
 801c9c0:	e000      	b.n	801c9c4 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 801c9c2:	2300      	movs	r3, #0
    }
}
 801c9c4:	4618      	mov	r0, r3
 801c9c6:	bd80      	pop	{r7, pc}
 801c9c8:	20003790 	.word	0x20003790

0801c9cc <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 801c9cc:	b580      	push	{r7, lr}
 801c9ce:	b08e      	sub	sp, #56	; 0x38
 801c9d0:	af00      	add	r7, sp, #0
 801c9d2:	60f8      	str	r0, [r7, #12]
 801c9d4:	607b      	str	r3, [r7, #4]
 801c9d6:	460b      	mov	r3, r1
 801c9d8:	817b      	strh	r3, [r7, #10]
 801c9da:	4613      	mov	r3, r2
 801c9dc:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 801c9de:	68fb      	ldr	r3, [r7, #12]
 801c9e0:	2b00      	cmp	r3, #0
 801c9e2:	d101      	bne.n	801c9e8 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801c9e4:	230a      	movs	r3, #10
 801c9e6:	e086      	b.n	801caf6 <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 801c9e8:	2300      	movs	r3, #0
 801c9ea:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 801c9ee:	2301      	movs	r3, #1
 801c9f0:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 801c9f2:	2300      	movs	r3, #0
 801c9f4:	623b      	str	r3, [r7, #32]
 801c9f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801c9fa:	2200      	movs	r2, #0
 801c9fc:	601a      	str	r2, [r3, #0]
 801c9fe:	605a      	str	r2, [r3, #4]
 801ca00:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 801ca02:	2300      	movs	r3, #0
 801ca04:	613b      	str	r3, [r7, #16]
 801ca06:	f107 0314 	add.w	r3, r7, #20
 801ca0a:	2200      	movs	r2, #0
 801ca0c:	601a      	str	r2, [r3, #0]
 801ca0e:	605a      	str	r2, [r3, #4]
 801ca10:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 801ca12:	2301      	movs	r3, #1
 801ca14:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801ca16:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801ca1a:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 801ca1c:	687b      	ldr	r3, [r7, #4]
 801ca1e:	b2db      	uxtb	r3, r3
 801ca20:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 801ca22:	687b      	ldr	r3, [r7, #4]
 801ca24:	0a1b      	lsrs	r3, r3, #8
 801ca26:	b2db      	uxtb	r3, r3
 801ca28:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801ca2a:	687b      	ldr	r3, [r7, #4]
 801ca2c:	0c1b      	lsrs	r3, r3, #16
 801ca2e:	b2db      	uxtb	r3, r3
 801ca30:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 801ca32:	687b      	ldr	r3, [r7, #4]
 801ca34:	0e1b      	lsrs	r3, r3, #24
 801ca36:	b2db      	uxtb	r3, r3
 801ca38:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801ca3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ca3c:	b2db      	uxtb	r3, r3
 801ca3e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 801ca40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ca42:	0a1b      	lsrs	r3, r3, #8
 801ca44:	b2db      	uxtb	r3, r3
 801ca46:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 801ca48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ca4a:	0c1b      	lsrs	r3, r3, #16
 801ca4c:	b2db      	uxtb	r3, r3
 801ca4e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 801ca50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801ca52:	0e1b      	lsrs	r3, r3, #24
 801ca54:	b2db      	uxtb	r3, r3
 801ca56:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 801ca58:	e048      	b.n	801caec <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 801ca5a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ca5c:	b2db      	uxtb	r3, r3
 801ca5e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 801ca60:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ca62:	3301      	adds	r3, #1
 801ca64:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 801ca66:	f107 0320 	add.w	r3, r7, #32
 801ca6a:	7a7a      	ldrb	r2, [r7, #9]
 801ca6c:	f107 0010 	add.w	r0, r7, #16
 801ca70:	2110      	movs	r1, #16
 801ca72:	f7f9 f814 	bl	8015a9e <SecureElementAesEncrypt>
 801ca76:	4603      	mov	r3, r0
 801ca78:	2b00      	cmp	r3, #0
 801ca7a:	d001      	beq.n	801ca80 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801ca7c:	230f      	movs	r3, #15
 801ca7e:	e03a      	b.n	801caf6 <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 801ca80:	2300      	movs	r3, #0
 801ca82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801ca86:	e01e      	b.n	801cac6 <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 801ca88:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 801ca8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801ca90:	4413      	add	r3, r2
 801ca92:	461a      	mov	r2, r3
 801ca94:	68fb      	ldr	r3, [r7, #12]
 801ca96:	4413      	add	r3, r2
 801ca98:	7819      	ldrb	r1, [r3, #0]
 801ca9a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801ca9e:	3338      	adds	r3, #56	; 0x38
 801caa0:	443b      	add	r3, r7
 801caa2:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 801caa6:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 801caaa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801caae:	4403      	add	r3, r0
 801cab0:	4618      	mov	r0, r3
 801cab2:	68fb      	ldr	r3, [r7, #12]
 801cab4:	4403      	add	r3, r0
 801cab6:	404a      	eors	r2, r1
 801cab8:	b2d2      	uxtb	r2, r2
 801caba:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 801cabc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801cac0:	3301      	adds	r3, #1
 801cac2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801cac6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801caca:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 801cace:	2a10      	cmp	r2, #16
 801cad0:	bfa8      	it	ge
 801cad2:	2210      	movge	r2, #16
 801cad4:	b212      	sxth	r2, r2
 801cad6:	4293      	cmp	r3, r2
 801cad8:	dbd6      	blt.n	801ca88 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 801cada:	897b      	ldrh	r3, [r7, #10]
 801cadc:	3b10      	subs	r3, #16
 801cade:	b29b      	uxth	r3, r3
 801cae0:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 801cae2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801cae6:	3310      	adds	r3, #16
 801cae8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 801caec:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801caf0:	2b00      	cmp	r3, #0
 801caf2:	dcb2      	bgt.n	801ca5a <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801caf4:	2300      	movs	r3, #0
}
 801caf6:	4618      	mov	r0, r3
 801caf8:	3738      	adds	r7, #56	; 0x38
 801cafa:	46bd      	mov	sp, r7
 801cafc:	bd80      	pop	{r7, pc}

0801cafe <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 801cafe:	b490      	push	{r4, r7}
 801cb00:	b082      	sub	sp, #8
 801cb02:	af00      	add	r7, sp, #0
 801cb04:	4604      	mov	r4, r0
 801cb06:	4608      	mov	r0, r1
 801cb08:	4611      	mov	r1, r2
 801cb0a:	461a      	mov	r2, r3
 801cb0c:	4623      	mov	r3, r4
 801cb0e:	80fb      	strh	r3, [r7, #6]
 801cb10:	4603      	mov	r3, r0
 801cb12:	717b      	strb	r3, [r7, #5]
 801cb14:	460b      	mov	r3, r1
 801cb16:	713b      	strb	r3, [r7, #4]
 801cb18:	4613      	mov	r3, r2
 801cb1a:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 801cb1c:	69bb      	ldr	r3, [r7, #24]
 801cb1e:	2b00      	cmp	r3, #0
 801cb20:	d101      	bne.n	801cb26 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801cb22:	230a      	movs	r3, #10
 801cb24:	e04e      	b.n	801cbc4 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801cb26:	69bb      	ldr	r3, [r7, #24]
 801cb28:	2249      	movs	r2, #73	; 0x49
 801cb2a:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 801cb2c:	69bb      	ldr	r3, [r7, #24]
 801cb2e:	3301      	adds	r3, #1
 801cb30:	2200      	movs	r2, #0
 801cb32:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 801cb34:	69bb      	ldr	r3, [r7, #24]
 801cb36:	3302      	adds	r3, #2
 801cb38:	2200      	movs	r2, #0
 801cb3a:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 801cb3c:	69bb      	ldr	r3, [r7, #24]
 801cb3e:	3303      	adds	r3, #3
 801cb40:	2200      	movs	r2, #0
 801cb42:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 801cb44:	69bb      	ldr	r3, [r7, #24]
 801cb46:	3304      	adds	r3, #4
 801cb48:	2200      	movs	r2, #0
 801cb4a:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801cb4c:	69bb      	ldr	r3, [r7, #24]
 801cb4e:	3305      	adds	r3, #5
 801cb50:	78fa      	ldrb	r2, [r7, #3]
 801cb52:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 801cb54:	69bb      	ldr	r3, [r7, #24]
 801cb56:	3306      	adds	r3, #6
 801cb58:	693a      	ldr	r2, [r7, #16]
 801cb5a:	b2d2      	uxtb	r2, r2
 801cb5c:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 801cb5e:	693b      	ldr	r3, [r7, #16]
 801cb60:	0a1a      	lsrs	r2, r3, #8
 801cb62:	69bb      	ldr	r3, [r7, #24]
 801cb64:	3307      	adds	r3, #7
 801cb66:	b2d2      	uxtb	r2, r2
 801cb68:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 801cb6a:	693b      	ldr	r3, [r7, #16]
 801cb6c:	0c1a      	lsrs	r2, r3, #16
 801cb6e:	69bb      	ldr	r3, [r7, #24]
 801cb70:	3308      	adds	r3, #8
 801cb72:	b2d2      	uxtb	r2, r2
 801cb74:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 801cb76:	693b      	ldr	r3, [r7, #16]
 801cb78:	0e1a      	lsrs	r2, r3, #24
 801cb7a:	69bb      	ldr	r3, [r7, #24]
 801cb7c:	3309      	adds	r3, #9
 801cb7e:	b2d2      	uxtb	r2, r2
 801cb80:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 801cb82:	69bb      	ldr	r3, [r7, #24]
 801cb84:	330a      	adds	r3, #10
 801cb86:	697a      	ldr	r2, [r7, #20]
 801cb88:	b2d2      	uxtb	r2, r2
 801cb8a:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 801cb8c:	697b      	ldr	r3, [r7, #20]
 801cb8e:	0a1a      	lsrs	r2, r3, #8
 801cb90:	69bb      	ldr	r3, [r7, #24]
 801cb92:	330b      	adds	r3, #11
 801cb94:	b2d2      	uxtb	r2, r2
 801cb96:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 801cb98:	697b      	ldr	r3, [r7, #20]
 801cb9a:	0c1a      	lsrs	r2, r3, #16
 801cb9c:	69bb      	ldr	r3, [r7, #24]
 801cb9e:	330c      	adds	r3, #12
 801cba0:	b2d2      	uxtb	r2, r2
 801cba2:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 801cba4:	697b      	ldr	r3, [r7, #20]
 801cba6:	0e1a      	lsrs	r2, r3, #24
 801cba8:	69bb      	ldr	r3, [r7, #24]
 801cbaa:	330d      	adds	r3, #13
 801cbac:	b2d2      	uxtb	r2, r2
 801cbae:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 801cbb0:	69bb      	ldr	r3, [r7, #24]
 801cbb2:	330e      	adds	r3, #14
 801cbb4:	2200      	movs	r2, #0
 801cbb6:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 801cbb8:	69bb      	ldr	r3, [r7, #24]
 801cbba:	330f      	adds	r3, #15
 801cbbc:	88fa      	ldrh	r2, [r7, #6]
 801cbbe:	b2d2      	uxtb	r2, r2
 801cbc0:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 801cbc2:	2300      	movs	r3, #0
}
 801cbc4:	4618      	mov	r0, r3
 801cbc6:	3708      	adds	r7, #8
 801cbc8:	46bd      	mov	sp, r7
 801cbca:	bc90      	pop	{r4, r7}
 801cbcc:	4770      	bx	lr

0801cbce <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 801cbce:	b590      	push	{r4, r7, lr}
 801cbd0:	b08b      	sub	sp, #44	; 0x2c
 801cbd2:	af04      	add	r7, sp, #16
 801cbd4:	6078      	str	r0, [r7, #4]
 801cbd6:	4608      	mov	r0, r1
 801cbd8:	4611      	mov	r1, r2
 801cbda:	461a      	mov	r2, r3
 801cbdc:	4603      	mov	r3, r0
 801cbde:	807b      	strh	r3, [r7, #2]
 801cbe0:	460b      	mov	r3, r1
 801cbe2:	707b      	strb	r3, [r7, #1]
 801cbe4:	4613      	mov	r3, r2
 801cbe6:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 801cbe8:	687b      	ldr	r3, [r7, #4]
 801cbea:	2b00      	cmp	r3, #0
 801cbec:	d002      	beq.n	801cbf4 <ComputeCmacB0+0x26>
 801cbee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cbf0:	2b00      	cmp	r3, #0
 801cbf2:	d101      	bne.n	801cbf8 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801cbf4:	230a      	movs	r3, #10
 801cbf6:	e024      	b.n	801cc42 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801cbf8:	887b      	ldrh	r3, [r7, #2]
 801cbfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801cbfe:	d901      	bls.n	801cc04 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 801cc00:	230e      	movs	r3, #14
 801cc02:	e01e      	b.n	801cc42 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801cc04:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 801cc08:	783a      	ldrb	r2, [r7, #0]
 801cc0a:	7879      	ldrb	r1, [r7, #1]
 801cc0c:	8878      	ldrh	r0, [r7, #2]
 801cc0e:	f107 0308 	add.w	r3, r7, #8
 801cc12:	9302      	str	r3, [sp, #8]
 801cc14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cc16:	9301      	str	r3, [sp, #4]
 801cc18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cc1a:	9300      	str	r3, [sp, #0]
 801cc1c:	4623      	mov	r3, r4
 801cc1e:	f7ff ff6e 	bl	801cafe <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 801cc22:	7879      	ldrb	r1, [r7, #1]
 801cc24:	887a      	ldrh	r2, [r7, #2]
 801cc26:	f107 0008 	add.w	r0, r7, #8
 801cc2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801cc2c:	9300      	str	r3, [sp, #0]
 801cc2e:	460b      	mov	r3, r1
 801cc30:	6879      	ldr	r1, [r7, #4]
 801cc32:	f7f8 fee7 	bl	8015a04 <SecureElementComputeAesCmac>
 801cc36:	4603      	mov	r3, r0
 801cc38:	2b00      	cmp	r3, #0
 801cc3a:	d001      	beq.n	801cc40 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801cc3c:	230f      	movs	r3, #15
 801cc3e:	e000      	b.n	801cc42 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801cc40:	2300      	movs	r3, #0
}
 801cc42:	4618      	mov	r0, r3
 801cc44:	371c      	adds	r7, #28
 801cc46:	46bd      	mov	sp, r7
 801cc48:	bd90      	pop	{r4, r7, pc}

0801cc4a <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801cc4a:	b590      	push	{r4, r7, lr}
 801cc4c:	b0cd      	sub	sp, #308	; 0x134
 801cc4e:	af04      	add	r7, sp, #16
 801cc50:	f507 7490 	add.w	r4, r7, #288	; 0x120
 801cc54:	f5a4 748e 	sub.w	r4, r4, #284	; 0x11c
 801cc58:	6020      	str	r0, [r4, #0]
 801cc5a:	460c      	mov	r4, r1
 801cc5c:	4610      	mov	r0, r2
 801cc5e:	4619      	mov	r1, r3
 801cc60:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801cc64:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801cc68:	4622      	mov	r2, r4
 801cc6a:	801a      	strh	r2, [r3, #0]
 801cc6c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801cc70:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 801cc74:	4602      	mov	r2, r0
 801cc76:	701a      	strb	r2, [r3, #0]
 801cc78:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801cc7c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 801cc80:	460a      	mov	r2, r1
 801cc82:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 801cc84:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801cc88:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 801cc8c:	681b      	ldr	r3, [r3, #0]
 801cc8e:	2b00      	cmp	r3, #0
 801cc90:	d101      	bne.n	801cc96 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801cc92:	230a      	movs	r3, #10
 801cc94:	e063      	b.n	801cd5e <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801cc96:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801cc9a:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801cc9e:	881b      	ldrh	r3, [r3, #0]
 801cca0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801cca4:	d901      	bls.n	801ccaa <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 801cca6:	230e      	movs	r3, #14
 801cca8:	e059      	b.n	801cd5e <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 801ccaa:	f107 030c 	add.w	r3, r7, #12
 801ccae:	f44f 7288 	mov.w	r2, #272	; 0x110
 801ccb2:	2100      	movs	r1, #0
 801ccb4:	4618      	mov	r0, r3
 801ccb6:	f004 fdf5 	bl	80218a4 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801ccba:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 801ccbe:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801ccc2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 801ccc6:	781a      	ldrb	r2, [r3, #0]
 801ccc8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801cccc:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 801ccd0:	7819      	ldrb	r1, [r3, #0]
 801ccd2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801ccd6:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801ccda:	8818      	ldrh	r0, [r3, #0]
 801ccdc:	f107 030c 	add.w	r3, r7, #12
 801cce0:	9302      	str	r3, [sp, #8]
 801cce2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 801cce6:	9301      	str	r3, [sp, #4]
 801cce8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 801ccec:	9300      	str	r3, [sp, #0]
 801ccee:	4623      	mov	r3, r4
 801ccf0:	f7ff ff05 	bl	801cafe <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 801ccf4:	f107 030c 	add.w	r3, r7, #12
 801ccf8:	3310      	adds	r3, #16
 801ccfa:	f507 7290 	add.w	r2, r7, #288	; 0x120
 801ccfe:	f5a2 728f 	sub.w	r2, r2, #286	; 0x11e
 801cd02:	8812      	ldrh	r2, [r2, #0]
 801cd04:	f507 7190 	add.w	r1, r7, #288	; 0x120
 801cd08:	f5a1 718e 	sub.w	r1, r1, #284	; 0x11c
 801cd0c:	6809      	ldr	r1, [r1, #0]
 801cd0e:	4618      	mov	r0, r3
 801cd10:	f004 fd8d 	bl	802182e <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801cd14:	2306      	movs	r3, #6
 801cd16:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 801cd1a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801cd1e:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801cd22:	881b      	ldrh	r3, [r3, #0]
 801cd24:	3310      	adds	r3, #16
 801cd26:	b299      	uxth	r1, r3
 801cd28:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801cd2c:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 801cd30:	781b      	ldrb	r3, [r3, #0]
 801cd32:	f107 000c 	add.w	r0, r7, #12
 801cd36:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 801cd3a:	f7f8 fe81 	bl	8015a40 <SecureElementVerifyAesCmac>
 801cd3e:	4603      	mov	r3, r0
 801cd40:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 801cd44:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 801cd48:	2b00      	cmp	r3, #0
 801cd4a:	d101      	bne.n	801cd50 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 801cd4c:	2300      	movs	r3, #0
 801cd4e:	e006      	b.n	801cd5e <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 801cd50:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 801cd54:	2b01      	cmp	r3, #1
 801cd56:	d101      	bne.n	801cd5c <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 801cd58:	2301      	movs	r3, #1
 801cd5a:	e000      	b.n	801cd5e <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801cd5c:	230f      	movs	r3, #15
}
 801cd5e:	4618      	mov	r0, r3
 801cd60:	f507 7792 	add.w	r7, r7, #292	; 0x124
 801cd64:	46bd      	mov	sp, r7
 801cd66:	bd90      	pop	{r4, r7, pc}

0801cd68 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 801cd68:	b480      	push	{r7}
 801cd6a:	b085      	sub	sp, #20
 801cd6c:	af00      	add	r7, sp, #0
 801cd6e:	4603      	mov	r3, r0
 801cd70:	6039      	str	r1, [r7, #0]
 801cd72:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801cd74:	2300      	movs	r3, #0
 801cd76:	73fb      	strb	r3, [r7, #15]
 801cd78:	e011      	b.n	801cd9e <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 801cd7a:	7bfb      	ldrb	r3, [r7, #15]
 801cd7c:	4a0c      	ldr	r2, [pc, #48]	; (801cdb0 <GetKeyAddrItem+0x48>)
 801cd7e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 801cd82:	79fa      	ldrb	r2, [r7, #7]
 801cd84:	429a      	cmp	r2, r3
 801cd86:	d107      	bne.n	801cd98 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 801cd88:	7bfb      	ldrb	r3, [r7, #15]
 801cd8a:	009b      	lsls	r3, r3, #2
 801cd8c:	4a08      	ldr	r2, [pc, #32]	; (801cdb0 <GetKeyAddrItem+0x48>)
 801cd8e:	441a      	add	r2, r3
 801cd90:	683b      	ldr	r3, [r7, #0]
 801cd92:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 801cd94:	2300      	movs	r3, #0
 801cd96:	e006      	b.n	801cda6 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801cd98:	7bfb      	ldrb	r3, [r7, #15]
 801cd9a:	3301      	adds	r3, #1
 801cd9c:	73fb      	strb	r3, [r7, #15]
 801cd9e:	7bfb      	ldrb	r3, [r7, #15]
 801cda0:	2b01      	cmp	r3, #1
 801cda2:	d9ea      	bls.n	801cd7a <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 801cda4:	230c      	movs	r3, #12
}
 801cda6:	4618      	mov	r0, r3
 801cda8:	3714      	adds	r7, #20
 801cdaa:	46bd      	mov	sp, r7
 801cdac:	bc80      	pop	{r7}
 801cdae:	4770      	bx	lr
 801cdb0:	200001c4 	.word	0x200001c4

0801cdb4 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 801cdb4:	b580      	push	{r7, lr}
 801cdb6:	b088      	sub	sp, #32
 801cdb8:	af00      	add	r7, sp, #0
 801cdba:	60b9      	str	r1, [r7, #8]
 801cdbc:	607a      	str	r2, [r7, #4]
 801cdbe:	603b      	str	r3, [r7, #0]
 801cdc0:	4603      	mov	r3, r0
 801cdc2:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 801cdc4:	68bb      	ldr	r3, [r7, #8]
 801cdc6:	2b00      	cmp	r3, #0
 801cdc8:	d005      	beq.n	801cdd6 <DeriveSessionKey10x+0x22>
 801cdca:	687b      	ldr	r3, [r7, #4]
 801cdcc:	2b00      	cmp	r3, #0
 801cdce:	d002      	beq.n	801cdd6 <DeriveSessionKey10x+0x22>
 801cdd0:	683b      	ldr	r3, [r7, #0]
 801cdd2:	2b00      	cmp	r3, #0
 801cdd4:	d101      	bne.n	801cdda <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801cdd6:	230a      	movs	r3, #10
 801cdd8:	e03c      	b.n	801ce54 <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 801cdda:	2300      	movs	r3, #0
 801cddc:	613b      	str	r3, [r7, #16]
 801cdde:	f107 0314 	add.w	r3, r7, #20
 801cde2:	2200      	movs	r2, #0
 801cde4:	601a      	str	r2, [r3, #0]
 801cde6:	605a      	str	r2, [r3, #4]
 801cde8:	609a      	str	r2, [r3, #8]

    switch( keyID )
 801cdea:	7bfb      	ldrb	r3, [r7, #15]
 801cdec:	2b02      	cmp	r3, #2
 801cdee:	d002      	beq.n	801cdf6 <DeriveSessionKey10x+0x42>
 801cdf0:	2b03      	cmp	r3, #3
 801cdf2:	d003      	beq.n	801cdfc <DeriveSessionKey10x+0x48>
 801cdf4:	e005      	b.n	801ce02 <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 801cdf6:	2301      	movs	r3, #1
 801cdf8:	743b      	strb	r3, [r7, #16]
            break;
 801cdfa:	e004      	b.n	801ce06 <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 801cdfc:	2302      	movs	r3, #2
 801cdfe:	743b      	strb	r3, [r7, #16]
            break;
 801ce00:	e001      	b.n	801ce06 <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801ce02:	230b      	movs	r3, #11
 801ce04:	e026      	b.n	801ce54 <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 801ce06:	f107 0310 	add.w	r3, r7, #16
 801ce0a:	3301      	adds	r3, #1
 801ce0c:	2203      	movs	r2, #3
 801ce0e:	68b9      	ldr	r1, [r7, #8]
 801ce10:	4618      	mov	r0, r3
 801ce12:	f004 fd0c 	bl	802182e <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 801ce16:	f107 0310 	add.w	r3, r7, #16
 801ce1a:	3304      	adds	r3, #4
 801ce1c:	2203      	movs	r2, #3
 801ce1e:	6879      	ldr	r1, [r7, #4]
 801ce20:	4618      	mov	r0, r3
 801ce22:	f004 fd04 	bl	802182e <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 801ce26:	f107 0310 	add.w	r3, r7, #16
 801ce2a:	3307      	adds	r3, #7
 801ce2c:	2202      	movs	r2, #2
 801ce2e:	6839      	ldr	r1, [r7, #0]
 801ce30:	4618      	mov	r0, r3
 801ce32:	f004 fcfc 	bl	802182e <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 801ce36:	4b09      	ldr	r3, [pc, #36]	; (801ce5c <DeriveSessionKey10x+0xa8>)
 801ce38:	6818      	ldr	r0, [r3, #0]
 801ce3a:	7bfb      	ldrb	r3, [r7, #15]
 801ce3c:	f107 0110 	add.w	r1, r7, #16
 801ce40:	2201      	movs	r2, #1
 801ce42:	6800      	ldr	r0, [r0, #0]
 801ce44:	f7f8 fe95 	bl	8015b72 <SecureElementDeriveAndStoreKey>
 801ce48:	4603      	mov	r3, r0
 801ce4a:	2b00      	cmp	r3, #0
 801ce4c:	d001      	beq.n	801ce52 <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801ce4e:	230f      	movs	r3, #15
 801ce50:	e000      	b.n	801ce54 <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801ce52:	2300      	movs	r3, #0
}
 801ce54:	4618      	mov	r0, r3
 801ce56:	3720      	adds	r7, #32
 801ce58:	46bd      	mov	sp, r7
 801ce5a:	bd80      	pop	{r7, pc}
 801ce5c:	200037a4 	.word	0x200037a4

0801ce60 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 801ce60:	b480      	push	{r7}
 801ce62:	b083      	sub	sp, #12
 801ce64:	af00      	add	r7, sp, #0
 801ce66:	4603      	mov	r3, r0
 801ce68:	6039      	str	r1, [r7, #0]
 801ce6a:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 801ce6c:	683b      	ldr	r3, [r7, #0]
 801ce6e:	2b00      	cmp	r3, #0
 801ce70:	d101      	bne.n	801ce76 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801ce72:	230a      	movs	r3, #10
 801ce74:	e03b      	b.n	801ceee <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 801ce76:	79fb      	ldrb	r3, [r7, #7]
 801ce78:	3b01      	subs	r3, #1
 801ce7a:	2b03      	cmp	r3, #3
 801ce7c:	d834      	bhi.n	801cee8 <GetLastFcntDown+0x88>
 801ce7e:	a201      	add	r2, pc, #4	; (adr r2, 801ce84 <GetLastFcntDown+0x24>)
 801ce80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ce84:	0801ce95 	.word	0x0801ce95
 801ce88:	0801cead 	.word	0x0801cead
 801ce8c:	0801cec5 	.word	0x0801cec5
 801ce90:	0801cedd 	.word	0x0801cedd
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 801ce94:	4b18      	ldr	r3, [pc, #96]	; (801cef8 <GetLastFcntDown+0x98>)
 801ce96:	681b      	ldr	r3, [r3, #0]
 801ce98:	691a      	ldr	r2, [r3, #16]
 801ce9a:	683b      	ldr	r3, [r7, #0]
 801ce9c:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 801ce9e:	4b16      	ldr	r3, [pc, #88]	; (801cef8 <GetLastFcntDown+0x98>)
 801cea0:	681a      	ldr	r2, [r3, #0]
 801cea2:	4b15      	ldr	r3, [pc, #84]	; (801cef8 <GetLastFcntDown+0x98>)
 801cea4:	681b      	ldr	r3, [r3, #0]
 801cea6:	3210      	adds	r2, #16
 801cea8:	621a      	str	r2, [r3, #32]
            break;
 801ceaa:	e01f      	b.n	801ceec <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 801ceac:	4b12      	ldr	r3, [pc, #72]	; (801cef8 <GetLastFcntDown+0x98>)
 801ceae:	681b      	ldr	r3, [r3, #0]
 801ceb0:	695a      	ldr	r2, [r3, #20]
 801ceb2:	683b      	ldr	r3, [r7, #0]
 801ceb4:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 801ceb6:	4b10      	ldr	r3, [pc, #64]	; (801cef8 <GetLastFcntDown+0x98>)
 801ceb8:	681a      	ldr	r2, [r3, #0]
 801ceba:	4b0f      	ldr	r3, [pc, #60]	; (801cef8 <GetLastFcntDown+0x98>)
 801cebc:	681b      	ldr	r3, [r3, #0]
 801cebe:	3214      	adds	r2, #20
 801cec0:	621a      	str	r2, [r3, #32]
            break;
 801cec2:	e013      	b.n	801ceec <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 801cec4:	4b0c      	ldr	r3, [pc, #48]	; (801cef8 <GetLastFcntDown+0x98>)
 801cec6:	681b      	ldr	r3, [r3, #0]
 801cec8:	699a      	ldr	r2, [r3, #24]
 801ceca:	683b      	ldr	r3, [r7, #0]
 801cecc:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 801cece:	4b0a      	ldr	r3, [pc, #40]	; (801cef8 <GetLastFcntDown+0x98>)
 801ced0:	681a      	ldr	r2, [r3, #0]
 801ced2:	4b09      	ldr	r3, [pc, #36]	; (801cef8 <GetLastFcntDown+0x98>)
 801ced4:	681b      	ldr	r3, [r3, #0]
 801ced6:	3218      	adds	r2, #24
 801ced8:	621a      	str	r2, [r3, #32]
            break;
 801ceda:	e007      	b.n	801ceec <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 801cedc:	4b06      	ldr	r3, [pc, #24]	; (801cef8 <GetLastFcntDown+0x98>)
 801cede:	681b      	ldr	r3, [r3, #0]
 801cee0:	69da      	ldr	r2, [r3, #28]
 801cee2:	683b      	ldr	r3, [r7, #0]
 801cee4:	601a      	str	r2, [r3, #0]
            break;
 801cee6:	e001      	b.n	801ceec <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 801cee8:	2305      	movs	r3, #5
 801ceea:	e000      	b.n	801ceee <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801ceec:	2300      	movs	r3, #0
}
 801ceee:	4618      	mov	r0, r3
 801cef0:	370c      	adds	r7, #12
 801cef2:	46bd      	mov	sp, r7
 801cef4:	bc80      	pop	{r7}
 801cef6:	4770      	bx	lr
 801cef8:	200037a4 	.word	0x200037a4

0801cefc <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801cefc:	b580      	push	{r7, lr}
 801cefe:	b084      	sub	sp, #16
 801cf00:	af00      	add	r7, sp, #0
 801cf02:	4603      	mov	r3, r0
 801cf04:	6039      	str	r1, [r7, #0]
 801cf06:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 801cf08:	2300      	movs	r3, #0
 801cf0a:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 801cf0c:	f107 020c 	add.w	r2, r7, #12
 801cf10:	79fb      	ldrb	r3, [r7, #7]
 801cf12:	4611      	mov	r1, r2
 801cf14:	4618      	mov	r0, r3
 801cf16:	f7ff ffa3 	bl	801ce60 <GetLastFcntDown>
 801cf1a:	4603      	mov	r3, r0
 801cf1c:	2b00      	cmp	r3, #0
 801cf1e:	d001      	beq.n	801cf24 <CheckFCntDown+0x28>
    {
        return false;
 801cf20:	2300      	movs	r3, #0
 801cf22:	e00a      	b.n	801cf3a <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 801cf24:	68fb      	ldr	r3, [r7, #12]
 801cf26:	683a      	ldr	r2, [r7, #0]
 801cf28:	429a      	cmp	r2, r3
 801cf2a:	d803      	bhi.n	801cf34 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 801cf2c:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801cf2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cf32:	d101      	bne.n	801cf38 <CheckFCntDown+0x3c>
    {
        return true;
 801cf34:	2301      	movs	r3, #1
 801cf36:	e000      	b.n	801cf3a <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 801cf38:	2300      	movs	r3, #0
    }
}
 801cf3a:	4618      	mov	r0, r3
 801cf3c:	3710      	adds	r7, #16
 801cf3e:	46bd      	mov	sp, r7
 801cf40:	bd80      	pop	{r7, pc}
	...

0801cf44 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801cf44:	b580      	push	{r7, lr}
 801cf46:	b082      	sub	sp, #8
 801cf48:	af00      	add	r7, sp, #0
 801cf4a:	4603      	mov	r3, r0
 801cf4c:	6039      	str	r1, [r7, #0]
 801cf4e:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 801cf50:	79fb      	ldrb	r3, [r7, #7]
 801cf52:	3b01      	subs	r3, #1
 801cf54:	2b03      	cmp	r3, #3
 801cf56:	d81f      	bhi.n	801cf98 <UpdateFCntDown+0x54>
 801cf58:	a201      	add	r2, pc, #4	; (adr r2, 801cf60 <UpdateFCntDown+0x1c>)
 801cf5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cf5e:	bf00      	nop
 801cf60:	0801cf71 	.word	0x0801cf71
 801cf64:	0801cf7b 	.word	0x0801cf7b
 801cf68:	0801cf85 	.word	0x0801cf85
 801cf6c:	0801cf8f 	.word	0x0801cf8f
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 801cf70:	4b0d      	ldr	r3, [pc, #52]	; (801cfa8 <UpdateFCntDown+0x64>)
 801cf72:	681b      	ldr	r3, [r3, #0]
 801cf74:	683a      	ldr	r2, [r7, #0]
 801cf76:	611a      	str	r2, [r3, #16]
            break;
 801cf78:	e00f      	b.n	801cf9a <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 801cf7a:	4b0b      	ldr	r3, [pc, #44]	; (801cfa8 <UpdateFCntDown+0x64>)
 801cf7c:	681b      	ldr	r3, [r3, #0]
 801cf7e:	683a      	ldr	r2, [r7, #0]
 801cf80:	615a      	str	r2, [r3, #20]
            break;
 801cf82:	e00a      	b.n	801cf9a <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 801cf84:	4b08      	ldr	r3, [pc, #32]	; (801cfa8 <UpdateFCntDown+0x64>)
 801cf86:	681b      	ldr	r3, [r3, #0]
 801cf88:	683a      	ldr	r2, [r7, #0]
 801cf8a:	619a      	str	r2, [r3, #24]
            break;
 801cf8c:	e005      	b.n	801cf9a <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 801cf8e:	4b06      	ldr	r3, [pc, #24]	; (801cfa8 <UpdateFCntDown+0x64>)
 801cf90:	681b      	ldr	r3, [r3, #0]
 801cf92:	683a      	ldr	r2, [r7, #0]
 801cf94:	61da      	str	r2, [r3, #28]
            break;
 801cf96:	e000      	b.n	801cf9a <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 801cf98:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801cf9a:	4b03      	ldr	r3, [pc, #12]	; (801cfa8 <UpdateFCntDown+0x64>)
 801cf9c:	685b      	ldr	r3, [r3, #4]
 801cf9e:	4798      	blx	r3
}
 801cfa0:	bf00      	nop
 801cfa2:	3708      	adds	r7, #8
 801cfa4:	46bd      	mov	sp, r7
 801cfa6:	bd80      	pop	{r7, pc}
 801cfa8:	200037a4 	.word	0x200037a4

0801cfac <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 801cfac:	b580      	push	{r7, lr}
 801cfae:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 801cfb0:	4b11      	ldr	r3, [pc, #68]	; (801cff8 <ResetFCnts+0x4c>)
 801cfb2:	681b      	ldr	r3, [r3, #0]
 801cfb4:	2200      	movs	r2, #0
 801cfb6:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 801cfb8:	4b0f      	ldr	r3, [pc, #60]	; (801cff8 <ResetFCnts+0x4c>)
 801cfba:	681b      	ldr	r3, [r3, #0]
 801cfbc:	f04f 32ff 	mov.w	r2, #4294967295
 801cfc0:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 801cfc2:	4b0d      	ldr	r3, [pc, #52]	; (801cff8 <ResetFCnts+0x4c>)
 801cfc4:	681b      	ldr	r3, [r3, #0]
 801cfc6:	f04f 32ff 	mov.w	r2, #4294967295
 801cfca:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 801cfcc:	4b0a      	ldr	r3, [pc, #40]	; (801cff8 <ResetFCnts+0x4c>)
 801cfce:	681b      	ldr	r3, [r3, #0]
 801cfd0:	f04f 32ff 	mov.w	r2, #4294967295
 801cfd4:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 801cfd6:	4b08      	ldr	r3, [pc, #32]	; (801cff8 <ResetFCnts+0x4c>)
 801cfd8:	681a      	ldr	r2, [r3, #0]
 801cfda:	4b07      	ldr	r3, [pc, #28]	; (801cff8 <ResetFCnts+0x4c>)
 801cfdc:	681b      	ldr	r3, [r3, #0]
 801cfde:	3218      	adds	r2, #24
 801cfe0:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 801cfe2:	4b05      	ldr	r3, [pc, #20]	; (801cff8 <ResetFCnts+0x4c>)
 801cfe4:	681b      	ldr	r3, [r3, #0]
 801cfe6:	f04f 32ff 	mov.w	r2, #4294967295
 801cfea:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801cfec:	4b02      	ldr	r3, [pc, #8]	; (801cff8 <ResetFCnts+0x4c>)
 801cfee:	685b      	ldr	r3, [r3, #4]
 801cff0:	4798      	blx	r3
}
 801cff2:	bf00      	nop
 801cff4:	bd80      	pop	{r7, pc}
 801cff6:	bf00      	nop
 801cff8:	200037a4 	.word	0x200037a4

0801cffc <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 801cffc:	b480      	push	{r7}
 801cffe:	af00      	add	r7, sp, #0
    return;
 801d000:	bf00      	nop
}
 801d002:	46bd      	mov	sp, r7
 801d004:	bc80      	pop	{r7}
 801d006:	4770      	bx	lr

0801d008 <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 801d008:	b580      	push	{r7, lr}
 801d00a:	b082      	sub	sp, #8
 801d00c:	af00      	add	r7, sp, #0
 801d00e:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 801d010:	4b15      	ldr	r3, [pc, #84]	; (801d068 <LoRaMacCryptoInit+0x60>)
 801d012:	4a16      	ldr	r2, [pc, #88]	; (801d06c <LoRaMacCryptoInit+0x64>)
 801d014:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 801d016:	687b      	ldr	r3, [r7, #4]
 801d018:	2b00      	cmp	r3, #0
 801d01a:	d003      	beq.n	801d024 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 801d01c:	4a12      	ldr	r2, [pc, #72]	; (801d068 <LoRaMacCryptoInit+0x60>)
 801d01e:	687b      	ldr	r3, [r7, #4]
 801d020:	6053      	str	r3, [r2, #4]
 801d022:	e002      	b.n	801d02a <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 801d024:	4b10      	ldr	r3, [pc, #64]	; (801d068 <LoRaMacCryptoInit+0x60>)
 801d026:	4a12      	ldr	r2, [pc, #72]	; (801d070 <LoRaMacCryptoInit+0x68>)
 801d028:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 801d02a:	4b0f      	ldr	r3, [pc, #60]	; (801d068 <LoRaMacCryptoInit+0x60>)
 801d02c:	681b      	ldr	r3, [r3, #0]
 801d02e:	2224      	movs	r2, #36	; 0x24
 801d030:	2100      	movs	r1, #0
 801d032:	4618      	mov	r0, r3
 801d034:	f004 fc36 	bl	80218a4 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 801d038:	4b0b      	ldr	r3, [pc, #44]	; (801d068 <LoRaMacCryptoInit+0x60>)
 801d03a:	681b      	ldr	r3, [r3, #0]
 801d03c:	2201      	movs	r2, #1
 801d03e:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 801d040:	4b09      	ldr	r3, [pc, #36]	; (801d068 <LoRaMacCryptoInit+0x60>)
 801d042:	681b      	ldr	r3, [r3, #0]
 801d044:	2201      	movs	r2, #1
 801d046:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 801d048:	4b07      	ldr	r3, [pc, #28]	; (801d068 <LoRaMacCryptoInit+0x60>)
 801d04a:	681b      	ldr	r3, [r3, #0]
 801d04c:	2201      	movs	r2, #1
 801d04e:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 801d050:	4b05      	ldr	r3, [pc, #20]	; (801d068 <LoRaMacCryptoInit+0x60>)
 801d052:	681b      	ldr	r3, [r3, #0]
 801d054:	2200      	movs	r2, #0
 801d056:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 801d058:	f7ff ffa8 	bl	801cfac <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 801d05c:	2300      	movs	r3, #0
}
 801d05e:	4618      	mov	r0, r3
 801d060:	3708      	adds	r7, #8
 801d062:	46bd      	mov	sp, r7
 801d064:	bd80      	pop	{r7, pc}
 801d066:	bf00      	nop
 801d068:	200037a4 	.word	0x200037a4
 801d06c:	200037ac 	.word	0x200037ac
 801d070:	0801cffd 	.word	0x0801cffd

0801d074 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 801d074:	b480      	push	{r7}
 801d076:	b083      	sub	sp, #12
 801d078:	af00      	add	r7, sp, #0
 801d07a:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 801d07c:	4b04      	ldr	r3, [pc, #16]	; (801d090 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 801d07e:	681b      	ldr	r3, [r3, #0]
 801d080:	687a      	ldr	r2, [r7, #4]
 801d082:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 801d084:	2300      	movs	r3, #0
}
 801d086:	4618      	mov	r0, r3
 801d088:	370c      	adds	r7, #12
 801d08a:	46bd      	mov	sp, r7
 801d08c:	bc80      	pop	{r7}
 801d08e:	4770      	bx	lr
 801d090:	200037a4 	.word	0x200037a4

0801d094 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 801d094:	b580      	push	{r7, lr}
 801d096:	b082      	sub	sp, #8
 801d098:	af00      	add	r7, sp, #0
 801d09a:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 801d09c:	687b      	ldr	r3, [r7, #4]
 801d09e:	2b00      	cmp	r3, #0
 801d0a0:	d006      	beq.n	801d0b0 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 801d0a2:	2224      	movs	r2, #36	; 0x24
 801d0a4:	6879      	ldr	r1, [r7, #4]
 801d0a6:	4805      	ldr	r0, [pc, #20]	; (801d0bc <LoRaMacCryptoRestoreNvmCtx+0x28>)
 801d0a8:	f004 fbc1 	bl	802182e <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 801d0ac:	2300      	movs	r3, #0
 801d0ae:	e000      	b.n	801d0b2 <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801d0b0:	230a      	movs	r3, #10
    }
}
 801d0b2:	4618      	mov	r0, r3
 801d0b4:	3708      	adds	r7, #8
 801d0b6:	46bd      	mov	sp, r7
 801d0b8:	bd80      	pop	{r7, pc}
 801d0ba:	bf00      	nop
 801d0bc:	200037ac 	.word	0x200037ac

0801d0c0 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 801d0c0:	b480      	push	{r7}
 801d0c2:	b083      	sub	sp, #12
 801d0c4:	af00      	add	r7, sp, #0
 801d0c6:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 801d0c8:	687b      	ldr	r3, [r7, #4]
 801d0ca:	2224      	movs	r2, #36	; 0x24
 801d0cc:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 801d0ce:	4b03      	ldr	r3, [pc, #12]	; (801d0dc <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 801d0d0:	4618      	mov	r0, r3
 801d0d2:	370c      	adds	r7, #12
 801d0d4:	46bd      	mov	sp, r7
 801d0d6:	bc80      	pop	{r7}
 801d0d8:	4770      	bx	lr
 801d0da:	bf00      	nop
 801d0dc:	200037ac 	.word	0x200037ac

0801d0e0 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 801d0e0:	b480      	push	{r7}
 801d0e2:	b083      	sub	sp, #12
 801d0e4:	af00      	add	r7, sp, #0
 801d0e6:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 801d0e8:	687b      	ldr	r3, [r7, #4]
 801d0ea:	2b00      	cmp	r3, #0
 801d0ec:	d101      	bne.n	801d0f2 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801d0ee:	230a      	movs	r3, #10
 801d0f0:	e006      	b.n	801d100 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 801d0f2:	4b06      	ldr	r3, [pc, #24]	; (801d10c <LoRaMacCryptoGetFCntUp+0x2c>)
 801d0f4:	681b      	ldr	r3, [r3, #0]
 801d0f6:	68db      	ldr	r3, [r3, #12]
 801d0f8:	1c5a      	adds	r2, r3, #1
 801d0fa:	687b      	ldr	r3, [r7, #4]
 801d0fc:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 801d0fe:	2300      	movs	r3, #0
}
 801d100:	4618      	mov	r0, r3
 801d102:	370c      	adds	r7, #12
 801d104:	46bd      	mov	sp, r7
 801d106:	bc80      	pop	{r7}
 801d108:	4770      	bx	lr
 801d10a:	bf00      	nop
 801d10c:	200037a4 	.word	0x200037a4

0801d110 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 801d110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801d114:	b08a      	sub	sp, #40	; 0x28
 801d116:	af00      	add	r7, sp, #0
 801d118:	613a      	str	r2, [r7, #16]
 801d11a:	60fb      	str	r3, [r7, #12]
 801d11c:	4603      	mov	r3, r0
 801d11e:	75fb      	strb	r3, [r7, #23]
 801d120:	460b      	mov	r3, r1
 801d122:	82bb      	strh	r3, [r7, #20]
    uint32_t lastDown = 0;
 801d124:	2300      	movs	r3, #0
 801d126:	61fb      	str	r3, [r7, #28]
    int32_t fCntDiff = 0;
 801d128:	2300      	movs	r3, #0
 801d12a:	627b      	str	r3, [r7, #36]	; 0x24
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 801d12c:	2313      	movs	r3, #19
 801d12e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    if( currentDown == NULL )
 801d132:	68fb      	ldr	r3, [r7, #12]
 801d134:	2b00      	cmp	r3, #0
 801d136:	d101      	bne.n	801d13c <LoRaMacCryptoGetFCntDown+0x2c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801d138:	230a      	movs	r3, #10
 801d13a:	e057      	b.n	801d1ec <LoRaMacCryptoGetFCntDown+0xdc>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 801d13c:	f107 021c 	add.w	r2, r7, #28
 801d140:	7dfb      	ldrb	r3, [r7, #23]
 801d142:	4611      	mov	r1, r2
 801d144:	4618      	mov	r0, r3
 801d146:	f7ff fe8b 	bl	801ce60 <GetLastFcntDown>
 801d14a:	4603      	mov	r3, r0
 801d14c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801d150:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801d154:	2b00      	cmp	r3, #0
 801d156:	d002      	beq.n	801d15e <LoRaMacCryptoGetFCntDown+0x4e>
    {
        return cryptoStatus;
 801d158:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801d15c:	e046      	b.n	801d1ec <LoRaMacCryptoGetFCntDown+0xdc>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 801d15e:	69fb      	ldr	r3, [r7, #28]
 801d160:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d164:	d103      	bne.n	801d16e <LoRaMacCryptoGetFCntDown+0x5e>
    {
        *currentDown = frameFcnt;
 801d166:	68fb      	ldr	r3, [r7, #12]
 801d168:	693a      	ldr	r2, [r7, #16]
 801d16a:	601a      	str	r2, [r3, #0]
 801d16c:	e01e      	b.n	801d1ac <LoRaMacCryptoGetFCntDown+0x9c>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 801d16e:	69fb      	ldr	r3, [r7, #28]
 801d170:	b29b      	uxth	r3, r3
 801d172:	693a      	ldr	r2, [r7, #16]
 801d174:	1ad3      	subs	r3, r2, r3
 801d176:	627b      	str	r3, [r7, #36]	; 0x24

        if( fCntDiff > 0 )
 801d178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d17a:	2b00      	cmp	r3, #0
 801d17c:	dd05      	ble.n	801d18a <LoRaMacCryptoGetFCntDown+0x7a>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 801d17e:	69fa      	ldr	r2, [r7, #28]
 801d180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d182:	441a      	add	r2, r3
 801d184:	68fb      	ldr	r3, [r7, #12]
 801d186:	601a      	str	r2, [r3, #0]
 801d188:	e010      	b.n	801d1ac <LoRaMacCryptoGetFCntDown+0x9c>
        }
        else if( fCntDiff == 0 )
 801d18a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d18c:	2b00      	cmp	r3, #0
 801d18e:	d104      	bne.n	801d19a <LoRaMacCryptoGetFCntDown+0x8a>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 801d190:	69fa      	ldr	r2, [r7, #28]
 801d192:	68fb      	ldr	r3, [r7, #12]
 801d194:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 801d196:	2307      	movs	r3, #7
 801d198:	e028      	b.n	801d1ec <LoRaMacCryptoGetFCntDown+0xdc>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 801d19a:	69fb      	ldr	r3, [r7, #28]
 801d19c:	0c1b      	lsrs	r3, r3, #16
 801d19e:	041b      	lsls	r3, r3, #16
 801d1a0:	693a      	ldr	r2, [r7, #16]
 801d1a2:	4413      	add	r3, r2
 801d1a4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 801d1a8:	68fb      	ldr	r3, [r7, #12]
 801d1aa:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 801d1ac:	4b12      	ldr	r3, [pc, #72]	; (801d1f8 <LoRaMacCryptoGetFCntDown+0xe8>)
 801d1ae:	681b      	ldr	r3, [r3, #0]
 801d1b0:	789b      	ldrb	r3, [r3, #2]
 801d1b2:	2b00      	cmp	r3, #0
 801d1b4:	d119      	bne.n	801d1ea <LoRaMacCryptoGetFCntDown+0xda>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 801d1b6:	68fb      	ldr	r3, [r7, #12]
 801d1b8:	681b      	ldr	r3, [r3, #0]
 801d1ba:	2200      	movs	r2, #0
 801d1bc:	603b      	str	r3, [r7, #0]
 801d1be:	607a      	str	r2, [r7, #4]
 801d1c0:	69fb      	ldr	r3, [r7, #28]
 801d1c2:	2200      	movs	r2, #0
 801d1c4:	469a      	mov	sl, r3
 801d1c6:	4693      	mov	fp, r2
 801d1c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 801d1cc:	4611      	mov	r1, r2
 801d1ce:	ebb1 040a 	subs.w	r4, r1, sl
 801d1d2:	eb63 050b 	sbc.w	r5, r3, fp
 801d1d6:	8abb      	ldrh	r3, [r7, #20]
 801d1d8:	2200      	movs	r2, #0
 801d1da:	4698      	mov	r8, r3
 801d1dc:	4691      	mov	r9, r2
 801d1de:	4544      	cmp	r4, r8
 801d1e0:	eb75 0309 	sbcs.w	r3, r5, r9
 801d1e4:	db01      	blt.n	801d1ea <LoRaMacCryptoGetFCntDown+0xda>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 801d1e6:	2308      	movs	r3, #8
 801d1e8:	e000      	b.n	801d1ec <LoRaMacCryptoGetFCntDown+0xdc>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801d1ea:	2300      	movs	r3, #0
}
 801d1ec:	4618      	mov	r0, r3
 801d1ee:	3728      	adds	r7, #40	; 0x28
 801d1f0:	46bd      	mov	sp, r7
 801d1f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801d1f6:	bf00      	nop
 801d1f8:	200037a4 	.word	0x200037a4

0801d1fc <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 801d1fc:	b480      	push	{r7}
 801d1fe:	b083      	sub	sp, #12
 801d200:	af00      	add	r7, sp, #0
 801d202:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 801d204:	687b      	ldr	r3, [r7, #4]
 801d206:	2b00      	cmp	r3, #0
 801d208:	d101      	bne.n	801d20e <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801d20a:	230a      	movs	r3, #10
 801d20c:	e006      	b.n	801d21c <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 801d20e:	4b06      	ldr	r3, [pc, #24]	; (801d228 <LoRaMacCryptoSetMulticastReference+0x2c>)
 801d210:	681b      	ldr	r3, [r3, #0]
 801d212:	f103 021c 	add.w	r2, r3, #28
 801d216:	687b      	ldr	r3, [r7, #4]
 801d218:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 801d21a:	2300      	movs	r3, #0
}
 801d21c:	4618      	mov	r0, r3
 801d21e:	370c      	adds	r7, #12
 801d220:	46bd      	mov	sp, r7
 801d222:	bc80      	pop	{r7}
 801d224:	4770      	bx	lr
 801d226:	bf00      	nop
 801d228:	200037a4 	.word	0x200037a4

0801d22c <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 801d22c:	b580      	push	{r7, lr}
 801d22e:	b082      	sub	sp, #8
 801d230:	af00      	add	r7, sp, #0
 801d232:	4603      	mov	r3, r0
 801d234:	6039      	str	r1, [r7, #0]
 801d236:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 801d238:	79fb      	ldrb	r3, [r7, #7]
 801d23a:	6839      	ldr	r1, [r7, #0]
 801d23c:	4618      	mov	r0, r3
 801d23e:	f7f8 fb7d 	bl	801593c <SecureElementSetKey>
 801d242:	4603      	mov	r3, r0
 801d244:	2b00      	cmp	r3, #0
 801d246:	d001      	beq.n	801d24c <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801d248:	230f      	movs	r3, #15
 801d24a:	e014      	b.n	801d276 <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 801d24c:	79fb      	ldrb	r3, [r7, #7]
 801d24e:	2b00      	cmp	r3, #0
 801d250:	d110      	bne.n	801d274 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 801d252:	79fb      	ldrb	r3, [r7, #7]
 801d254:	4618      	mov	r0, r3
 801d256:	f000 fa21 	bl	801d69c <LoRaMacCryptoDeriveMcRootKey>
 801d25a:	4603      	mov	r3, r0
 801d25c:	2b00      	cmp	r3, #0
 801d25e:	d001      	beq.n	801d264 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801d260:	230f      	movs	r3, #15
 801d262:	e008      	b.n	801d276 <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801d264:	2004      	movs	r0, #4
 801d266:	f000 fa47 	bl	801d6f8 <LoRaMacCryptoDeriveMcKEKey>
 801d26a:	4603      	mov	r3, r0
 801d26c:	2b00      	cmp	r3, #0
 801d26e:	d001      	beq.n	801d274 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801d270:	230f      	movs	r3, #15
 801d272:	e000      	b.n	801d276 <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801d274:	2300      	movs	r3, #0
}
 801d276:	4618      	mov	r0, r3
 801d278:	3708      	adds	r7, #8
 801d27a:	46bd      	mov	sp, r7
 801d27c:	bd80      	pop	{r7, pc}
	...

0801d280 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 801d280:	b580      	push	{r7, lr}
 801d282:	b086      	sub	sp, #24
 801d284:	af02      	add	r7, sp, #8
 801d286:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 801d288:	687b      	ldr	r3, [r7, #4]
 801d28a:	2b00      	cmp	r3, #0
 801d28c:	d101      	bne.n	801d292 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801d28e:	230a      	movs	r3, #10
 801d290:	e036      	b.n	801d300 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 801d292:	2301      	movs	r3, #1
 801d294:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 801d296:	2300      	movs	r3, #0
 801d298:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 801d29a:	f107 0308 	add.w	r3, r7, #8
 801d29e:	4618      	mov	r0, r3
 801d2a0:	f7f8 fd30 	bl	8015d04 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 801d2a4:	68ba      	ldr	r2, [r7, #8]
 801d2a6:	4b18      	ldr	r3, [pc, #96]	; (801d308 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 801d2a8:	681b      	ldr	r3, [r3, #0]
 801d2aa:	b292      	uxth	r2, r2
 801d2ac:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801d2ae:	4b16      	ldr	r3, [pc, #88]	; (801d308 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 801d2b0:	685b      	ldr	r3, [r3, #4]
 801d2b2:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 801d2b4:	4b14      	ldr	r3, [pc, #80]	; (801d308 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 801d2b6:	681b      	ldr	r3, [r3, #0]
 801d2b8:	889a      	ldrh	r2, [r3, #4]
 801d2ba:	687b      	ldr	r3, [r7, #4]
 801d2bc:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801d2be:	6878      	ldr	r0, [r7, #4]
 801d2c0:	f000 fc01 	bl	801dac6 <LoRaMacSerializerJoinRequest>
 801d2c4:	4603      	mov	r3, r0
 801d2c6:	2b00      	cmp	r3, #0
 801d2c8:	d001      	beq.n	801d2ce <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801d2ca:	2311      	movs	r3, #17
 801d2cc:	e018      	b.n	801d300 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 801d2ce:	687b      	ldr	r3, [r7, #4]
 801d2d0:	6819      	ldr	r1, [r3, #0]
 801d2d2:	687b      	ldr	r3, [r7, #4]
 801d2d4:	3318      	adds	r3, #24
 801d2d6:	7bfa      	ldrb	r2, [r7, #15]
 801d2d8:	9300      	str	r3, [sp, #0]
 801d2da:	4613      	mov	r3, r2
 801d2dc:	2213      	movs	r2, #19
 801d2de:	2000      	movs	r0, #0
 801d2e0:	f7f8 fb90 	bl	8015a04 <SecureElementComputeAesCmac>
 801d2e4:	4603      	mov	r3, r0
 801d2e6:	2b00      	cmp	r3, #0
 801d2e8:	d001      	beq.n	801d2ee <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801d2ea:	230f      	movs	r3, #15
 801d2ec:	e008      	b.n	801d300 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801d2ee:	6878      	ldr	r0, [r7, #4]
 801d2f0:	f000 fbe9 	bl	801dac6 <LoRaMacSerializerJoinRequest>
 801d2f4:	4603      	mov	r3, r0
 801d2f6:	2b00      	cmp	r3, #0
 801d2f8:	d001      	beq.n	801d2fe <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801d2fa:	2311      	movs	r3, #17
 801d2fc:	e000      	b.n	801d300 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801d2fe:	2300      	movs	r3, #0
}
 801d300:	4618      	mov	r0, r3
 801d302:	3710      	adds	r7, #16
 801d304:	46bd      	mov	sp, r7
 801d306:	bd80      	pop	{r7, pc}
 801d308:	200037a4 	.word	0x200037a4

0801d30c <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 801d30c:	b590      	push	{r4, r7, lr}
 801d30e:	b095      	sub	sp, #84	; 0x54
 801d310:	af04      	add	r7, sp, #16
 801d312:	4603      	mov	r3, r0
 801d314:	60b9      	str	r1, [r7, #8]
 801d316:	607a      	str	r2, [r7, #4]
 801d318:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 801d31a:	687b      	ldr	r3, [r7, #4]
 801d31c:	2b00      	cmp	r3, #0
 801d31e:	d002      	beq.n	801d326 <LoRaMacCryptoHandleJoinAccept+0x1a>
 801d320:	68bb      	ldr	r3, [r7, #8]
 801d322:	2b00      	cmp	r3, #0
 801d324:	d101      	bne.n	801d32a <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801d326:	230a      	movs	r3, #10
 801d328:	e09b      	b.n	801d462 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801d32a:	2313      	movs	r3, #19
 801d32c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 801d330:	2300      	movs	r3, #0
 801d332:	617b      	str	r3, [r7, #20]
 801d334:	f107 0318 	add.w	r3, r7, #24
 801d338:	221d      	movs	r2, #29
 801d33a:	2100      	movs	r1, #0
 801d33c:	4618      	mov	r0, r3
 801d33e:	f008 fb81 	bl	8025a44 <memset>
    uint8_t versionMinor         = 0;
 801d342:	2300      	movs	r3, #0
 801d344:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 801d346:	4b49      	ldr	r3, [pc, #292]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d348:	681b      	ldr	r3, [r3, #0]
 801d34a:	3304      	adds	r3, #4
 801d34c:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 801d34e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801d350:	781b      	ldrb	r3, [r3, #0]
 801d352:	b299      	uxth	r1, r3
 801d354:	687b      	ldr	r3, [r7, #4]
 801d356:	681c      	ldr	r4, [r3, #0]
 801d358:	687b      	ldr	r3, [r7, #4]
 801d35a:	791b      	ldrb	r3, [r3, #4]
 801d35c:	7bf8      	ldrb	r0, [r7, #15]
 801d35e:	f107 0213 	add.w	r2, r7, #19
 801d362:	9202      	str	r2, [sp, #8]
 801d364:	f107 0214 	add.w	r2, r7, #20
 801d368:	9201      	str	r2, [sp, #4]
 801d36a:	9300      	str	r3, [sp, #0]
 801d36c:	4623      	mov	r3, r4
 801d36e:	460a      	mov	r2, r1
 801d370:	68b9      	ldr	r1, [r7, #8]
 801d372:	f7f8 fc49 	bl	8015c08 <SecureElementProcessJoinAccept>
 801d376:	4603      	mov	r3, r0
 801d378:	2b00      	cmp	r3, #0
 801d37a:	d001      	beq.n	801d380 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801d37c:	230f      	movs	r3, #15
 801d37e:	e070      	b.n	801d462 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 801d380:	687b      	ldr	r3, [r7, #4]
 801d382:	6818      	ldr	r0, [r3, #0]
 801d384:	687b      	ldr	r3, [r7, #4]
 801d386:	791b      	ldrb	r3, [r3, #4]
 801d388:	b29a      	uxth	r2, r3
 801d38a:	f107 0314 	add.w	r3, r7, #20
 801d38e:	4619      	mov	r1, r3
 801d390:	f004 fa4d 	bl	802182e <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801d394:	6878      	ldr	r0, [r7, #4]
 801d396:	f000 f9d7 	bl	801d748 <LoRaMacParserJoinAccept>
 801d39a:	4603      	mov	r3, r0
 801d39c:	2b00      	cmp	r3, #0
 801d39e:	d001      	beq.n	801d3a4 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 801d3a0:	2310      	movs	r3, #16
 801d3a2:	e05e      	b.n	801d462 <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 801d3a4:	2000      	movs	r0, #0
 801d3a6:	f000 f979 	bl	801d69c <LoRaMacCryptoDeriveMcRootKey>
 801d3aa:	4603      	mov	r3, r0
 801d3ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d3b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801d3b4:	2b00      	cmp	r3, #0
 801d3b6:	d002      	beq.n	801d3be <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 801d3b8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801d3bc:	e051      	b.n	801d462 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 801d3be:	2004      	movs	r0, #4
 801d3c0:	f000 f99a 	bl	801d6f8 <LoRaMacCryptoDeriveMcKEKey>
 801d3c4:	4603      	mov	r3, r0
 801d3c6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d3ca:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801d3ce:	2b00      	cmp	r3, #0
 801d3d0:	d002      	beq.n	801d3d8 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 801d3d2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801d3d6:	e044      	b.n	801d462 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 801d3d8:	687b      	ldr	r3, [r7, #4]
 801d3da:	1d99      	adds	r1, r3, #6
 801d3dc:	687b      	ldr	r3, [r7, #4]
 801d3de:	f103 0209 	add.w	r2, r3, #9
 801d3e2:	4b22      	ldr	r3, [pc, #136]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d3e4:	681b      	ldr	r3, [r3, #0]
 801d3e6:	3304      	adds	r3, #4
 801d3e8:	2003      	movs	r0, #3
 801d3ea:	f7ff fce3 	bl	801cdb4 <DeriveSessionKey10x>
 801d3ee:	4603      	mov	r3, r0
 801d3f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d3f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801d3f8:	2b00      	cmp	r3, #0
 801d3fa:	d002      	beq.n	801d402 <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 801d3fc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801d400:	e02f      	b.n	801d462 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 801d402:	687b      	ldr	r3, [r7, #4]
 801d404:	1d99      	adds	r1, r3, #6
 801d406:	687b      	ldr	r3, [r7, #4]
 801d408:	f103 0209 	add.w	r2, r3, #9
 801d40c:	4b17      	ldr	r3, [pc, #92]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d40e:	681b      	ldr	r3, [r3, #0]
 801d410:	3304      	adds	r3, #4
 801d412:	2002      	movs	r0, #2
 801d414:	f7ff fcce 	bl	801cdb4 <DeriveSessionKey10x>
 801d418:	4603      	mov	r3, r0
 801d41a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d41e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801d422:	2b00      	cmp	r3, #0
 801d424:	d002      	beq.n	801d42c <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 801d426:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801d42a:	e01a      	b.n	801d462 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 801d42c:	4b0f      	ldr	r3, [pc, #60]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d42e:	681b      	ldr	r3, [r3, #0]
 801d430:	7cfa      	ldrb	r2, [r7, #19]
 801d432:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 801d434:	4b0d      	ldr	r3, [pc, #52]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d436:	681b      	ldr	r3, [r3, #0]
 801d438:	2200      	movs	r2, #0
 801d43a:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 801d43c:	4b0b      	ldr	r3, [pc, #44]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d43e:	681b      	ldr	r3, [r3, #0]
 801d440:	f04f 32ff 	mov.w	r2, #4294967295
 801d444:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 801d446:	4b09      	ldr	r3, [pc, #36]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d448:	681b      	ldr	r3, [r3, #0]
 801d44a:	f04f 32ff 	mov.w	r2, #4294967295
 801d44e:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 801d450:	4b06      	ldr	r3, [pc, #24]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d452:	681b      	ldr	r3, [r3, #0]
 801d454:	f04f 32ff 	mov.w	r2, #4294967295
 801d458:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 801d45a:	4b04      	ldr	r3, [pc, #16]	; (801d46c <LoRaMacCryptoHandleJoinAccept+0x160>)
 801d45c:	685b      	ldr	r3, [r3, #4]
 801d45e:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 801d460:	2300      	movs	r3, #0
}
 801d462:	4618      	mov	r0, r3
 801d464:	3744      	adds	r7, #68	; 0x44
 801d466:	46bd      	mov	sp, r7
 801d468:	bd90      	pop	{r4, r7, pc}
 801d46a:	bf00      	nop
 801d46c:	200037a4 	.word	0x200037a4

0801d470 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 801d470:	b590      	push	{r4, r7, lr}
 801d472:	b08b      	sub	sp, #44	; 0x2c
 801d474:	af04      	add	r7, sp, #16
 801d476:	60f8      	str	r0, [r7, #12]
 801d478:	607b      	str	r3, [r7, #4]
 801d47a:	460b      	mov	r3, r1
 801d47c:	72fb      	strb	r3, [r7, #11]
 801d47e:	4613      	mov	r3, r2
 801d480:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801d482:	2313      	movs	r3, #19
 801d484:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801d486:	2303      	movs	r3, #3
 801d488:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 801d48a:	687b      	ldr	r3, [r7, #4]
 801d48c:	2b00      	cmp	r3, #0
 801d48e:	d101      	bne.n	801d494 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801d490:	230a      	movs	r3, #10
 801d492:	e062      	b.n	801d55a <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 801d494:	4b33      	ldr	r3, [pc, #204]	; (801d564 <LoRaMacCryptoSecureMessage+0xf4>)
 801d496:	681b      	ldr	r3, [r3, #0]
 801d498:	68db      	ldr	r3, [r3, #12]
 801d49a:	68fa      	ldr	r2, [r7, #12]
 801d49c:	429a      	cmp	r2, r3
 801d49e:	d201      	bcs.n	801d4a4 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801d4a0:	2306      	movs	r3, #6
 801d4a2:	e05a      	b.n	801d55a <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 801d4a4:	687b      	ldr	r3, [r7, #4]
 801d4a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d4aa:	2b00      	cmp	r3, #0
 801d4ac:	d101      	bne.n	801d4b2 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801d4ae:	2302      	movs	r3, #2
 801d4b0:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 801d4b2:	4b2c      	ldr	r3, [pc, #176]	; (801d564 <LoRaMacCryptoSecureMessage+0xf4>)
 801d4b4:	681b      	ldr	r3, [r3, #0]
 801d4b6:	68db      	ldr	r3, [r3, #12]
 801d4b8:	68fa      	ldr	r2, [r7, #12]
 801d4ba:	429a      	cmp	r2, r3
 801d4bc:	d916      	bls.n	801d4ec <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 801d4be:	687b      	ldr	r3, [r7, #4]
 801d4c0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801d4c2:	687b      	ldr	r3, [r7, #4]
 801d4c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801d4c8:	b219      	sxth	r1, r3
 801d4ca:	687b      	ldr	r3, [r7, #4]
 801d4cc:	689c      	ldr	r4, [r3, #8]
 801d4ce:	7dfa      	ldrb	r2, [r7, #23]
 801d4d0:	68fb      	ldr	r3, [r7, #12]
 801d4d2:	9301      	str	r3, [sp, #4]
 801d4d4:	2300      	movs	r3, #0
 801d4d6:	9300      	str	r3, [sp, #0]
 801d4d8:	4623      	mov	r3, r4
 801d4da:	f7ff fa77 	bl	801c9cc <PayloadEncrypt>
 801d4de:	4603      	mov	r3, r0
 801d4e0:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d4e2:	7dbb      	ldrb	r3, [r7, #22]
 801d4e4:	2b00      	cmp	r3, #0
 801d4e6:	d001      	beq.n	801d4ec <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 801d4e8:	7dbb      	ldrb	r3, [r7, #22]
 801d4ea:	e036      	b.n	801d55a <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801d4ec:	6878      	ldr	r0, [r7, #4]
 801d4ee:	f000 fb6c 	bl	801dbca <LoRaMacSerializerData>
 801d4f2:	4603      	mov	r3, r0
 801d4f4:	2b00      	cmp	r3, #0
 801d4f6:	d001      	beq.n	801d4fc <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801d4f8:	2311      	movs	r3, #17
 801d4fa:	e02e      	b.n	801d55a <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801d4fc:	2302      	movs	r3, #2
 801d4fe:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 801d500:	687b      	ldr	r3, [r7, #4]
 801d502:	6818      	ldr	r0, [r3, #0]
 801d504:	687b      	ldr	r3, [r7, #4]
 801d506:	791b      	ldrb	r3, [r3, #4]
 801d508:	b29b      	uxth	r3, r3
 801d50a:	3b04      	subs	r3, #4
 801d50c:	b299      	uxth	r1, r3
 801d50e:	687b      	ldr	r3, [r7, #4]
 801d510:	689b      	ldr	r3, [r3, #8]
 801d512:	687a      	ldr	r2, [r7, #4]
 801d514:	322c      	adds	r2, #44	; 0x2c
 801d516:	7dfc      	ldrb	r4, [r7, #23]
 801d518:	9203      	str	r2, [sp, #12]
 801d51a:	68fa      	ldr	r2, [r7, #12]
 801d51c:	9202      	str	r2, [sp, #8]
 801d51e:	9301      	str	r3, [sp, #4]
 801d520:	2300      	movs	r3, #0
 801d522:	9300      	str	r3, [sp, #0]
 801d524:	2300      	movs	r3, #0
 801d526:	4622      	mov	r2, r4
 801d528:	f7ff fb51 	bl	801cbce <ComputeCmacB0>
 801d52c:	4603      	mov	r3, r0
 801d52e:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d530:	7dbb      	ldrb	r3, [r7, #22]
 801d532:	2b00      	cmp	r3, #0
 801d534:	d001      	beq.n	801d53a <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 801d536:	7dbb      	ldrb	r3, [r7, #22]
 801d538:	e00f      	b.n	801d55a <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 801d53a:	6878      	ldr	r0, [r7, #4]
 801d53c:	f000 fb45 	bl	801dbca <LoRaMacSerializerData>
 801d540:	4603      	mov	r3, r0
 801d542:	2b00      	cmp	r3, #0
 801d544:	d001      	beq.n	801d54a <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801d546:	2311      	movs	r3, #17
 801d548:	e007      	b.n	801d55a <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 801d54a:	4b06      	ldr	r3, [pc, #24]	; (801d564 <LoRaMacCryptoSecureMessage+0xf4>)
 801d54c:	681b      	ldr	r3, [r3, #0]
 801d54e:	68fa      	ldr	r2, [r7, #12]
 801d550:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801d552:	4b04      	ldr	r3, [pc, #16]	; (801d564 <LoRaMacCryptoSecureMessage+0xf4>)
 801d554:	685b      	ldr	r3, [r3, #4]
 801d556:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 801d558:	2300      	movs	r3, #0
}
 801d55a:	4618      	mov	r0, r3
 801d55c:	371c      	adds	r7, #28
 801d55e:	46bd      	mov	sp, r7
 801d560:	bd90      	pop	{r4, r7, pc}
 801d562:	bf00      	nop
 801d564:	200037a4 	.word	0x200037a4

0801d568 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 801d568:	b590      	push	{r4, r7, lr}
 801d56a:	b08b      	sub	sp, #44	; 0x2c
 801d56c:	af04      	add	r7, sp, #16
 801d56e:	60b9      	str	r1, [r7, #8]
 801d570:	607b      	str	r3, [r7, #4]
 801d572:	4603      	mov	r3, r0
 801d574:	73fb      	strb	r3, [r7, #15]
 801d576:	4613      	mov	r3, r2
 801d578:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801d57a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d57c:	2b00      	cmp	r3, #0
 801d57e:	d101      	bne.n	801d584 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801d580:	230a      	movs	r3, #10
 801d582:	e084      	b.n	801d68e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 801d584:	7bbb      	ldrb	r3, [r7, #14]
 801d586:	6879      	ldr	r1, [r7, #4]
 801d588:	4618      	mov	r0, r3
 801d58a:	f7ff fcb7 	bl	801cefc <CheckFCntDown>
 801d58e:	4603      	mov	r3, r0
 801d590:	f083 0301 	eor.w	r3, r3, #1
 801d594:	b2db      	uxtb	r3, r3
 801d596:	2b00      	cmp	r3, #0
 801d598:	d001      	beq.n	801d59e <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801d59a:	2306      	movs	r3, #6
 801d59c:	e077      	b.n	801d68e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801d59e:	2313      	movs	r3, #19
 801d5a0:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801d5a2:	2303      	movs	r3, #3
 801d5a4:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 801d5a6:	2302      	movs	r3, #2
 801d5a8:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801d5aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801d5ac:	f000 f997 	bl	801d8de <LoRaMacParserData>
 801d5b0:	4603      	mov	r3, r0
 801d5b2:	2b00      	cmp	r3, #0
 801d5b4:	d001      	beq.n	801d5ba <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 801d5b6:	2310      	movs	r3, #16
 801d5b8:	e069      	b.n	801d68e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801d5ba:	f107 0210 	add.w	r2, r7, #16
 801d5be:	7bfb      	ldrb	r3, [r7, #15]
 801d5c0:	4611      	mov	r1, r2
 801d5c2:	4618      	mov	r0, r3
 801d5c4:	f7ff fbd0 	bl	801cd68 <GetKeyAddrItem>
 801d5c8:	4603      	mov	r3, r0
 801d5ca:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d5cc:	7d7b      	ldrb	r3, [r7, #21]
 801d5ce:	2b00      	cmp	r3, #0
 801d5d0:	d001      	beq.n	801d5d6 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 801d5d2:	7d7b      	ldrb	r3, [r7, #21]
 801d5d4:	e05b      	b.n	801d68e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 801d5d6:	693b      	ldr	r3, [r7, #16]
 801d5d8:	785b      	ldrb	r3, [r3, #1]
 801d5da:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801d5dc:	693b      	ldr	r3, [r7, #16]
 801d5de:	789b      	ldrb	r3, [r3, #2]
 801d5e0:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 801d5e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d5e4:	689b      	ldr	r3, [r3, #8]
 801d5e6:	68ba      	ldr	r2, [r7, #8]
 801d5e8:	429a      	cmp	r2, r3
 801d5ea:	d001      	beq.n	801d5f0 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801d5ec:	2302      	movs	r3, #2
 801d5ee:	e04e      	b.n	801d68e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 801d5f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d5f2:	7b1b      	ldrb	r3, [r3, #12]
 801d5f4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801d5f8:	b2db      	uxtb	r3, r3
 801d5fa:	2b00      	cmp	r3, #0
 801d5fc:	bf14      	ite	ne
 801d5fe:	2301      	movne	r3, #1
 801d600:	2300      	moveq	r3, #0
 801d602:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 801d604:	4b24      	ldr	r3, [pc, #144]	; (801d698 <LoRaMacCryptoUnsecureMessage+0x130>)
 801d606:	681b      	ldr	r3, [r3, #0]
 801d608:	789b      	ldrb	r3, [r3, #2]
 801d60a:	2b00      	cmp	r3, #0
 801d60c:	d101      	bne.n	801d612 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801d60e:	2300      	movs	r3, #0
 801d610:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 801d612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d614:	6818      	ldr	r0, [r3, #0]
 801d616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d618:	791b      	ldrb	r3, [r3, #4]
 801d61a:	b29b      	uxth	r3, r3
 801d61c:	3b04      	subs	r3, #4
 801d61e:	b299      	uxth	r1, r3
 801d620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801d624:	7dbc      	ldrb	r4, [r7, #22]
 801d626:	7d3a      	ldrb	r2, [r7, #20]
 801d628:	9303      	str	r3, [sp, #12]
 801d62a:	687b      	ldr	r3, [r7, #4]
 801d62c:	9302      	str	r3, [sp, #8]
 801d62e:	68bb      	ldr	r3, [r7, #8]
 801d630:	9301      	str	r3, [sp, #4]
 801d632:	2301      	movs	r3, #1
 801d634:	9300      	str	r3, [sp, #0]
 801d636:	4623      	mov	r3, r4
 801d638:	f7ff fb07 	bl	801cc4a <VerifyCmacB0>
 801d63c:	4603      	mov	r3, r0
 801d63e:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d640:	7d7b      	ldrb	r3, [r7, #21]
 801d642:	2b00      	cmp	r3, #0
 801d644:	d001      	beq.n	801d64a <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 801d646:	7d7b      	ldrb	r3, [r7, #21]
 801d648:	e021      	b.n	801d68e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 801d64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d64c:	f893 3020 	ldrb.w	r3, [r3, #32]
 801d650:	2b00      	cmp	r3, #0
 801d652:	d101      	bne.n	801d658 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 801d654:	2302      	movs	r3, #2
 801d656:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 801d658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d65a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801d65c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d65e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801d662:	b219      	sxth	r1, r3
 801d664:	7dfa      	ldrb	r2, [r7, #23]
 801d666:	687b      	ldr	r3, [r7, #4]
 801d668:	9301      	str	r3, [sp, #4]
 801d66a:	2301      	movs	r3, #1
 801d66c:	9300      	str	r3, [sp, #0]
 801d66e:	68bb      	ldr	r3, [r7, #8]
 801d670:	f7ff f9ac 	bl	801c9cc <PayloadEncrypt>
 801d674:	4603      	mov	r3, r0
 801d676:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801d678:	7d7b      	ldrb	r3, [r7, #21]
 801d67a:	2b00      	cmp	r3, #0
 801d67c:	d001      	beq.n	801d682 <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 801d67e:	7d7b      	ldrb	r3, [r7, #21]
 801d680:	e005      	b.n	801d68e <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 801d682:	7bbb      	ldrb	r3, [r7, #14]
 801d684:	6879      	ldr	r1, [r7, #4]
 801d686:	4618      	mov	r0, r3
 801d688:	f7ff fc5c 	bl	801cf44 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 801d68c:	2300      	movs	r3, #0
}
 801d68e:	4618      	mov	r0, r3
 801d690:	371c      	adds	r7, #28
 801d692:	46bd      	mov	sp, r7
 801d694:	bd90      	pop	{r4, r7, pc}
 801d696:	bf00      	nop
 801d698:	200037a4 	.word	0x200037a4

0801d69c <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 801d69c:	b580      	push	{r7, lr}
 801d69e:	b086      	sub	sp, #24
 801d6a0:	af00      	add	r7, sp, #0
 801d6a2:	4603      	mov	r3, r0
 801d6a4:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 801d6a6:	79fb      	ldrb	r3, [r7, #7]
 801d6a8:	2b00      	cmp	r3, #0
 801d6aa:	d001      	beq.n	801d6b0 <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801d6ac:	230b      	movs	r3, #11
 801d6ae:	e01d      	b.n	801d6ec <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 801d6b0:	2300      	movs	r3, #0
 801d6b2:	60bb      	str	r3, [r7, #8]
 801d6b4:	f107 030c 	add.w	r3, r7, #12
 801d6b8:	2200      	movs	r2, #0
 801d6ba:	601a      	str	r2, [r3, #0]
 801d6bc:	605a      	str	r2, [r3, #4]
 801d6be:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 801d6c0:	4b0c      	ldr	r3, [pc, #48]	; (801d6f4 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801d6c2:	681b      	ldr	r3, [r3, #0]
 801d6c4:	789b      	ldrb	r3, [r3, #2]
 801d6c6:	2b01      	cmp	r3, #1
 801d6c8:	d101      	bne.n	801d6ce <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 801d6ca:	2320      	movs	r3, #32
 801d6cc:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801d6ce:	4b09      	ldr	r3, [pc, #36]	; (801d6f4 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 801d6d0:	6818      	ldr	r0, [r3, #0]
 801d6d2:	79fa      	ldrb	r2, [r7, #7]
 801d6d4:	f107 0108 	add.w	r1, r7, #8
 801d6d8:	2304      	movs	r3, #4
 801d6da:	6800      	ldr	r0, [r0, #0]
 801d6dc:	f7f8 fa49 	bl	8015b72 <SecureElementDeriveAndStoreKey>
 801d6e0:	4603      	mov	r3, r0
 801d6e2:	2b00      	cmp	r3, #0
 801d6e4:	d001      	beq.n	801d6ea <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801d6e6:	230f      	movs	r3, #15
 801d6e8:	e000      	b.n	801d6ec <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801d6ea:	2300      	movs	r3, #0
}
 801d6ec:	4618      	mov	r0, r3
 801d6ee:	3718      	adds	r7, #24
 801d6f0:	46bd      	mov	sp, r7
 801d6f2:	bd80      	pop	{r7, pc}
 801d6f4:	200037a4 	.word	0x200037a4

0801d6f8 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 801d6f8:	b580      	push	{r7, lr}
 801d6fa:	b086      	sub	sp, #24
 801d6fc:	af00      	add	r7, sp, #0
 801d6fe:	4603      	mov	r3, r0
 801d700:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 801d702:	79fb      	ldrb	r3, [r7, #7]
 801d704:	2b04      	cmp	r3, #4
 801d706:	d001      	beq.n	801d70c <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801d708:	230b      	movs	r3, #11
 801d70a:	e016      	b.n	801d73a <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 801d70c:	2300      	movs	r3, #0
 801d70e:	60bb      	str	r3, [r7, #8]
 801d710:	f107 030c 	add.w	r3, r7, #12
 801d714:	2200      	movs	r2, #0
 801d716:	601a      	str	r2, [r3, #0]
 801d718:	605a      	str	r2, [r3, #4]
 801d71a:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 801d71c:	4b09      	ldr	r3, [pc, #36]	; (801d744 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 801d71e:	6818      	ldr	r0, [r3, #0]
 801d720:	79fa      	ldrb	r2, [r7, #7]
 801d722:	f107 0108 	add.w	r1, r7, #8
 801d726:	237f      	movs	r3, #127	; 0x7f
 801d728:	6800      	ldr	r0, [r0, #0]
 801d72a:	f7f8 fa22 	bl	8015b72 <SecureElementDeriveAndStoreKey>
 801d72e:	4603      	mov	r3, r0
 801d730:	2b00      	cmp	r3, #0
 801d732:	d001      	beq.n	801d738 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801d734:	230f      	movs	r3, #15
 801d736:	e000      	b.n	801d73a <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801d738:	2300      	movs	r3, #0
}
 801d73a:	4618      	mov	r0, r3
 801d73c:	3718      	adds	r7, #24
 801d73e:	46bd      	mov	sp, r7
 801d740:	bd80      	pop	{r7, pc}
 801d742:	bf00      	nop
 801d744:	200037a4 	.word	0x200037a4

0801d748 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 801d748:	b580      	push	{r7, lr}
 801d74a:	b084      	sub	sp, #16
 801d74c:	af00      	add	r7, sp, #0
 801d74e:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801d750:	687b      	ldr	r3, [r7, #4]
 801d752:	2b00      	cmp	r3, #0
 801d754:	d003      	beq.n	801d75e <LoRaMacParserJoinAccept+0x16>
 801d756:	687b      	ldr	r3, [r7, #4]
 801d758:	681b      	ldr	r3, [r3, #0]
 801d75a:	2b00      	cmp	r3, #0
 801d75c:	d101      	bne.n	801d762 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801d75e:	2302      	movs	r3, #2
 801d760:	e0b9      	b.n	801d8d6 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 801d762:	2300      	movs	r3, #0
 801d764:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801d766:	687b      	ldr	r3, [r7, #4]
 801d768:	681a      	ldr	r2, [r3, #0]
 801d76a:	89fb      	ldrh	r3, [r7, #14]
 801d76c:	1c59      	adds	r1, r3, #1
 801d76e:	81f9      	strh	r1, [r7, #14]
 801d770:	4413      	add	r3, r2
 801d772:	781a      	ldrb	r2, [r3, #0]
 801d774:	687b      	ldr	r3, [r7, #4]
 801d776:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 801d778:	687b      	ldr	r3, [r7, #4]
 801d77a:	1d98      	adds	r0, r3, #6
 801d77c:	687b      	ldr	r3, [r7, #4]
 801d77e:	681a      	ldr	r2, [r3, #0]
 801d780:	89fb      	ldrh	r3, [r7, #14]
 801d782:	4413      	add	r3, r2
 801d784:	2203      	movs	r2, #3
 801d786:	4619      	mov	r1, r3
 801d788:	f004 f851 	bl	802182e <memcpy1>
    bufItr = bufItr + 3;
 801d78c:	89fb      	ldrh	r3, [r7, #14]
 801d78e:	3303      	adds	r3, #3
 801d790:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 801d792:	687b      	ldr	r3, [r7, #4]
 801d794:	f103 0009 	add.w	r0, r3, #9
 801d798:	687b      	ldr	r3, [r7, #4]
 801d79a:	681a      	ldr	r2, [r3, #0]
 801d79c:	89fb      	ldrh	r3, [r7, #14]
 801d79e:	4413      	add	r3, r2
 801d7a0:	2203      	movs	r2, #3
 801d7a2:	4619      	mov	r1, r3
 801d7a4:	f004 f843 	bl	802182e <memcpy1>
    bufItr = bufItr + 3;
 801d7a8:	89fb      	ldrh	r3, [r7, #14]
 801d7aa:	3303      	adds	r3, #3
 801d7ac:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801d7ae:	687b      	ldr	r3, [r7, #4]
 801d7b0:	681a      	ldr	r2, [r3, #0]
 801d7b2:	89fb      	ldrh	r3, [r7, #14]
 801d7b4:	1c59      	adds	r1, r3, #1
 801d7b6:	81f9      	strh	r1, [r7, #14]
 801d7b8:	4413      	add	r3, r2
 801d7ba:	781b      	ldrb	r3, [r3, #0]
 801d7bc:	461a      	mov	r2, r3
 801d7be:	687b      	ldr	r3, [r7, #4]
 801d7c0:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801d7c2:	687b      	ldr	r3, [r7, #4]
 801d7c4:	681a      	ldr	r2, [r3, #0]
 801d7c6:	89fb      	ldrh	r3, [r7, #14]
 801d7c8:	1c59      	adds	r1, r3, #1
 801d7ca:	81f9      	strh	r1, [r7, #14]
 801d7cc:	4413      	add	r3, r2
 801d7ce:	781b      	ldrb	r3, [r3, #0]
 801d7d0:	021a      	lsls	r2, r3, #8
 801d7d2:	687b      	ldr	r3, [r7, #4]
 801d7d4:	68db      	ldr	r3, [r3, #12]
 801d7d6:	431a      	orrs	r2, r3
 801d7d8:	687b      	ldr	r3, [r7, #4]
 801d7da:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801d7dc:	687b      	ldr	r3, [r7, #4]
 801d7de:	681a      	ldr	r2, [r3, #0]
 801d7e0:	89fb      	ldrh	r3, [r7, #14]
 801d7e2:	1c59      	adds	r1, r3, #1
 801d7e4:	81f9      	strh	r1, [r7, #14]
 801d7e6:	4413      	add	r3, r2
 801d7e8:	781b      	ldrb	r3, [r3, #0]
 801d7ea:	041a      	lsls	r2, r3, #16
 801d7ec:	687b      	ldr	r3, [r7, #4]
 801d7ee:	68db      	ldr	r3, [r3, #12]
 801d7f0:	431a      	orrs	r2, r3
 801d7f2:	687b      	ldr	r3, [r7, #4]
 801d7f4:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801d7f6:	687b      	ldr	r3, [r7, #4]
 801d7f8:	681a      	ldr	r2, [r3, #0]
 801d7fa:	89fb      	ldrh	r3, [r7, #14]
 801d7fc:	1c59      	adds	r1, r3, #1
 801d7fe:	81f9      	strh	r1, [r7, #14]
 801d800:	4413      	add	r3, r2
 801d802:	781b      	ldrb	r3, [r3, #0]
 801d804:	061a      	lsls	r2, r3, #24
 801d806:	687b      	ldr	r3, [r7, #4]
 801d808:	68db      	ldr	r3, [r3, #12]
 801d80a:	431a      	orrs	r2, r3
 801d80c:	687b      	ldr	r3, [r7, #4]
 801d80e:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801d810:	687b      	ldr	r3, [r7, #4]
 801d812:	681a      	ldr	r2, [r3, #0]
 801d814:	89fb      	ldrh	r3, [r7, #14]
 801d816:	1c59      	adds	r1, r3, #1
 801d818:	81f9      	strh	r1, [r7, #14]
 801d81a:	4413      	add	r3, r2
 801d81c:	781a      	ldrb	r2, [r3, #0]
 801d81e:	687b      	ldr	r3, [r7, #4]
 801d820:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801d822:	687b      	ldr	r3, [r7, #4]
 801d824:	681a      	ldr	r2, [r3, #0]
 801d826:	89fb      	ldrh	r3, [r7, #14]
 801d828:	1c59      	adds	r1, r3, #1
 801d82a:	81f9      	strh	r1, [r7, #14]
 801d82c:	4413      	add	r3, r2
 801d82e:	781a      	ldrb	r2, [r3, #0]
 801d830:	687b      	ldr	r3, [r7, #4]
 801d832:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 801d834:	687b      	ldr	r3, [r7, #4]
 801d836:	791b      	ldrb	r3, [r3, #4]
 801d838:	1f1a      	subs	r2, r3, #4
 801d83a:	89fb      	ldrh	r3, [r7, #14]
 801d83c:	1ad3      	subs	r3, r2, r3
 801d83e:	2b10      	cmp	r3, #16
 801d840:	d10e      	bne.n	801d860 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 801d842:	687b      	ldr	r3, [r7, #4]
 801d844:	f103 0012 	add.w	r0, r3, #18
 801d848:	687b      	ldr	r3, [r7, #4]
 801d84a:	681a      	ldr	r2, [r3, #0]
 801d84c:	89fb      	ldrh	r3, [r7, #14]
 801d84e:	4413      	add	r3, r2
 801d850:	2210      	movs	r2, #16
 801d852:	4619      	mov	r1, r3
 801d854:	f003 ffeb 	bl	802182e <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 801d858:	89fb      	ldrh	r3, [r7, #14]
 801d85a:	3310      	adds	r3, #16
 801d85c:	81fb      	strh	r3, [r7, #14]
 801d85e:	e008      	b.n	801d872 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 801d860:	687b      	ldr	r3, [r7, #4]
 801d862:	791b      	ldrb	r3, [r3, #4]
 801d864:	1f1a      	subs	r2, r3, #4
 801d866:	89fb      	ldrh	r3, [r7, #14]
 801d868:	1ad3      	subs	r3, r2, r3
 801d86a:	2b00      	cmp	r3, #0
 801d86c:	dd01      	ble.n	801d872 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 801d86e:	2301      	movs	r3, #1
 801d870:	e031      	b.n	801d8d6 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 801d872:	687b      	ldr	r3, [r7, #4]
 801d874:	681a      	ldr	r2, [r3, #0]
 801d876:	89fb      	ldrh	r3, [r7, #14]
 801d878:	1c59      	adds	r1, r3, #1
 801d87a:	81f9      	strh	r1, [r7, #14]
 801d87c:	4413      	add	r3, r2
 801d87e:	781b      	ldrb	r3, [r3, #0]
 801d880:	461a      	mov	r2, r3
 801d882:	687b      	ldr	r3, [r7, #4]
 801d884:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801d886:	687b      	ldr	r3, [r7, #4]
 801d888:	681a      	ldr	r2, [r3, #0]
 801d88a:	89fb      	ldrh	r3, [r7, #14]
 801d88c:	1c59      	adds	r1, r3, #1
 801d88e:	81f9      	strh	r1, [r7, #14]
 801d890:	4413      	add	r3, r2
 801d892:	781b      	ldrb	r3, [r3, #0]
 801d894:	021a      	lsls	r2, r3, #8
 801d896:	687b      	ldr	r3, [r7, #4]
 801d898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d89a:	431a      	orrs	r2, r3
 801d89c:	687b      	ldr	r3, [r7, #4]
 801d89e:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801d8a0:	687b      	ldr	r3, [r7, #4]
 801d8a2:	681a      	ldr	r2, [r3, #0]
 801d8a4:	89fb      	ldrh	r3, [r7, #14]
 801d8a6:	1c59      	adds	r1, r3, #1
 801d8a8:	81f9      	strh	r1, [r7, #14]
 801d8aa:	4413      	add	r3, r2
 801d8ac:	781b      	ldrb	r3, [r3, #0]
 801d8ae:	041a      	lsls	r2, r3, #16
 801d8b0:	687b      	ldr	r3, [r7, #4]
 801d8b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d8b4:	431a      	orrs	r2, r3
 801d8b6:	687b      	ldr	r3, [r7, #4]
 801d8b8:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801d8ba:	687b      	ldr	r3, [r7, #4]
 801d8bc:	681a      	ldr	r2, [r3, #0]
 801d8be:	89fb      	ldrh	r3, [r7, #14]
 801d8c0:	1c59      	adds	r1, r3, #1
 801d8c2:	81f9      	strh	r1, [r7, #14]
 801d8c4:	4413      	add	r3, r2
 801d8c6:	781b      	ldrb	r3, [r3, #0]
 801d8c8:	061a      	lsls	r2, r3, #24
 801d8ca:	687b      	ldr	r3, [r7, #4]
 801d8cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d8ce:	431a      	orrs	r2, r3
 801d8d0:	687b      	ldr	r3, [r7, #4]
 801d8d2:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 801d8d4:	2300      	movs	r3, #0
}
 801d8d6:	4618      	mov	r0, r3
 801d8d8:	3710      	adds	r7, #16
 801d8da:	46bd      	mov	sp, r7
 801d8dc:	bd80      	pop	{r7, pc}

0801d8de <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801d8de:	b580      	push	{r7, lr}
 801d8e0:	b084      	sub	sp, #16
 801d8e2:	af00      	add	r7, sp, #0
 801d8e4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801d8e6:	687b      	ldr	r3, [r7, #4]
 801d8e8:	2b00      	cmp	r3, #0
 801d8ea:	d003      	beq.n	801d8f4 <LoRaMacParserData+0x16>
 801d8ec:	687b      	ldr	r3, [r7, #4]
 801d8ee:	681b      	ldr	r3, [r3, #0]
 801d8f0:	2b00      	cmp	r3, #0
 801d8f2:	d101      	bne.n	801d8f8 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 801d8f4:	2302      	movs	r3, #2
 801d8f6:	e0e2      	b.n	801dabe <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 801d8f8:	2300      	movs	r3, #0
 801d8fa:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801d8fc:	687b      	ldr	r3, [r7, #4]
 801d8fe:	681a      	ldr	r2, [r3, #0]
 801d900:	89fb      	ldrh	r3, [r7, #14]
 801d902:	1c59      	adds	r1, r3, #1
 801d904:	81f9      	strh	r1, [r7, #14]
 801d906:	4413      	add	r3, r2
 801d908:	781a      	ldrb	r2, [r3, #0]
 801d90a:	687b      	ldr	r3, [r7, #4]
 801d90c:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801d90e:	687b      	ldr	r3, [r7, #4]
 801d910:	681a      	ldr	r2, [r3, #0]
 801d912:	89fb      	ldrh	r3, [r7, #14]
 801d914:	1c59      	adds	r1, r3, #1
 801d916:	81f9      	strh	r1, [r7, #14]
 801d918:	4413      	add	r3, r2
 801d91a:	781b      	ldrb	r3, [r3, #0]
 801d91c:	461a      	mov	r2, r3
 801d91e:	687b      	ldr	r3, [r7, #4]
 801d920:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801d922:	687b      	ldr	r3, [r7, #4]
 801d924:	681a      	ldr	r2, [r3, #0]
 801d926:	89fb      	ldrh	r3, [r7, #14]
 801d928:	1c59      	adds	r1, r3, #1
 801d92a:	81f9      	strh	r1, [r7, #14]
 801d92c:	4413      	add	r3, r2
 801d92e:	781b      	ldrb	r3, [r3, #0]
 801d930:	021a      	lsls	r2, r3, #8
 801d932:	687b      	ldr	r3, [r7, #4]
 801d934:	689b      	ldr	r3, [r3, #8]
 801d936:	431a      	orrs	r2, r3
 801d938:	687b      	ldr	r3, [r7, #4]
 801d93a:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801d93c:	687b      	ldr	r3, [r7, #4]
 801d93e:	681a      	ldr	r2, [r3, #0]
 801d940:	89fb      	ldrh	r3, [r7, #14]
 801d942:	1c59      	adds	r1, r3, #1
 801d944:	81f9      	strh	r1, [r7, #14]
 801d946:	4413      	add	r3, r2
 801d948:	781b      	ldrb	r3, [r3, #0]
 801d94a:	041a      	lsls	r2, r3, #16
 801d94c:	687b      	ldr	r3, [r7, #4]
 801d94e:	689b      	ldr	r3, [r3, #8]
 801d950:	431a      	orrs	r2, r3
 801d952:	687b      	ldr	r3, [r7, #4]
 801d954:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801d956:	687b      	ldr	r3, [r7, #4]
 801d958:	681a      	ldr	r2, [r3, #0]
 801d95a:	89fb      	ldrh	r3, [r7, #14]
 801d95c:	1c59      	adds	r1, r3, #1
 801d95e:	81f9      	strh	r1, [r7, #14]
 801d960:	4413      	add	r3, r2
 801d962:	781b      	ldrb	r3, [r3, #0]
 801d964:	061a      	lsls	r2, r3, #24
 801d966:	687b      	ldr	r3, [r7, #4]
 801d968:	689b      	ldr	r3, [r3, #8]
 801d96a:	431a      	orrs	r2, r3
 801d96c:	687b      	ldr	r3, [r7, #4]
 801d96e:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 801d970:	687b      	ldr	r3, [r7, #4]
 801d972:	681a      	ldr	r2, [r3, #0]
 801d974:	89fb      	ldrh	r3, [r7, #14]
 801d976:	1c59      	adds	r1, r3, #1
 801d978:	81f9      	strh	r1, [r7, #14]
 801d97a:	4413      	add	r3, r2
 801d97c:	781a      	ldrb	r2, [r3, #0]
 801d97e:	687b      	ldr	r3, [r7, #4]
 801d980:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 801d982:	687b      	ldr	r3, [r7, #4]
 801d984:	681a      	ldr	r2, [r3, #0]
 801d986:	89fb      	ldrh	r3, [r7, #14]
 801d988:	1c59      	adds	r1, r3, #1
 801d98a:	81f9      	strh	r1, [r7, #14]
 801d98c:	4413      	add	r3, r2
 801d98e:	781b      	ldrb	r3, [r3, #0]
 801d990:	b29a      	uxth	r2, r3
 801d992:	687b      	ldr	r3, [r7, #4]
 801d994:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 801d996:	687b      	ldr	r3, [r7, #4]
 801d998:	681a      	ldr	r2, [r3, #0]
 801d99a:	89fb      	ldrh	r3, [r7, #14]
 801d99c:	1c59      	adds	r1, r3, #1
 801d99e:	81f9      	strh	r1, [r7, #14]
 801d9a0:	4413      	add	r3, r2
 801d9a2:	781b      	ldrb	r3, [r3, #0]
 801d9a4:	0219      	lsls	r1, r3, #8
 801d9a6:	687b      	ldr	r3, [r7, #4]
 801d9a8:	89db      	ldrh	r3, [r3, #14]
 801d9aa:	b21a      	sxth	r2, r3
 801d9ac:	b20b      	sxth	r3, r1
 801d9ae:	4313      	orrs	r3, r2
 801d9b0:	b21b      	sxth	r3, r3
 801d9b2:	b29a      	uxth	r2, r3
 801d9b4:	687b      	ldr	r3, [r7, #4]
 801d9b6:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 801d9b8:	687b      	ldr	r3, [r7, #4]
 801d9ba:	f103 0010 	add.w	r0, r3, #16
 801d9be:	687b      	ldr	r3, [r7, #4]
 801d9c0:	681a      	ldr	r2, [r3, #0]
 801d9c2:	89fb      	ldrh	r3, [r7, #14]
 801d9c4:	18d1      	adds	r1, r2, r3
 801d9c6:	687b      	ldr	r3, [r7, #4]
 801d9c8:	7b1b      	ldrb	r3, [r3, #12]
 801d9ca:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801d9ce:	b2db      	uxtb	r3, r3
 801d9d0:	b29b      	uxth	r3, r3
 801d9d2:	461a      	mov	r2, r3
 801d9d4:	f003 ff2b 	bl	802182e <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801d9d8:	687b      	ldr	r3, [r7, #4]
 801d9da:	7b1b      	ldrb	r3, [r3, #12]
 801d9dc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801d9e0:	b2db      	uxtb	r3, r3
 801d9e2:	b29a      	uxth	r2, r3
 801d9e4:	89fb      	ldrh	r3, [r7, #14]
 801d9e6:	4413      	add	r3, r2
 801d9e8:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 801d9ea:	687b      	ldr	r3, [r7, #4]
 801d9ec:	2200      	movs	r2, #0
 801d9ee:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 801d9f2:	687b      	ldr	r3, [r7, #4]
 801d9f4:	2200      	movs	r2, #0
 801d9f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 801d9fa:	687b      	ldr	r3, [r7, #4]
 801d9fc:	791b      	ldrb	r3, [r3, #4]
 801d9fe:	461a      	mov	r2, r3
 801da00:	89fb      	ldrh	r3, [r7, #14]
 801da02:	1ad3      	subs	r3, r2, r3
 801da04:	2b04      	cmp	r3, #4
 801da06:	dd28      	ble.n	801da5a <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 801da08:	687b      	ldr	r3, [r7, #4]
 801da0a:	681a      	ldr	r2, [r3, #0]
 801da0c:	89fb      	ldrh	r3, [r7, #14]
 801da0e:	1c59      	adds	r1, r3, #1
 801da10:	81f9      	strh	r1, [r7, #14]
 801da12:	4413      	add	r3, r2
 801da14:	781a      	ldrb	r2, [r3, #0]
 801da16:	687b      	ldr	r3, [r7, #4]
 801da18:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 801da1c:	687b      	ldr	r3, [r7, #4]
 801da1e:	791a      	ldrb	r2, [r3, #4]
 801da20:	89fb      	ldrh	r3, [r7, #14]
 801da22:	b2db      	uxtb	r3, r3
 801da24:	1ad3      	subs	r3, r2, r3
 801da26:	b2db      	uxtb	r3, r3
 801da28:	3b04      	subs	r3, #4
 801da2a:	b2da      	uxtb	r2, r3
 801da2c:	687b      	ldr	r3, [r7, #4]
 801da2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 801da32:	687b      	ldr	r3, [r7, #4]
 801da34:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801da36:	687b      	ldr	r3, [r7, #4]
 801da38:	681a      	ldr	r2, [r3, #0]
 801da3a:	89fb      	ldrh	r3, [r7, #14]
 801da3c:	18d1      	adds	r1, r2, r3
 801da3e:	687b      	ldr	r3, [r7, #4]
 801da40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801da44:	b29b      	uxth	r3, r3
 801da46:	461a      	mov	r2, r3
 801da48:	f003 fef1 	bl	802182e <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 801da4c:	687b      	ldr	r3, [r7, #4]
 801da4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801da52:	b29a      	uxth	r2, r3
 801da54:	89fb      	ldrh	r3, [r7, #14]
 801da56:	4413      	add	r3, r2
 801da58:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 801da5a:	687b      	ldr	r3, [r7, #4]
 801da5c:	681a      	ldr	r2, [r3, #0]
 801da5e:	687b      	ldr	r3, [r7, #4]
 801da60:	791b      	ldrb	r3, [r3, #4]
 801da62:	3b04      	subs	r3, #4
 801da64:	4413      	add	r3, r2
 801da66:	781b      	ldrb	r3, [r3, #0]
 801da68:	461a      	mov	r2, r3
 801da6a:	687b      	ldr	r3, [r7, #4]
 801da6c:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 801da6e:	687b      	ldr	r3, [r7, #4]
 801da70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801da72:	687b      	ldr	r3, [r7, #4]
 801da74:	6819      	ldr	r1, [r3, #0]
 801da76:	687b      	ldr	r3, [r7, #4]
 801da78:	791b      	ldrb	r3, [r3, #4]
 801da7a:	3b03      	subs	r3, #3
 801da7c:	440b      	add	r3, r1
 801da7e:	781b      	ldrb	r3, [r3, #0]
 801da80:	021b      	lsls	r3, r3, #8
 801da82:	431a      	orrs	r2, r3
 801da84:	687b      	ldr	r3, [r7, #4]
 801da86:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 801da88:	687b      	ldr	r3, [r7, #4]
 801da8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801da8c:	687b      	ldr	r3, [r7, #4]
 801da8e:	6819      	ldr	r1, [r3, #0]
 801da90:	687b      	ldr	r3, [r7, #4]
 801da92:	791b      	ldrb	r3, [r3, #4]
 801da94:	3b02      	subs	r3, #2
 801da96:	440b      	add	r3, r1
 801da98:	781b      	ldrb	r3, [r3, #0]
 801da9a:	041b      	lsls	r3, r3, #16
 801da9c:	431a      	orrs	r2, r3
 801da9e:	687b      	ldr	r3, [r7, #4]
 801daa0:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801daa2:	687b      	ldr	r3, [r7, #4]
 801daa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801daa6:	687b      	ldr	r3, [r7, #4]
 801daa8:	6819      	ldr	r1, [r3, #0]
 801daaa:	687b      	ldr	r3, [r7, #4]
 801daac:	791b      	ldrb	r3, [r3, #4]
 801daae:	3b01      	subs	r3, #1
 801dab0:	440b      	add	r3, r1
 801dab2:	781b      	ldrb	r3, [r3, #0]
 801dab4:	061b      	lsls	r3, r3, #24
 801dab6:	431a      	orrs	r2, r3
 801dab8:	687b      	ldr	r3, [r7, #4]
 801daba:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 801dabc:	2300      	movs	r3, #0
}
 801dabe:	4618      	mov	r0, r3
 801dac0:	3710      	adds	r7, #16
 801dac2:	46bd      	mov	sp, r7
 801dac4:	bd80      	pop	{r7, pc}

0801dac6 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 801dac6:	b580      	push	{r7, lr}
 801dac8:	b084      	sub	sp, #16
 801daca:	af00      	add	r7, sp, #0
 801dacc:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801dace:	687b      	ldr	r3, [r7, #4]
 801dad0:	2b00      	cmp	r3, #0
 801dad2:	d003      	beq.n	801dadc <LoRaMacSerializerJoinRequest+0x16>
 801dad4:	687b      	ldr	r3, [r7, #4]
 801dad6:	681b      	ldr	r3, [r3, #0]
 801dad8:	2b00      	cmp	r3, #0
 801dada:	d101      	bne.n	801dae0 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801dadc:	2301      	movs	r3, #1
 801dade:	e070      	b.n	801dbc2 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 801dae0:	2300      	movs	r3, #0
 801dae2:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 801dae4:	687b      	ldr	r3, [r7, #4]
 801dae6:	791b      	ldrb	r3, [r3, #4]
 801dae8:	2b16      	cmp	r3, #22
 801daea:	d801      	bhi.n	801daf0 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801daec:	2302      	movs	r3, #2
 801daee:	e068      	b.n	801dbc2 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801daf0:	687b      	ldr	r3, [r7, #4]
 801daf2:	681a      	ldr	r2, [r3, #0]
 801daf4:	89fb      	ldrh	r3, [r7, #14]
 801daf6:	1c59      	adds	r1, r3, #1
 801daf8:	81f9      	strh	r1, [r7, #14]
 801dafa:	4413      	add	r3, r2
 801dafc:	687a      	ldr	r2, [r7, #4]
 801dafe:	7952      	ldrb	r2, [r2, #5]
 801db00:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 801db02:	687b      	ldr	r3, [r7, #4]
 801db04:	681a      	ldr	r2, [r3, #0]
 801db06:	89fb      	ldrh	r3, [r7, #14]
 801db08:	18d0      	adds	r0, r2, r3
 801db0a:	687b      	ldr	r3, [r7, #4]
 801db0c:	3306      	adds	r3, #6
 801db0e:	2208      	movs	r2, #8
 801db10:	4619      	mov	r1, r3
 801db12:	f003 fea7 	bl	8021864 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 801db16:	89fb      	ldrh	r3, [r7, #14]
 801db18:	3308      	adds	r3, #8
 801db1a:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 801db1c:	687b      	ldr	r3, [r7, #4]
 801db1e:	681a      	ldr	r2, [r3, #0]
 801db20:	89fb      	ldrh	r3, [r7, #14]
 801db22:	18d0      	adds	r0, r2, r3
 801db24:	687b      	ldr	r3, [r7, #4]
 801db26:	330e      	adds	r3, #14
 801db28:	2208      	movs	r2, #8
 801db2a:	4619      	mov	r1, r3
 801db2c:	f003 fe9a 	bl	8021864 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 801db30:	89fb      	ldrh	r3, [r7, #14]
 801db32:	3308      	adds	r3, #8
 801db34:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 801db36:	687b      	ldr	r3, [r7, #4]
 801db38:	8ad9      	ldrh	r1, [r3, #22]
 801db3a:	687b      	ldr	r3, [r7, #4]
 801db3c:	681a      	ldr	r2, [r3, #0]
 801db3e:	89fb      	ldrh	r3, [r7, #14]
 801db40:	1c58      	adds	r0, r3, #1
 801db42:	81f8      	strh	r0, [r7, #14]
 801db44:	4413      	add	r3, r2
 801db46:	b2ca      	uxtb	r2, r1
 801db48:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 801db4a:	687b      	ldr	r3, [r7, #4]
 801db4c:	8adb      	ldrh	r3, [r3, #22]
 801db4e:	0a1b      	lsrs	r3, r3, #8
 801db50:	b299      	uxth	r1, r3
 801db52:	687b      	ldr	r3, [r7, #4]
 801db54:	681a      	ldr	r2, [r3, #0]
 801db56:	89fb      	ldrh	r3, [r7, #14]
 801db58:	1c58      	adds	r0, r3, #1
 801db5a:	81f8      	strh	r0, [r7, #14]
 801db5c:	4413      	add	r3, r2
 801db5e:	b2ca      	uxtb	r2, r1
 801db60:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801db62:	687b      	ldr	r3, [r7, #4]
 801db64:	6999      	ldr	r1, [r3, #24]
 801db66:	687b      	ldr	r3, [r7, #4]
 801db68:	681a      	ldr	r2, [r3, #0]
 801db6a:	89fb      	ldrh	r3, [r7, #14]
 801db6c:	1c58      	adds	r0, r3, #1
 801db6e:	81f8      	strh	r0, [r7, #14]
 801db70:	4413      	add	r3, r2
 801db72:	b2ca      	uxtb	r2, r1
 801db74:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801db76:	687b      	ldr	r3, [r7, #4]
 801db78:	699b      	ldr	r3, [r3, #24]
 801db7a:	0a19      	lsrs	r1, r3, #8
 801db7c:	687b      	ldr	r3, [r7, #4]
 801db7e:	681a      	ldr	r2, [r3, #0]
 801db80:	89fb      	ldrh	r3, [r7, #14]
 801db82:	1c58      	adds	r0, r3, #1
 801db84:	81f8      	strh	r0, [r7, #14]
 801db86:	4413      	add	r3, r2
 801db88:	b2ca      	uxtb	r2, r1
 801db8a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801db8c:	687b      	ldr	r3, [r7, #4]
 801db8e:	699b      	ldr	r3, [r3, #24]
 801db90:	0c19      	lsrs	r1, r3, #16
 801db92:	687b      	ldr	r3, [r7, #4]
 801db94:	681a      	ldr	r2, [r3, #0]
 801db96:	89fb      	ldrh	r3, [r7, #14]
 801db98:	1c58      	adds	r0, r3, #1
 801db9a:	81f8      	strh	r0, [r7, #14]
 801db9c:	4413      	add	r3, r2
 801db9e:	b2ca      	uxtb	r2, r1
 801dba0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801dba2:	687b      	ldr	r3, [r7, #4]
 801dba4:	699b      	ldr	r3, [r3, #24]
 801dba6:	0e19      	lsrs	r1, r3, #24
 801dba8:	687b      	ldr	r3, [r7, #4]
 801dbaa:	681a      	ldr	r2, [r3, #0]
 801dbac:	89fb      	ldrh	r3, [r7, #14]
 801dbae:	1c58      	adds	r0, r3, #1
 801dbb0:	81f8      	strh	r0, [r7, #14]
 801dbb2:	4413      	add	r3, r2
 801dbb4:	b2ca      	uxtb	r2, r1
 801dbb6:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801dbb8:	89fb      	ldrh	r3, [r7, #14]
 801dbba:	b2da      	uxtb	r2, r3
 801dbbc:	687b      	ldr	r3, [r7, #4]
 801dbbe:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801dbc0:	2300      	movs	r3, #0
}
 801dbc2:	4618      	mov	r0, r3
 801dbc4:	3710      	adds	r7, #16
 801dbc6:	46bd      	mov	sp, r7
 801dbc8:	bd80      	pop	{r7, pc}

0801dbca <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801dbca:	b580      	push	{r7, lr}
 801dbcc:	b084      	sub	sp, #16
 801dbce:	af00      	add	r7, sp, #0
 801dbd0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801dbd2:	687b      	ldr	r3, [r7, #4]
 801dbd4:	2b00      	cmp	r3, #0
 801dbd6:	d003      	beq.n	801dbe0 <LoRaMacSerializerData+0x16>
 801dbd8:	687b      	ldr	r3, [r7, #4]
 801dbda:	681b      	ldr	r3, [r3, #0]
 801dbdc:	2b00      	cmp	r3, #0
 801dbde:	d101      	bne.n	801dbe4 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801dbe0:	2301      	movs	r3, #1
 801dbe2:	e0e5      	b.n	801ddb0 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 801dbe4:	2300      	movs	r3, #0
 801dbe6:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 801dbe8:	2308      	movs	r3, #8
 801dbea:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801dbec:	687b      	ldr	r3, [r7, #4]
 801dbee:	7b1b      	ldrb	r3, [r3, #12]
 801dbf0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801dbf4:	b2db      	uxtb	r3, r3
 801dbf6:	b29a      	uxth	r2, r3
 801dbf8:	89bb      	ldrh	r3, [r7, #12]
 801dbfa:	4413      	add	r3, r2
 801dbfc:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 801dbfe:	687b      	ldr	r3, [r7, #4]
 801dc00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801dc04:	2b00      	cmp	r3, #0
 801dc06:	d002      	beq.n	801dc0e <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 801dc08:	89bb      	ldrh	r3, [r7, #12]
 801dc0a:	3301      	adds	r3, #1
 801dc0c:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 801dc0e:	687b      	ldr	r3, [r7, #4]
 801dc10:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801dc14:	b29a      	uxth	r2, r3
 801dc16:	89bb      	ldrh	r3, [r7, #12]
 801dc18:	4413      	add	r3, r2
 801dc1a:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 801dc1c:	89bb      	ldrh	r3, [r7, #12]
 801dc1e:	3304      	adds	r3, #4
 801dc20:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801dc22:	687b      	ldr	r3, [r7, #4]
 801dc24:	791b      	ldrb	r3, [r3, #4]
 801dc26:	b29b      	uxth	r3, r3
 801dc28:	89ba      	ldrh	r2, [r7, #12]
 801dc2a:	429a      	cmp	r2, r3
 801dc2c:	d901      	bls.n	801dc32 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801dc2e:	2302      	movs	r3, #2
 801dc30:	e0be      	b.n	801ddb0 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801dc32:	687b      	ldr	r3, [r7, #4]
 801dc34:	681a      	ldr	r2, [r3, #0]
 801dc36:	89fb      	ldrh	r3, [r7, #14]
 801dc38:	1c59      	adds	r1, r3, #1
 801dc3a:	81f9      	strh	r1, [r7, #14]
 801dc3c:	4413      	add	r3, r2
 801dc3e:	687a      	ldr	r2, [r7, #4]
 801dc40:	7952      	ldrb	r2, [r2, #5]
 801dc42:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 801dc44:	687b      	ldr	r3, [r7, #4]
 801dc46:	6899      	ldr	r1, [r3, #8]
 801dc48:	687b      	ldr	r3, [r7, #4]
 801dc4a:	681a      	ldr	r2, [r3, #0]
 801dc4c:	89fb      	ldrh	r3, [r7, #14]
 801dc4e:	1c58      	adds	r0, r3, #1
 801dc50:	81f8      	strh	r0, [r7, #14]
 801dc52:	4413      	add	r3, r2
 801dc54:	b2ca      	uxtb	r2, r1
 801dc56:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 801dc58:	687b      	ldr	r3, [r7, #4]
 801dc5a:	689b      	ldr	r3, [r3, #8]
 801dc5c:	0a19      	lsrs	r1, r3, #8
 801dc5e:	687b      	ldr	r3, [r7, #4]
 801dc60:	681a      	ldr	r2, [r3, #0]
 801dc62:	89fb      	ldrh	r3, [r7, #14]
 801dc64:	1c58      	adds	r0, r3, #1
 801dc66:	81f8      	strh	r0, [r7, #14]
 801dc68:	4413      	add	r3, r2
 801dc6a:	b2ca      	uxtb	r2, r1
 801dc6c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 801dc6e:	687b      	ldr	r3, [r7, #4]
 801dc70:	689b      	ldr	r3, [r3, #8]
 801dc72:	0c19      	lsrs	r1, r3, #16
 801dc74:	687b      	ldr	r3, [r7, #4]
 801dc76:	681a      	ldr	r2, [r3, #0]
 801dc78:	89fb      	ldrh	r3, [r7, #14]
 801dc7a:	1c58      	adds	r0, r3, #1
 801dc7c:	81f8      	strh	r0, [r7, #14]
 801dc7e:	4413      	add	r3, r2
 801dc80:	b2ca      	uxtb	r2, r1
 801dc82:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 801dc84:	687b      	ldr	r3, [r7, #4]
 801dc86:	689b      	ldr	r3, [r3, #8]
 801dc88:	0e19      	lsrs	r1, r3, #24
 801dc8a:	687b      	ldr	r3, [r7, #4]
 801dc8c:	681a      	ldr	r2, [r3, #0]
 801dc8e:	89fb      	ldrh	r3, [r7, #14]
 801dc90:	1c58      	adds	r0, r3, #1
 801dc92:	81f8      	strh	r0, [r7, #14]
 801dc94:	4413      	add	r3, r2
 801dc96:	b2ca      	uxtb	r2, r1
 801dc98:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801dc9a:	687b      	ldr	r3, [r7, #4]
 801dc9c:	681a      	ldr	r2, [r3, #0]
 801dc9e:	89fb      	ldrh	r3, [r7, #14]
 801dca0:	1c59      	adds	r1, r3, #1
 801dca2:	81f9      	strh	r1, [r7, #14]
 801dca4:	4413      	add	r3, r2
 801dca6:	687a      	ldr	r2, [r7, #4]
 801dca8:	7b12      	ldrb	r2, [r2, #12]
 801dcaa:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 801dcac:	687b      	ldr	r3, [r7, #4]
 801dcae:	89d9      	ldrh	r1, [r3, #14]
 801dcb0:	687b      	ldr	r3, [r7, #4]
 801dcb2:	681a      	ldr	r2, [r3, #0]
 801dcb4:	89fb      	ldrh	r3, [r7, #14]
 801dcb6:	1c58      	adds	r0, r3, #1
 801dcb8:	81f8      	strh	r0, [r7, #14]
 801dcba:	4413      	add	r3, r2
 801dcbc:	b2ca      	uxtb	r2, r1
 801dcbe:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 801dcc0:	687b      	ldr	r3, [r7, #4]
 801dcc2:	89db      	ldrh	r3, [r3, #14]
 801dcc4:	0a1b      	lsrs	r3, r3, #8
 801dcc6:	b299      	uxth	r1, r3
 801dcc8:	687b      	ldr	r3, [r7, #4]
 801dcca:	681a      	ldr	r2, [r3, #0]
 801dccc:	89fb      	ldrh	r3, [r7, #14]
 801dcce:	1c58      	adds	r0, r3, #1
 801dcd0:	81f8      	strh	r0, [r7, #14]
 801dcd2:	4413      	add	r3, r2
 801dcd4:	b2ca      	uxtb	r2, r1
 801dcd6:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 801dcd8:	687b      	ldr	r3, [r7, #4]
 801dcda:	681a      	ldr	r2, [r3, #0]
 801dcdc:	89fb      	ldrh	r3, [r7, #14]
 801dcde:	18d0      	adds	r0, r2, r3
 801dce0:	687b      	ldr	r3, [r7, #4]
 801dce2:	f103 0110 	add.w	r1, r3, #16
 801dce6:	687b      	ldr	r3, [r7, #4]
 801dce8:	7b1b      	ldrb	r3, [r3, #12]
 801dcea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801dcee:	b2db      	uxtb	r3, r3
 801dcf0:	b29b      	uxth	r3, r3
 801dcf2:	461a      	mov	r2, r3
 801dcf4:	f003 fd9b 	bl	802182e <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801dcf8:	687b      	ldr	r3, [r7, #4]
 801dcfa:	7b1b      	ldrb	r3, [r3, #12]
 801dcfc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801dd00:	b2db      	uxtb	r3, r3
 801dd02:	b29a      	uxth	r2, r3
 801dd04:	89fb      	ldrh	r3, [r7, #14]
 801dd06:	4413      	add	r3, r2
 801dd08:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 801dd0a:	687b      	ldr	r3, [r7, #4]
 801dd0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801dd10:	2b00      	cmp	r3, #0
 801dd12:	d009      	beq.n	801dd28 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 801dd14:	687b      	ldr	r3, [r7, #4]
 801dd16:	681a      	ldr	r2, [r3, #0]
 801dd18:	89fb      	ldrh	r3, [r7, #14]
 801dd1a:	1c59      	adds	r1, r3, #1
 801dd1c:	81f9      	strh	r1, [r7, #14]
 801dd1e:	4413      	add	r3, r2
 801dd20:	687a      	ldr	r2, [r7, #4]
 801dd22:	f892 2020 	ldrb.w	r2, [r2, #32]
 801dd26:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 801dd28:	687b      	ldr	r3, [r7, #4]
 801dd2a:	681a      	ldr	r2, [r3, #0]
 801dd2c:	89fb      	ldrh	r3, [r7, #14]
 801dd2e:	18d0      	adds	r0, r2, r3
 801dd30:	687b      	ldr	r3, [r7, #4]
 801dd32:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801dd34:	687b      	ldr	r3, [r7, #4]
 801dd36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801dd3a:	b29b      	uxth	r3, r3
 801dd3c:	461a      	mov	r2, r3
 801dd3e:	f003 fd76 	bl	802182e <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 801dd42:	687b      	ldr	r3, [r7, #4]
 801dd44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801dd48:	b29a      	uxth	r2, r3
 801dd4a:	89fb      	ldrh	r3, [r7, #14]
 801dd4c:	4413      	add	r3, r2
 801dd4e:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801dd50:	687b      	ldr	r3, [r7, #4]
 801dd52:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801dd54:	687b      	ldr	r3, [r7, #4]
 801dd56:	681a      	ldr	r2, [r3, #0]
 801dd58:	89fb      	ldrh	r3, [r7, #14]
 801dd5a:	1c58      	adds	r0, r3, #1
 801dd5c:	81f8      	strh	r0, [r7, #14]
 801dd5e:	4413      	add	r3, r2
 801dd60:	b2ca      	uxtb	r2, r1
 801dd62:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801dd64:	687b      	ldr	r3, [r7, #4]
 801dd66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd68:	0a19      	lsrs	r1, r3, #8
 801dd6a:	687b      	ldr	r3, [r7, #4]
 801dd6c:	681a      	ldr	r2, [r3, #0]
 801dd6e:	89fb      	ldrh	r3, [r7, #14]
 801dd70:	1c58      	adds	r0, r3, #1
 801dd72:	81f8      	strh	r0, [r7, #14]
 801dd74:	4413      	add	r3, r2
 801dd76:	b2ca      	uxtb	r2, r1
 801dd78:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801dd7a:	687b      	ldr	r3, [r7, #4]
 801dd7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd7e:	0c19      	lsrs	r1, r3, #16
 801dd80:	687b      	ldr	r3, [r7, #4]
 801dd82:	681a      	ldr	r2, [r3, #0]
 801dd84:	89fb      	ldrh	r3, [r7, #14]
 801dd86:	1c58      	adds	r0, r3, #1
 801dd88:	81f8      	strh	r0, [r7, #14]
 801dd8a:	4413      	add	r3, r2
 801dd8c:	b2ca      	uxtb	r2, r1
 801dd8e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801dd90:	687b      	ldr	r3, [r7, #4]
 801dd92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801dd94:	0e19      	lsrs	r1, r3, #24
 801dd96:	687b      	ldr	r3, [r7, #4]
 801dd98:	681a      	ldr	r2, [r3, #0]
 801dd9a:	89fb      	ldrh	r3, [r7, #14]
 801dd9c:	1c58      	adds	r0, r3, #1
 801dd9e:	81f8      	strh	r0, [r7, #14]
 801dda0:	4413      	add	r3, r2
 801dda2:	b2ca      	uxtb	r2, r1
 801dda4:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801dda6:	89fb      	ldrh	r3, [r7, #14]
 801dda8:	b2da      	uxtb	r2, r3
 801ddaa:	687b      	ldr	r3, [r7, #4]
 801ddac:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801ddae:	2300      	movs	r3, #0
}
 801ddb0:	4618      	mov	r0, r3
 801ddb2:	3710      	adds	r7, #16
 801ddb4:	46bd      	mov	sp, r7
 801ddb6:	bd80      	pop	{r7, pc}

0801ddb8 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 801ddb8:	b480      	push	{r7}
 801ddba:	b083      	sub	sp, #12
 801ddbc:	af00      	add	r7, sp, #0
 801ddbe:	4603      	mov	r3, r0
 801ddc0:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801ddc2:	79fb      	ldrb	r3, [r7, #7]
 801ddc4:	2b05      	cmp	r3, #5
 801ddc6:	d002      	beq.n	801ddce <RegionIsActive+0x16>
 801ddc8:	2b08      	cmp	r3, #8
 801ddca:	d002      	beq.n	801ddd2 <RegionIsActive+0x1a>
 801ddcc:	e003      	b.n	801ddd6 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 801ddce:	2301      	movs	r3, #1
 801ddd0:	e002      	b.n	801ddd8 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 801ddd2:	2301      	movs	r3, #1
 801ddd4:	e000      	b.n	801ddd8 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 801ddd6:	2300      	movs	r3, #0
        }
    }
}
 801ddd8:	4618      	mov	r0, r3
 801ddda:	370c      	adds	r7, #12
 801dddc:	46bd      	mov	sp, r7
 801ddde:	bc80      	pop	{r7}
 801dde0:	4770      	bx	lr

0801dde2 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 801dde2:	b580      	push	{r7, lr}
 801dde4:	b084      	sub	sp, #16
 801dde6:	af00      	add	r7, sp, #0
 801dde8:	4603      	mov	r3, r0
 801ddea:	6039      	str	r1, [r7, #0]
 801ddec:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 801ddee:	2300      	movs	r3, #0
 801ddf0:	60bb      	str	r3, [r7, #8]
    switch( region )
 801ddf2:	79fb      	ldrb	r3, [r7, #7]
 801ddf4:	2b05      	cmp	r3, #5
 801ddf6:	d002      	beq.n	801ddfe <RegionGetPhyParam+0x1c>
 801ddf8:	2b08      	cmp	r3, #8
 801ddfa:	d006      	beq.n	801de0a <RegionGetPhyParam+0x28>
 801ddfc:	e00b      	b.n	801de16 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 801ddfe:	6838      	ldr	r0, [r7, #0]
 801de00:	f001 f916 	bl	801f030 <RegionEU868GetPhyParam>
 801de04:	4603      	mov	r3, r0
 801de06:	60fb      	str	r3, [r7, #12]
 801de08:	e007      	b.n	801de1a <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 801de0a:	6838      	ldr	r0, [r7, #0]
 801de0c:	f002 fb7c 	bl	8020508 <RegionUS915GetPhyParam>
 801de10:	4603      	mov	r3, r0
 801de12:	60fb      	str	r3, [r7, #12]
 801de14:	e001      	b.n	801de1a <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 801de16:	68bb      	ldr	r3, [r7, #8]
 801de18:	60fb      	str	r3, [r7, #12]
        }
    }
}
 801de1a:	68fb      	ldr	r3, [r7, #12]
 801de1c:	4618      	mov	r0, r3
 801de1e:	3710      	adds	r7, #16
 801de20:	46bd      	mov	sp, r7
 801de22:	bd80      	pop	{r7, pc}

0801de24 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 801de24:	b580      	push	{r7, lr}
 801de26:	b082      	sub	sp, #8
 801de28:	af00      	add	r7, sp, #0
 801de2a:	4603      	mov	r3, r0
 801de2c:	6039      	str	r1, [r7, #0]
 801de2e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801de30:	79fb      	ldrb	r3, [r7, #7]
 801de32:	2b05      	cmp	r3, #5
 801de34:	d002      	beq.n	801de3c <RegionSetBandTxDone+0x18>
 801de36:	2b08      	cmp	r3, #8
 801de38:	d004      	beq.n	801de44 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 801de3a:	e007      	b.n	801de4c <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 801de3c:	6838      	ldr	r0, [r7, #0]
 801de3e:	f001 fa2b 	bl	801f298 <RegionEU868SetBandTxDone>
 801de42:	e003      	b.n	801de4c <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 801de44:	6838      	ldr	r0, [r7, #0]
 801de46:	f002 fcab 	bl	80207a0 <RegionUS915SetBandTxDone>
 801de4a:	bf00      	nop
        }
    }
}
 801de4c:	3708      	adds	r7, #8
 801de4e:	46bd      	mov	sp, r7
 801de50:	bd80      	pop	{r7, pc}

0801de52 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801de52:	b580      	push	{r7, lr}
 801de54:	b082      	sub	sp, #8
 801de56:	af00      	add	r7, sp, #0
 801de58:	4603      	mov	r3, r0
 801de5a:	6039      	str	r1, [r7, #0]
 801de5c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801de5e:	79fb      	ldrb	r3, [r7, #7]
 801de60:	2b05      	cmp	r3, #5
 801de62:	d002      	beq.n	801de6a <RegionInitDefaults+0x18>
 801de64:	2b08      	cmp	r3, #8
 801de66:	d004      	beq.n	801de72 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 801de68:	e007      	b.n	801de7a <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 801de6a:	6838      	ldr	r0, [r7, #0]
 801de6c:	f001 fa3c 	bl	801f2e8 <RegionEU868InitDefaults>
 801de70:	e003      	b.n	801de7a <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 801de72:	6838      	ldr	r0, [r7, #0]
 801de74:	f002 fcbe 	bl	80207f4 <RegionUS915InitDefaults>
 801de78:	bf00      	nop
        }
    }
}
 801de7a:	bf00      	nop
 801de7c:	3708      	adds	r7, #8
 801de7e:	46bd      	mov	sp, r7
 801de80:	bd80      	pop	{r7, pc}

0801de82 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 801de82:	b580      	push	{r7, lr}
 801de84:	b082      	sub	sp, #8
 801de86:	af00      	add	r7, sp, #0
 801de88:	4603      	mov	r3, r0
 801de8a:	6039      	str	r1, [r7, #0]
 801de8c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801de8e:	79fb      	ldrb	r3, [r7, #7]
 801de90:	2b05      	cmp	r3, #5
 801de92:	d002      	beq.n	801de9a <RegionGetNvmCtx+0x18>
 801de94:	2b08      	cmp	r3, #8
 801de96:	d005      	beq.n	801dea4 <RegionGetNvmCtx+0x22>
 801de98:	e009      	b.n	801deae <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 801de9a:	6838      	ldr	r0, [r7, #0]
 801de9c:	f001 fab2 	bl	801f404 <RegionEU868GetNvmCtx>
 801dea0:	4603      	mov	r3, r0
 801dea2:	e005      	b.n	801deb0 <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 801dea4:	6838      	ldr	r0, [r7, #0]
 801dea6:	f002 fda1 	bl	80209ec <RegionUS915GetNvmCtx>
 801deaa:	4603      	mov	r3, r0
 801deac:	e000      	b.n	801deb0 <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 801deae:	2300      	movs	r3, #0
        }
    }
}
 801deb0:	4618      	mov	r0, r3
 801deb2:	3708      	adds	r7, #8
 801deb4:	46bd      	mov	sp, r7
 801deb6:	bd80      	pop	{r7, pc}

0801deb8 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801deb8:	b580      	push	{r7, lr}
 801deba:	b082      	sub	sp, #8
 801debc:	af00      	add	r7, sp, #0
 801debe:	4603      	mov	r3, r0
 801dec0:	6039      	str	r1, [r7, #0]
 801dec2:	71fb      	strb	r3, [r7, #7]
 801dec4:	4613      	mov	r3, r2
 801dec6:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801dec8:	79fb      	ldrb	r3, [r7, #7]
 801deca:	2b05      	cmp	r3, #5
 801decc:	d002      	beq.n	801ded4 <RegionVerify+0x1c>
 801dece:	2b08      	cmp	r3, #8
 801ded0:	d007      	beq.n	801dee2 <RegionVerify+0x2a>
 801ded2:	e00d      	b.n	801def0 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 801ded4:	79bb      	ldrb	r3, [r7, #6]
 801ded6:	4619      	mov	r1, r3
 801ded8:	6838      	ldr	r0, [r7, #0]
 801deda:	f001 faa3 	bl	801f424 <RegionEU868Verify>
 801dede:	4603      	mov	r3, r0
 801dee0:	e007      	b.n	801def2 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 801dee2:	79bb      	ldrb	r3, [r7, #6]
 801dee4:	4619      	mov	r1, r3
 801dee6:	6838      	ldr	r0, [r7, #0]
 801dee8:	f002 fd90 	bl	8020a0c <RegionUS915Verify>
 801deec:	4603      	mov	r3, r0
 801deee:	e000      	b.n	801def2 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 801def0:	2300      	movs	r3, #0
        }
    }
}
 801def2:	4618      	mov	r0, r3
 801def4:	3708      	adds	r7, #8
 801def6:	46bd      	mov	sp, r7
 801def8:	bd80      	pop	{r7, pc}

0801defa <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 801defa:	b580      	push	{r7, lr}
 801defc:	b082      	sub	sp, #8
 801defe:	af00      	add	r7, sp, #0
 801df00:	4603      	mov	r3, r0
 801df02:	6039      	str	r1, [r7, #0]
 801df04:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801df06:	79fb      	ldrb	r3, [r7, #7]
 801df08:	2b05      	cmp	r3, #5
 801df0a:	d002      	beq.n	801df12 <RegionApplyCFList+0x18>
 801df0c:	2b08      	cmp	r3, #8
 801df0e:	d004      	beq.n	801df1a <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 801df10:	e007      	b.n	801df22 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 801df12:	6838      	ldr	r0, [r7, #0]
 801df14:	f001 fb02 	bl	801f51c <RegionEU868ApplyCFList>
 801df18:	e003      	b.n	801df22 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 801df1a:	6838      	ldr	r0, [r7, #0]
 801df1c:	f002 fdec 	bl	8020af8 <RegionUS915ApplyCFList>
 801df20:	bf00      	nop
        }
    }
}
 801df22:	bf00      	nop
 801df24:	3708      	adds	r7, #8
 801df26:	46bd      	mov	sp, r7
 801df28:	bd80      	pop	{r7, pc}

0801df2a <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 801df2a:	b580      	push	{r7, lr}
 801df2c:	b082      	sub	sp, #8
 801df2e:	af00      	add	r7, sp, #0
 801df30:	4603      	mov	r3, r0
 801df32:	6039      	str	r1, [r7, #0]
 801df34:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801df36:	79fb      	ldrb	r3, [r7, #7]
 801df38:	2b05      	cmp	r3, #5
 801df3a:	d002      	beq.n	801df42 <RegionChanMaskSet+0x18>
 801df3c:	2b08      	cmp	r3, #8
 801df3e:	d005      	beq.n	801df4c <RegionChanMaskSet+0x22>
 801df40:	e009      	b.n	801df56 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 801df42:	6838      	ldr	r0, [r7, #0]
 801df44:	f001 fb5e 	bl	801f604 <RegionEU868ChanMaskSet>
 801df48:	4603      	mov	r3, r0
 801df4a:	e005      	b.n	801df58 <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 801df4c:	6838      	ldr	r0, [r7, #0]
 801df4e:	f002 fe4b 	bl	8020be8 <RegionUS915ChanMaskSet>
 801df52:	4603      	mov	r3, r0
 801df54:	e000      	b.n	801df58 <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 801df56:	2300      	movs	r3, #0
        }
    }
}
 801df58:	4618      	mov	r0, r3
 801df5a:	3708      	adds	r7, #8
 801df5c:	46bd      	mov	sp, r7
 801df5e:	bd80      	pop	{r7, pc}

0801df60 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801df60:	b580      	push	{r7, lr}
 801df62:	b082      	sub	sp, #8
 801df64:	af00      	add	r7, sp, #0
 801df66:	603b      	str	r3, [r7, #0]
 801df68:	4603      	mov	r3, r0
 801df6a:	71fb      	strb	r3, [r7, #7]
 801df6c:	460b      	mov	r3, r1
 801df6e:	71bb      	strb	r3, [r7, #6]
 801df70:	4613      	mov	r3, r2
 801df72:	717b      	strb	r3, [r7, #5]
    switch( region )
 801df74:	79fb      	ldrb	r3, [r7, #7]
 801df76:	2b05      	cmp	r3, #5
 801df78:	d002      	beq.n	801df80 <RegionComputeRxWindowParameters+0x20>
 801df7a:	2b08      	cmp	r3, #8
 801df7c:	d008      	beq.n	801df90 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 801df7e:	e00f      	b.n	801dfa0 <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 801df80:	7979      	ldrb	r1, [r7, #5]
 801df82:	f997 0006 	ldrsb.w	r0, [r7, #6]
 801df86:	693b      	ldr	r3, [r7, #16]
 801df88:	683a      	ldr	r2, [r7, #0]
 801df8a:	f001 fb61 	bl	801f650 <RegionEU868ComputeRxWindowParameters>
 801df8e:	e007      	b.n	801dfa0 <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 801df90:	7979      	ldrb	r1, [r7, #5]
 801df92:	f997 0006 	ldrsb.w	r0, [r7, #6]
 801df96:	693b      	ldr	r3, [r7, #16]
 801df98:	683a      	ldr	r2, [r7, #0]
 801df9a:	f002 fe89 	bl	8020cb0 <RegionUS915ComputeRxWindowParameters>
 801df9e:	bf00      	nop
        }
    }
}
 801dfa0:	bf00      	nop
 801dfa2:	3708      	adds	r7, #8
 801dfa4:	46bd      	mov	sp, r7
 801dfa6:	bd80      	pop	{r7, pc}

0801dfa8 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801dfa8:	b580      	push	{r7, lr}
 801dfaa:	b084      	sub	sp, #16
 801dfac:	af00      	add	r7, sp, #0
 801dfae:	4603      	mov	r3, r0
 801dfb0:	60b9      	str	r1, [r7, #8]
 801dfb2:	607a      	str	r2, [r7, #4]
 801dfb4:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801dfb6:	7bfb      	ldrb	r3, [r7, #15]
 801dfb8:	2b05      	cmp	r3, #5
 801dfba:	d002      	beq.n	801dfc2 <RegionRxConfig+0x1a>
 801dfbc:	2b08      	cmp	r3, #8
 801dfbe:	d006      	beq.n	801dfce <RegionRxConfig+0x26>
 801dfc0:	e00b      	b.n	801dfda <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 801dfc2:	6879      	ldr	r1, [r7, #4]
 801dfc4:	68b8      	ldr	r0, [r7, #8]
 801dfc6:	f001 fb9b 	bl	801f700 <RegionEU868RxConfig>
 801dfca:	4603      	mov	r3, r0
 801dfcc:	e006      	b.n	801dfdc <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 801dfce:	6879      	ldr	r1, [r7, #4]
 801dfd0:	68b8      	ldr	r0, [r7, #8]
 801dfd2:	f002 feb5 	bl	8020d40 <RegionUS915RxConfig>
 801dfd6:	4603      	mov	r3, r0
 801dfd8:	e000      	b.n	801dfdc <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 801dfda:	2300      	movs	r3, #0
        }
    }
}
 801dfdc:	4618      	mov	r0, r3
 801dfde:	3710      	adds	r7, #16
 801dfe0:	46bd      	mov	sp, r7
 801dfe2:	bd80      	pop	{r7, pc}

0801dfe4 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801dfe4:	b580      	push	{r7, lr}
 801dfe6:	b084      	sub	sp, #16
 801dfe8:	af00      	add	r7, sp, #0
 801dfea:	60b9      	str	r1, [r7, #8]
 801dfec:	607a      	str	r2, [r7, #4]
 801dfee:	603b      	str	r3, [r7, #0]
 801dff0:	4603      	mov	r3, r0
 801dff2:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801dff4:	7bfb      	ldrb	r3, [r7, #15]
 801dff6:	2b05      	cmp	r3, #5
 801dff8:	d002      	beq.n	801e000 <RegionTxConfig+0x1c>
 801dffa:	2b08      	cmp	r3, #8
 801dffc:	d007      	beq.n	801e00e <RegionTxConfig+0x2a>
 801dffe:	e00d      	b.n	801e01c <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 801e000:	683a      	ldr	r2, [r7, #0]
 801e002:	6879      	ldr	r1, [r7, #4]
 801e004:	68b8      	ldr	r0, [r7, #8]
 801e006:	f001 fc49 	bl	801f89c <RegionEU868TxConfig>
 801e00a:	4603      	mov	r3, r0
 801e00c:	e007      	b.n	801e01e <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 801e00e:	683a      	ldr	r2, [r7, #0]
 801e010:	6879      	ldr	r1, [r7, #4]
 801e012:	68b8      	ldr	r0, [r7, #8]
 801e014:	f002 ff18 	bl	8020e48 <RegionUS915TxConfig>
 801e018:	4603      	mov	r3, r0
 801e01a:	e000      	b.n	801e01e <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 801e01c:	2300      	movs	r3, #0
        }
    }
}
 801e01e:	4618      	mov	r0, r3
 801e020:	3710      	adds	r7, #16
 801e022:	46bd      	mov	sp, r7
 801e024:	bd80      	pop	{r7, pc}

0801e026 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801e026:	b580      	push	{r7, lr}
 801e028:	b086      	sub	sp, #24
 801e02a:	af02      	add	r7, sp, #8
 801e02c:	60b9      	str	r1, [r7, #8]
 801e02e:	607a      	str	r2, [r7, #4]
 801e030:	603b      	str	r3, [r7, #0]
 801e032:	4603      	mov	r3, r0
 801e034:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801e036:	7bfb      	ldrb	r3, [r7, #15]
 801e038:	2b05      	cmp	r3, #5
 801e03a:	d002      	beq.n	801e042 <RegionLinkAdrReq+0x1c>
 801e03c:	2b08      	cmp	r3, #8
 801e03e:	d00a      	beq.n	801e056 <RegionLinkAdrReq+0x30>
 801e040:	e013      	b.n	801e06a <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 801e042:	69fb      	ldr	r3, [r7, #28]
 801e044:	9300      	str	r3, [sp, #0]
 801e046:	69bb      	ldr	r3, [r7, #24]
 801e048:	683a      	ldr	r2, [r7, #0]
 801e04a:	6879      	ldr	r1, [r7, #4]
 801e04c:	68b8      	ldr	r0, [r7, #8]
 801e04e:	f001 fcf1 	bl	801fa34 <RegionEU868LinkAdrReq>
 801e052:	4603      	mov	r3, r0
 801e054:	e00a      	b.n	801e06c <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 801e056:	69fb      	ldr	r3, [r7, #28]
 801e058:	9300      	str	r3, [sp, #0]
 801e05a:	69bb      	ldr	r3, [r7, #24]
 801e05c:	683a      	ldr	r2, [r7, #0]
 801e05e:	6879      	ldr	r1, [r7, #4]
 801e060:	68b8      	ldr	r0, [r7, #8]
 801e062:	f002 ff93 	bl	8020f8c <RegionUS915LinkAdrReq>
 801e066:	4603      	mov	r3, r0
 801e068:	e000      	b.n	801e06c <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 801e06a:	2300      	movs	r3, #0
        }
    }
}
 801e06c:	4618      	mov	r0, r3
 801e06e:	3710      	adds	r7, #16
 801e070:	46bd      	mov	sp, r7
 801e072:	bd80      	pop	{r7, pc}

0801e074 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 801e074:	b580      	push	{r7, lr}
 801e076:	b082      	sub	sp, #8
 801e078:	af00      	add	r7, sp, #0
 801e07a:	4603      	mov	r3, r0
 801e07c:	6039      	str	r1, [r7, #0]
 801e07e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801e080:	79fb      	ldrb	r3, [r7, #7]
 801e082:	2b05      	cmp	r3, #5
 801e084:	d002      	beq.n	801e08c <RegionRxParamSetupReq+0x18>
 801e086:	2b08      	cmp	r3, #8
 801e088:	d005      	beq.n	801e096 <RegionRxParamSetupReq+0x22>
 801e08a:	e009      	b.n	801e0a0 <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 801e08c:	6838      	ldr	r0, [r7, #0]
 801e08e:	f001 fded 	bl	801fc6c <RegionEU868RxParamSetupReq>
 801e092:	4603      	mov	r3, r0
 801e094:	e005      	b.n	801e0a2 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 801e096:	6838      	ldr	r0, [r7, #0]
 801e098:	f003 f986 	bl	80213a8 <RegionUS915RxParamSetupReq>
 801e09c:	4603      	mov	r3, r0
 801e09e:	e000      	b.n	801e0a2 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801e0a0:	2300      	movs	r3, #0
        }
    }
}
 801e0a2:	4618      	mov	r0, r3
 801e0a4:	3708      	adds	r7, #8
 801e0a6:	46bd      	mov	sp, r7
 801e0a8:	bd80      	pop	{r7, pc}

0801e0aa <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 801e0aa:	b580      	push	{r7, lr}
 801e0ac:	b082      	sub	sp, #8
 801e0ae:	af00      	add	r7, sp, #0
 801e0b0:	4603      	mov	r3, r0
 801e0b2:	6039      	str	r1, [r7, #0]
 801e0b4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801e0b6:	79fb      	ldrb	r3, [r7, #7]
 801e0b8:	2b05      	cmp	r3, #5
 801e0ba:	d002      	beq.n	801e0c2 <RegionNewChannelReq+0x18>
 801e0bc:	2b08      	cmp	r3, #8
 801e0be:	d005      	beq.n	801e0cc <RegionNewChannelReq+0x22>
 801e0c0:	e009      	b.n	801e0d6 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 801e0c2:	6838      	ldr	r0, [r7, #0]
 801e0c4:	f001 fe10 	bl	801fce8 <RegionEU868NewChannelReq>
 801e0c8:	4603      	mov	r3, r0
 801e0ca:	e005      	b.n	801e0d8 <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 801e0cc:	6838      	ldr	r0, [r7, #0]
 801e0ce:	f003 f9b7 	bl	8021440 <RegionUS915NewChannelReq>
 801e0d2:	4603      	mov	r3, r0
 801e0d4:	e000      	b.n	801e0d8 <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 801e0d6:	2300      	movs	r3, #0
        }
    }
}
 801e0d8:	4618      	mov	r0, r3
 801e0da:	3708      	adds	r7, #8
 801e0dc:	46bd      	mov	sp, r7
 801e0de:	bd80      	pop	{r7, pc}

0801e0e0 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 801e0e0:	b580      	push	{r7, lr}
 801e0e2:	b082      	sub	sp, #8
 801e0e4:	af00      	add	r7, sp, #0
 801e0e6:	4603      	mov	r3, r0
 801e0e8:	6039      	str	r1, [r7, #0]
 801e0ea:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801e0ec:	79fb      	ldrb	r3, [r7, #7]
 801e0ee:	2b05      	cmp	r3, #5
 801e0f0:	d002      	beq.n	801e0f8 <RegionTxParamSetupReq+0x18>
 801e0f2:	2b08      	cmp	r3, #8
 801e0f4:	d005      	beq.n	801e102 <RegionTxParamSetupReq+0x22>
 801e0f6:	e009      	b.n	801e10c <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 801e0f8:	6838      	ldr	r0, [r7, #0]
 801e0fa:	f001 fe51 	bl	801fda0 <RegionEU868TxParamSetupReq>
 801e0fe:	4603      	mov	r3, r0
 801e100:	e005      	b.n	801e10e <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 801e102:	6838      	ldr	r0, [r7, #0]
 801e104:	f003 f9a6 	bl	8021454 <RegionUS915TxParamSetupReq>
 801e108:	4603      	mov	r3, r0
 801e10a:	e000      	b.n	801e10e <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801e10c:	2300      	movs	r3, #0
        }
    }
}
 801e10e:	4618      	mov	r0, r3
 801e110:	3708      	adds	r7, #8
 801e112:	46bd      	mov	sp, r7
 801e114:	bd80      	pop	{r7, pc}

0801e116 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 801e116:	b580      	push	{r7, lr}
 801e118:	b082      	sub	sp, #8
 801e11a:	af00      	add	r7, sp, #0
 801e11c:	4603      	mov	r3, r0
 801e11e:	6039      	str	r1, [r7, #0]
 801e120:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801e122:	79fb      	ldrb	r3, [r7, #7]
 801e124:	2b05      	cmp	r3, #5
 801e126:	d002      	beq.n	801e12e <RegionDlChannelReq+0x18>
 801e128:	2b08      	cmp	r3, #8
 801e12a:	d005      	beq.n	801e138 <RegionDlChannelReq+0x22>
 801e12c:	e009      	b.n	801e142 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 801e12e:	6838      	ldr	r0, [r7, #0]
 801e130:	f001 fe42 	bl	801fdb8 <RegionEU868DlChannelReq>
 801e134:	4603      	mov	r3, r0
 801e136:	e005      	b.n	801e144 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 801e138:	6838      	ldr	r0, [r7, #0]
 801e13a:	f003 f996 	bl	802146a <RegionUS915DlChannelReq>
 801e13e:	4603      	mov	r3, r0
 801e140:	e000      	b.n	801e144 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 801e142:	2300      	movs	r3, #0
        }
    }
}
 801e144:	4618      	mov	r0, r3
 801e146:	3708      	adds	r7, #8
 801e148:	46bd      	mov	sp, r7
 801e14a:	bd80      	pop	{r7, pc}

0801e14c <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 801e14c:	b580      	push	{r7, lr}
 801e14e:	b082      	sub	sp, #8
 801e150:	af00      	add	r7, sp, #0
 801e152:	4603      	mov	r3, r0
 801e154:	71fb      	strb	r3, [r7, #7]
 801e156:	460b      	mov	r3, r1
 801e158:	71bb      	strb	r3, [r7, #6]
 801e15a:	4613      	mov	r3, r2
 801e15c:	717b      	strb	r3, [r7, #5]
    switch( region )
 801e15e:	79fb      	ldrb	r3, [r7, #7]
 801e160:	2b05      	cmp	r3, #5
 801e162:	d002      	beq.n	801e16a <RegionAlternateDr+0x1e>
 801e164:	2b08      	cmp	r3, #8
 801e166:	d009      	beq.n	801e17c <RegionAlternateDr+0x30>
 801e168:	e011      	b.n	801e18e <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 801e16a:	797a      	ldrb	r2, [r7, #5]
 801e16c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e170:	4611      	mov	r1, r2
 801e172:	4618      	mov	r0, r3
 801e174:	f001 fe62 	bl	801fe3c <RegionEU868AlternateDr>
 801e178:	4603      	mov	r3, r0
 801e17a:	e009      	b.n	801e190 <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 801e17c:	797a      	ldrb	r2, [r7, #5]
 801e17e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e182:	4611      	mov	r1, r2
 801e184:	4618      	mov	r0, r3
 801e186:	f003 f97b 	bl	8021480 <RegionUS915AlternateDr>
 801e18a:	4603      	mov	r3, r0
 801e18c:	e000      	b.n	801e190 <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 801e18e:	2300      	movs	r3, #0
        }
    }
}
 801e190:	4618      	mov	r0, r3
 801e192:	3708      	adds	r7, #8
 801e194:	46bd      	mov	sp, r7
 801e196:	bd80      	pop	{r7, pc}

0801e198 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801e198:	b580      	push	{r7, lr}
 801e19a:	b084      	sub	sp, #16
 801e19c:	af00      	add	r7, sp, #0
 801e19e:	60b9      	str	r1, [r7, #8]
 801e1a0:	607a      	str	r2, [r7, #4]
 801e1a2:	603b      	str	r3, [r7, #0]
 801e1a4:	4603      	mov	r3, r0
 801e1a6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 801e1a8:	7bfb      	ldrb	r3, [r7, #15]
 801e1aa:	2b05      	cmp	r3, #5
 801e1ac:	d002      	beq.n	801e1b4 <RegionNextChannel+0x1c>
 801e1ae:	2b08      	cmp	r3, #8
 801e1b0:	d008      	beq.n	801e1c4 <RegionNextChannel+0x2c>
 801e1b2:	e00f      	b.n	801e1d4 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 801e1b4:	69bb      	ldr	r3, [r7, #24]
 801e1b6:	683a      	ldr	r2, [r7, #0]
 801e1b8:	6879      	ldr	r1, [r7, #4]
 801e1ba:	68b8      	ldr	r0, [r7, #8]
 801e1bc:	f001 fe4e 	bl	801fe5c <RegionEU868NextChannel>
 801e1c0:	4603      	mov	r3, r0
 801e1c2:	e008      	b.n	801e1d6 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 801e1c4:	69bb      	ldr	r3, [r7, #24]
 801e1c6:	683a      	ldr	r2, [r7, #0]
 801e1c8:	6879      	ldr	r1, [r7, #4]
 801e1ca:	68b8      	ldr	r0, [r7, #8]
 801e1cc:	f003 f992 	bl	80214f4 <RegionUS915NextChannel>
 801e1d0:	4603      	mov	r3, r0
 801e1d2:	e000      	b.n	801e1d6 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 801e1d4:	2309      	movs	r3, #9
        }
    }
}
 801e1d6:	4618      	mov	r0, r3
 801e1d8:	3710      	adds	r7, #16
 801e1da:	46bd      	mov	sp, r7
 801e1dc:	bd80      	pop	{r7, pc}

0801e1de <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 801e1de:	b580      	push	{r7, lr}
 801e1e0:	b082      	sub	sp, #8
 801e1e2:	af00      	add	r7, sp, #0
 801e1e4:	4603      	mov	r3, r0
 801e1e6:	6039      	str	r1, [r7, #0]
 801e1e8:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801e1ea:	79fb      	ldrb	r3, [r7, #7]
 801e1ec:	2b05      	cmp	r3, #5
 801e1ee:	d002      	beq.n	801e1f6 <RegionSetContinuousWave+0x18>
 801e1f0:	2b08      	cmp	r3, #8
 801e1f2:	d004      	beq.n	801e1fe <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 801e1f4:	e007      	b.n	801e206 <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 801e1f6:	6838      	ldr	r0, [r7, #0]
 801e1f8:	f001 ff96 	bl	8020128 <RegionEU868SetContinuousWave>
 801e1fc:	e003      	b.n	801e206 <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 801e1fe:	6838      	ldr	r0, [r7, #0]
 801e200:	f003 fa5c 	bl	80216bc <RegionUS915SetContinuousWave>
 801e204:	bf00      	nop
        }
    }
}
 801e206:	bf00      	nop
 801e208:	3708      	adds	r7, #8
 801e20a:	46bd      	mov	sp, r7
 801e20c:	bd80      	pop	{r7, pc}

0801e20e <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801e20e:	b590      	push	{r4, r7, lr}
 801e210:	b083      	sub	sp, #12
 801e212:	af00      	add	r7, sp, #0
 801e214:	4604      	mov	r4, r0
 801e216:	4608      	mov	r0, r1
 801e218:	4611      	mov	r1, r2
 801e21a:	461a      	mov	r2, r3
 801e21c:	4623      	mov	r3, r4
 801e21e:	71fb      	strb	r3, [r7, #7]
 801e220:	4603      	mov	r3, r0
 801e222:	71bb      	strb	r3, [r7, #6]
 801e224:	460b      	mov	r3, r1
 801e226:	717b      	strb	r3, [r7, #5]
 801e228:	4613      	mov	r3, r2
 801e22a:	713b      	strb	r3, [r7, #4]
    switch( region )
 801e22c:	79fb      	ldrb	r3, [r7, #7]
 801e22e:	2b05      	cmp	r3, #5
 801e230:	d002      	beq.n	801e238 <RegionApplyDrOffset+0x2a>
 801e232:	2b08      	cmp	r3, #8
 801e234:	d00a      	beq.n	801e24c <RegionApplyDrOffset+0x3e>
 801e236:	e013      	b.n	801e260 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 801e238:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801e23c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801e240:	79bb      	ldrb	r3, [r7, #6]
 801e242:	4618      	mov	r0, r3
 801e244:	f001 ffbe 	bl	80201c4 <RegionEU868ApplyDrOffset>
 801e248:	4603      	mov	r3, r0
 801e24a:	e00a      	b.n	801e262 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 801e24c:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801e250:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801e254:	79bb      	ldrb	r3, [r7, #6]
 801e256:	4618      	mov	r0, r3
 801e258:	f003 fa80 	bl	802175c <RegionUS915ApplyDrOffset>
 801e25c:	4603      	mov	r3, r0
 801e25e:	e000      	b.n	801e262 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 801e260:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 801e262:	4618      	mov	r0, r3
 801e264:	370c      	adds	r7, #12
 801e266:	46bd      	mov	sp, r7
 801e268:	bd90      	pop	{r4, r7, pc}
	...

0801e26c <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 801e26c:	b480      	push	{r7}
 801e26e:	b083      	sub	sp, #12
 801e270:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 801e272:	4b04      	ldr	r3, [pc, #16]	; (801e284 <RegionGetVersion+0x18>)
 801e274:	607b      	str	r3, [r7, #4]

    return version;
 801e276:	687b      	ldr	r3, [r7, #4]
}
 801e278:	4618      	mov	r0, r3
 801e27a:	370c      	adds	r7, #12
 801e27c:	46bd      	mov	sp, r7
 801e27e:	bc80      	pop	{r7}
 801e280:	4770      	bx	lr
 801e282:	bf00      	nop
 801e284:	01000300 	.word	0x01000300

0801e288 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801e288:	b580      	push	{r7, lr}
 801e28a:	b086      	sub	sp, #24
 801e28c:	af00      	add	r7, sp, #0
 801e28e:	60f8      	str	r0, [r7, #12]
 801e290:	4608      	mov	r0, r1
 801e292:	4639      	mov	r1, r7
 801e294:	e881 000c 	stmia.w	r1, {r2, r3}
 801e298:	4603      	mov	r3, r0
 801e29a:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 801e29c:	463b      	mov	r3, r7
 801e29e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e2a2:	f000 f8dc 	bl	801e45e <RegionCommonGetJoinDc>
 801e2a6:	4603      	mov	r3, r0
 801e2a8:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 801e2aa:	68fb      	ldr	r3, [r7, #12]
 801e2ac:	881b      	ldrh	r3, [r3, #0]
 801e2ae:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 801e2b0:	7afb      	ldrb	r3, [r7, #11]
 801e2b2:	f083 0301 	eor.w	r3, r3, #1
 801e2b6:	b2db      	uxtb	r3, r3
 801e2b8:	2b00      	cmp	r3, #0
 801e2ba:	d00c      	beq.n	801e2d6 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 801e2bc:	463b      	mov	r3, r7
 801e2be:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e2c2:	f000 f8cc 	bl	801e45e <RegionCommonGetJoinDc>
 801e2c6:	4603      	mov	r3, r0
 801e2c8:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 801e2ca:	8aba      	ldrh	r2, [r7, #20]
 801e2cc:	8afb      	ldrh	r3, [r7, #22]
 801e2ce:	4293      	cmp	r3, r2
 801e2d0:	bf38      	it	cc
 801e2d2:	4613      	movcc	r3, r2
 801e2d4:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 801e2d6:	8afb      	ldrh	r3, [r7, #22]
 801e2d8:	2b00      	cmp	r3, #0
 801e2da:	d101      	bne.n	801e2e0 <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 801e2dc:	2301      	movs	r3, #1
 801e2de:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 801e2e0:	8afb      	ldrh	r3, [r7, #22]
}
 801e2e2:	4618      	mov	r0, r3
 801e2e4:	3718      	adds	r7, #24
 801e2e6:	46bd      	mov	sp, r7
 801e2e8:	bd80      	pop	{r7, pc}
	...

0801e2ec <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801e2ec:	b580      	push	{r7, lr}
 801e2ee:	b086      	sub	sp, #24
 801e2f0:	af00      	add	r7, sp, #0
 801e2f2:	60f8      	str	r0, [r7, #12]
 801e2f4:	4608      	mov	r0, r1
 801e2f6:	4639      	mov	r1, r7
 801e2f8:	e881 000c 	stmia.w	r1, {r2, r3}
 801e2fc:	4603      	mov	r3, r0
 801e2fe:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 801e300:	68fb      	ldr	r3, [r7, #12]
 801e302:	881b      	ldrh	r3, [r3, #0]
 801e304:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 801e306:	2301      	movs	r3, #1
 801e308:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801e30a:	7af9      	ldrb	r1, [r7, #11]
 801e30c:	463b      	mov	r3, r7
 801e30e:	cb0c      	ldmia	r3, {r2, r3}
 801e310:	68f8      	ldr	r0, [r7, #12]
 801e312:	f7ff ffb9 	bl	801e288 <GetDutyCycle>
 801e316:	4603      	mov	r3, r0
 801e318:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 801e31a:	7afb      	ldrb	r3, [r7, #11]
 801e31c:	f083 0301 	eor.w	r3, r3, #1
 801e320:	b2db      	uxtb	r3, r3
 801e322:	2b00      	cmp	r3, #0
 801e324:	d006      	beq.n	801e334 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 801e326:	8abb      	ldrh	r3, [r7, #20]
 801e328:	4a0c      	ldr	r2, [pc, #48]	; (801e35c <SetMaxTimeCredits+0x70>)
 801e32a:	fba2 2303 	umull	r2, r3, r2, r3
 801e32e:	095b      	lsrs	r3, r3, #5
 801e330:	b29b      	uxth	r3, r3
 801e332:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 801e334:	7dfb      	ldrb	r3, [r7, #23]
 801e336:	4a0a      	ldr	r2, [pc, #40]	; (801e360 <SetMaxTimeCredits+0x74>)
 801e338:	fb02 f303 	mul.w	r3, r2, r3
 801e33c:	461a      	mov	r2, r3
 801e33e:	68fb      	ldr	r3, [r7, #12]
 801e340:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 801e342:	68fb      	ldr	r3, [r7, #12]
 801e344:	685b      	ldr	r3, [r3, #4]
 801e346:	2b00      	cmp	r3, #0
 801e348:	d103      	bne.n	801e352 <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801e34a:	68fb      	ldr	r3, [r7, #12]
 801e34c:	68da      	ldr	r2, [r3, #12]
 801e34e:	68fb      	ldr	r3, [r7, #12]
 801e350:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 801e352:	8abb      	ldrh	r3, [r7, #20]
}
 801e354:	4618      	mov	r0, r3
 801e356:	3718      	adds	r7, #24
 801e358:	46bd      	mov	sp, r7
 801e35a:	bd80      	pop	{r7, pc}
 801e35c:	51eb851f 	.word	0x51eb851f
 801e360:	0036ee80 	.word	0x0036ee80

0801e364 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 801e364:	b580      	push	{r7, lr}
 801e366:	b084      	sub	sp, #16
 801e368:	af00      	add	r7, sp, #0
 801e36a:	6078      	str	r0, [r7, #4]
 801e36c:	4608      	mov	r0, r1
 801e36e:	4611      	mov	r1, r2
 801e370:	461a      	mov	r2, r3
 801e372:	4603      	mov	r3, r0
 801e374:	70fb      	strb	r3, [r7, #3]
 801e376:	460b      	mov	r3, r1
 801e378:	70bb      	strb	r3, [r7, #2]
 801e37a:	4613      	mov	r3, r2
 801e37c:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 801e37e:	78f9      	ldrb	r1, [r7, #3]
 801e380:	f107 0318 	add.w	r3, r7, #24
 801e384:	cb0c      	ldmia	r3, {r2, r3}
 801e386:	6878      	ldr	r0, [r7, #4]
 801e388:	f7ff ffb0 	bl	801e2ec <SetMaxTimeCredits>
 801e38c:	4603      	mov	r3, r0
 801e38e:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 801e390:	78fb      	ldrb	r3, [r7, #3]
 801e392:	f083 0301 	eor.w	r3, r3, #1
 801e396:	b2db      	uxtb	r3, r3
 801e398:	2b00      	cmp	r3, #0
 801e39a:	d010      	beq.n	801e3be <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 801e39c:	78bb      	ldrb	r3, [r7, #2]
 801e39e:	f083 0301 	eor.w	r3, r3, #1
 801e3a2:	b2db      	uxtb	r3, r3
 801e3a4:	2b00      	cmp	r3, #0
 801e3a6:	d014      	beq.n	801e3d2 <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 801e3a8:	787b      	ldrb	r3, [r7, #1]
 801e3aa:	f083 0301 	eor.w	r3, r3, #1
 801e3ae:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 801e3b0:	2b00      	cmp	r3, #0
 801e3b2:	d00e      	beq.n	801e3d2 <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 801e3b4:	687b      	ldr	r3, [r7, #4]
 801e3b6:	68da      	ldr	r2, [r3, #12]
 801e3b8:	687b      	ldr	r3, [r7, #4]
 801e3ba:	609a      	str	r2, [r3, #8]
 801e3bc:	e009      	b.n	801e3d2 <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 801e3be:	78bb      	ldrb	r3, [r7, #2]
 801e3c0:	f083 0301 	eor.w	r3, r3, #1
 801e3c4:	b2db      	uxtb	r3, r3
 801e3c6:	2b00      	cmp	r3, #0
 801e3c8:	d003      	beq.n	801e3d2 <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 801e3ca:	687b      	ldr	r3, [r7, #4]
 801e3cc:	68da      	ldr	r2, [r3, #12]
 801e3ce:	687b      	ldr	r3, [r7, #4]
 801e3d0:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 801e3d2:	687b      	ldr	r3, [r7, #4]
 801e3d4:	685b      	ldr	r3, [r3, #4]
 801e3d6:	4618      	mov	r0, r3
 801e3d8:	f006 ff4a 	bl	8025270 <UTIL_TIMER_GetElapsedTime>
 801e3dc:	4602      	mov	r2, r0
 801e3de:	687b      	ldr	r3, [r7, #4]
 801e3e0:	689b      	ldr	r3, [r3, #8]
 801e3e2:	441a      	add	r2, r3
 801e3e4:	687b      	ldr	r3, [r7, #4]
 801e3e6:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 801e3e8:	687b      	ldr	r3, [r7, #4]
 801e3ea:	689a      	ldr	r2, [r3, #8]
 801e3ec:	687b      	ldr	r3, [r7, #4]
 801e3ee:	68db      	ldr	r3, [r3, #12]
 801e3f0:	429a      	cmp	r2, r3
 801e3f2:	d903      	bls.n	801e3fc <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 801e3f4:	687b      	ldr	r3, [r7, #4]
 801e3f6:	68da      	ldr	r2, [r3, #12]
 801e3f8:	687b      	ldr	r3, [r7, #4]
 801e3fa:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 801e3fc:	687b      	ldr	r3, [r7, #4]
 801e3fe:	6a3a      	ldr	r2, [r7, #32]
 801e400:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 801e402:	89fb      	ldrh	r3, [r7, #14]
}
 801e404:	4618      	mov	r0, r3
 801e406:	3710      	adds	r7, #16
 801e408:	46bd      	mov	sp, r7
 801e40a:	bd80      	pop	{r7, pc}

0801e40c <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 801e40c:	b480      	push	{r7}
 801e40e:	b085      	sub	sp, #20
 801e410:	af00      	add	r7, sp, #0
 801e412:	4603      	mov	r3, r0
 801e414:	460a      	mov	r2, r1
 801e416:	80fb      	strh	r3, [r7, #6]
 801e418:	4613      	mov	r3, r2
 801e41a:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 801e41c:	2300      	movs	r3, #0
 801e41e:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 801e420:	2300      	movs	r3, #0
 801e422:	73bb      	strb	r3, [r7, #14]
 801e424:	e011      	b.n	801e44a <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 801e426:	88fa      	ldrh	r2, [r7, #6]
 801e428:	7bbb      	ldrb	r3, [r7, #14]
 801e42a:	2101      	movs	r1, #1
 801e42c:	fa01 f303 	lsl.w	r3, r1, r3
 801e430:	401a      	ands	r2, r3
 801e432:	7bbb      	ldrb	r3, [r7, #14]
 801e434:	2101      	movs	r1, #1
 801e436:	fa01 f303 	lsl.w	r3, r1, r3
 801e43a:	429a      	cmp	r2, r3
 801e43c:	d102      	bne.n	801e444 <CountChannels+0x38>
        {
            nbActiveBits++;
 801e43e:	7bfb      	ldrb	r3, [r7, #15]
 801e440:	3301      	adds	r3, #1
 801e442:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 801e444:	7bbb      	ldrb	r3, [r7, #14]
 801e446:	3301      	adds	r3, #1
 801e448:	73bb      	strb	r3, [r7, #14]
 801e44a:	7bba      	ldrb	r2, [r7, #14]
 801e44c:	797b      	ldrb	r3, [r7, #5]
 801e44e:	429a      	cmp	r2, r3
 801e450:	d3e9      	bcc.n	801e426 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 801e452:	7bfb      	ldrb	r3, [r7, #15]
}
 801e454:	4618      	mov	r0, r3
 801e456:	3714      	adds	r7, #20
 801e458:	46bd      	mov	sp, r7
 801e45a:	bc80      	pop	{r7}
 801e45c:	4770      	bx	lr

0801e45e <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 801e45e:	b480      	push	{r7}
 801e460:	b085      	sub	sp, #20
 801e462:	af00      	add	r7, sp, #0
 801e464:	463b      	mov	r3, r7
 801e466:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 801e46a:	2300      	movs	r3, #0
 801e46c:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 801e46e:	683b      	ldr	r3, [r7, #0]
 801e470:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 801e474:	d202      	bcs.n	801e47c <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 801e476:	2364      	movs	r3, #100	; 0x64
 801e478:	81fb      	strh	r3, [r7, #14]
 801e47a:	e00b      	b.n	801e494 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 801e47c:	683b      	ldr	r3, [r7, #0]
 801e47e:	f649 22af 	movw	r2, #39599	; 0x9aaf
 801e482:	4293      	cmp	r3, r2
 801e484:	d803      	bhi.n	801e48e <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 801e486:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801e48a:	81fb      	strh	r3, [r7, #14]
 801e48c:	e002      	b.n	801e494 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 801e48e:	f242 7310 	movw	r3, #10000	; 0x2710
 801e492:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 801e494:	89fb      	ldrh	r3, [r7, #14]
}
 801e496:	4618      	mov	r0, r3
 801e498:	3714      	adds	r7, #20
 801e49a:	46bd      	mov	sp, r7
 801e49c:	bc80      	pop	{r7}
 801e49e:	4770      	bx	lr

0801e4a0 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 801e4a0:	b580      	push	{r7, lr}
 801e4a2:	b084      	sub	sp, #16
 801e4a4:	af00      	add	r7, sp, #0
 801e4a6:	6039      	str	r1, [r7, #0]
 801e4a8:	4611      	mov	r1, r2
 801e4aa:	461a      	mov	r2, r3
 801e4ac:	4603      	mov	r3, r0
 801e4ae:	71fb      	strb	r3, [r7, #7]
 801e4b0:	460b      	mov	r3, r1
 801e4b2:	71bb      	strb	r3, [r7, #6]
 801e4b4:	4613      	mov	r3, r2
 801e4b6:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 801e4b8:	f997 2018 	ldrsb.w	r2, [r7, #24]
 801e4bc:	f997 1005 	ldrsb.w	r1, [r7, #5]
 801e4c0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e4c4:	4618      	mov	r0, r3
 801e4c6:	f000 f85d 	bl	801e584 <RegionCommonValueInRange>
 801e4ca:	4603      	mov	r3, r0
 801e4cc:	2b00      	cmp	r3, #0
 801e4ce:	d101      	bne.n	801e4d4 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 801e4d0:	2300      	movs	r3, #0
 801e4d2:	e053      	b.n	801e57c <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801e4d4:	2300      	movs	r3, #0
 801e4d6:	73fb      	strb	r3, [r7, #15]
 801e4d8:	2300      	movs	r3, #0
 801e4da:	73bb      	strb	r3, [r7, #14]
 801e4dc:	e049      	b.n	801e572 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801e4de:	2300      	movs	r3, #0
 801e4e0:	737b      	strb	r3, [r7, #13]
 801e4e2:	e03d      	b.n	801e560 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 801e4e4:	7bbb      	ldrb	r3, [r7, #14]
 801e4e6:	005b      	lsls	r3, r3, #1
 801e4e8:	683a      	ldr	r2, [r7, #0]
 801e4ea:	4413      	add	r3, r2
 801e4ec:	881b      	ldrh	r3, [r3, #0]
 801e4ee:	461a      	mov	r2, r3
 801e4f0:	7b7b      	ldrb	r3, [r7, #13]
 801e4f2:	fa42 f303 	asr.w	r3, r2, r3
 801e4f6:	f003 0301 	and.w	r3, r3, #1
 801e4fa:	2b00      	cmp	r3, #0
 801e4fc:	d02d      	beq.n	801e55a <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801e4fe:	7bfa      	ldrb	r2, [r7, #15]
 801e500:	7b7b      	ldrb	r3, [r7, #13]
 801e502:	4413      	add	r3, r2
 801e504:	461a      	mov	r2, r3
 801e506:	4613      	mov	r3, r2
 801e508:	005b      	lsls	r3, r3, #1
 801e50a:	4413      	add	r3, r2
 801e50c:	009b      	lsls	r3, r3, #2
 801e50e:	461a      	mov	r2, r3
 801e510:	69fb      	ldr	r3, [r7, #28]
 801e512:	4413      	add	r3, r2
 801e514:	7a1b      	ldrb	r3, [r3, #8]
 801e516:	f343 0303 	sbfx	r3, r3, #0, #4
 801e51a:	b25b      	sxtb	r3, r3
 801e51c:	f003 030f 	and.w	r3, r3, #15
 801e520:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 801e522:	7bfa      	ldrb	r2, [r7, #15]
 801e524:	7b7b      	ldrb	r3, [r7, #13]
 801e526:	4413      	add	r3, r2
 801e528:	461a      	mov	r2, r3
 801e52a:	4613      	mov	r3, r2
 801e52c:	005b      	lsls	r3, r3, #1
 801e52e:	4413      	add	r3, r2
 801e530:	009b      	lsls	r3, r3, #2
 801e532:	461a      	mov	r2, r3
 801e534:	69fb      	ldr	r3, [r7, #28]
 801e536:	4413      	add	r3, r2
 801e538:	7a1b      	ldrb	r3, [r3, #8]
 801e53a:	f343 1303 	sbfx	r3, r3, #4, #4
 801e53e:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801e540:	f003 030f 	and.w	r3, r3, #15
 801e544:	b25a      	sxtb	r2, r3
 801e546:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e54a:	4618      	mov	r0, r3
 801e54c:	f000 f81a 	bl	801e584 <RegionCommonValueInRange>
 801e550:	4603      	mov	r3, r0
 801e552:	2b01      	cmp	r3, #1
 801e554:	d101      	bne.n	801e55a <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 801e556:	2301      	movs	r3, #1
 801e558:	e010      	b.n	801e57c <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 801e55a:	7b7b      	ldrb	r3, [r7, #13]
 801e55c:	3301      	adds	r3, #1
 801e55e:	737b      	strb	r3, [r7, #13]
 801e560:	7b7b      	ldrb	r3, [r7, #13]
 801e562:	2b0f      	cmp	r3, #15
 801e564:	d9be      	bls.n	801e4e4 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 801e566:	7bfb      	ldrb	r3, [r7, #15]
 801e568:	3310      	adds	r3, #16
 801e56a:	73fb      	strb	r3, [r7, #15]
 801e56c:	7bbb      	ldrb	r3, [r7, #14]
 801e56e:	3301      	adds	r3, #1
 801e570:	73bb      	strb	r3, [r7, #14]
 801e572:	7bfa      	ldrb	r2, [r7, #15]
 801e574:	79fb      	ldrb	r3, [r7, #7]
 801e576:	429a      	cmp	r2, r3
 801e578:	d3b1      	bcc.n	801e4de <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 801e57a:	2300      	movs	r3, #0
}
 801e57c:	4618      	mov	r0, r3
 801e57e:	3710      	adds	r7, #16
 801e580:	46bd      	mov	sp, r7
 801e582:	bd80      	pop	{r7, pc}

0801e584 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 801e584:	b480      	push	{r7}
 801e586:	b083      	sub	sp, #12
 801e588:	af00      	add	r7, sp, #0
 801e58a:	4603      	mov	r3, r0
 801e58c:	71fb      	strb	r3, [r7, #7]
 801e58e:	460b      	mov	r3, r1
 801e590:	71bb      	strb	r3, [r7, #6]
 801e592:	4613      	mov	r3, r2
 801e594:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 801e596:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801e59a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e59e:	429a      	cmp	r2, r3
 801e5a0:	db07      	blt.n	801e5b2 <RegionCommonValueInRange+0x2e>
 801e5a2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801e5a6:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801e5aa:	429a      	cmp	r2, r3
 801e5ac:	dc01      	bgt.n	801e5b2 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 801e5ae:	2301      	movs	r3, #1
 801e5b0:	e000      	b.n	801e5b4 <RegionCommonValueInRange+0x30>
    }
    return 0;
 801e5b2:	2300      	movs	r3, #0
}
 801e5b4:	4618      	mov	r0, r3
 801e5b6:	370c      	adds	r7, #12
 801e5b8:	46bd      	mov	sp, r7
 801e5ba:	bc80      	pop	{r7}
 801e5bc:	4770      	bx	lr

0801e5be <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 801e5be:	b480      	push	{r7}
 801e5c0:	b085      	sub	sp, #20
 801e5c2:	af00      	add	r7, sp, #0
 801e5c4:	6078      	str	r0, [r7, #4]
 801e5c6:	460b      	mov	r3, r1
 801e5c8:	70fb      	strb	r3, [r7, #3]
 801e5ca:	4613      	mov	r3, r2
 801e5cc:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801e5ce:	78fb      	ldrb	r3, [r7, #3]
 801e5d0:	091b      	lsrs	r3, r3, #4
 801e5d2:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 801e5d4:	78bb      	ldrb	r3, [r7, #2]
 801e5d6:	091b      	lsrs	r3, r3, #4
 801e5d8:	b2db      	uxtb	r3, r3
 801e5da:	7bfa      	ldrb	r2, [r7, #15]
 801e5dc:	429a      	cmp	r2, r3
 801e5de:	d803      	bhi.n	801e5e8 <RegionCommonChanDisable+0x2a>
 801e5e0:	78fa      	ldrb	r2, [r7, #3]
 801e5e2:	78bb      	ldrb	r3, [r7, #2]
 801e5e4:	429a      	cmp	r2, r3
 801e5e6:	d301      	bcc.n	801e5ec <RegionCommonChanDisable+0x2e>
    {
        return false;
 801e5e8:	2300      	movs	r3, #0
 801e5ea:	e017      	b.n	801e61c <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801e5ec:	7bfb      	ldrb	r3, [r7, #15]
 801e5ee:	005b      	lsls	r3, r3, #1
 801e5f0:	687a      	ldr	r2, [r7, #4]
 801e5f2:	4413      	add	r3, r2
 801e5f4:	881b      	ldrh	r3, [r3, #0]
 801e5f6:	b21a      	sxth	r2, r3
 801e5f8:	78fb      	ldrb	r3, [r7, #3]
 801e5fa:	f003 030f 	and.w	r3, r3, #15
 801e5fe:	2101      	movs	r1, #1
 801e600:	fa01 f303 	lsl.w	r3, r1, r3
 801e604:	b21b      	sxth	r3, r3
 801e606:	43db      	mvns	r3, r3
 801e608:	b21b      	sxth	r3, r3
 801e60a:	4013      	ands	r3, r2
 801e60c:	b219      	sxth	r1, r3
 801e60e:	7bfb      	ldrb	r3, [r7, #15]
 801e610:	005b      	lsls	r3, r3, #1
 801e612:	687a      	ldr	r2, [r7, #4]
 801e614:	4413      	add	r3, r2
 801e616:	b28a      	uxth	r2, r1
 801e618:	801a      	strh	r2, [r3, #0]

    return true;
 801e61a:	2301      	movs	r3, #1
}
 801e61c:	4618      	mov	r0, r3
 801e61e:	3714      	adds	r7, #20
 801e620:	46bd      	mov	sp, r7
 801e622:	bc80      	pop	{r7}
 801e624:	4770      	bx	lr

0801e626 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 801e626:	b580      	push	{r7, lr}
 801e628:	b084      	sub	sp, #16
 801e62a:	af00      	add	r7, sp, #0
 801e62c:	6078      	str	r0, [r7, #4]
 801e62e:	460b      	mov	r3, r1
 801e630:	70fb      	strb	r3, [r7, #3]
 801e632:	4613      	mov	r3, r2
 801e634:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 801e636:	2300      	movs	r3, #0
 801e638:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 801e63a:	687b      	ldr	r3, [r7, #4]
 801e63c:	2b00      	cmp	r3, #0
 801e63e:	d101      	bne.n	801e644 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 801e640:	2300      	movs	r3, #0
 801e642:	e018      	b.n	801e676 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801e644:	78fb      	ldrb	r3, [r7, #3]
 801e646:	73bb      	strb	r3, [r7, #14]
 801e648:	e010      	b.n	801e66c <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 801e64a:	7bbb      	ldrb	r3, [r7, #14]
 801e64c:	005b      	lsls	r3, r3, #1
 801e64e:	687a      	ldr	r2, [r7, #4]
 801e650:	4413      	add	r3, r2
 801e652:	881b      	ldrh	r3, [r3, #0]
 801e654:	2110      	movs	r1, #16
 801e656:	4618      	mov	r0, r3
 801e658:	f7ff fed8 	bl	801e40c <CountChannels>
 801e65c:	4603      	mov	r3, r0
 801e65e:	461a      	mov	r2, r3
 801e660:	7bfb      	ldrb	r3, [r7, #15]
 801e662:	4413      	add	r3, r2
 801e664:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 801e666:	7bbb      	ldrb	r3, [r7, #14]
 801e668:	3301      	adds	r3, #1
 801e66a:	73bb      	strb	r3, [r7, #14]
 801e66c:	7bba      	ldrb	r2, [r7, #14]
 801e66e:	78bb      	ldrb	r3, [r7, #2]
 801e670:	429a      	cmp	r2, r3
 801e672:	d3ea      	bcc.n	801e64a <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 801e674:	7bfb      	ldrb	r3, [r7, #15]
}
 801e676:	4618      	mov	r0, r3
 801e678:	3710      	adds	r7, #16
 801e67a:	46bd      	mov	sp, r7
 801e67c:	bd80      	pop	{r7, pc}

0801e67e <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 801e67e:	b480      	push	{r7}
 801e680:	b087      	sub	sp, #28
 801e682:	af00      	add	r7, sp, #0
 801e684:	60f8      	str	r0, [r7, #12]
 801e686:	60b9      	str	r1, [r7, #8]
 801e688:	4613      	mov	r3, r2
 801e68a:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 801e68c:	68fb      	ldr	r3, [r7, #12]
 801e68e:	2b00      	cmp	r3, #0
 801e690:	d016      	beq.n	801e6c0 <RegionCommonChanMaskCopy+0x42>
 801e692:	68bb      	ldr	r3, [r7, #8]
 801e694:	2b00      	cmp	r3, #0
 801e696:	d013      	beq.n	801e6c0 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 801e698:	2300      	movs	r3, #0
 801e69a:	75fb      	strb	r3, [r7, #23]
 801e69c:	e00c      	b.n	801e6b8 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801e69e:	7dfb      	ldrb	r3, [r7, #23]
 801e6a0:	005b      	lsls	r3, r3, #1
 801e6a2:	68ba      	ldr	r2, [r7, #8]
 801e6a4:	441a      	add	r2, r3
 801e6a6:	7dfb      	ldrb	r3, [r7, #23]
 801e6a8:	005b      	lsls	r3, r3, #1
 801e6aa:	68f9      	ldr	r1, [r7, #12]
 801e6ac:	440b      	add	r3, r1
 801e6ae:	8812      	ldrh	r2, [r2, #0]
 801e6b0:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 801e6b2:	7dfb      	ldrb	r3, [r7, #23]
 801e6b4:	3301      	adds	r3, #1
 801e6b6:	75fb      	strb	r3, [r7, #23]
 801e6b8:	7dfa      	ldrb	r2, [r7, #23]
 801e6ba:	79fb      	ldrb	r3, [r7, #7]
 801e6bc:	429a      	cmp	r2, r3
 801e6be:	d3ee      	bcc.n	801e69e <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801e6c0:	bf00      	nop
 801e6c2:	371c      	adds	r7, #28
 801e6c4:	46bd      	mov	sp, r7
 801e6c6:	bc80      	pop	{r7}
 801e6c8:	4770      	bx	lr

0801e6ca <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801e6ca:	b082      	sub	sp, #8
 801e6cc:	b580      	push	{r7, lr}
 801e6ce:	b086      	sub	sp, #24
 801e6d0:	af00      	add	r7, sp, #0
 801e6d2:	60f8      	str	r0, [r7, #12]
 801e6d4:	60b9      	str	r1, [r7, #8]
 801e6d6:	627b      	str	r3, [r7, #36]	; 0x24
 801e6d8:	4613      	mov	r3, r2
 801e6da:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801e6dc:	79f9      	ldrb	r1, [r7, #7]
 801e6de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801e6e2:	cb0c      	ldmia	r3, {r2, r3}
 801e6e4:	68f8      	ldr	r0, [r7, #12]
 801e6e6:	f7ff fdcf 	bl	801e288 <GetDutyCycle>
 801e6ea:	4603      	mov	r3, r0
 801e6ec:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801e6ee:	68fb      	ldr	r3, [r7, #12]
 801e6f0:	689a      	ldr	r2, [r3, #8]
 801e6f2:	8afb      	ldrh	r3, [r7, #22]
 801e6f4:	68b9      	ldr	r1, [r7, #8]
 801e6f6:	fb01 f303 	mul.w	r3, r1, r3
 801e6fa:	429a      	cmp	r2, r3
 801e6fc:	d909      	bls.n	801e712 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801e6fe:	68fb      	ldr	r3, [r7, #12]
 801e700:	689a      	ldr	r2, [r3, #8]
 801e702:	8afb      	ldrh	r3, [r7, #22]
 801e704:	68b9      	ldr	r1, [r7, #8]
 801e706:	fb01 f303 	mul.w	r3, r1, r3
 801e70a:	1ad2      	subs	r2, r2, r3
 801e70c:	68fb      	ldr	r3, [r7, #12]
 801e70e:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801e710:	e002      	b.n	801e718 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801e712:	68fb      	ldr	r3, [r7, #12]
 801e714:	2200      	movs	r2, #0
 801e716:	609a      	str	r2, [r3, #8]
}
 801e718:	bf00      	nop
 801e71a:	3718      	adds	r7, #24
 801e71c:	46bd      	mov	sp, r7
 801e71e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801e722:	b002      	add	sp, #8
 801e724:	4770      	bx	lr

0801e726 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 801e726:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e728:	b08d      	sub	sp, #52	; 0x34
 801e72a:	af04      	add	r7, sp, #16
 801e72c:	6039      	str	r1, [r7, #0]
 801e72e:	4611      	mov	r1, r2
 801e730:	461a      	mov	r2, r3
 801e732:	4603      	mov	r3, r0
 801e734:	71fb      	strb	r3, [r7, #7]
 801e736:	460b      	mov	r3, r1
 801e738:	71bb      	strb	r3, [r7, #6]
 801e73a:	4613      	mov	r3, r2
 801e73c:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801e73e:	f04f 33ff 	mov.w	r3, #4294967295
 801e742:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 801e744:	f006 fd82 	bl	802524c <UTIL_TIMER_GetCurrentTime>
 801e748:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 801e74a:	2300      	movs	r3, #0
 801e74c:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 801e74e:	2301      	movs	r3, #1
 801e750:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 801e752:	2300      	movs	r3, #0
 801e754:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 801e756:	2300      	movs	r3, #0
 801e758:	76bb      	strb	r3, [r7, #26]
 801e75a:	e06c      	b.n	801e836 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 801e75c:	7eba      	ldrb	r2, [r7, #26]
 801e75e:	4613      	mov	r3, r2
 801e760:	009b      	lsls	r3, r3, #2
 801e762:	4413      	add	r3, r2
 801e764:	009b      	lsls	r3, r3, #2
 801e766:	461a      	mov	r2, r3
 801e768:	683b      	ldr	r3, [r7, #0]
 801e76a:	189c      	adds	r4, r3, r2
 801e76c:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 801e770:	797a      	ldrb	r2, [r7, #5]
 801e772:	79fd      	ldrb	r5, [r7, #7]
 801e774:	697b      	ldr	r3, [r7, #20]
 801e776:	9302      	str	r3, [sp, #8]
 801e778:	46ec      	mov	ip, sp
 801e77a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801e77e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801e782:	e88c 0003 	stmia.w	ip, {r0, r1}
 801e786:	4633      	mov	r3, r6
 801e788:	4629      	mov	r1, r5
 801e78a:	4620      	mov	r0, r4
 801e78c:	f7ff fdea 	bl	801e364 <UpdateTimeCredits>
 801e790:	4603      	mov	r3, r0
 801e792:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 801e794:	89fa      	ldrh	r2, [r7, #14]
 801e796:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801e798:	fb02 f303 	mul.w	r3, r2, r3
 801e79c:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801e79e:	7eba      	ldrb	r2, [r7, #26]
 801e7a0:	4613      	mov	r3, r2
 801e7a2:	009b      	lsls	r3, r3, #2
 801e7a4:	4413      	add	r3, r2
 801e7a6:	009b      	lsls	r3, r3, #2
 801e7a8:	461a      	mov	r2, r3
 801e7aa:	683b      	ldr	r3, [r7, #0]
 801e7ac:	4413      	add	r3, r2
 801e7ae:	689b      	ldr	r3, [r3, #8]
 801e7b0:	693a      	ldr	r2, [r7, #16]
 801e7b2:	429a      	cmp	r2, r3
 801e7b4:	d305      	bcc.n	801e7c2 <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 801e7b6:	797b      	ldrb	r3, [r7, #5]
 801e7b8:	f083 0301 	eor.w	r3, r3, #1
 801e7bc:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801e7be:	2b00      	cmp	r3, #0
 801e7c0:	d00d      	beq.n	801e7de <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 801e7c2:	7eba      	ldrb	r2, [r7, #26]
 801e7c4:	4613      	mov	r3, r2
 801e7c6:	009b      	lsls	r3, r3, #2
 801e7c8:	4413      	add	r3, r2
 801e7ca:	009b      	lsls	r3, r3, #2
 801e7cc:	461a      	mov	r2, r3
 801e7ce:	683b      	ldr	r3, [r7, #0]
 801e7d0:	4413      	add	r3, r2
 801e7d2:	2201      	movs	r2, #1
 801e7d4:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 801e7d6:	7efb      	ldrb	r3, [r7, #27]
 801e7d8:	3301      	adds	r3, #1
 801e7da:	76fb      	strb	r3, [r7, #27]
 801e7dc:	e028      	b.n	801e830 <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801e7de:	7eba      	ldrb	r2, [r7, #26]
 801e7e0:	4613      	mov	r3, r2
 801e7e2:	009b      	lsls	r3, r3, #2
 801e7e4:	4413      	add	r3, r2
 801e7e6:	009b      	lsls	r3, r3, #2
 801e7e8:	461a      	mov	r2, r3
 801e7ea:	683b      	ldr	r3, [r7, #0]
 801e7ec:	4413      	add	r3, r2
 801e7ee:	2200      	movs	r2, #0
 801e7f0:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 801e7f2:	7eba      	ldrb	r2, [r7, #26]
 801e7f4:	4613      	mov	r3, r2
 801e7f6:	009b      	lsls	r3, r3, #2
 801e7f8:	4413      	add	r3, r2
 801e7fa:	009b      	lsls	r3, r3, #2
 801e7fc:	461a      	mov	r2, r3
 801e7fe:	683b      	ldr	r3, [r7, #0]
 801e800:	4413      	add	r3, r2
 801e802:	68db      	ldr	r3, [r3, #12]
 801e804:	693a      	ldr	r2, [r7, #16]
 801e806:	429a      	cmp	r2, r3
 801e808:	d212      	bcs.n	801e830 <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 801e80a:	7eba      	ldrb	r2, [r7, #26]
 801e80c:	4613      	mov	r3, r2
 801e80e:	009b      	lsls	r3, r3, #2
 801e810:	4413      	add	r3, r2
 801e812:	009b      	lsls	r3, r3, #2
 801e814:	461a      	mov	r2, r3
 801e816:	683b      	ldr	r3, [r7, #0]
 801e818:	4413      	add	r3, r2
 801e81a:	689b      	ldr	r3, [r3, #8]
 801e81c:	693a      	ldr	r2, [r7, #16]
 801e81e:	1ad3      	subs	r3, r2, r3
 801e820:	69fa      	ldr	r2, [r7, #28]
 801e822:	4293      	cmp	r3, r2
 801e824:	bf28      	it	cs
 801e826:	4613      	movcs	r3, r2
 801e828:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 801e82a:	7efb      	ldrb	r3, [r7, #27]
 801e82c:	3301      	adds	r3, #1
 801e82e:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 801e830:	7ebb      	ldrb	r3, [r7, #26]
 801e832:	3301      	adds	r3, #1
 801e834:	76bb      	strb	r3, [r7, #26]
 801e836:	7eba      	ldrb	r2, [r7, #26]
 801e838:	79bb      	ldrb	r3, [r7, #6]
 801e83a:	429a      	cmp	r2, r3
 801e83c:	d38e      	bcc.n	801e75c <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 801e83e:	7efb      	ldrb	r3, [r7, #27]
 801e840:	2b00      	cmp	r3, #0
 801e842:	d102      	bne.n	801e84a <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 801e844:	f04f 33ff 	mov.w	r3, #4294967295
 801e848:	e000      	b.n	801e84c <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 801e84a:	69fb      	ldr	r3, [r7, #28]
}
 801e84c:	4618      	mov	r0, r3
 801e84e:	3724      	adds	r7, #36	; 0x24
 801e850:	46bd      	mov	sp, r7
 801e852:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801e854 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 801e854:	b480      	push	{r7}
 801e856:	b085      	sub	sp, #20
 801e858:	af00      	add	r7, sp, #0
 801e85a:	6078      	str	r0, [r7, #4]
 801e85c:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 801e85e:	2300      	movs	r3, #0
 801e860:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 801e862:	687b      	ldr	r3, [r7, #4]
 801e864:	781b      	ldrb	r3, [r3, #0]
 801e866:	2b03      	cmp	r3, #3
 801e868:	d13f      	bne.n	801e8ea <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 801e86a:	687b      	ldr	r3, [r7, #4]
 801e86c:	3301      	adds	r3, #1
 801e86e:	781b      	ldrb	r3, [r3, #0]
 801e870:	b25a      	sxtb	r2, r3
 801e872:	683b      	ldr	r3, [r7, #0]
 801e874:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 801e876:	683b      	ldr	r3, [r7, #0]
 801e878:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801e87c:	f003 030f 	and.w	r3, r3, #15
 801e880:	b25a      	sxtb	r2, r3
 801e882:	683b      	ldr	r3, [r7, #0]
 801e884:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 801e886:	683b      	ldr	r3, [r7, #0]
 801e888:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801e88c:	b2db      	uxtb	r3, r3
 801e88e:	091b      	lsrs	r3, r3, #4
 801e890:	b2db      	uxtb	r3, r3
 801e892:	b25a      	sxtb	r2, r3
 801e894:	683b      	ldr	r3, [r7, #0]
 801e896:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 801e898:	687b      	ldr	r3, [r7, #4]
 801e89a:	3302      	adds	r3, #2
 801e89c:	781b      	ldrb	r3, [r3, #0]
 801e89e:	b29a      	uxth	r2, r3
 801e8a0:	683b      	ldr	r3, [r7, #0]
 801e8a2:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 801e8a4:	683b      	ldr	r3, [r7, #0]
 801e8a6:	889b      	ldrh	r3, [r3, #4]
 801e8a8:	b21a      	sxth	r2, r3
 801e8aa:	687b      	ldr	r3, [r7, #4]
 801e8ac:	3303      	adds	r3, #3
 801e8ae:	781b      	ldrb	r3, [r3, #0]
 801e8b0:	021b      	lsls	r3, r3, #8
 801e8b2:	b21b      	sxth	r3, r3
 801e8b4:	4313      	orrs	r3, r2
 801e8b6:	b21b      	sxth	r3, r3
 801e8b8:	b29a      	uxth	r2, r3
 801e8ba:	683b      	ldr	r3, [r7, #0]
 801e8bc:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801e8be:	687b      	ldr	r3, [r7, #4]
 801e8c0:	791a      	ldrb	r2, [r3, #4]
 801e8c2:	683b      	ldr	r3, [r7, #0]
 801e8c4:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 801e8c6:	683b      	ldr	r3, [r7, #0]
 801e8c8:	781b      	ldrb	r3, [r3, #0]
 801e8ca:	091b      	lsrs	r3, r3, #4
 801e8cc:	b2db      	uxtb	r3, r3
 801e8ce:	f003 0307 	and.w	r3, r3, #7
 801e8d2:	b2da      	uxtb	r2, r3
 801e8d4:	683b      	ldr	r3, [r7, #0]
 801e8d6:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 801e8d8:	683b      	ldr	r3, [r7, #0]
 801e8da:	781b      	ldrb	r3, [r3, #0]
 801e8dc:	f003 030f 	and.w	r3, r3, #15
 801e8e0:	b2da      	uxtb	r2, r3
 801e8e2:	683b      	ldr	r3, [r7, #0]
 801e8e4:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 801e8e6:	2305      	movs	r3, #5
 801e8e8:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801e8ea:	7bfb      	ldrb	r3, [r7, #15]
}
 801e8ec:	4618      	mov	r0, r3
 801e8ee:	3714      	adds	r7, #20
 801e8f0:	46bd      	mov	sp, r7
 801e8f2:	bc80      	pop	{r7}
 801e8f4:	4770      	bx	lr

0801e8f6 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 801e8f6:	b5b0      	push	{r4, r5, r7, lr}
 801e8f8:	b088      	sub	sp, #32
 801e8fa:	af02      	add	r7, sp, #8
 801e8fc:	60f8      	str	r0, [r7, #12]
 801e8fe:	60b9      	str	r1, [r7, #8]
 801e900:	607a      	str	r2, [r7, #4]
 801e902:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 801e904:	68fb      	ldr	r3, [r7, #12]
 801e906:	791b      	ldrb	r3, [r3, #4]
 801e908:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801e90a:	68fb      	ldr	r3, [r7, #12]
 801e90c:	799b      	ldrb	r3, [r3, #6]
 801e90e:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 801e910:	68fb      	ldr	r3, [r7, #12]
 801e912:	79db      	ldrb	r3, [r3, #7]
 801e914:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 801e916:	68fb      	ldr	r3, [r7, #12]
 801e918:	7a1b      	ldrb	r3, [r3, #8]
 801e91a:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 801e91c:	68fb      	ldr	r3, [r7, #12]
 801e91e:	795b      	ldrb	r3, [r3, #5]
 801e920:	f083 0301 	eor.w	r3, r3, #1
 801e924:	b2db      	uxtb	r3, r3
 801e926:	2b00      	cmp	r3, #0
 801e928:	d008      	beq.n	801e93c <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 801e92a:	68fb      	ldr	r3, [r7, #12]
 801e92c:	7adb      	ldrb	r3, [r3, #11]
 801e92e:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 801e930:	68fb      	ldr	r3, [r7, #12]
 801e932:	7a5b      	ldrb	r3, [r3, #9]
 801e934:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 801e936:	68fb      	ldr	r3, [r7, #12]
 801e938:	7a9b      	ldrb	r3, [r3, #10]
 801e93a:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 801e93c:	7dfb      	ldrb	r3, [r7, #23]
 801e93e:	2b00      	cmp	r3, #0
 801e940:	d03a      	beq.n	801e9b8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801e942:	68fb      	ldr	r3, [r7, #12]
 801e944:	7b18      	ldrb	r0, [r3, #12]
 801e946:	68fb      	ldr	r3, [r7, #12]
 801e948:	6919      	ldr	r1, [r3, #16]
 801e94a:	68fb      	ldr	r3, [r7, #12]
 801e94c:	f993 5014 	ldrsb.w	r5, [r3, #20]
 801e950:	68fb      	ldr	r3, [r7, #12]
 801e952:	f993 3015 	ldrsb.w	r3, [r3, #21]
 801e956:	68fa      	ldr	r2, [r7, #12]
 801e958:	6992      	ldr	r2, [r2, #24]
 801e95a:	f997 4016 	ldrsb.w	r4, [r7, #22]
 801e95e:	9201      	str	r2, [sp, #4]
 801e960:	9300      	str	r3, [sp, #0]
 801e962:	462b      	mov	r3, r5
 801e964:	4622      	mov	r2, r4
 801e966:	f7ff fd9b 	bl	801e4a0 <RegionCommonChanVerifyDr>
 801e96a:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 801e96c:	f083 0301 	eor.w	r3, r3, #1
 801e970:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801e972:	2b00      	cmp	r3, #0
 801e974:	d003      	beq.n	801e97e <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 801e976:	7dfb      	ldrb	r3, [r7, #23]
 801e978:	f023 0302 	bic.w	r3, r3, #2
 801e97c:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801e97e:	68fb      	ldr	r3, [r7, #12]
 801e980:	f993 101d 	ldrsb.w	r1, [r3, #29]
 801e984:	68fb      	ldr	r3, [r7, #12]
 801e986:	f993 201c 	ldrsb.w	r2, [r3, #28]
 801e98a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801e98e:	4618      	mov	r0, r3
 801e990:	f7ff fdf8 	bl	801e584 <RegionCommonValueInRange>
 801e994:	4603      	mov	r3, r0
 801e996:	2b00      	cmp	r3, #0
 801e998:	d10e      	bne.n	801e9b8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 801e99a:	68fb      	ldr	r3, [r7, #12]
 801e99c:	f993 301d 	ldrsb.w	r3, [r3, #29]
 801e9a0:	f997 2015 	ldrsb.w	r2, [r7, #21]
 801e9a4:	429a      	cmp	r2, r3
 801e9a6:	da03      	bge.n	801e9b0 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 801e9a8:	68fb      	ldr	r3, [r7, #12]
 801e9aa:	7f5b      	ldrb	r3, [r3, #29]
 801e9ac:	757b      	strb	r3, [r7, #21]
 801e9ae:	e003      	b.n	801e9b8 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 801e9b0:	7dfb      	ldrb	r3, [r7, #23]
 801e9b2:	f023 0304 	bic.w	r3, r3, #4
 801e9b6:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 801e9b8:	7dfb      	ldrb	r3, [r7, #23]
 801e9ba:	2b07      	cmp	r3, #7
 801e9bc:	d105      	bne.n	801e9ca <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 801e9be:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801e9c2:	2b00      	cmp	r3, #0
 801e9c4:	d101      	bne.n	801e9ca <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 801e9c6:	2301      	movs	r3, #1
 801e9c8:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 801e9ca:	68bb      	ldr	r3, [r7, #8]
 801e9cc:	7dba      	ldrb	r2, [r7, #22]
 801e9ce:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801e9d0:	687b      	ldr	r3, [r7, #4]
 801e9d2:	7d7a      	ldrb	r2, [r7, #21]
 801e9d4:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 801e9d6:	7d3a      	ldrb	r2, [r7, #20]
 801e9d8:	683b      	ldr	r3, [r7, #0]
 801e9da:	701a      	strb	r2, [r3, #0]

    return status;
 801e9dc:	7dfb      	ldrb	r3, [r7, #23]
}
 801e9de:	4618      	mov	r0, r3
 801e9e0:	3718      	adds	r7, #24
 801e9e2:	46bd      	mov	sp, r7
 801e9e4:	bdb0      	pop	{r4, r5, r7, pc}
	...

0801e9e8 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 801e9e8:	b480      	push	{r7}
 801e9ea:	b083      	sub	sp, #12
 801e9ec:	af00      	add	r7, sp, #0
 801e9ee:	4603      	mov	r3, r0
 801e9f0:	6039      	str	r1, [r7, #0]
 801e9f2:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 801e9f4:	4a05      	ldr	r2, [pc, #20]	; (801ea0c <RegionCommonComputeSymbolTimeLoRa+0x24>)
 801e9f6:	683b      	ldr	r3, [r7, #0]
 801e9f8:	fbb2 f2f3 	udiv	r2, r2, r3
 801e9fc:	79fb      	ldrb	r3, [r7, #7]
 801e9fe:	fa02 f303 	lsl.w	r3, r2, r3
}
 801ea02:	4618      	mov	r0, r3
 801ea04:	370c      	adds	r7, #12
 801ea06:	46bd      	mov	sp, r7
 801ea08:	bc80      	pop	{r7}
 801ea0a:	4770      	bx	lr
 801ea0c:	3b9aca00 	.word	0x3b9aca00

0801ea10 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 801ea10:	b480      	push	{r7}
 801ea12:	b083      	sub	sp, #12
 801ea14:	af00      	add	r7, sp, #0
 801ea16:	4603      	mov	r3, r0
 801ea18:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 801ea1a:	4b03      	ldr	r3, [pc, #12]	; (801ea28 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 801ea1c:	4618      	mov	r0, r3
 801ea1e:	370c      	adds	r7, #12
 801ea20:	46bd      	mov	sp, r7
 801ea22:	bc80      	pop	{r7}
 801ea24:	4770      	bx	lr
 801ea26:	bf00      	nop
 801ea28:	00027100 	.word	0x00027100

0801ea2c <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 801ea2c:	b480      	push	{r7}
 801ea2e:	b085      	sub	sp, #20
 801ea30:	af00      	add	r7, sp, #0
 801ea32:	60f8      	str	r0, [r7, #12]
 801ea34:	607a      	str	r2, [r7, #4]
 801ea36:	603b      	str	r3, [r7, #0]
 801ea38:	460b      	mov	r3, r1
 801ea3a:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 801ea3c:	7afa      	ldrb	r2, [r7, #11]
 801ea3e:	7afb      	ldrb	r3, [r7, #11]
 801ea40:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801ea44:	3b04      	subs	r3, #4
 801ea46:	0059      	lsls	r1, r3, #1
 801ea48:	687b      	ldr	r3, [r7, #4]
 801ea4a:	4817      	ldr	r0, [pc, #92]	; (801eaa8 <RegionCommonComputeRxWindowParameters+0x7c>)
 801ea4c:	fb03 f000 	mul.w	r0, r3, r0
 801ea50:	68fb      	ldr	r3, [r7, #12]
 801ea52:	4403      	add	r3, r0
 801ea54:	1e58      	subs	r0, r3, #1
 801ea56:	68fb      	ldr	r3, [r7, #12]
 801ea58:	fbb0 f3f3 	udiv	r3, r0, r3
 801ea5c:	440b      	add	r3, r1
 801ea5e:	429a      	cmp	r2, r3
 801ea60:	bf38      	it	cc
 801ea62:	461a      	movcc	r2, r3
 801ea64:	69bb      	ldr	r3, [r7, #24]
 801ea66:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 801ea68:	68fb      	ldr	r3, [r7, #12]
 801ea6a:	009a      	lsls	r2, r3, #2
 801ea6c:	69bb      	ldr	r3, [r7, #24]
 801ea6e:	681b      	ldr	r3, [r3, #0]
 801ea70:	68f9      	ldr	r1, [r7, #12]
 801ea72:	fb01 f303 	mul.w	r3, r1, r3
 801ea76:	085b      	lsrs	r3, r3, #1
 801ea78:	1ad3      	subs	r3, r2, r3
 801ea7a:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 801ea7e:	f203 233f 	addw	r3, r3, #575	; 0x23f
 801ea82:	4a0a      	ldr	r2, [pc, #40]	; (801eaac <RegionCommonComputeRxWindowParameters+0x80>)
 801ea84:	fb82 1203 	smull	r1, r2, r2, r3
 801ea88:	1492      	asrs	r2, r2, #18
 801ea8a:	17db      	asrs	r3, r3, #31
 801ea8c:	1ad3      	subs	r3, r2, r3
 801ea8e:	461a      	mov	r2, r3
 801ea90:	683b      	ldr	r3, [r7, #0]
 801ea92:	1ad3      	subs	r3, r2, r3
 801ea94:	3b01      	subs	r3, #1
 801ea96:	461a      	mov	r2, r3
 801ea98:	69fb      	ldr	r3, [r7, #28]
 801ea9a:	601a      	str	r2, [r3, #0]
}
 801ea9c:	bf00      	nop
 801ea9e:	3714      	adds	r7, #20
 801eaa0:	46bd      	mov	sp, r7
 801eaa2:	bc80      	pop	{r7}
 801eaa4:	4770      	bx	lr
 801eaa6:	bf00      	nop
 801eaa8:	001e8480 	.word	0x001e8480
 801eaac:	431bde83 	.word	0x431bde83

0801eab0 <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 801eab0:	b580      	push	{r7, lr}
 801eab2:	b086      	sub	sp, #24
 801eab4:	af00      	add	r7, sp, #0
 801eab6:	4603      	mov	r3, r0
 801eab8:	60b9      	str	r1, [r7, #8]
 801eaba:	607a      	str	r2, [r7, #4]
 801eabc:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801eabe:	2300      	movs	r3, #0
 801eac0:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801eac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801eac6:	005b      	lsls	r3, r3, #1
 801eac8:	4618      	mov	r0, r3
 801eaca:	f7e2 f905 	bl	8000cd8 <__aeabi_ui2f>
 801eace:	4603      	mov	r3, r0
 801ead0:	4619      	mov	r1, r3
 801ead2:	68b8      	ldr	r0, [r7, #8]
 801ead4:	f7e2 f84e 	bl	8000b74 <__aeabi_fsub>
 801ead8:	4603      	mov	r3, r0
 801eada:	6879      	ldr	r1, [r7, #4]
 801eadc:	4618      	mov	r0, r3
 801eade:	f7e2 f849 	bl	8000b74 <__aeabi_fsub>
 801eae2:	4603      	mov	r3, r0
 801eae4:	4618      	mov	r0, r3
 801eae6:	f7e1 fd07 	bl	80004f8 <__aeabi_f2d>
 801eaea:	4602      	mov	r2, r0
 801eaec:	460b      	mov	r3, r1
 801eaee:	4610      	mov	r0, r2
 801eaf0:	4619      	mov	r1, r3
 801eaf2:	f006 fefd 	bl	80258f0 <floor>
 801eaf6:	4602      	mov	r2, r0
 801eaf8:	460b      	mov	r3, r1
 801eafa:	4610      	mov	r0, r2
 801eafc:	4619      	mov	r1, r3
 801eafe:	f7e1 ffed 	bl	8000adc <__aeabi_d2iz>
 801eb02:	4603      	mov	r3, r0
 801eb04:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801eb06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801eb0a:	4618      	mov	r0, r3
 801eb0c:	3718      	adds	r7, #24
 801eb0e:	46bd      	mov	sp, r7
 801eb10:	bd80      	pop	{r7, pc}

0801eb12 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801eb12:	b590      	push	{r4, r7, lr}
 801eb14:	b087      	sub	sp, #28
 801eb16:	af00      	add	r7, sp, #0
 801eb18:	60f8      	str	r0, [r7, #12]
 801eb1a:	60b9      	str	r1, [r7, #8]
 801eb1c:	607a      	str	r2, [r7, #4]
 801eb1e:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801eb20:	2300      	movs	r3, #0
 801eb22:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 801eb24:	2300      	movs	r3, #0
 801eb26:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801eb28:	2300      	movs	r3, #0
 801eb2a:	757b      	strb	r3, [r7, #21]
 801eb2c:	2300      	movs	r3, #0
 801eb2e:	753b      	strb	r3, [r7, #20]
 801eb30:	e098      	b.n	801ec64 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801eb32:	2300      	movs	r3, #0
 801eb34:	74fb      	strb	r3, [r7, #19]
 801eb36:	e08b      	b.n	801ec50 <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 801eb38:	68fb      	ldr	r3, [r7, #12]
 801eb3a:	685a      	ldr	r2, [r3, #4]
 801eb3c:	7d3b      	ldrb	r3, [r7, #20]
 801eb3e:	005b      	lsls	r3, r3, #1
 801eb40:	4413      	add	r3, r2
 801eb42:	881b      	ldrh	r3, [r3, #0]
 801eb44:	461a      	mov	r2, r3
 801eb46:	7cfb      	ldrb	r3, [r7, #19]
 801eb48:	fa42 f303 	asr.w	r3, r2, r3
 801eb4c:	f003 0301 	and.w	r3, r3, #1
 801eb50:	2b00      	cmp	r3, #0
 801eb52:	d07a      	beq.n	801ec4a <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 801eb54:	68fb      	ldr	r3, [r7, #12]
 801eb56:	689a      	ldr	r2, [r3, #8]
 801eb58:	7d79      	ldrb	r1, [r7, #21]
 801eb5a:	7cfb      	ldrb	r3, [r7, #19]
 801eb5c:	440b      	add	r3, r1
 801eb5e:	4619      	mov	r1, r3
 801eb60:	460b      	mov	r3, r1
 801eb62:	005b      	lsls	r3, r3, #1
 801eb64:	440b      	add	r3, r1
 801eb66:	009b      	lsls	r3, r3, #2
 801eb68:	4413      	add	r3, r2
 801eb6a:	681b      	ldr	r3, [r3, #0]
 801eb6c:	2b00      	cmp	r3, #0
 801eb6e:	d067      	beq.n	801ec40 <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801eb70:	68fb      	ldr	r3, [r7, #12]
 801eb72:	781b      	ldrb	r3, [r3, #0]
 801eb74:	f083 0301 	eor.w	r3, r3, #1
 801eb78:	b2db      	uxtb	r3, r3
 801eb7a:	2b00      	cmp	r3, #0
 801eb7c:	d00d      	beq.n	801eb9a <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 801eb7e:	68fb      	ldr	r3, [r7, #12]
 801eb80:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801eb82:	2b00      	cmp	r3, #0
 801eb84:	d009      	beq.n	801eb9a <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 801eb86:	68fb      	ldr	r3, [r7, #12]
 801eb88:	8a5b      	ldrh	r3, [r3, #18]
 801eb8a:	461a      	mov	r2, r3
 801eb8c:	7cfb      	ldrb	r3, [r7, #19]
 801eb8e:	fa42 f303 	asr.w	r3, r2, r3
 801eb92:	f003 0301 	and.w	r3, r3, #1
 801eb96:	2b00      	cmp	r3, #0
 801eb98:	d054      	beq.n	801ec44 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801eb9a:	68fb      	ldr	r3, [r7, #12]
 801eb9c:	785b      	ldrb	r3, [r3, #1]
 801eb9e:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 801eba0:	68fb      	ldr	r3, [r7, #12]
 801eba2:	689a      	ldr	r2, [r3, #8]
 801eba4:	7d79      	ldrb	r1, [r7, #21]
 801eba6:	7cfb      	ldrb	r3, [r7, #19]
 801eba8:	440b      	add	r3, r1
 801ebaa:	4619      	mov	r1, r3
 801ebac:	460b      	mov	r3, r1
 801ebae:	005b      	lsls	r3, r3, #1
 801ebb0:	440b      	add	r3, r1
 801ebb2:	009b      	lsls	r3, r3, #2
 801ebb4:	4413      	add	r3, r2
 801ebb6:	7a1b      	ldrb	r3, [r3, #8]
 801ebb8:	f343 0303 	sbfx	r3, r3, #0, #4
 801ebbc:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801ebbe:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 801ebc0:	68fb      	ldr	r3, [r7, #12]
 801ebc2:	689a      	ldr	r2, [r3, #8]
 801ebc4:	7d79      	ldrb	r1, [r7, #21]
 801ebc6:	7cfb      	ldrb	r3, [r7, #19]
 801ebc8:	440b      	add	r3, r1
 801ebca:	4619      	mov	r1, r3
 801ebcc:	460b      	mov	r3, r1
 801ebce:	005b      	lsls	r3, r3, #1
 801ebd0:	440b      	add	r3, r1
 801ebd2:	009b      	lsls	r3, r3, #2
 801ebd4:	4413      	add	r3, r2
 801ebd6:	7a1b      	ldrb	r3, [r3, #8]
 801ebd8:	f343 1303 	sbfx	r3, r3, #4, #4
 801ebdc:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801ebde:	461a      	mov	r2, r3
 801ebe0:	4621      	mov	r1, r4
 801ebe2:	f7ff fccf 	bl	801e584 <RegionCommonValueInRange>
 801ebe6:	4603      	mov	r3, r0
 801ebe8:	2b00      	cmp	r3, #0
 801ebea:	d02d      	beq.n	801ec48 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801ebec:	68fb      	ldr	r3, [r7, #12]
 801ebee:	68da      	ldr	r2, [r3, #12]
 801ebf0:	68fb      	ldr	r3, [r7, #12]
 801ebf2:	6899      	ldr	r1, [r3, #8]
 801ebf4:	7d78      	ldrb	r0, [r7, #21]
 801ebf6:	7cfb      	ldrb	r3, [r7, #19]
 801ebf8:	4403      	add	r3, r0
 801ebfa:	4618      	mov	r0, r3
 801ebfc:	4603      	mov	r3, r0
 801ebfe:	005b      	lsls	r3, r3, #1
 801ec00:	4403      	add	r3, r0
 801ec02:	009b      	lsls	r3, r3, #2
 801ec04:	440b      	add	r3, r1
 801ec06:	7a5b      	ldrb	r3, [r3, #9]
 801ec08:	4619      	mov	r1, r3
 801ec0a:	460b      	mov	r3, r1
 801ec0c:	009b      	lsls	r3, r3, #2
 801ec0e:	440b      	add	r3, r1
 801ec10:	009b      	lsls	r3, r3, #2
 801ec12:	4413      	add	r3, r2
 801ec14:	7c1b      	ldrb	r3, [r3, #16]
 801ec16:	f083 0301 	eor.w	r3, r3, #1
 801ec1a:	b2db      	uxtb	r3, r3
 801ec1c:	2b00      	cmp	r3, #0
 801ec1e:	d003      	beq.n	801ec28 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 801ec20:	7dbb      	ldrb	r3, [r7, #22]
 801ec22:	3301      	adds	r3, #1
 801ec24:	75bb      	strb	r3, [r7, #22]
                    continue;
 801ec26:	e010      	b.n	801ec4a <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801ec28:	7dfb      	ldrb	r3, [r7, #23]
 801ec2a:	1c5a      	adds	r2, r3, #1
 801ec2c:	75fa      	strb	r2, [r7, #23]
 801ec2e:	461a      	mov	r2, r3
 801ec30:	68bb      	ldr	r3, [r7, #8]
 801ec32:	4413      	add	r3, r2
 801ec34:	7d79      	ldrb	r1, [r7, #21]
 801ec36:	7cfa      	ldrb	r2, [r7, #19]
 801ec38:	440a      	add	r2, r1
 801ec3a:	b2d2      	uxtb	r2, r2
 801ec3c:	701a      	strb	r2, [r3, #0]
 801ec3e:	e004      	b.n	801ec4a <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801ec40:	bf00      	nop
 801ec42:	e002      	b.n	801ec4a <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 801ec44:	bf00      	nop
 801ec46:	e000      	b.n	801ec4a <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801ec48:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 801ec4a:	7cfb      	ldrb	r3, [r7, #19]
 801ec4c:	3301      	adds	r3, #1
 801ec4e:	74fb      	strb	r3, [r7, #19]
 801ec50:	7cfb      	ldrb	r3, [r7, #19]
 801ec52:	2b0f      	cmp	r3, #15
 801ec54:	f67f af70 	bls.w	801eb38 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801ec58:	7d7b      	ldrb	r3, [r7, #21]
 801ec5a:	3310      	adds	r3, #16
 801ec5c:	757b      	strb	r3, [r7, #21]
 801ec5e:	7d3b      	ldrb	r3, [r7, #20]
 801ec60:	3301      	adds	r3, #1
 801ec62:	753b      	strb	r3, [r7, #20]
 801ec64:	7d7b      	ldrb	r3, [r7, #21]
 801ec66:	b29a      	uxth	r2, r3
 801ec68:	68fb      	ldr	r3, [r7, #12]
 801ec6a:	8a1b      	ldrh	r3, [r3, #16]
 801ec6c:	429a      	cmp	r2, r3
 801ec6e:	f4ff af60 	bcc.w	801eb32 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801ec72:	687b      	ldr	r3, [r7, #4]
 801ec74:	7dfa      	ldrb	r2, [r7, #23]
 801ec76:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 801ec78:	683b      	ldr	r3, [r7, #0]
 801ec7a:	7dba      	ldrb	r2, [r7, #22]
 801ec7c:	701a      	strb	r2, [r3, #0]
}
 801ec7e:	bf00      	nop
 801ec80:	371c      	adds	r7, #28
 801ec82:	46bd      	mov	sp, r7
 801ec84:	bd90      	pop	{r4, r7, pc}

0801ec86 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 801ec86:	b5f0      	push	{r4, r5, r6, r7, lr}
 801ec88:	b08b      	sub	sp, #44	; 0x2c
 801ec8a:	af04      	add	r7, sp, #16
 801ec8c:	60f8      	str	r0, [r7, #12]
 801ec8e:	60b9      	str	r1, [r7, #8]
 801ec90:	607a      	str	r2, [r7, #4]
 801ec92:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 801ec94:	68fb      	ldr	r3, [r7, #12]
 801ec96:	685b      	ldr	r3, [r3, #4]
 801ec98:	4618      	mov	r0, r3
 801ec9a:	f006 fae9 	bl	8025270 <UTIL_TIMER_GetElapsedTime>
 801ec9e:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 801eca0:	68fb      	ldr	r3, [r7, #12]
 801eca2:	681a      	ldr	r2, [r3, #0]
 801eca4:	697b      	ldr	r3, [r7, #20]
 801eca6:	1ad2      	subs	r2, r2, r3
 801eca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ecaa:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801ecac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ecae:	2201      	movs	r2, #1
 801ecb0:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 801ecb2:	683b      	ldr	r3, [r7, #0]
 801ecb4:	2200      	movs	r2, #0
 801ecb6:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801ecb8:	68fb      	ldr	r3, [r7, #12]
 801ecba:	685b      	ldr	r3, [r3, #4]
 801ecbc:	2b00      	cmp	r3, #0
 801ecbe:	d004      	beq.n	801ecca <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 801ecc0:	68fb      	ldr	r3, [r7, #12]
 801ecc2:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801ecc4:	697a      	ldr	r2, [r7, #20]
 801ecc6:	429a      	cmp	r2, r3
 801ecc8:	d32b      	bcc.n	801ed22 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801ecca:	68bb      	ldr	r3, [r7, #8]
 801eccc:	2200      	movs	r2, #0
 801ecce:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801ecd0:	68fb      	ldr	r3, [r7, #12]
 801ecd2:	69db      	ldr	r3, [r3, #28]
 801ecd4:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801ecd6:	68fb      	ldr	r3, [r7, #12]
 801ecd8:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801ecda:	68dd      	ldr	r5, [r3, #12]
 801ecdc:	68fb      	ldr	r3, [r7, #12]
 801ecde:	7a5e      	ldrb	r6, [r3, #9]
 801ece0:	68fb      	ldr	r3, [r7, #12]
 801ece2:	f893 c008 	ldrb.w	ip, [r3, #8]
 801ece6:	68fb      	ldr	r3, [r7, #12]
 801ece8:	7d1b      	ldrb	r3, [r3, #20]
 801ecea:	68fa      	ldr	r2, [r7, #12]
 801ecec:	6992      	ldr	r2, [r2, #24]
 801ecee:	9203      	str	r2, [sp, #12]
 801ecf0:	68fa      	ldr	r2, [r7, #12]
 801ecf2:	f10d 0e04 	add.w	lr, sp, #4
 801ecf6:	320c      	adds	r2, #12
 801ecf8:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ecfc:	e88e 0003 	stmia.w	lr, {r0, r1}
 801ed00:	9300      	str	r3, [sp, #0]
 801ed02:	4663      	mov	r3, ip
 801ed04:	4632      	mov	r2, r6
 801ed06:	4629      	mov	r1, r5
 801ed08:	4620      	mov	r0, r4
 801ed0a:	f7ff fd0c 	bl	801e726 <RegionCommonUpdateBandTimeOff>
 801ed0e:	4602      	mov	r2, r0
 801ed10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ed12:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801ed14:	68fb      	ldr	r3, [r7, #12]
 801ed16:	69d8      	ldr	r0, [r3, #28]
 801ed18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ed1a:	683a      	ldr	r2, [r7, #0]
 801ed1c:	6879      	ldr	r1, [r7, #4]
 801ed1e:	f7ff fef8 	bl	801eb12 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801ed22:	683b      	ldr	r3, [r7, #0]
 801ed24:	781b      	ldrb	r3, [r3, #0]
 801ed26:	2b00      	cmp	r3, #0
 801ed28:	d004      	beq.n	801ed34 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 801ed2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ed2c:	2200      	movs	r2, #0
 801ed2e:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 801ed30:	2300      	movs	r3, #0
 801ed32:	e006      	b.n	801ed42 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 801ed34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ed36:	781b      	ldrb	r3, [r3, #0]
 801ed38:	2b00      	cmp	r3, #0
 801ed3a:	d001      	beq.n	801ed40 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 801ed3c:	230b      	movs	r3, #11
 801ed3e:	e000      	b.n	801ed42 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801ed40:	230c      	movs	r3, #12
    }
}
 801ed42:	4618      	mov	r0, r3
 801ed44:	371c      	adds	r7, #28
 801ed46:	46bd      	mov	sp, r7
 801ed48:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0801ed4c <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 801ed4c:	b5b0      	push	{r4, r5, r7, lr}
 801ed4e:	b08c      	sub	sp, #48	; 0x30
 801ed50:	af04      	add	r7, sp, #16
 801ed52:	4603      	mov	r3, r0
 801ed54:	6039      	str	r1, [r7, #0]
 801ed56:	71fb      	strb	r3, [r7, #7]
 801ed58:	4613      	mov	r3, r2
 801ed5a:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 801ed5c:	4b17      	ldr	r3, [pc, #92]	; (801edbc <RegionCommonRxConfigPrint+0x70>)
 801ed5e:	f107 0408 	add.w	r4, r7, #8
 801ed62:	461d      	mov	r5, r3
 801ed64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801ed66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801ed68:	e895 0003 	ldmia.w	r5, {r0, r1}
 801ed6c:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 801ed70:	79fb      	ldrb	r3, [r7, #7]
 801ed72:	2b05      	cmp	r3, #5
 801ed74:	d812      	bhi.n	801ed9c <RegionCommonRxConfigPrint+0x50>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 801ed76:	79fb      	ldrb	r3, [r7, #7]
 801ed78:	009b      	lsls	r3, r3, #2
 801ed7a:	3320      	adds	r3, #32
 801ed7c:	443b      	add	r3, r7
 801ed7e:	f853 3c18 	ldr.w	r3, [r3, #-24]
 801ed82:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801ed86:	9202      	str	r2, [sp, #8]
 801ed88:	683a      	ldr	r2, [r7, #0]
 801ed8a:	9201      	str	r2, [sp, #4]
 801ed8c:	9300      	str	r3, [sp, #0]
 801ed8e:	4b0c      	ldr	r3, [pc, #48]	; (801edc0 <RegionCommonRxConfigPrint+0x74>)
 801ed90:	2201      	movs	r2, #1
 801ed92:	2100      	movs	r1, #0
 801ed94:	2002      	movs	r0, #2
 801ed96:	f006 fb37 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801ed9a:	e00a      	b.n	801edb2 <RegionCommonRxConfigPrint+0x66>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 801ed9c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801eda0:	9301      	str	r3, [sp, #4]
 801eda2:	683b      	ldr	r3, [r7, #0]
 801eda4:	9300      	str	r3, [sp, #0]
 801eda6:	4b07      	ldr	r3, [pc, #28]	; (801edc4 <RegionCommonRxConfigPrint+0x78>)
 801eda8:	2201      	movs	r2, #1
 801edaa:	2100      	movs	r1, #0
 801edac:	2002      	movs	r0, #2
 801edae:	f006 fb2b 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 801edb2:	bf00      	nop
 801edb4:	3720      	adds	r7, #32
 801edb6:	46bd      	mov	sp, r7
 801edb8:	bdb0      	pop	{r4, r5, r7, pc}
 801edba:	bf00      	nop
 801edbc:	080279b0 	.word	0x080279b0
 801edc0:	08027974 	.word	0x08027974
 801edc4:	08027994 	.word	0x08027994

0801edc8 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 801edc8:	b580      	push	{r7, lr}
 801edca:	b084      	sub	sp, #16
 801edcc:	af02      	add	r7, sp, #8
 801edce:	6078      	str	r0, [r7, #4]
 801edd0:	460b      	mov	r3, r1
 801edd2:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 801edd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801edd8:	9301      	str	r3, [sp, #4]
 801edda:	687b      	ldr	r3, [r7, #4]
 801eddc:	9300      	str	r3, [sp, #0]
 801edde:	4b05      	ldr	r3, [pc, #20]	; (801edf4 <RegionCommonTxConfigPrint+0x2c>)
 801ede0:	2201      	movs	r2, #1
 801ede2:	2100      	movs	r1, #0
 801ede4:	2002      	movs	r0, #2
 801ede6:	f006 fb0f 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
}
 801edea:	bf00      	nop
 801edec:	3708      	adds	r7, #8
 801edee:	46bd      	mov	sp, r7
 801edf0:	bd80      	pop	{r7, pc}
 801edf2:	bf00      	nop
 801edf4:	080279c8 	.word	0x080279c8

0801edf8 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 801edf8:	b480      	push	{r7}
 801edfa:	b085      	sub	sp, #20
 801edfc:	af00      	add	r7, sp, #0
 801edfe:	4603      	mov	r3, r0
 801ee00:	460a      	mov	r2, r1
 801ee02:	71fb      	strb	r3, [r7, #7]
 801ee04:	4613      	mov	r3, r2
 801ee06:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 801ee08:	2300      	movs	r3, #0
 801ee0a:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801ee0c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801ee10:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801ee14:	429a      	cmp	r2, r3
 801ee16:	d102      	bne.n	801ee1e <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 801ee18:	79bb      	ldrb	r3, [r7, #6]
 801ee1a:	73fb      	strb	r3, [r7, #15]
 801ee1c:	e002      	b.n	801ee24 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801ee1e:	79fb      	ldrb	r3, [r7, #7]
 801ee20:	3b01      	subs	r3, #1
 801ee22:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 801ee24:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801ee28:	4618      	mov	r0, r3
 801ee2a:	3714      	adds	r7, #20
 801ee2c:	46bd      	mov	sp, r7
 801ee2e:	bc80      	pop	{r7}
 801ee30:	4770      	bx	lr
	...

0801ee34 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 801ee34:	b480      	push	{r7}
 801ee36:	b083      	sub	sp, #12
 801ee38:	af00      	add	r7, sp, #0
 801ee3a:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 801ee3c:	4a09      	ldr	r2, [pc, #36]	; (801ee64 <GetBandwidth+0x30>)
 801ee3e:	687b      	ldr	r3, [r7, #4]
 801ee40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ee44:	4a08      	ldr	r2, [pc, #32]	; (801ee68 <GetBandwidth+0x34>)
 801ee46:	4293      	cmp	r3, r2
 801ee48:	d004      	beq.n	801ee54 <GetBandwidth+0x20>
 801ee4a:	4a08      	ldr	r2, [pc, #32]	; (801ee6c <GetBandwidth+0x38>)
 801ee4c:	4293      	cmp	r3, r2
 801ee4e:	d003      	beq.n	801ee58 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801ee50:	2300      	movs	r3, #0
 801ee52:	e002      	b.n	801ee5a <GetBandwidth+0x26>
        case 250000:
            return 1;
 801ee54:	2301      	movs	r3, #1
 801ee56:	e000      	b.n	801ee5a <GetBandwidth+0x26>
        case 500000:
            return 2;
 801ee58:	2302      	movs	r3, #2
    }
}
 801ee5a:	4618      	mov	r0, r3
 801ee5c:	370c      	adds	r7, #12
 801ee5e:	46bd      	mov	sp, r7
 801ee60:	bc80      	pop	{r7}
 801ee62:	4770      	bx	lr
 801ee64:	080283e0 	.word	0x080283e0
 801ee68:	0003d090 	.word	0x0003d090
 801ee6c:	0007a120 	.word	0x0007a120

0801ee70 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801ee70:	b480      	push	{r7}
 801ee72:	b085      	sub	sp, #20
 801ee74:	af00      	add	r7, sp, #0
 801ee76:	603b      	str	r3, [r7, #0]
 801ee78:	4603      	mov	r3, r0
 801ee7a:	71fb      	strb	r3, [r7, #7]
 801ee7c:	460b      	mov	r3, r1
 801ee7e:	71bb      	strb	r3, [r7, #6]
 801ee80:	4613      	mov	r3, r2
 801ee82:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801ee84:	79fb      	ldrb	r3, [r7, #7]
 801ee86:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 801ee88:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801ee8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801ee90:	4293      	cmp	r3, r2
 801ee92:	bfb8      	it	lt
 801ee94:	4613      	movlt	r3, r2
 801ee96:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 801ee98:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801ee9c:	4618      	mov	r0, r3
 801ee9e:	3714      	adds	r7, #20
 801eea0:	46bd      	mov	sp, r7
 801eea2:	bc80      	pop	{r7}
 801eea4:	4770      	bx	lr
	...

0801eea8 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 801eea8:	b580      	push	{r7, lr}
 801eeaa:	b082      	sub	sp, #8
 801eeac:	af00      	add	r7, sp, #0
 801eeae:	6078      	str	r0, [r7, #4]
 801eeb0:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801eeb2:	4b2d      	ldr	r3, [pc, #180]	; (801ef68 <VerifyRfFreq+0xc0>)
 801eeb4:	6a1b      	ldr	r3, [r3, #32]
 801eeb6:	6878      	ldr	r0, [r7, #4]
 801eeb8:	4798      	blx	r3
 801eeba:	4603      	mov	r3, r0
 801eebc:	f083 0301 	eor.w	r3, r3, #1
 801eec0:	b2db      	uxtb	r3, r3
 801eec2:	2b00      	cmp	r3, #0
 801eec4:	d001      	beq.n	801eeca <VerifyRfFreq+0x22>
    {
        return false;
 801eec6:	2300      	movs	r3, #0
 801eec8:	e04a      	b.n	801ef60 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801eeca:	687b      	ldr	r3, [r7, #4]
 801eecc:	4a27      	ldr	r2, [pc, #156]	; (801ef6c <VerifyRfFreq+0xc4>)
 801eece:	4293      	cmp	r3, r2
 801eed0:	d307      	bcc.n	801eee2 <VerifyRfFreq+0x3a>
 801eed2:	687b      	ldr	r3, [r7, #4]
 801eed4:	4a26      	ldr	r2, [pc, #152]	; (801ef70 <VerifyRfFreq+0xc8>)
 801eed6:	4293      	cmp	r3, r2
 801eed8:	d803      	bhi.n	801eee2 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 801eeda:	683b      	ldr	r3, [r7, #0]
 801eedc:	2202      	movs	r2, #2
 801eede:	701a      	strb	r2, [r3, #0]
 801eee0:	e03d      	b.n	801ef5e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 801eee2:	687b      	ldr	r3, [r7, #4]
 801eee4:	4a22      	ldr	r2, [pc, #136]	; (801ef70 <VerifyRfFreq+0xc8>)
 801eee6:	4293      	cmp	r3, r2
 801eee8:	d907      	bls.n	801eefa <VerifyRfFreq+0x52>
 801eeea:	687b      	ldr	r3, [r7, #4]
 801eeec:	4a21      	ldr	r2, [pc, #132]	; (801ef74 <VerifyRfFreq+0xcc>)
 801eeee:	4293      	cmp	r3, r2
 801eef0:	d803      	bhi.n	801eefa <VerifyRfFreq+0x52>
    {
        *band = 0;
 801eef2:	683b      	ldr	r3, [r7, #0]
 801eef4:	2200      	movs	r2, #0
 801eef6:	701a      	strb	r2, [r3, #0]
 801eef8:	e031      	b.n	801ef5e <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801eefa:	687b      	ldr	r3, [r7, #4]
 801eefc:	4a1d      	ldr	r2, [pc, #116]	; (801ef74 <VerifyRfFreq+0xcc>)
 801eefe:	4293      	cmp	r3, r2
 801ef00:	d907      	bls.n	801ef12 <VerifyRfFreq+0x6a>
 801ef02:	687b      	ldr	r3, [r7, #4]
 801ef04:	4a1c      	ldr	r2, [pc, #112]	; (801ef78 <VerifyRfFreq+0xd0>)
 801ef06:	4293      	cmp	r3, r2
 801ef08:	d803      	bhi.n	801ef12 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 801ef0a:	683b      	ldr	r3, [r7, #0]
 801ef0c:	2201      	movs	r2, #1
 801ef0e:	701a      	strb	r2, [r3, #0]
 801ef10:	e025      	b.n	801ef5e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 801ef12:	687b      	ldr	r3, [r7, #4]
 801ef14:	4a19      	ldr	r2, [pc, #100]	; (801ef7c <VerifyRfFreq+0xd4>)
 801ef16:	4293      	cmp	r3, r2
 801ef18:	d907      	bls.n	801ef2a <VerifyRfFreq+0x82>
 801ef1a:	687b      	ldr	r3, [r7, #4]
 801ef1c:	4a18      	ldr	r2, [pc, #96]	; (801ef80 <VerifyRfFreq+0xd8>)
 801ef1e:	4293      	cmp	r3, r2
 801ef20:	d803      	bhi.n	801ef2a <VerifyRfFreq+0x82>
    {
        *band = 5;
 801ef22:	683b      	ldr	r3, [r7, #0]
 801ef24:	2205      	movs	r2, #5
 801ef26:	701a      	strb	r2, [r3, #0]
 801ef28:	e019      	b.n	801ef5e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 801ef2a:	687b      	ldr	r3, [r7, #4]
 801ef2c:	4a15      	ldr	r2, [pc, #84]	; (801ef84 <VerifyRfFreq+0xdc>)
 801ef2e:	4293      	cmp	r3, r2
 801ef30:	d907      	bls.n	801ef42 <VerifyRfFreq+0x9a>
 801ef32:	687b      	ldr	r3, [r7, #4]
 801ef34:	4a14      	ldr	r2, [pc, #80]	; (801ef88 <VerifyRfFreq+0xe0>)
 801ef36:	4293      	cmp	r3, r2
 801ef38:	d803      	bhi.n	801ef42 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 801ef3a:	683b      	ldr	r3, [r7, #0]
 801ef3c:	2203      	movs	r2, #3
 801ef3e:	701a      	strb	r2, [r3, #0]
 801ef40:	e00d      	b.n	801ef5e <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 801ef42:	687b      	ldr	r3, [r7, #4]
 801ef44:	4a11      	ldr	r2, [pc, #68]	; (801ef8c <VerifyRfFreq+0xe4>)
 801ef46:	4293      	cmp	r3, r2
 801ef48:	d307      	bcc.n	801ef5a <VerifyRfFreq+0xb2>
 801ef4a:	687b      	ldr	r3, [r7, #4]
 801ef4c:	4a10      	ldr	r2, [pc, #64]	; (801ef90 <VerifyRfFreq+0xe8>)
 801ef4e:	4293      	cmp	r3, r2
 801ef50:	d803      	bhi.n	801ef5a <VerifyRfFreq+0xb2>
    {
        *band = 4;
 801ef52:	683b      	ldr	r3, [r7, #0]
 801ef54:	2204      	movs	r2, #4
 801ef56:	701a      	strb	r2, [r3, #0]
 801ef58:	e001      	b.n	801ef5e <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 801ef5a:	2300      	movs	r3, #0
 801ef5c:	e000      	b.n	801ef60 <VerifyRfFreq+0xb8>
    }
    return true;
 801ef5e:	2301      	movs	r3, #1
}
 801ef60:	4618      	mov	r0, r3
 801ef62:	3708      	adds	r7, #8
 801ef64:	46bd      	mov	sp, r7
 801ef66:	bd80      	pop	{r7, pc}
 801ef68:	08028494 	.word	0x08028494
 801ef6c:	337055c0 	.word	0x337055c0
 801ef70:	338eda3f 	.word	0x338eda3f
 801ef74:	33bca100 	.word	0x33bca100
 801ef78:	33c5c8c0 	.word	0x33c5c8c0
 801ef7c:	33c74f5f 	.word	0x33c74f5f
 801ef80:	33cef080 	.word	0x33cef080
 801ef84:	33d1fdbf 	.word	0x33d1fdbf
 801ef88:	33d5ce50 	.word	0x33d5ce50
 801ef8c:	33d691a0 	.word	0x33d691a0
 801ef90:	33db2580 	.word	0x33db2580

0801ef94 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801ef94:	b590      	push	{r4, r7, lr}
 801ef96:	b08b      	sub	sp, #44	; 0x2c
 801ef98:	af04      	add	r7, sp, #16
 801ef9a:	4603      	mov	r3, r0
 801ef9c:	460a      	mov	r2, r1
 801ef9e:	71fb      	strb	r3, [r7, #7]
 801efa0:	4613      	mov	r3, r2
 801efa2:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 801efa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801efa8:	4a1f      	ldr	r2, [pc, #124]	; (801f028 <GetTimeOnAir+0x94>)
 801efaa:	5cd3      	ldrb	r3, [r2, r3]
 801efac:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 801efae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801efb2:	4618      	mov	r0, r3
 801efb4:	f7ff ff3e 	bl	801ee34 <GetBandwidth>
 801efb8:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 801efba:	2300      	movs	r3, #0
 801efbc:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 801efbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801efc2:	2b07      	cmp	r3, #7
 801efc4:	d118      	bne.n	801eff8 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 801efc6:	4b19      	ldr	r3, [pc, #100]	; (801f02c <GetTimeOnAir+0x98>)
 801efc8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801efca:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801efce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801efd2:	fb02 f303 	mul.w	r3, r2, r3
 801efd6:	4619      	mov	r1, r3
 801efd8:	88bb      	ldrh	r3, [r7, #4]
 801efda:	b2db      	uxtb	r3, r3
 801efdc:	2201      	movs	r2, #1
 801efde:	9203      	str	r2, [sp, #12]
 801efe0:	9302      	str	r3, [sp, #8]
 801efe2:	2300      	movs	r3, #0
 801efe4:	9301      	str	r3, [sp, #4]
 801efe6:	2305      	movs	r3, #5
 801efe8:	9300      	str	r3, [sp, #0]
 801efea:	2300      	movs	r3, #0
 801efec:	460a      	mov	r2, r1
 801efee:	68f9      	ldr	r1, [r7, #12]
 801eff0:	2000      	movs	r0, #0
 801eff2:	47a0      	blx	r4
 801eff4:	6178      	str	r0, [r7, #20]
 801eff6:	e011      	b.n	801f01c <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801eff8:	4b0c      	ldr	r3, [pc, #48]	; (801f02c <GetTimeOnAir+0x98>)
 801effa:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801effc:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801f000:	88bb      	ldrh	r3, [r7, #4]
 801f002:	b2db      	uxtb	r3, r3
 801f004:	2101      	movs	r1, #1
 801f006:	9103      	str	r1, [sp, #12]
 801f008:	9302      	str	r3, [sp, #8]
 801f00a:	2300      	movs	r3, #0
 801f00c:	9301      	str	r3, [sp, #4]
 801f00e:	2308      	movs	r3, #8
 801f010:	9300      	str	r3, [sp, #0]
 801f012:	2301      	movs	r3, #1
 801f014:	68f9      	ldr	r1, [r7, #12]
 801f016:	2001      	movs	r0, #1
 801f018:	47a0      	blx	r4
 801f01a:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 801f01c:	697b      	ldr	r3, [r7, #20]
}
 801f01e:	4618      	mov	r0, r3
 801f020:	371c      	adds	r7, #28
 801f022:	46bd      	mov	sp, r7
 801f024:	bd90      	pop	{r4, r7, pc}
 801f026:	bf00      	nop
 801f028:	080283d8 	.word	0x080283d8
 801f02c:	08028494 	.word	0x08028494

0801f030 <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 801f030:	b580      	push	{r7, lr}
 801f032:	b084      	sub	sp, #16
 801f034:	af00      	add	r7, sp, #0
 801f036:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801f038:	2300      	movs	r3, #0
 801f03a:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 801f03c:	687b      	ldr	r3, [r7, #4]
 801f03e:	781b      	ldrb	r3, [r3, #0]
 801f040:	3b01      	subs	r3, #1
 801f042:	2b38      	cmp	r3, #56	; 0x38
 801f044:	f200 810d 	bhi.w	801f262 <RegionEU868GetPhyParam+0x232>
 801f048:	a201      	add	r2, pc, #4	; (adr r2, 801f050 <RegionEU868GetPhyParam+0x20>)
 801f04a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f04e:	bf00      	nop
 801f050:	0801f135 	.word	0x0801f135
 801f054:	0801f13b 	.word	0x0801f13b
 801f058:	0801f263 	.word	0x0801f263
 801f05c:	0801f263 	.word	0x0801f263
 801f060:	0801f263 	.word	0x0801f263
 801f064:	0801f141 	.word	0x0801f141
 801f068:	0801f263 	.word	0x0801f263
 801f06c:	0801f15b 	.word	0x0801f15b
 801f070:	0801f263 	.word	0x0801f263
 801f074:	0801f161 	.word	0x0801f161
 801f078:	0801f167 	.word	0x0801f167
 801f07c:	0801f16d 	.word	0x0801f16d
 801f080:	0801f173 	.word	0x0801f173
 801f084:	0801f183 	.word	0x0801f183
 801f088:	0801f193 	.word	0x0801f193
 801f08c:	0801f199 	.word	0x0801f199
 801f090:	0801f1a1 	.word	0x0801f1a1
 801f094:	0801f1a9 	.word	0x0801f1a9
 801f098:	0801f1b1 	.word	0x0801f1b1
 801f09c:	0801f1b9 	.word	0x0801f1b9
 801f0a0:	0801f1c1 	.word	0x0801f1c1
 801f0a4:	0801f1c9 	.word	0x0801f1c9
 801f0a8:	0801f1dd 	.word	0x0801f1dd
 801f0ac:	0801f1e3 	.word	0x0801f1e3
 801f0b0:	0801f1e9 	.word	0x0801f1e9
 801f0b4:	0801f1ef 	.word	0x0801f1ef
 801f0b8:	0801f1f5 	.word	0x0801f1f5
 801f0bc:	0801f1fb 	.word	0x0801f1fb
 801f0c0:	0801f201 	.word	0x0801f201
 801f0c4:	0801f207 	.word	0x0801f207
 801f0c8:	0801f207 	.word	0x0801f207
 801f0cc:	0801f20d 	.word	0x0801f20d
 801f0d0:	0801f215 	.word	0x0801f215
 801f0d4:	0801f147 	.word	0x0801f147
 801f0d8:	0801f263 	.word	0x0801f263
 801f0dc:	0801f263 	.word	0x0801f263
 801f0e0:	0801f263 	.word	0x0801f263
 801f0e4:	0801f263 	.word	0x0801f263
 801f0e8:	0801f263 	.word	0x0801f263
 801f0ec:	0801f263 	.word	0x0801f263
 801f0f0:	0801f263 	.word	0x0801f263
 801f0f4:	0801f263 	.word	0x0801f263
 801f0f8:	0801f263 	.word	0x0801f263
 801f0fc:	0801f263 	.word	0x0801f263
 801f100:	0801f263 	.word	0x0801f263
 801f104:	0801f263 	.word	0x0801f263
 801f108:	0801f263 	.word	0x0801f263
 801f10c:	0801f21b 	.word	0x0801f21b
 801f110:	0801f221 	.word	0x0801f221
 801f114:	0801f22f 	.word	0x0801f22f
 801f118:	0801f263 	.word	0x0801f263
 801f11c:	0801f263 	.word	0x0801f263
 801f120:	0801f235 	.word	0x0801f235
 801f124:	0801f23b 	.word	0x0801f23b
 801f128:	0801f263 	.word	0x0801f263
 801f12c:	0801f241 	.word	0x0801f241
 801f130:	0801f251 	.word	0x0801f251
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 801f134:	2300      	movs	r3, #0
 801f136:	60bb      	str	r3, [r7, #8]
            break;
 801f138:	e094      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 801f13a:	2300      	movs	r3, #0
 801f13c:	60bb      	str	r3, [r7, #8]
            break;
 801f13e:	e091      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 801f140:	2300      	movs	r3, #0
 801f142:	60bb      	str	r3, [r7, #8]
            break;
 801f144:	e08e      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 801f146:	687b      	ldr	r3, [r7, #4]
 801f148:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f14c:	2100      	movs	r1, #0
 801f14e:	4618      	mov	r0, r3
 801f150:	f7ff fe52 	bl	801edf8 <GetNextLowerTxDr>
 801f154:	4603      	mov	r3, r0
 801f156:	60bb      	str	r3, [r7, #8]
            break;
 801f158:	e084      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 801f15a:	2300      	movs	r3, #0
 801f15c:	60bb      	str	r3, [r7, #8]
            break;
 801f15e:	e081      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 801f160:	2300      	movs	r3, #0
 801f162:	60bb      	str	r3, [r7, #8]
            break;
 801f164:	e07e      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 801f166:	2340      	movs	r3, #64	; 0x40
 801f168:	60bb      	str	r3, [r7, #8]
            break;
 801f16a:	e07b      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 801f16c:	2320      	movs	r3, #32
 801f16e:	60bb      	str	r3, [r7, #8]
            break;
 801f170:	e078      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 801f172:	687b      	ldr	r3, [r7, #4]
 801f174:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f178:	461a      	mov	r2, r3
 801f17a:	4b3e      	ldr	r3, [pc, #248]	; (801f274 <RegionEU868GetPhyParam+0x244>)
 801f17c:	5c9b      	ldrb	r3, [r3, r2]
 801f17e:	60bb      	str	r3, [r7, #8]
            break;
 801f180:	e070      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 801f182:	687b      	ldr	r3, [r7, #4]
 801f184:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f188:	461a      	mov	r2, r3
 801f18a:	4b3b      	ldr	r3, [pc, #236]	; (801f278 <RegionEU868GetPhyParam+0x248>)
 801f18c:	5c9b      	ldrb	r3, [r3, r2]
 801f18e:	60bb      	str	r3, [r7, #8]
            break;
 801f190:	e068      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 801f192:	2301      	movs	r3, #1
 801f194:	60bb      	str	r3, [r7, #8]
            break;
 801f196:	e065      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 801f198:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801f19c:	60bb      	str	r3, [r7, #8]
            break;
 801f19e:	e061      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 801f1a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801f1a4:	60bb      	str	r3, [r7, #8]
            break;
 801f1a6:	e05d      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 801f1a8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801f1ac:	60bb      	str	r3, [r7, #8]
            break;
 801f1ae:	e059      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 801f1b0:	f241 3388 	movw	r3, #5000	; 0x1388
 801f1b4:	60bb      	str	r3, [r7, #8]
            break;
 801f1b6:	e055      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 801f1b8:	f241 7370 	movw	r3, #6000	; 0x1770
 801f1bc:	60bb      	str	r3, [r7, #8]
            break;
 801f1be:	e051      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 801f1c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 801f1c4:	60bb      	str	r3, [r7, #8]
            break;
 801f1c6:	e04d      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 801f1c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801f1cc:	482b      	ldr	r0, [pc, #172]	; (801f27c <RegionEU868GetPhyParam+0x24c>)
 801f1ce:	f002 fb17 	bl	8021800 <randr>
 801f1d2:	4603      	mov	r3, r0
 801f1d4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801f1d8:	60bb      	str	r3, [r7, #8]
            break;
 801f1da:	e043      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 801f1dc:	2300      	movs	r3, #0
 801f1de:	60bb      	str	r3, [r7, #8]
            break;
 801f1e0:	e040      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 801f1e2:	4b27      	ldr	r3, [pc, #156]	; (801f280 <RegionEU868GetPhyParam+0x250>)
 801f1e4:	60bb      	str	r3, [r7, #8]
            break;
 801f1e6:	e03d      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 801f1e8:	2300      	movs	r3, #0
 801f1ea:	60bb      	str	r3, [r7, #8]
            break;
 801f1ec:	e03a      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801f1ee:	4b25      	ldr	r3, [pc, #148]	; (801f284 <RegionEU868GetPhyParam+0x254>)
 801f1f0:	60bb      	str	r3, [r7, #8]
            break;
 801f1f2:	e037      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 801f1f4:	4b24      	ldr	r3, [pc, #144]	; (801f288 <RegionEU868GetPhyParam+0x258>)
 801f1f6:	60bb      	str	r3, [r7, #8]
            break;
 801f1f8:	e034      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 801f1fa:	2310      	movs	r3, #16
 801f1fc:	60bb      	str	r3, [r7, #8]
            break;
 801f1fe:	e031      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 801f200:	4b22      	ldr	r3, [pc, #136]	; (801f28c <RegionEU868GetPhyParam+0x25c>)
 801f202:	60bb      	str	r3, [r7, #8]
            break;
 801f204:	e02e      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 801f206:	2300      	movs	r3, #0
 801f208:	60bb      	str	r3, [r7, #8]
            break;
 801f20a:	e02b      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 801f20c:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 801f210:	60bb      	str	r3, [r7, #8]
            break;
 801f212:	e027      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 801f214:	4b1e      	ldr	r3, [pc, #120]	; (801f290 <RegionEU868GetPhyParam+0x260>)
 801f216:	60bb      	str	r3, [r7, #8]
            break;
 801f218:	e024      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 801f21a:	4b19      	ldr	r3, [pc, #100]	; (801f280 <RegionEU868GetPhyParam+0x250>)
 801f21c:	60bb      	str	r3, [r7, #8]
            break;
 801f21e:	e021      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 801f220:	2311      	movs	r3, #17
 801f222:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 801f224:	2302      	movs	r3, #2
 801f226:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 801f228:	2300      	movs	r3, #0
 801f22a:	72bb      	strb	r3, [r7, #10]
            break;
 801f22c:	e01a      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 801f22e:	2303      	movs	r3, #3
 801f230:	60bb      	str	r3, [r7, #8]
            break;
 801f232:	e017      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 801f234:	4b12      	ldr	r3, [pc, #72]	; (801f280 <RegionEU868GetPhyParam+0x250>)
 801f236:	60bb      	str	r3, [r7, #8]
            break;
 801f238:	e014      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 801f23a:	2303      	movs	r3, #3
 801f23c:	60bb      	str	r3, [r7, #8]
            break;
 801f23e:	e011      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 801f240:	687b      	ldr	r3, [r7, #4]
 801f242:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f246:	461a      	mov	r2, r3
 801f248:	4b12      	ldr	r3, [pc, #72]	; (801f294 <RegionEU868GetPhyParam+0x264>)
 801f24a:	5c9b      	ldrb	r3, [r3, r2]
 801f24c:	60bb      	str	r3, [r7, #8]
            break;
 801f24e:	e009      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 801f250:	687b      	ldr	r3, [r7, #4]
 801f252:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f256:	4618      	mov	r0, r3
 801f258:	f7ff fdec 	bl	801ee34 <GetBandwidth>
 801f25c:	4603      	mov	r3, r0
 801f25e:	60bb      	str	r3, [r7, #8]
            break;
 801f260:	e000      	b.n	801f264 <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 801f262:	bf00      	nop
        }
    }

    return phyParam;
 801f264:	68bb      	ldr	r3, [r7, #8]
 801f266:	60fb      	str	r3, [r7, #12]
 801f268:	68fb      	ldr	r3, [r7, #12]
}
 801f26a:	4618      	mov	r0, r3
 801f26c:	3710      	adds	r7, #16
 801f26e:	46bd      	mov	sp, r7
 801f270:	bd80      	pop	{r7, pc}
 801f272:	bf00      	nop
 801f274:	08028400 	.word	0x08028400
 801f278:	08028408 	.word	0x08028408
 801f27c:	fffffc18 	.word	0xfffffc18
 801f280:	33d3e608 	.word	0x33d3e608
 801f284:	20003908 	.word	0x20003908
 801f288:	2000390a 	.word	0x2000390a
 801f28c:	200037d0 	.word	0x200037d0
 801f290:	4009999a 	.word	0x4009999a
 801f294:	080283d8 	.word	0x080283d8

0801f298 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801f298:	b590      	push	{r4, r7, lr}
 801f29a:	b085      	sub	sp, #20
 801f29c:	af02      	add	r7, sp, #8
 801f29e:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 801f2a0:	687b      	ldr	r3, [r7, #4]
 801f2a2:	781b      	ldrb	r3, [r3, #0]
 801f2a4:	4619      	mov	r1, r3
 801f2a6:	4a0f      	ldr	r2, [pc, #60]	; (801f2e4 <RegionEU868SetBandTxDone+0x4c>)
 801f2a8:	460b      	mov	r3, r1
 801f2aa:	005b      	lsls	r3, r3, #1
 801f2ac:	440b      	add	r3, r1
 801f2ae:	009b      	lsls	r3, r3, #2
 801f2b0:	4413      	add	r3, r2
 801f2b2:	3309      	adds	r3, #9
 801f2b4:	781b      	ldrb	r3, [r3, #0]
 801f2b6:	461a      	mov	r2, r3
 801f2b8:	4613      	mov	r3, r2
 801f2ba:	009b      	lsls	r3, r3, #2
 801f2bc:	4413      	add	r3, r2
 801f2be:	009b      	lsls	r3, r3, #2
 801f2c0:	33c0      	adds	r3, #192	; 0xc0
 801f2c2:	4a08      	ldr	r2, [pc, #32]	; (801f2e4 <RegionEU868SetBandTxDone+0x4c>)
 801f2c4:	1898      	adds	r0, r3, r2
 801f2c6:	687b      	ldr	r3, [r7, #4]
 801f2c8:	6899      	ldr	r1, [r3, #8]
 801f2ca:	687b      	ldr	r3, [r7, #4]
 801f2cc:	785c      	ldrb	r4, [r3, #1]
 801f2ce:	687b      	ldr	r3, [r7, #4]
 801f2d0:	691a      	ldr	r2, [r3, #16]
 801f2d2:	9200      	str	r2, [sp, #0]
 801f2d4:	68db      	ldr	r3, [r3, #12]
 801f2d6:	4622      	mov	r2, r4
 801f2d8:	f7ff f9f7 	bl	801e6ca <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 801f2dc:	bf00      	nop
 801f2de:	370c      	adds	r7, #12
 801f2e0:	46bd      	mov	sp, r7
 801f2e2:	bd90      	pop	{r4, r7, pc}
 801f2e4:	200037d0 	.word	0x200037d0

0801f2e8 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 801f2e8:	b580      	push	{r7, lr}
 801f2ea:	b0aa      	sub	sp, #168	; 0xa8
 801f2ec:	af00      	add	r7, sp, #0
 801f2ee:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 801f2f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801f2f4:	2278      	movs	r2, #120	; 0x78
 801f2f6:	2100      	movs	r1, #0
 801f2f8:	4618      	mov	r0, r3
 801f2fa:	f006 fba3 	bl	8025a44 <memset>
 801f2fe:	2364      	movs	r3, #100	; 0x64
 801f300:	863b      	strh	r3, [r7, #48]	; 0x30
 801f302:	2364      	movs	r3, #100	; 0x64
 801f304:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 801f308:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801f30c:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 801f310:	230a      	movs	r3, #10
 801f312:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 801f316:	2364      	movs	r3, #100	; 0x64
 801f318:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 801f31c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801f320:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 801f324:	687b      	ldr	r3, [r7, #4]
 801f326:	791b      	ldrb	r3, [r3, #4]
 801f328:	2b03      	cmp	r3, #3
 801f32a:	d855      	bhi.n	801f3d8 <RegionEU868InitDefaults+0xf0>
 801f32c:	a201      	add	r2, pc, #4	; (adr r2, 801f334 <RegionEU868InitDefaults+0x4c>)
 801f32e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f332:	bf00      	nop
 801f334:	0801f345 	.word	0x0801f345
 801f338:	0801f389 	.word	0x0801f389
 801f33c:	0801f3a7 	.word	0x0801f3a7
 801f340:	0801f3bf 	.word	0x0801f3bf
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 801f344:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801f348:	2278      	movs	r2, #120	; 0x78
 801f34a:	4619      	mov	r1, r3
 801f34c:	4826      	ldr	r0, [pc, #152]	; (801f3e8 <RegionEU868InitDefaults+0x100>)
 801f34e:	f002 fa6e 	bl	802182e <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 801f352:	4b26      	ldr	r3, [pc, #152]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f354:	4a26      	ldr	r2, [pc, #152]	; (801f3f0 <RegionEU868InitDefaults+0x108>)
 801f356:	ca07      	ldmia	r2, {r0, r1, r2}
 801f358:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 801f35c:	4b23      	ldr	r3, [pc, #140]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f35e:	4a25      	ldr	r2, [pc, #148]	; (801f3f4 <RegionEU868InitDefaults+0x10c>)
 801f360:	330c      	adds	r3, #12
 801f362:	ca07      	ldmia	r2, {r0, r1, r2}
 801f364:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 801f368:	4b20      	ldr	r3, [pc, #128]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f36a:	4a23      	ldr	r2, [pc, #140]	; (801f3f8 <RegionEU868InitDefaults+0x110>)
 801f36c:	3318      	adds	r3, #24
 801f36e:	ca07      	ldmia	r2, {r0, r1, r2}
 801f370:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 801f374:	4b1d      	ldr	r3, [pc, #116]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f376:	2207      	movs	r2, #7
 801f378:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801f37c:	2201      	movs	r2, #1
 801f37e:	491f      	ldr	r1, [pc, #124]	; (801f3fc <RegionEU868InitDefaults+0x114>)
 801f380:	481f      	ldr	r0, [pc, #124]	; (801f400 <RegionEU868InitDefaults+0x118>)
 801f382:	f7ff f97c 	bl	801e67e <RegionCommonChanMaskCopy>
            break;
 801f386:	e02a      	b.n	801f3de <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 801f388:	4b18      	ldr	r3, [pc, #96]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f38a:	2200      	movs	r2, #0
 801f38c:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 801f38e:	4b17      	ldr	r3, [pc, #92]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f390:	2200      	movs	r2, #0
 801f392:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 801f394:	4b15      	ldr	r3, [pc, #84]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f396:	2200      	movs	r2, #0
 801f398:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801f39a:	2201      	movs	r2, #1
 801f39c:	4917      	ldr	r1, [pc, #92]	; (801f3fc <RegionEU868InitDefaults+0x114>)
 801f39e:	4818      	ldr	r0, [pc, #96]	; (801f400 <RegionEU868InitDefaults+0x118>)
 801f3a0:	f7ff f96d 	bl	801e67e <RegionCommonChanMaskCopy>
            break;
 801f3a4:	e01b      	b.n	801f3de <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 801f3a6:	4b11      	ldr	r3, [pc, #68]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f3a8:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 801f3ac:	4b0f      	ldr	r3, [pc, #60]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f3ae:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 801f3b2:	4313      	orrs	r3, r2
 801f3b4:	b29a      	uxth	r2, r3
 801f3b6:	4b0d      	ldr	r3, [pc, #52]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f3b8:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 801f3bc:	e00f      	b.n	801f3de <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801f3be:	687b      	ldr	r3, [r7, #4]
 801f3c0:	681b      	ldr	r3, [r3, #0]
 801f3c2:	2b00      	cmp	r3, #0
 801f3c4:	d00a      	beq.n	801f3dc <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 801f3c6:	687b      	ldr	r3, [r7, #4]
 801f3c8:	681b      	ldr	r3, [r3, #0]
 801f3ca:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801f3ce:	4619      	mov	r1, r3
 801f3d0:	4806      	ldr	r0, [pc, #24]	; (801f3ec <RegionEU868InitDefaults+0x104>)
 801f3d2:	f002 fa2c 	bl	802182e <memcpy1>
            }
            break;
 801f3d6:	e001      	b.n	801f3dc <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 801f3d8:	bf00      	nop
 801f3da:	e000      	b.n	801f3de <RegionEU868InitDefaults+0xf6>
            break;
 801f3dc:	bf00      	nop
        }
    }
}
 801f3de:	bf00      	nop
 801f3e0:	37a8      	adds	r7, #168	; 0xa8
 801f3e2:	46bd      	mov	sp, r7
 801f3e4:	bd80      	pop	{r7, pc}
 801f3e6:	bf00      	nop
 801f3e8:	20003890 	.word	0x20003890
 801f3ec:	200037d0 	.word	0x200037d0
 801f3f0:	080279e4 	.word	0x080279e4
 801f3f4:	080279f0 	.word	0x080279f0
 801f3f8:	080279fc 	.word	0x080279fc
 801f3fc:	2000390a 	.word	0x2000390a
 801f400:	20003908 	.word	0x20003908

0801f404 <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 801f404:	b480      	push	{r7}
 801f406:	b083      	sub	sp, #12
 801f408:	af00      	add	r7, sp, #0
 801f40a:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 801f40c:	687b      	ldr	r3, [r7, #4]
 801f40e:	f44f 729e 	mov.w	r2, #316	; 0x13c
 801f412:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801f414:	4b02      	ldr	r3, [pc, #8]	; (801f420 <RegionEU868GetNvmCtx+0x1c>)
}
 801f416:	4618      	mov	r0, r3
 801f418:	370c      	adds	r7, #12
 801f41a:	46bd      	mov	sp, r7
 801f41c:	bc80      	pop	{r7}
 801f41e:	4770      	bx	lr
 801f420:	200037d0 	.word	0x200037d0

0801f424 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801f424:	b580      	push	{r7, lr}
 801f426:	b084      	sub	sp, #16
 801f428:	af00      	add	r7, sp, #0
 801f42a:	6078      	str	r0, [r7, #4]
 801f42c:	460b      	mov	r3, r1
 801f42e:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 801f430:	78fb      	ldrb	r3, [r7, #3]
 801f432:	2b0f      	cmp	r3, #15
 801f434:	d86c      	bhi.n	801f510 <RegionEU868Verify+0xec>
 801f436:	a201      	add	r2, pc, #4	; (adr r2, 801f43c <RegionEU868Verify+0x18>)
 801f438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f43c:	0801f47d 	.word	0x0801f47d
 801f440:	0801f511 	.word	0x0801f511
 801f444:	0801f511 	.word	0x0801f511
 801f448:	0801f511 	.word	0x0801f511
 801f44c:	0801f511 	.word	0x0801f511
 801f450:	0801f495 	.word	0x0801f495
 801f454:	0801f4b3 	.word	0x0801f4b3
 801f458:	0801f4d1 	.word	0x0801f4d1
 801f45c:	0801f511 	.word	0x0801f511
 801f460:	0801f4ef 	.word	0x0801f4ef
 801f464:	0801f4ef 	.word	0x0801f4ef
 801f468:	0801f511 	.word	0x0801f511
 801f46c:	0801f511 	.word	0x0801f511
 801f470:	0801f511 	.word	0x0801f511
 801f474:	0801f511 	.word	0x0801f511
 801f478:	0801f50d 	.word	0x0801f50d
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 801f47c:	2300      	movs	r3, #0
 801f47e:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 801f480:	687b      	ldr	r3, [r7, #4]
 801f482:	681b      	ldr	r3, [r3, #0]
 801f484:	f107 020f 	add.w	r2, r7, #15
 801f488:	4611      	mov	r1, r2
 801f48a:	4618      	mov	r0, r3
 801f48c:	f7ff fd0c 	bl	801eea8 <VerifyRfFreq>
 801f490:	4603      	mov	r3, r0
 801f492:	e03e      	b.n	801f512 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 801f494:	687b      	ldr	r3, [r7, #4]
 801f496:	f993 3000 	ldrsb.w	r3, [r3]
 801f49a:	2207      	movs	r2, #7
 801f49c:	2100      	movs	r1, #0
 801f49e:	4618      	mov	r0, r3
 801f4a0:	f7ff f870 	bl	801e584 <RegionCommonValueInRange>
 801f4a4:	4603      	mov	r3, r0
 801f4a6:	2b00      	cmp	r3, #0
 801f4a8:	bf14      	ite	ne
 801f4aa:	2301      	movne	r3, #1
 801f4ac:	2300      	moveq	r3, #0
 801f4ae:	b2db      	uxtb	r3, r3
 801f4b0:	e02f      	b.n	801f512 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801f4b2:	687b      	ldr	r3, [r7, #4]
 801f4b4:	f993 3000 	ldrsb.w	r3, [r3]
 801f4b8:	2205      	movs	r2, #5
 801f4ba:	2100      	movs	r1, #0
 801f4bc:	4618      	mov	r0, r3
 801f4be:	f7ff f861 	bl	801e584 <RegionCommonValueInRange>
 801f4c2:	4603      	mov	r3, r0
 801f4c4:	2b00      	cmp	r3, #0
 801f4c6:	bf14      	ite	ne
 801f4c8:	2301      	movne	r3, #1
 801f4ca:	2300      	moveq	r3, #0
 801f4cc:	b2db      	uxtb	r3, r3
 801f4ce:	e020      	b.n	801f512 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 801f4d0:	687b      	ldr	r3, [r7, #4]
 801f4d2:	f993 3000 	ldrsb.w	r3, [r3]
 801f4d6:	2207      	movs	r2, #7
 801f4d8:	2100      	movs	r1, #0
 801f4da:	4618      	mov	r0, r3
 801f4dc:	f7ff f852 	bl	801e584 <RegionCommonValueInRange>
 801f4e0:	4603      	mov	r3, r0
 801f4e2:	2b00      	cmp	r3, #0
 801f4e4:	bf14      	ite	ne
 801f4e6:	2301      	movne	r3, #1
 801f4e8:	2300      	moveq	r3, #0
 801f4ea:	b2db      	uxtb	r3, r3
 801f4ec:	e011      	b.n	801f512 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 801f4ee:	687b      	ldr	r3, [r7, #4]
 801f4f0:	f993 3000 	ldrsb.w	r3, [r3]
 801f4f4:	2207      	movs	r2, #7
 801f4f6:	2100      	movs	r1, #0
 801f4f8:	4618      	mov	r0, r3
 801f4fa:	f7ff f843 	bl	801e584 <RegionCommonValueInRange>
 801f4fe:	4603      	mov	r3, r0
 801f500:	2b00      	cmp	r3, #0
 801f502:	bf14      	ite	ne
 801f504:	2301      	movne	r3, #1
 801f506:	2300      	moveq	r3, #0
 801f508:	b2db      	uxtb	r3, r3
 801f50a:	e002      	b.n	801f512 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 801f50c:	2301      	movs	r3, #1
 801f50e:	e000      	b.n	801f512 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 801f510:	2300      	movs	r3, #0
    }
}
 801f512:	4618      	mov	r0, r3
 801f514:	3710      	adds	r7, #16
 801f516:	46bd      	mov	sp, r7
 801f518:	bd80      	pop	{r7, pc}
 801f51a:	bf00      	nop

0801f51c <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801f51c:	b580      	push	{r7, lr}
 801f51e:	b08a      	sub	sp, #40	; 0x28
 801f520:	af00      	add	r7, sp, #0
 801f522:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 801f524:	2350      	movs	r3, #80	; 0x50
 801f526:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 801f52a:	687b      	ldr	r3, [r7, #4]
 801f52c:	791b      	ldrb	r3, [r3, #4]
 801f52e:	2b10      	cmp	r3, #16
 801f530:	d162      	bne.n	801f5f8 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 801f532:	687b      	ldr	r3, [r7, #4]
 801f534:	681b      	ldr	r3, [r3, #0]
 801f536:	330f      	adds	r3, #15
 801f538:	781b      	ldrb	r3, [r3, #0]
 801f53a:	2b00      	cmp	r3, #0
 801f53c:	d15e      	bne.n	801f5fc <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801f53e:	2300      	movs	r3, #0
 801f540:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801f544:	2303      	movs	r3, #3
 801f546:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801f54a:	e050      	b.n	801f5ee <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 801f54c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801f550:	2b07      	cmp	r3, #7
 801f552:	d824      	bhi.n	801f59e <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 801f554:	687b      	ldr	r3, [r7, #4]
 801f556:	681a      	ldr	r2, [r3, #0]
 801f558:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f55c:	4413      	add	r3, r2
 801f55e:	781b      	ldrb	r3, [r3, #0]
 801f560:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 801f562:	69ba      	ldr	r2, [r7, #24]
 801f564:	687b      	ldr	r3, [r7, #4]
 801f566:	6819      	ldr	r1, [r3, #0]
 801f568:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f56c:	3301      	adds	r3, #1
 801f56e:	440b      	add	r3, r1
 801f570:	781b      	ldrb	r3, [r3, #0]
 801f572:	021b      	lsls	r3, r3, #8
 801f574:	4313      	orrs	r3, r2
 801f576:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 801f578:	69ba      	ldr	r2, [r7, #24]
 801f57a:	687b      	ldr	r3, [r7, #4]
 801f57c:	6819      	ldr	r1, [r3, #0]
 801f57e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f582:	3302      	adds	r3, #2
 801f584:	440b      	add	r3, r1
 801f586:	781b      	ldrb	r3, [r3, #0]
 801f588:	041b      	lsls	r3, r3, #16
 801f58a:	4313      	orrs	r3, r2
 801f58c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801f58e:	69bb      	ldr	r3, [r7, #24]
 801f590:	2264      	movs	r2, #100	; 0x64
 801f592:	fb02 f303 	mul.w	r3, r2, r3
 801f596:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 801f598:	2300      	movs	r3, #0
 801f59a:	61fb      	str	r3, [r7, #28]
 801f59c:	e006      	b.n	801f5ac <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801f59e:	2300      	movs	r3, #0
 801f5a0:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 801f5a2:	2300      	movs	r3, #0
 801f5a4:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 801f5a8:	2300      	movs	r3, #0
 801f5aa:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 801f5ac:	69bb      	ldr	r3, [r7, #24]
 801f5ae:	2b00      	cmp	r3, #0
 801f5b0:	d00b      	beq.n	801f5ca <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 801f5b2:	f107 0318 	add.w	r3, r7, #24
 801f5b6:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 801f5b8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801f5bc:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 801f5be:	f107 0310 	add.w	r3, r7, #16
 801f5c2:	4618      	mov	r0, r3
 801f5c4:	f000 fcea 	bl	801ff9c <RegionEU868ChannelAdd>
 801f5c8:	e007      	b.n	801f5da <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801f5ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801f5ce:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 801f5d0:	f107 030c 	add.w	r3, r7, #12
 801f5d4:	4618      	mov	r0, r3
 801f5d6:	f000 fd7f 	bl	80200d8 <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801f5da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f5de:	3303      	adds	r3, #3
 801f5e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801f5e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801f5e8:	3301      	adds	r3, #1
 801f5ea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801f5ee:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801f5f2:	2b0f      	cmp	r3, #15
 801f5f4:	d9aa      	bls.n	801f54c <RegionEU868ApplyCFList+0x30>
 801f5f6:	e002      	b.n	801f5fe <RegionEU868ApplyCFList+0xe2>
        return;
 801f5f8:	bf00      	nop
 801f5fa:	e000      	b.n	801f5fe <RegionEU868ApplyCFList+0xe2>
        return;
 801f5fc:	bf00      	nop
        }
    }
}
 801f5fe:	3728      	adds	r7, #40	; 0x28
 801f600:	46bd      	mov	sp, r7
 801f602:	bd80      	pop	{r7, pc}

0801f604 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801f604:	b580      	push	{r7, lr}
 801f606:	b082      	sub	sp, #8
 801f608:	af00      	add	r7, sp, #0
 801f60a:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 801f60c:	687b      	ldr	r3, [r7, #4]
 801f60e:	791b      	ldrb	r3, [r3, #4]
 801f610:	2b00      	cmp	r3, #0
 801f612:	d002      	beq.n	801f61a <RegionEU868ChanMaskSet+0x16>
 801f614:	2b01      	cmp	r3, #1
 801f616:	d008      	beq.n	801f62a <RegionEU868ChanMaskSet+0x26>
 801f618:	e00f      	b.n	801f63a <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 801f61a:	687b      	ldr	r3, [r7, #4]
 801f61c:	681b      	ldr	r3, [r3, #0]
 801f61e:	2201      	movs	r2, #1
 801f620:	4619      	mov	r1, r3
 801f622:	4809      	ldr	r0, [pc, #36]	; (801f648 <RegionEU868ChanMaskSet+0x44>)
 801f624:	f7ff f82b 	bl	801e67e <RegionCommonChanMaskCopy>
            break;
 801f628:	e009      	b.n	801f63e <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 801f62a:	687b      	ldr	r3, [r7, #4]
 801f62c:	681b      	ldr	r3, [r3, #0]
 801f62e:	2201      	movs	r2, #1
 801f630:	4619      	mov	r1, r3
 801f632:	4806      	ldr	r0, [pc, #24]	; (801f64c <RegionEU868ChanMaskSet+0x48>)
 801f634:	f7ff f823 	bl	801e67e <RegionCommonChanMaskCopy>
            break;
 801f638:	e001      	b.n	801f63e <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 801f63a:	2300      	movs	r3, #0
 801f63c:	e000      	b.n	801f640 <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 801f63e:	2301      	movs	r3, #1
}
 801f640:	4618      	mov	r0, r3
 801f642:	3708      	adds	r7, #8
 801f644:	46bd      	mov	sp, r7
 801f646:	bd80      	pop	{r7, pc}
 801f648:	20003908 	.word	0x20003908
 801f64c:	2000390a 	.word	0x2000390a

0801f650 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801f650:	b580      	push	{r7, lr}
 801f652:	b088      	sub	sp, #32
 801f654:	af02      	add	r7, sp, #8
 801f656:	60ba      	str	r2, [r7, #8]
 801f658:	607b      	str	r3, [r7, #4]
 801f65a:	4603      	mov	r3, r0
 801f65c:	73fb      	strb	r3, [r7, #15]
 801f65e:	460b      	mov	r3, r1
 801f660:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801f662:	2300      	movs	r3, #0
 801f664:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 801f666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801f66a:	2b07      	cmp	r3, #7
 801f66c:	bfa8      	it	ge
 801f66e:	2307      	movge	r3, #7
 801f670:	b25a      	sxtb	r2, r3
 801f672:	687b      	ldr	r3, [r7, #4]
 801f674:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801f676:	687b      	ldr	r3, [r7, #4]
 801f678:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f67c:	4618      	mov	r0, r3
 801f67e:	f7ff fbd9 	bl	801ee34 <GetBandwidth>
 801f682:	4603      	mov	r3, r0
 801f684:	b2da      	uxtb	r2, r3
 801f686:	687b      	ldr	r3, [r7, #4]
 801f688:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 801f68a:	687b      	ldr	r3, [r7, #4]
 801f68c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f690:	2b07      	cmp	r3, #7
 801f692:	d10a      	bne.n	801f6aa <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 801f694:	687b      	ldr	r3, [r7, #4]
 801f696:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f69a:	461a      	mov	r2, r3
 801f69c:	4b15      	ldr	r3, [pc, #84]	; (801f6f4 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801f69e:	5c9b      	ldrb	r3, [r3, r2]
 801f6a0:	4618      	mov	r0, r3
 801f6a2:	f7ff f9b5 	bl	801ea10 <RegionCommonComputeSymbolTimeFsk>
 801f6a6:	6178      	str	r0, [r7, #20]
 801f6a8:	e011      	b.n	801f6ce <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 801f6aa:	687b      	ldr	r3, [r7, #4]
 801f6ac:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f6b0:	461a      	mov	r2, r3
 801f6b2:	4b10      	ldr	r3, [pc, #64]	; (801f6f4 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801f6b4:	5c9a      	ldrb	r2, [r3, r2]
 801f6b6:	687b      	ldr	r3, [r7, #4]
 801f6b8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f6bc:	4619      	mov	r1, r3
 801f6be:	4b0e      	ldr	r3, [pc, #56]	; (801f6f8 <RegionEU868ComputeRxWindowParameters+0xa8>)
 801f6c0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801f6c4:	4619      	mov	r1, r3
 801f6c6:	4610      	mov	r0, r2
 801f6c8:	f7ff f98e 	bl	801e9e8 <RegionCommonComputeSymbolTimeLoRa>
 801f6cc:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801f6ce:	4b0b      	ldr	r3, [pc, #44]	; (801f6fc <RegionEU868ComputeRxWindowParameters+0xac>)
 801f6d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801f6d2:	4798      	blx	r3
 801f6d4:	687b      	ldr	r3, [r7, #4]
 801f6d6:	3308      	adds	r3, #8
 801f6d8:	687a      	ldr	r2, [r7, #4]
 801f6da:	320c      	adds	r2, #12
 801f6dc:	7bb9      	ldrb	r1, [r7, #14]
 801f6de:	9201      	str	r2, [sp, #4]
 801f6e0:	9300      	str	r3, [sp, #0]
 801f6e2:	4603      	mov	r3, r0
 801f6e4:	68ba      	ldr	r2, [r7, #8]
 801f6e6:	6978      	ldr	r0, [r7, #20]
 801f6e8:	f7ff f9a0 	bl	801ea2c <RegionCommonComputeRxWindowParameters>
}
 801f6ec:	bf00      	nop
 801f6ee:	3718      	adds	r7, #24
 801f6f0:	46bd      	mov	sp, r7
 801f6f2:	bd80      	pop	{r7, pc}
 801f6f4:	080283d8 	.word	0x080283d8
 801f6f8:	080283e0 	.word	0x080283e0
 801f6fc:	08028494 	.word	0x08028494

0801f700 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801f700:	b5b0      	push	{r4, r5, r7, lr}
 801f702:	b090      	sub	sp, #64	; 0x40
 801f704:	af0a      	add	r7, sp, #40	; 0x28
 801f706:	6078      	str	r0, [r7, #4]
 801f708:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 801f70a:	687b      	ldr	r3, [r7, #4]
 801f70c:	785b      	ldrb	r3, [r3, #1]
 801f70e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801f710:	2300      	movs	r3, #0
 801f712:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 801f714:	2300      	movs	r3, #0
 801f716:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801f718:	687b      	ldr	r3, [r7, #4]
 801f71a:	685b      	ldr	r3, [r3, #4]
 801f71c:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801f71e:	4b59      	ldr	r3, [pc, #356]	; (801f884 <RegionEU868RxConfig+0x184>)
 801f720:	685b      	ldr	r3, [r3, #4]
 801f722:	4798      	blx	r3
 801f724:	4603      	mov	r3, r0
 801f726:	2b00      	cmp	r3, #0
 801f728:	d001      	beq.n	801f72e <RegionEU868RxConfig+0x2e>
    {
        return false;
 801f72a:	2300      	movs	r3, #0
 801f72c:	e0a5      	b.n	801f87a <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801f72e:	687b      	ldr	r3, [r7, #4]
 801f730:	7cdb      	ldrb	r3, [r3, #19]
 801f732:	2b00      	cmp	r3, #0
 801f734:	d123      	bne.n	801f77e <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 801f736:	687b      	ldr	r3, [r7, #4]
 801f738:	781b      	ldrb	r3, [r3, #0]
 801f73a:	4619      	mov	r1, r3
 801f73c:	4a52      	ldr	r2, [pc, #328]	; (801f888 <RegionEU868RxConfig+0x188>)
 801f73e:	460b      	mov	r3, r1
 801f740:	005b      	lsls	r3, r3, #1
 801f742:	440b      	add	r3, r1
 801f744:	009b      	lsls	r3, r3, #2
 801f746:	4413      	add	r3, r2
 801f748:	681b      	ldr	r3, [r3, #0]
 801f74a:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 801f74c:	687b      	ldr	r3, [r7, #4]
 801f74e:	781b      	ldrb	r3, [r3, #0]
 801f750:	4619      	mov	r1, r3
 801f752:	4a4d      	ldr	r2, [pc, #308]	; (801f888 <RegionEU868RxConfig+0x188>)
 801f754:	460b      	mov	r3, r1
 801f756:	005b      	lsls	r3, r3, #1
 801f758:	440b      	add	r3, r1
 801f75a:	009b      	lsls	r3, r3, #2
 801f75c:	4413      	add	r3, r2
 801f75e:	3304      	adds	r3, #4
 801f760:	681b      	ldr	r3, [r3, #0]
 801f762:	2b00      	cmp	r3, #0
 801f764:	d00b      	beq.n	801f77e <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 801f766:	687b      	ldr	r3, [r7, #4]
 801f768:	781b      	ldrb	r3, [r3, #0]
 801f76a:	4619      	mov	r1, r3
 801f76c:	4a46      	ldr	r2, [pc, #280]	; (801f888 <RegionEU868RxConfig+0x188>)
 801f76e:	460b      	mov	r3, r1
 801f770:	005b      	lsls	r3, r3, #1
 801f772:	440b      	add	r3, r1
 801f774:	009b      	lsls	r3, r3, #2
 801f776:	4413      	add	r3, r2
 801f778:	3304      	adds	r3, #4
 801f77a:	681b      	ldr	r3, [r3, #0]
 801f77c:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 801f77e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801f782:	4a42      	ldr	r2, [pc, #264]	; (801f88c <RegionEU868RxConfig+0x18c>)
 801f784:	5cd3      	ldrb	r3, [r2, r3]
 801f786:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801f788:	4b3e      	ldr	r3, [pc, #248]	; (801f884 <RegionEU868RxConfig+0x184>)
 801f78a:	68db      	ldr	r3, [r3, #12]
 801f78c:	6938      	ldr	r0, [r7, #16]
 801f78e:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 801f790:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801f794:	2b07      	cmp	r3, #7
 801f796:	d128      	bne.n	801f7ea <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 801f798:	2300      	movs	r3, #0
 801f79a:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 801f79c:	4b39      	ldr	r3, [pc, #228]	; (801f884 <RegionEU868RxConfig+0x184>)
 801f79e:	699c      	ldr	r4, [r3, #24]
 801f7a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801f7a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801f7a8:	fb02 f303 	mul.w	r3, r2, r3
 801f7ac:	4619      	mov	r1, r3
 801f7ae:	687b      	ldr	r3, [r7, #4]
 801f7b0:	689b      	ldr	r3, [r3, #8]
 801f7b2:	b29b      	uxth	r3, r3
 801f7b4:	687a      	ldr	r2, [r7, #4]
 801f7b6:	7c92      	ldrb	r2, [r2, #18]
 801f7b8:	7df8      	ldrb	r0, [r7, #23]
 801f7ba:	9209      	str	r2, [sp, #36]	; 0x24
 801f7bc:	2200      	movs	r2, #0
 801f7be:	9208      	str	r2, [sp, #32]
 801f7c0:	2200      	movs	r2, #0
 801f7c2:	9207      	str	r2, [sp, #28]
 801f7c4:	2200      	movs	r2, #0
 801f7c6:	9206      	str	r2, [sp, #24]
 801f7c8:	2201      	movs	r2, #1
 801f7ca:	9205      	str	r2, [sp, #20]
 801f7cc:	2200      	movs	r2, #0
 801f7ce:	9204      	str	r2, [sp, #16]
 801f7d0:	2200      	movs	r2, #0
 801f7d2:	9203      	str	r2, [sp, #12]
 801f7d4:	9302      	str	r3, [sp, #8]
 801f7d6:	2305      	movs	r3, #5
 801f7d8:	9301      	str	r3, [sp, #4]
 801f7da:	4b2d      	ldr	r3, [pc, #180]	; (801f890 <RegionEU868RxConfig+0x190>)
 801f7dc:	9300      	str	r3, [sp, #0]
 801f7de:	2300      	movs	r3, #0
 801f7e0:	460a      	mov	r2, r1
 801f7e2:	f24c 3150 	movw	r1, #50000	; 0xc350
 801f7e6:	47a0      	blx	r4
 801f7e8:	e024      	b.n	801f834 <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 801f7ea:	2301      	movs	r3, #1
 801f7ec:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801f7ee:	4b25      	ldr	r3, [pc, #148]	; (801f884 <RegionEU868RxConfig+0x184>)
 801f7f0:	699c      	ldr	r4, [r3, #24]
 801f7f2:	687b      	ldr	r3, [r7, #4]
 801f7f4:	789b      	ldrb	r3, [r3, #2]
 801f7f6:	461d      	mov	r5, r3
 801f7f8:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801f7fc:	687b      	ldr	r3, [r7, #4]
 801f7fe:	689b      	ldr	r3, [r3, #8]
 801f800:	b29b      	uxth	r3, r3
 801f802:	687a      	ldr	r2, [r7, #4]
 801f804:	7c92      	ldrb	r2, [r2, #18]
 801f806:	7df8      	ldrb	r0, [r7, #23]
 801f808:	9209      	str	r2, [sp, #36]	; 0x24
 801f80a:	2201      	movs	r2, #1
 801f80c:	9208      	str	r2, [sp, #32]
 801f80e:	2200      	movs	r2, #0
 801f810:	9207      	str	r2, [sp, #28]
 801f812:	2200      	movs	r2, #0
 801f814:	9206      	str	r2, [sp, #24]
 801f816:	2200      	movs	r2, #0
 801f818:	9205      	str	r2, [sp, #20]
 801f81a:	2200      	movs	r2, #0
 801f81c:	9204      	str	r2, [sp, #16]
 801f81e:	2200      	movs	r2, #0
 801f820:	9203      	str	r2, [sp, #12]
 801f822:	9302      	str	r3, [sp, #8]
 801f824:	2308      	movs	r3, #8
 801f826:	9301      	str	r3, [sp, #4]
 801f828:	2300      	movs	r3, #0
 801f82a:	9300      	str	r3, [sp, #0]
 801f82c:	2301      	movs	r3, #1
 801f82e:	460a      	mov	r2, r1
 801f830:	4629      	mov	r1, r5
 801f832:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801f834:	687b      	ldr	r3, [r7, #4]
 801f836:	7c5b      	ldrb	r3, [r3, #17]
 801f838:	2b00      	cmp	r3, #0
 801f83a:	d005      	beq.n	801f848 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 801f83c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801f840:	4a14      	ldr	r2, [pc, #80]	; (801f894 <RegionEU868RxConfig+0x194>)
 801f842:	5cd3      	ldrb	r3, [r2, r3]
 801f844:	75bb      	strb	r3, [r7, #22]
 801f846:	e004      	b.n	801f852 <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 801f848:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801f84c:	4a12      	ldr	r2, [pc, #72]	; (801f898 <RegionEU868RxConfig+0x198>)
 801f84e:	5cd3      	ldrb	r3, [r2, r3]
 801f850:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801f852:	4b0c      	ldr	r3, [pc, #48]	; (801f884 <RegionEU868RxConfig+0x184>)
 801f854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801f856:	7dba      	ldrb	r2, [r7, #22]
 801f858:	320d      	adds	r2, #13
 801f85a:	b2d1      	uxtb	r1, r2
 801f85c:	7dfa      	ldrb	r2, [r7, #23]
 801f85e:	4610      	mov	r0, r2
 801f860:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801f862:	687b      	ldr	r3, [r7, #4]
 801f864:	7cdb      	ldrb	r3, [r3, #19]
 801f866:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801f86a:	6939      	ldr	r1, [r7, #16]
 801f86c:	4618      	mov	r0, r3
 801f86e:	f7ff fa6d 	bl	801ed4c <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801f872:	683b      	ldr	r3, [r7, #0]
 801f874:	7bfa      	ldrb	r2, [r7, #15]
 801f876:	701a      	strb	r2, [r3, #0]
    return true;
 801f878:	2301      	movs	r3, #1
}
 801f87a:	4618      	mov	r0, r3
 801f87c:	3718      	adds	r7, #24
 801f87e:	46bd      	mov	sp, r7
 801f880:	bdb0      	pop	{r4, r5, r7, pc}
 801f882:	bf00      	nop
 801f884:	08028494 	.word	0x08028494
 801f888:	200037d0 	.word	0x200037d0
 801f88c:	080283d8 	.word	0x080283d8
 801f890:	00014585 	.word	0x00014585
 801f894:	08028408 	.word	0x08028408
 801f898:	08028400 	.word	0x08028400

0801f89c <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801f89c:	b590      	push	{r4, r7, lr}
 801f89e:	b093      	sub	sp, #76	; 0x4c
 801f8a0:	af0a      	add	r7, sp, #40	; 0x28
 801f8a2:	60f8      	str	r0, [r7, #12]
 801f8a4:	60b9      	str	r1, [r7, #8]
 801f8a6:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 801f8a8:	68fb      	ldr	r3, [r7, #12]
 801f8aa:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f8ae:	461a      	mov	r2, r3
 801f8b0:	4b5c      	ldr	r3, [pc, #368]	; (801fa24 <RegionEU868TxConfig+0x188>)
 801f8b2:	5c9b      	ldrb	r3, [r3, r2]
 801f8b4:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801f8b6:	68fb      	ldr	r3, [r7, #12]
 801f8b8:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801f8bc:	68fb      	ldr	r3, [r7, #12]
 801f8be:	781b      	ldrb	r3, [r3, #0]
 801f8c0:	4619      	mov	r1, r3
 801f8c2:	4a59      	ldr	r2, [pc, #356]	; (801fa28 <RegionEU868TxConfig+0x18c>)
 801f8c4:	460b      	mov	r3, r1
 801f8c6:	005b      	lsls	r3, r3, #1
 801f8c8:	440b      	add	r3, r1
 801f8ca:	009b      	lsls	r3, r3, #2
 801f8cc:	4413      	add	r3, r2
 801f8ce:	3309      	adds	r3, #9
 801f8d0:	781b      	ldrb	r3, [r3, #0]
 801f8d2:	4619      	mov	r1, r3
 801f8d4:	4a54      	ldr	r2, [pc, #336]	; (801fa28 <RegionEU868TxConfig+0x18c>)
 801f8d6:	460b      	mov	r3, r1
 801f8d8:	009b      	lsls	r3, r3, #2
 801f8da:	440b      	add	r3, r1
 801f8dc:	009b      	lsls	r3, r3, #2
 801f8de:	4413      	add	r3, r2
 801f8e0:	33c2      	adds	r3, #194	; 0xc2
 801f8e2:	f993 1000 	ldrsb.w	r1, [r3]
 801f8e6:	68fb      	ldr	r3, [r7, #12]
 801f8e8:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801f8ec:	4b4f      	ldr	r3, [pc, #316]	; (801fa2c <RegionEU868TxConfig+0x190>)
 801f8ee:	f7ff fabf 	bl	801ee70 <LimitTxPower>
 801f8f2:	4603      	mov	r3, r0
 801f8f4:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 801f8f6:	68fb      	ldr	r3, [r7, #12]
 801f8f8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f8fc:	4618      	mov	r0, r3
 801f8fe:	f7ff fa99 	bl	801ee34 <GetBandwidth>
 801f902:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801f904:	2300      	movs	r3, #0
 801f906:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 801f908:	68fb      	ldr	r3, [r7, #12]
 801f90a:	6859      	ldr	r1, [r3, #4]
 801f90c:	68fb      	ldr	r3, [r7, #12]
 801f90e:	689a      	ldr	r2, [r3, #8]
 801f910:	f997 301d 	ldrsb.w	r3, [r7, #29]
 801f914:	4618      	mov	r0, r3
 801f916:	f7ff f8cb 	bl	801eab0 <RegionCommonComputeTxPower>
 801f91a:	4603      	mov	r3, r0
 801f91c:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 801f91e:	4b44      	ldr	r3, [pc, #272]	; (801fa30 <RegionEU868TxConfig+0x194>)
 801f920:	68da      	ldr	r2, [r3, #12]
 801f922:	68fb      	ldr	r3, [r7, #12]
 801f924:	781b      	ldrb	r3, [r3, #0]
 801f926:	4618      	mov	r0, r3
 801f928:	493f      	ldr	r1, [pc, #252]	; (801fa28 <RegionEU868TxConfig+0x18c>)
 801f92a:	4603      	mov	r3, r0
 801f92c:	005b      	lsls	r3, r3, #1
 801f92e:	4403      	add	r3, r0
 801f930:	009b      	lsls	r3, r3, #2
 801f932:	440b      	add	r3, r1
 801f934:	681b      	ldr	r3, [r3, #0]
 801f936:	4618      	mov	r0, r3
 801f938:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 801f93a:	68fb      	ldr	r3, [r7, #12]
 801f93c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f940:	2b07      	cmp	r3, #7
 801f942:	d124      	bne.n	801f98e <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801f944:	2300      	movs	r3, #0
 801f946:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 801f948:	4b39      	ldr	r3, [pc, #228]	; (801fa30 <RegionEU868TxConfig+0x194>)
 801f94a:	69dc      	ldr	r4, [r3, #28]
 801f94c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801f950:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801f954:	fb02 f303 	mul.w	r3, r2, r3
 801f958:	461a      	mov	r2, r3
 801f95a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801f95e:	7ff8      	ldrb	r0, [r7, #31]
 801f960:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 801f964:	9308      	str	r3, [sp, #32]
 801f966:	2300      	movs	r3, #0
 801f968:	9307      	str	r3, [sp, #28]
 801f96a:	2300      	movs	r3, #0
 801f96c:	9306      	str	r3, [sp, #24]
 801f96e:	2300      	movs	r3, #0
 801f970:	9305      	str	r3, [sp, #20]
 801f972:	2301      	movs	r3, #1
 801f974:	9304      	str	r3, [sp, #16]
 801f976:	2300      	movs	r3, #0
 801f978:	9303      	str	r3, [sp, #12]
 801f97a:	2305      	movs	r3, #5
 801f97c:	9302      	str	r3, [sp, #8]
 801f97e:	2300      	movs	r3, #0
 801f980:	9301      	str	r3, [sp, #4]
 801f982:	9200      	str	r2, [sp, #0]
 801f984:	69bb      	ldr	r3, [r7, #24]
 801f986:	f246 12a8 	movw	r2, #25000	; 0x61a8
 801f98a:	47a0      	blx	r4
 801f98c:	e01d      	b.n	801f9ca <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 801f98e:	2301      	movs	r3, #1
 801f990:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801f992:	4b27      	ldr	r3, [pc, #156]	; (801fa30 <RegionEU868TxConfig+0x194>)
 801f994:	69dc      	ldr	r4, [r3, #28]
 801f996:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801f99a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801f99e:	7ff8      	ldrb	r0, [r7, #31]
 801f9a0:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801f9a4:	9208      	str	r2, [sp, #32]
 801f9a6:	2200      	movs	r2, #0
 801f9a8:	9207      	str	r2, [sp, #28]
 801f9aa:	2200      	movs	r2, #0
 801f9ac:	9206      	str	r2, [sp, #24]
 801f9ae:	2200      	movs	r2, #0
 801f9b0:	9205      	str	r2, [sp, #20]
 801f9b2:	2201      	movs	r2, #1
 801f9b4:	9204      	str	r2, [sp, #16]
 801f9b6:	2200      	movs	r2, #0
 801f9b8:	9203      	str	r2, [sp, #12]
 801f9ba:	2208      	movs	r2, #8
 801f9bc:	9202      	str	r2, [sp, #8]
 801f9be:	2201      	movs	r2, #1
 801f9c0:	9201      	str	r2, [sp, #4]
 801f9c2:	9300      	str	r3, [sp, #0]
 801f9c4:	69bb      	ldr	r3, [r7, #24]
 801f9c6:	2200      	movs	r2, #0
 801f9c8:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801f9ca:	68fb      	ldr	r3, [r7, #12]
 801f9cc:	781b      	ldrb	r3, [r3, #0]
 801f9ce:	4619      	mov	r1, r3
 801f9d0:	4a15      	ldr	r2, [pc, #84]	; (801fa28 <RegionEU868TxConfig+0x18c>)
 801f9d2:	460b      	mov	r3, r1
 801f9d4:	005b      	lsls	r3, r3, #1
 801f9d6:	440b      	add	r3, r1
 801f9d8:	009b      	lsls	r3, r3, #2
 801f9da:	4413      	add	r3, r2
 801f9dc:	681a      	ldr	r2, [r3, #0]
 801f9de:	68fb      	ldr	r3, [r7, #12]
 801f9e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801f9e4:	4619      	mov	r1, r3
 801f9e6:	4610      	mov	r0, r2
 801f9e8:	f7ff f9ee 	bl	801edc8 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801f9ec:	68fb      	ldr	r3, [r7, #12]
 801f9ee:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801f9f2:	68fb      	ldr	r3, [r7, #12]
 801f9f4:	899b      	ldrh	r3, [r3, #12]
 801f9f6:	4619      	mov	r1, r3
 801f9f8:	4610      	mov	r0, r2
 801f9fa:	f7ff facb 	bl	801ef94 <GetTimeOnAir>
 801f9fe:	4602      	mov	r2, r0
 801fa00:	687b      	ldr	r3, [r7, #4]
 801fa02:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 801fa04:	4b0a      	ldr	r3, [pc, #40]	; (801fa30 <RegionEU868TxConfig+0x194>)
 801fa06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801fa08:	68fa      	ldr	r2, [r7, #12]
 801fa0a:	8992      	ldrh	r2, [r2, #12]
 801fa0c:	b2d1      	uxtb	r1, r2
 801fa0e:	7ffa      	ldrb	r2, [r7, #31]
 801fa10:	4610      	mov	r0, r2
 801fa12:	4798      	blx	r3

    *txPower = txPowerLimited;
 801fa14:	68bb      	ldr	r3, [r7, #8]
 801fa16:	7f7a      	ldrb	r2, [r7, #29]
 801fa18:	701a      	strb	r2, [r3, #0]
    return true;
 801fa1a:	2301      	movs	r3, #1
}
 801fa1c:	4618      	mov	r0, r3
 801fa1e:	3724      	adds	r7, #36	; 0x24
 801fa20:	46bd      	mov	sp, r7
 801fa22:	bd90      	pop	{r4, r7, pc}
 801fa24:	080283d8 	.word	0x080283d8
 801fa28:	200037d0 	.word	0x200037d0
 801fa2c:	20003908 	.word	0x20003908
 801fa30:	08028494 	.word	0x08028494

0801fa34 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801fa34:	b590      	push	{r4, r7, lr}
 801fa36:	b093      	sub	sp, #76	; 0x4c
 801fa38:	af00      	add	r7, sp, #0
 801fa3a:	60f8      	str	r0, [r7, #12]
 801fa3c:	60b9      	str	r1, [r7, #8]
 801fa3e:	607a      	str	r2, [r7, #4]
 801fa40:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801fa42:	2307      	movs	r3, #7
 801fa44:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801fa48:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801fa4c:	2200      	movs	r2, #0
 801fa4e:	601a      	str	r2, [r3, #0]
 801fa50:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801fa52:	2300      	movs	r3, #0
 801fa54:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 801fa58:	2300      	movs	r3, #0
 801fa5a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 801fa5e:	2300      	movs	r3, #0
 801fa60:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801fa62:	e083      	b.n	801fb6c <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801fa64:	68fb      	ldr	r3, [r7, #12]
 801fa66:	685a      	ldr	r2, [r3, #4]
 801fa68:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 801fa6c:	4413      	add	r3, r2
 801fa6e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801fa72:	4611      	mov	r1, r2
 801fa74:	4618      	mov	r0, r3
 801fa76:	f7fe feed 	bl	801e854 <RegionCommonParseLinkAdrReq>
 801fa7a:	4603      	mov	r3, r0
 801fa7c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 801fa80:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801fa84:	2b00      	cmp	r3, #0
 801fa86:	d079      	beq.n	801fb7c <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801fa88:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801fa8c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801fa90:	4413      	add	r3, r2
 801fa92:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801fa96:	2307      	movs	r3, #7
 801fa98:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 801fa9c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801faa0:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801faa2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801faa6:	2b00      	cmp	r3, #0
 801faa8:	d109      	bne.n	801fabe <RegionEU868LinkAdrReq+0x8a>
 801faaa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801faac:	2b00      	cmp	r3, #0
 801faae:	d106      	bne.n	801fabe <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 801fab0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801fab4:	f023 0301 	bic.w	r3, r3, #1
 801fab8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801fabc:	e056      	b.n	801fb6c <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801fabe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801fac2:	2b00      	cmp	r3, #0
 801fac4:	d003      	beq.n	801face <RegionEU868LinkAdrReq+0x9a>
 801fac6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801faca:	2b05      	cmp	r3, #5
 801facc:	d903      	bls.n	801fad6 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801face:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801fad2:	2b06      	cmp	r3, #6
 801fad4:	d906      	bls.n	801fae4 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 801fad6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801fada:	f023 0301 	bic.w	r3, r3, #1
 801fade:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801fae2:	e043      	b.n	801fb6c <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801fae4:	2300      	movs	r3, #0
 801fae6:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801faea:	e03b      	b.n	801fb64 <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 801faec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801faf0:	2b06      	cmp	r3, #6
 801faf2:	d117      	bne.n	801fb24 <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 801faf4:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801faf8:	495a      	ldr	r1, [pc, #360]	; (801fc64 <RegionEU868LinkAdrReq+0x230>)
 801fafa:	4613      	mov	r3, r2
 801fafc:	005b      	lsls	r3, r3, #1
 801fafe:	4413      	add	r3, r2
 801fb00:	009b      	lsls	r3, r3, #2
 801fb02:	440b      	add	r3, r1
 801fb04:	681b      	ldr	r3, [r3, #0]
 801fb06:	2b00      	cmp	r3, #0
 801fb08:	d027      	beq.n	801fb5a <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 801fb0a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801fb0e:	2201      	movs	r2, #1
 801fb10:	fa02 f303 	lsl.w	r3, r2, r3
 801fb14:	b21a      	sxth	r2, r3
 801fb16:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801fb18:	b21b      	sxth	r3, r3
 801fb1a:	4313      	orrs	r3, r2
 801fb1c:	b21b      	sxth	r3, r3
 801fb1e:	b29b      	uxth	r3, r3
 801fb20:	877b      	strh	r3, [r7, #58]	; 0x3a
 801fb22:	e01a      	b.n	801fb5a <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801fb24:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801fb26:	461a      	mov	r2, r3
 801fb28:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801fb2c:	fa42 f303 	asr.w	r3, r2, r3
 801fb30:	f003 0301 	and.w	r3, r3, #1
 801fb34:	2b00      	cmp	r3, #0
 801fb36:	d010      	beq.n	801fb5a <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 801fb38:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 801fb3c:	4949      	ldr	r1, [pc, #292]	; (801fc64 <RegionEU868LinkAdrReq+0x230>)
 801fb3e:	4613      	mov	r3, r2
 801fb40:	005b      	lsls	r3, r3, #1
 801fb42:	4413      	add	r3, r2
 801fb44:	009b      	lsls	r3, r3, #2
 801fb46:	440b      	add	r3, r1
 801fb48:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801fb4a:	2b00      	cmp	r3, #0
 801fb4c:	d105      	bne.n	801fb5a <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 801fb4e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801fb52:	f023 0301 	bic.w	r3, r3, #1
 801fb56:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801fb5a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801fb5e:	3301      	adds	r3, #1
 801fb60:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801fb64:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801fb68:	2b0f      	cmp	r3, #15
 801fb6a:	d9bf      	bls.n	801faec <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801fb6c:	68fb      	ldr	r3, [r7, #12]
 801fb6e:	7a1b      	ldrb	r3, [r3, #8]
 801fb70:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801fb74:	429a      	cmp	r2, r3
 801fb76:	f4ff af75 	bcc.w	801fa64 <RegionEU868LinkAdrReq+0x30>
 801fb7a:	e000      	b.n	801fb7e <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 801fb7c:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801fb7e:	2302      	movs	r3, #2
 801fb80:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801fb84:	68fb      	ldr	r3, [r7, #12]
 801fb86:	7a5b      	ldrb	r3, [r3, #9]
 801fb88:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 801fb8c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 801fb90:	4618      	mov	r0, r3
 801fb92:	f7ff fa4d 	bl	801f030 <RegionEU868GetPhyParam>
 801fb96:	4603      	mov	r3, r0
 801fb98:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 801fb9a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801fb9e:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801fba0:	68fb      	ldr	r3, [r7, #12]
 801fba2:	7a9b      	ldrb	r3, [r3, #10]
 801fba4:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801fba6:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 801fbaa:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801fbac:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 801fbb0:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801fbb2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801fbb6:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801fbb8:	68fb      	ldr	r3, [r7, #12]
 801fbba:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801fbbe:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801fbc0:	68fb      	ldr	r3, [r7, #12]
 801fbc2:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801fbc6:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801fbc8:	68fb      	ldr	r3, [r7, #12]
 801fbca:	7b5b      	ldrb	r3, [r3, #13]
 801fbcc:	b25b      	sxtb	r3, r3
 801fbce:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 801fbd0:	2310      	movs	r3, #16
 801fbd2:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 801fbd4:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 801fbd8:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801fbda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801fbdc:	b25b      	sxtb	r3, r3
 801fbde:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 801fbe2:	2307      	movs	r3, #7
 801fbe4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 801fbe8:	4b1e      	ldr	r3, [pc, #120]	; (801fc64 <RegionEU868LinkAdrReq+0x230>)
 801fbea:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801fbec:	2307      	movs	r3, #7
 801fbee:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 801fbf2:	2300      	movs	r3, #0
 801fbf4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801fbf8:	68fb      	ldr	r3, [r7, #12]
 801fbfa:	681b      	ldr	r3, [r3, #0]
 801fbfc:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801fbfe:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 801fc02:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801fc06:	1c9a      	adds	r2, r3, #2
 801fc08:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801fc0c:	1c59      	adds	r1, r3, #1
 801fc0e:	f107 0010 	add.w	r0, r7, #16
 801fc12:	4623      	mov	r3, r4
 801fc14:	f7fe fe6f 	bl	801e8f6 <RegionCommonLinkAdrReqVerifyParams>
 801fc18:	4603      	mov	r3, r0
 801fc1a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801fc1e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801fc22:	2b07      	cmp	r3, #7
 801fc24:	d108      	bne.n	801fc38 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 801fc26:	2202      	movs	r2, #2
 801fc28:	2100      	movs	r1, #0
 801fc2a:	480f      	ldr	r0, [pc, #60]	; (801fc68 <RegionEU868LinkAdrReq+0x234>)
 801fc2c:	f001 fe3a 	bl	80218a4 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 801fc30:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801fc32:	4b0c      	ldr	r3, [pc, #48]	; (801fc64 <RegionEU868LinkAdrReq+0x230>)
 801fc34:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801fc38:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 801fc3c:	68bb      	ldr	r3, [r7, #8]
 801fc3e:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801fc40:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 801fc44:	687b      	ldr	r3, [r7, #4]
 801fc46:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801fc48:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801fc4c:	683b      	ldr	r3, [r7, #0]
 801fc4e:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801fc50:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801fc52:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801fc56:	701a      	strb	r2, [r3, #0]

    return status;
 801fc58:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 801fc5c:	4618      	mov	r0, r3
 801fc5e:	374c      	adds	r7, #76	; 0x4c
 801fc60:	46bd      	mov	sp, r7
 801fc62:	bd90      	pop	{r4, r7, pc}
 801fc64:	200037d0 	.word	0x200037d0
 801fc68:	20003908 	.word	0x20003908

0801fc6c <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801fc6c:	b580      	push	{r7, lr}
 801fc6e:	b084      	sub	sp, #16
 801fc70:	af00      	add	r7, sp, #0
 801fc72:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801fc74:	2307      	movs	r3, #7
 801fc76:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801fc78:	2300      	movs	r3, #0
 801fc7a:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 801fc7c:	687b      	ldr	r3, [r7, #4]
 801fc7e:	685b      	ldr	r3, [r3, #4]
 801fc80:	f107 020e 	add.w	r2, r7, #14
 801fc84:	4611      	mov	r1, r2
 801fc86:	4618      	mov	r0, r3
 801fc88:	f7ff f90e 	bl	801eea8 <VerifyRfFreq>
 801fc8c:	4603      	mov	r3, r0
 801fc8e:	f083 0301 	eor.w	r3, r3, #1
 801fc92:	b2db      	uxtb	r3, r3
 801fc94:	2b00      	cmp	r3, #0
 801fc96:	d003      	beq.n	801fca0 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 801fc98:	7bfb      	ldrb	r3, [r7, #15]
 801fc9a:	f023 0301 	bic.w	r3, r3, #1
 801fc9e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 801fca0:	687b      	ldr	r3, [r7, #4]
 801fca2:	f993 3000 	ldrsb.w	r3, [r3]
 801fca6:	2207      	movs	r2, #7
 801fca8:	2100      	movs	r1, #0
 801fcaa:	4618      	mov	r0, r3
 801fcac:	f7fe fc6a 	bl	801e584 <RegionCommonValueInRange>
 801fcb0:	4603      	mov	r3, r0
 801fcb2:	2b00      	cmp	r3, #0
 801fcb4:	d103      	bne.n	801fcbe <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 801fcb6:	7bfb      	ldrb	r3, [r7, #15]
 801fcb8:	f023 0302 	bic.w	r3, r3, #2
 801fcbc:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 801fcbe:	687b      	ldr	r3, [r7, #4]
 801fcc0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801fcc4:	2205      	movs	r2, #5
 801fcc6:	2100      	movs	r1, #0
 801fcc8:	4618      	mov	r0, r3
 801fcca:	f7fe fc5b 	bl	801e584 <RegionCommonValueInRange>
 801fcce:	4603      	mov	r3, r0
 801fcd0:	2b00      	cmp	r3, #0
 801fcd2:	d103      	bne.n	801fcdc <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801fcd4:	7bfb      	ldrb	r3, [r7, #15]
 801fcd6:	f023 0304 	bic.w	r3, r3, #4
 801fcda:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801fcdc:	7bfb      	ldrb	r3, [r7, #15]
}
 801fcde:	4618      	mov	r0, r3
 801fce0:	3710      	adds	r7, #16
 801fce2:	46bd      	mov	sp, r7
 801fce4:	bd80      	pop	{r7, pc}
	...

0801fce8 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801fce8:	b580      	push	{r7, lr}
 801fcea:	b086      	sub	sp, #24
 801fcec:	af00      	add	r7, sp, #0
 801fcee:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801fcf0:	2303      	movs	r3, #3
 801fcf2:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 801fcf4:	687b      	ldr	r3, [r7, #4]
 801fcf6:	681b      	ldr	r3, [r3, #0]
 801fcf8:	681b      	ldr	r3, [r3, #0]
 801fcfa:	2b00      	cmp	r3, #0
 801fcfc:	d114      	bne.n	801fd28 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 801fcfe:	687b      	ldr	r3, [r7, #4]
 801fd00:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801fd04:	b2db      	uxtb	r3, r3
 801fd06:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 801fd08:	f107 0308 	add.w	r3, r7, #8
 801fd0c:	4618      	mov	r0, r3
 801fd0e:	f000 f9e3 	bl	80200d8 <RegionEU868ChannelsRemove>
 801fd12:	4603      	mov	r3, r0
 801fd14:	f083 0301 	eor.w	r3, r3, #1
 801fd18:	b2db      	uxtb	r3, r3
 801fd1a:	2b00      	cmp	r3, #0
 801fd1c:	d03b      	beq.n	801fd96 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 801fd1e:	7dfb      	ldrb	r3, [r7, #23]
 801fd20:	f023 0303 	bic.w	r3, r3, #3
 801fd24:	75fb      	strb	r3, [r7, #23]
 801fd26:	e036      	b.n	801fd96 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 801fd28:	687b      	ldr	r3, [r7, #4]
 801fd2a:	681b      	ldr	r3, [r3, #0]
 801fd2c:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801fd2e:	687b      	ldr	r3, [r7, #4]
 801fd30:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801fd34:	b2db      	uxtb	r3, r3
 801fd36:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 801fd38:	f107 030c 	add.w	r3, r7, #12
 801fd3c:	4618      	mov	r0, r3
 801fd3e:	f000 f92d 	bl	801ff9c <RegionEU868ChannelAdd>
 801fd42:	4603      	mov	r3, r0
 801fd44:	2b06      	cmp	r3, #6
 801fd46:	d820      	bhi.n	801fd8a <RegionEU868NewChannelReq+0xa2>
 801fd48:	a201      	add	r2, pc, #4	; (adr r2, 801fd50 <RegionEU868NewChannelReq+0x68>)
 801fd4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801fd4e:	bf00      	nop
 801fd50:	0801fd95 	.word	0x0801fd95
 801fd54:	0801fd8b 	.word	0x0801fd8b
 801fd58:	0801fd8b 	.word	0x0801fd8b
 801fd5c:	0801fd8b 	.word	0x0801fd8b
 801fd60:	0801fd6d 	.word	0x0801fd6d
 801fd64:	0801fd77 	.word	0x0801fd77
 801fd68:	0801fd81 	.word	0x0801fd81
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 801fd6c:	7dfb      	ldrb	r3, [r7, #23]
 801fd6e:	f023 0301 	bic.w	r3, r3, #1
 801fd72:	75fb      	strb	r3, [r7, #23]
                break;
 801fd74:	e00f      	b.n	801fd96 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 801fd76:	7dfb      	ldrb	r3, [r7, #23]
 801fd78:	f023 0302 	bic.w	r3, r3, #2
 801fd7c:	75fb      	strb	r3, [r7, #23]
                break;
 801fd7e:	e00a      	b.n	801fd96 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801fd80:	7dfb      	ldrb	r3, [r7, #23]
 801fd82:	f023 0303 	bic.w	r3, r3, #3
 801fd86:	75fb      	strb	r3, [r7, #23]
                break;
 801fd88:	e005      	b.n	801fd96 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801fd8a:	7dfb      	ldrb	r3, [r7, #23]
 801fd8c:	f023 0303 	bic.w	r3, r3, #3
 801fd90:	75fb      	strb	r3, [r7, #23]
                break;
 801fd92:	e000      	b.n	801fd96 <RegionEU868NewChannelReq+0xae>
                break;
 801fd94:	bf00      	nop
            }
        }
    }

    return status;
 801fd96:	7dfb      	ldrb	r3, [r7, #23]
}
 801fd98:	4618      	mov	r0, r3
 801fd9a:	3718      	adds	r7, #24
 801fd9c:	46bd      	mov	sp, r7
 801fd9e:	bd80      	pop	{r7, pc}

0801fda0 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801fda0:	b480      	push	{r7}
 801fda2:	b083      	sub	sp, #12
 801fda4:	af00      	add	r7, sp, #0
 801fda6:	6078      	str	r0, [r7, #4]
    return -1;
 801fda8:	f04f 33ff 	mov.w	r3, #4294967295
}
 801fdac:	4618      	mov	r0, r3
 801fdae:	370c      	adds	r7, #12
 801fdb0:	46bd      	mov	sp, r7
 801fdb2:	bc80      	pop	{r7}
 801fdb4:	4770      	bx	lr
	...

0801fdb8 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801fdb8:	b580      	push	{r7, lr}
 801fdba:	b084      	sub	sp, #16
 801fdbc:	af00      	add	r7, sp, #0
 801fdbe:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 801fdc0:	2303      	movs	r3, #3
 801fdc2:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 801fdc4:	2300      	movs	r3, #0
 801fdc6:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 801fdc8:	687b      	ldr	r3, [r7, #4]
 801fdca:	685b      	ldr	r3, [r3, #4]
 801fdcc:	f107 020e 	add.w	r2, r7, #14
 801fdd0:	4611      	mov	r1, r2
 801fdd2:	4618      	mov	r0, r3
 801fdd4:	f7ff f868 	bl	801eea8 <VerifyRfFreq>
 801fdd8:	4603      	mov	r3, r0
 801fdda:	f083 0301 	eor.w	r3, r3, #1
 801fdde:	b2db      	uxtb	r3, r3
 801fde0:	2b00      	cmp	r3, #0
 801fde2:	d003      	beq.n	801fdec <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 801fde4:	7bfb      	ldrb	r3, [r7, #15]
 801fde6:	f023 0301 	bic.w	r3, r3, #1
 801fdea:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 801fdec:	687b      	ldr	r3, [r7, #4]
 801fdee:	781b      	ldrb	r3, [r3, #0]
 801fdf0:	4619      	mov	r1, r3
 801fdf2:	4a11      	ldr	r2, [pc, #68]	; (801fe38 <RegionEU868DlChannelReq+0x80>)
 801fdf4:	460b      	mov	r3, r1
 801fdf6:	005b      	lsls	r3, r3, #1
 801fdf8:	440b      	add	r3, r1
 801fdfa:	009b      	lsls	r3, r3, #2
 801fdfc:	4413      	add	r3, r2
 801fdfe:	681b      	ldr	r3, [r3, #0]
 801fe00:	2b00      	cmp	r3, #0
 801fe02:	d103      	bne.n	801fe0c <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 801fe04:	7bfb      	ldrb	r3, [r7, #15]
 801fe06:	f023 0302 	bic.w	r3, r3, #2
 801fe0a:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801fe0c:	7bfb      	ldrb	r3, [r7, #15]
 801fe0e:	2b03      	cmp	r3, #3
 801fe10:	d10c      	bne.n	801fe2c <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 801fe12:	687b      	ldr	r3, [r7, #4]
 801fe14:	781b      	ldrb	r3, [r3, #0]
 801fe16:	4618      	mov	r0, r3
 801fe18:	687b      	ldr	r3, [r7, #4]
 801fe1a:	685a      	ldr	r2, [r3, #4]
 801fe1c:	4906      	ldr	r1, [pc, #24]	; (801fe38 <RegionEU868DlChannelReq+0x80>)
 801fe1e:	4603      	mov	r3, r0
 801fe20:	005b      	lsls	r3, r3, #1
 801fe22:	4403      	add	r3, r0
 801fe24:	009b      	lsls	r3, r3, #2
 801fe26:	440b      	add	r3, r1
 801fe28:	3304      	adds	r3, #4
 801fe2a:	601a      	str	r2, [r3, #0]
    }

    return status;
 801fe2c:	7bfb      	ldrb	r3, [r7, #15]
}
 801fe2e:	4618      	mov	r0, r3
 801fe30:	3710      	adds	r7, #16
 801fe32:	46bd      	mov	sp, r7
 801fe34:	bd80      	pop	{r7, pc}
 801fe36:	bf00      	nop
 801fe38:	200037d0 	.word	0x200037d0

0801fe3c <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801fe3c:	b480      	push	{r7}
 801fe3e:	b083      	sub	sp, #12
 801fe40:	af00      	add	r7, sp, #0
 801fe42:	4603      	mov	r3, r0
 801fe44:	460a      	mov	r2, r1
 801fe46:	71fb      	strb	r3, [r7, #7]
 801fe48:	4613      	mov	r3, r2
 801fe4a:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 801fe4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801fe50:	4618      	mov	r0, r3
 801fe52:	370c      	adds	r7, #12
 801fe54:	46bd      	mov	sp, r7
 801fe56:	bc80      	pop	{r7}
 801fe58:	4770      	bx	lr
	...

0801fe5c <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801fe5c:	b580      	push	{r7, lr}
 801fe5e:	b098      	sub	sp, #96	; 0x60
 801fe60:	af02      	add	r7, sp, #8
 801fe62:	60f8      	str	r0, [r7, #12]
 801fe64:	60b9      	str	r1, [r7, #8]
 801fe66:	607a      	str	r2, [r7, #4]
 801fe68:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 801fe6a:	2300      	movs	r3, #0
 801fe6c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 801fe70:	2300      	movs	r3, #0
 801fe72:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 801fe76:	2300      	movs	r3, #0
 801fe78:	647b      	str	r3, [r7, #68]	; 0x44
 801fe7a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801fe7e:	2200      	movs	r2, #0
 801fe80:	601a      	str	r2, [r3, #0]
 801fe82:	605a      	str	r2, [r3, #4]
 801fe84:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801fe86:	230c      	movs	r3, #12
 801fe88:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 801fe8c:	2201      	movs	r2, #1
 801fe8e:	2100      	movs	r1, #0
 801fe90:	483f      	ldr	r0, [pc, #252]	; (801ff90 <RegionEU868NextChannel+0x134>)
 801fe92:	f7fe fbc8 	bl	801e626 <RegionCommonCountChannels>
 801fe96:	4603      	mov	r3, r0
 801fe98:	2b00      	cmp	r3, #0
 801fe9a:	d108      	bne.n	801feae <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801fe9c:	4b3d      	ldr	r3, [pc, #244]	; (801ff94 <RegionEU868NextChannel+0x138>)
 801fe9e:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801fea2:	f043 0307 	orr.w	r3, r3, #7
 801fea6:	b29a      	uxth	r2, r3
 801fea8:	4b3a      	ldr	r3, [pc, #232]	; (801ff94 <RegionEU868NextChannel+0x138>)
 801feaa:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801feae:	68fb      	ldr	r3, [r7, #12]
 801feb0:	7a5b      	ldrb	r3, [r3, #9]
 801feb2:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801feb4:	68fb      	ldr	r3, [r7, #12]
 801feb6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801feba:	b2db      	uxtb	r3, r3
 801febc:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 801febe:	4b34      	ldr	r3, [pc, #208]	; (801ff90 <RegionEU868NextChannel+0x134>)
 801fec0:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 801fec2:	4b34      	ldr	r3, [pc, #208]	; (801ff94 <RegionEU868NextChannel+0x138>)
 801fec4:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 801fec6:	4b34      	ldr	r3, [pc, #208]	; (801ff98 <RegionEU868NextChannel+0x13c>)
 801fec8:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 801feca:	2310      	movs	r3, #16
 801fecc:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 801fece:	2307      	movs	r3, #7
 801fed0:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801fed2:	68fb      	ldr	r3, [r7, #12]
 801fed4:	681b      	ldr	r3, [r3, #0]
 801fed6:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801fed8:	68fb      	ldr	r3, [r7, #12]
 801feda:	685b      	ldr	r3, [r3, #4]
 801fedc:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801fede:	68fb      	ldr	r3, [r7, #12]
 801fee0:	7a9b      	ldrb	r3, [r3, #10]
 801fee2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 801fee6:	2306      	movs	r3, #6
 801fee8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801feec:	68fa      	ldr	r2, [r7, #12]
 801feee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 801fef2:	320c      	adds	r2, #12
 801fef4:	e892 0003 	ldmia.w	r2, {r0, r1}
 801fef8:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801fefc:	68fb      	ldr	r3, [r7, #12]
 801fefe:	7d1b      	ldrb	r3, [r3, #20]
 801ff00:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801ff04:	68fb      	ldr	r3, [r7, #12]
 801ff06:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801ff0a:	68fb      	ldr	r3, [r7, #12]
 801ff0c:	8adb      	ldrh	r3, [r3, #22]
 801ff0e:	4619      	mov	r1, r3
 801ff10:	4610      	mov	r0, r2
 801ff12:	f7ff f83f 	bl	801ef94 <GetTimeOnAir>
 801ff16:	4603      	mov	r3, r0
 801ff18:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801ff1a:	f107 0310 	add.w	r3, r7, #16
 801ff1e:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801ff20:	f107 0156 	add.w	r1, r7, #86	; 0x56
 801ff24:	f107 0244 	add.w	r2, r7, #68	; 0x44
 801ff28:	f107 0024 	add.w	r0, r7, #36	; 0x24
 801ff2c:	687b      	ldr	r3, [r7, #4]
 801ff2e:	9301      	str	r3, [sp, #4]
 801ff30:	f107 0355 	add.w	r3, r7, #85	; 0x55
 801ff34:	9300      	str	r3, [sp, #0]
 801ff36:	460b      	mov	r3, r1
 801ff38:	6839      	ldr	r1, [r7, #0]
 801ff3a:	f7fe fea4 	bl	801ec86 <RegionCommonIdentifyChannels>
 801ff3e:	4603      	mov	r3, r0
 801ff40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801ff44:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ff48:	2b00      	cmp	r3, #0
 801ff4a:	d10e      	bne.n	801ff6a <RegionEU868NextChannel+0x10e>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801ff4c:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801ff50:	3b01      	subs	r3, #1
 801ff52:	4619      	mov	r1, r3
 801ff54:	2000      	movs	r0, #0
 801ff56:	f001 fc53 	bl	8021800 <randr>
 801ff5a:	4603      	mov	r3, r0
 801ff5c:	3358      	adds	r3, #88	; 0x58
 801ff5e:	443b      	add	r3, r7
 801ff60:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801ff64:	68bb      	ldr	r3, [r7, #8]
 801ff66:	701a      	strb	r2, [r3, #0]
 801ff68:	e00c      	b.n	801ff84 <RegionEU868NextChannel+0x128>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 801ff6a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801ff6e:	2b0c      	cmp	r3, #12
 801ff70:	d108      	bne.n	801ff84 <RegionEU868NextChannel+0x128>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801ff72:	4b08      	ldr	r3, [pc, #32]	; (801ff94 <RegionEU868NextChannel+0x138>)
 801ff74:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 801ff78:	f043 0307 	orr.w	r3, r3, #7
 801ff7c:	b29a      	uxth	r2, r3
 801ff7e:	4b05      	ldr	r3, [pc, #20]	; (801ff94 <RegionEU868NextChannel+0x138>)
 801ff80:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 801ff84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801ff88:	4618      	mov	r0, r3
 801ff8a:	3758      	adds	r7, #88	; 0x58
 801ff8c:	46bd      	mov	sp, r7
 801ff8e:	bd80      	pop	{r7, pc}
 801ff90:	20003908 	.word	0x20003908
 801ff94:	200037d0 	.word	0x200037d0
 801ff98:	20003890 	.word	0x20003890

0801ff9c <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 801ff9c:	b580      	push	{r7, lr}
 801ff9e:	b084      	sub	sp, #16
 801ffa0:	af00      	add	r7, sp, #0
 801ffa2:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 801ffa4:	2300      	movs	r3, #0
 801ffa6:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 801ffa8:	2300      	movs	r3, #0
 801ffaa:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 801ffac:	2300      	movs	r3, #0
 801ffae:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 801ffb0:	687b      	ldr	r3, [r7, #4]
 801ffb2:	791b      	ldrb	r3, [r3, #4]
 801ffb4:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801ffb6:	7b7b      	ldrb	r3, [r7, #13]
 801ffb8:	2b02      	cmp	r3, #2
 801ffba:	d801      	bhi.n	801ffc0 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 801ffbc:	2306      	movs	r3, #6
 801ffbe:	e085      	b.n	80200cc <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 801ffc0:	7b7b      	ldrb	r3, [r7, #13]
 801ffc2:	2b0f      	cmp	r3, #15
 801ffc4:	d901      	bls.n	801ffca <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801ffc6:	2303      	movs	r3, #3
 801ffc8:	e080      	b.n	80200cc <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801ffca:	687b      	ldr	r3, [r7, #4]
 801ffcc:	681b      	ldr	r3, [r3, #0]
 801ffce:	7a1b      	ldrb	r3, [r3, #8]
 801ffd0:	f343 0303 	sbfx	r3, r3, #0, #4
 801ffd4:	b25b      	sxtb	r3, r3
 801ffd6:	2207      	movs	r2, #7
 801ffd8:	2100      	movs	r1, #0
 801ffda:	4618      	mov	r0, r3
 801ffdc:	f7fe fad2 	bl	801e584 <RegionCommonValueInRange>
 801ffe0:	4603      	mov	r3, r0
 801ffe2:	2b00      	cmp	r3, #0
 801ffe4:	d101      	bne.n	801ffea <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 801ffe6:	2301      	movs	r3, #1
 801ffe8:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 801ffea:	687b      	ldr	r3, [r7, #4]
 801ffec:	681b      	ldr	r3, [r3, #0]
 801ffee:	7a1b      	ldrb	r3, [r3, #8]
 801fff0:	f343 1303 	sbfx	r3, r3, #4, #4
 801fff4:	b25b      	sxtb	r3, r3
 801fff6:	2207      	movs	r2, #7
 801fff8:	2100      	movs	r1, #0
 801fffa:	4618      	mov	r0, r3
 801fffc:	f7fe fac2 	bl	801e584 <RegionCommonValueInRange>
 8020000:	4603      	mov	r3, r0
 8020002:	2b00      	cmp	r3, #0
 8020004:	d101      	bne.n	802000a <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8020006:	2301      	movs	r3, #1
 8020008:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 802000a:	687b      	ldr	r3, [r7, #4]
 802000c:	681b      	ldr	r3, [r3, #0]
 802000e:	7a1b      	ldrb	r3, [r3, #8]
 8020010:	f343 0303 	sbfx	r3, r3, #0, #4
 8020014:	b25a      	sxtb	r2, r3
 8020016:	687b      	ldr	r3, [r7, #4]
 8020018:	681b      	ldr	r3, [r3, #0]
 802001a:	7a1b      	ldrb	r3, [r3, #8]
 802001c:	f343 1303 	sbfx	r3, r3, #4, #4
 8020020:	b25b      	sxtb	r3, r3
 8020022:	429a      	cmp	r2, r3
 8020024:	dd01      	ble.n	802002a <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8020026:	2301      	movs	r3, #1
 8020028:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 802002a:	7bbb      	ldrb	r3, [r7, #14]
 802002c:	f083 0301 	eor.w	r3, r3, #1
 8020030:	b2db      	uxtb	r3, r3
 8020032:	2b00      	cmp	r3, #0
 8020034:	d010      	beq.n	8020058 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8020036:	687b      	ldr	r3, [r7, #4]
 8020038:	681b      	ldr	r3, [r3, #0]
 802003a:	681b      	ldr	r3, [r3, #0]
 802003c:	f107 020c 	add.w	r2, r7, #12
 8020040:	4611      	mov	r1, r2
 8020042:	4618      	mov	r0, r3
 8020044:	f7fe ff30 	bl	801eea8 <VerifyRfFreq>
 8020048:	4603      	mov	r3, r0
 802004a:	f083 0301 	eor.w	r3, r3, #1
 802004e:	b2db      	uxtb	r3, r3
 8020050:	2b00      	cmp	r3, #0
 8020052:	d001      	beq.n	8020058 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8020054:	2301      	movs	r3, #1
 8020056:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8020058:	7bfb      	ldrb	r3, [r7, #15]
 802005a:	2b00      	cmp	r3, #0
 802005c:	d004      	beq.n	8020068 <RegionEU868ChannelAdd+0xcc>
 802005e:	7bbb      	ldrb	r3, [r7, #14]
 8020060:	2b00      	cmp	r3, #0
 8020062:	d001      	beq.n	8020068 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8020064:	2306      	movs	r3, #6
 8020066:	e031      	b.n	80200cc <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 8020068:	7bfb      	ldrb	r3, [r7, #15]
 802006a:	2b00      	cmp	r3, #0
 802006c:	d001      	beq.n	8020072 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 802006e:	2305      	movs	r3, #5
 8020070:	e02c      	b.n	80200cc <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 8020072:	7bbb      	ldrb	r3, [r7, #14]
 8020074:	2b00      	cmp	r3, #0
 8020076:	d001      	beq.n	802007c <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8020078:	2304      	movs	r3, #4
 802007a:	e027      	b.n	80200cc <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 802007c:	7b7a      	ldrb	r2, [r7, #13]
 802007e:	4613      	mov	r3, r2
 8020080:	005b      	lsls	r3, r3, #1
 8020082:	4413      	add	r3, r2
 8020084:	009b      	lsls	r3, r3, #2
 8020086:	4a13      	ldr	r2, [pc, #76]	; (80200d4 <RegionEU868ChannelAdd+0x138>)
 8020088:	1898      	adds	r0, r3, r2
 802008a:	687b      	ldr	r3, [r7, #4]
 802008c:	681b      	ldr	r3, [r3, #0]
 802008e:	220c      	movs	r2, #12
 8020090:	4619      	mov	r1, r3
 8020092:	f001 fbcc 	bl	802182e <memcpy1>
    NvmCtx.Channels[id].Band = band;
 8020096:	7b7a      	ldrb	r2, [r7, #13]
 8020098:	7b38      	ldrb	r0, [r7, #12]
 802009a:	490e      	ldr	r1, [pc, #56]	; (80200d4 <RegionEU868ChannelAdd+0x138>)
 802009c:	4613      	mov	r3, r2
 802009e:	005b      	lsls	r3, r3, #1
 80200a0:	4413      	add	r3, r2
 80200a2:	009b      	lsls	r3, r3, #2
 80200a4:	440b      	add	r3, r1
 80200a6:	3309      	adds	r3, #9
 80200a8:	4602      	mov	r2, r0
 80200aa:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 80200ac:	4b09      	ldr	r3, [pc, #36]	; (80200d4 <RegionEU868ChannelAdd+0x138>)
 80200ae:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 80200b2:	b21a      	sxth	r2, r3
 80200b4:	7b7b      	ldrb	r3, [r7, #13]
 80200b6:	2101      	movs	r1, #1
 80200b8:	fa01 f303 	lsl.w	r3, r1, r3
 80200bc:	b21b      	sxth	r3, r3
 80200be:	4313      	orrs	r3, r2
 80200c0:	b21b      	sxth	r3, r3
 80200c2:	b29a      	uxth	r2, r3
 80200c4:	4b03      	ldr	r3, [pc, #12]	; (80200d4 <RegionEU868ChannelAdd+0x138>)
 80200c6:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 80200ca:	2300      	movs	r3, #0
}
 80200cc:	4618      	mov	r0, r3
 80200ce:	3710      	adds	r7, #16
 80200d0:	46bd      	mov	sp, r7
 80200d2:	bd80      	pop	{r7, pc}
 80200d4:	200037d0 	.word	0x200037d0

080200d8 <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 80200d8:	b580      	push	{r7, lr}
 80200da:	b086      	sub	sp, #24
 80200dc:	af00      	add	r7, sp, #0
 80200de:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 80200e0:	687b      	ldr	r3, [r7, #4]
 80200e2:	781b      	ldrb	r3, [r3, #0]
 80200e4:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 80200e6:	7dfb      	ldrb	r3, [r7, #23]
 80200e8:	2b02      	cmp	r3, #2
 80200ea:	d801      	bhi.n	80200f0 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 80200ec:	2300      	movs	r3, #0
 80200ee:	e012      	b.n	8020116 <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 80200f0:	7dfa      	ldrb	r2, [r7, #23]
 80200f2:	490b      	ldr	r1, [pc, #44]	; (8020120 <RegionEU868ChannelsRemove+0x48>)
 80200f4:	4613      	mov	r3, r2
 80200f6:	005b      	lsls	r3, r3, #1
 80200f8:	4413      	add	r3, r2
 80200fa:	009b      	lsls	r3, r3, #2
 80200fc:	440b      	add	r3, r1
 80200fe:	461a      	mov	r2, r3
 8020100:	2300      	movs	r3, #0
 8020102:	6013      	str	r3, [r2, #0]
 8020104:	6053      	str	r3, [r2, #4]
 8020106:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8020108:	7dfb      	ldrb	r3, [r7, #23]
 802010a:	2210      	movs	r2, #16
 802010c:	4619      	mov	r1, r3
 802010e:	4805      	ldr	r0, [pc, #20]	; (8020124 <RegionEU868ChannelsRemove+0x4c>)
 8020110:	f7fe fa55 	bl	801e5be <RegionCommonChanDisable>
 8020114:	4603      	mov	r3, r0
}
 8020116:	4618      	mov	r0, r3
 8020118:	3718      	adds	r7, #24
 802011a:	46bd      	mov	sp, r7
 802011c:	bd80      	pop	{r7, pc}
 802011e:	bf00      	nop
 8020120:	200037d0 	.word	0x200037d0
 8020124:	20003908 	.word	0x20003908

08020128 <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8020128:	b580      	push	{r7, lr}
 802012a:	b084      	sub	sp, #16
 802012c:	af00      	add	r7, sp, #0
 802012e:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8020130:	687b      	ldr	r3, [r7, #4]
 8020132:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8020136:	687b      	ldr	r3, [r7, #4]
 8020138:	781b      	ldrb	r3, [r3, #0]
 802013a:	4619      	mov	r1, r3
 802013c:	4a1e      	ldr	r2, [pc, #120]	; (80201b8 <RegionEU868SetContinuousWave+0x90>)
 802013e:	460b      	mov	r3, r1
 8020140:	005b      	lsls	r3, r3, #1
 8020142:	440b      	add	r3, r1
 8020144:	009b      	lsls	r3, r3, #2
 8020146:	4413      	add	r3, r2
 8020148:	3309      	adds	r3, #9
 802014a:	781b      	ldrb	r3, [r3, #0]
 802014c:	4619      	mov	r1, r3
 802014e:	4a1a      	ldr	r2, [pc, #104]	; (80201b8 <RegionEU868SetContinuousWave+0x90>)
 8020150:	460b      	mov	r3, r1
 8020152:	009b      	lsls	r3, r3, #2
 8020154:	440b      	add	r3, r1
 8020156:	009b      	lsls	r3, r3, #2
 8020158:	4413      	add	r3, r2
 802015a:	33c2      	adds	r3, #194	; 0xc2
 802015c:	f993 1000 	ldrsb.w	r1, [r3]
 8020160:	687b      	ldr	r3, [r7, #4]
 8020162:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8020166:	4b15      	ldr	r3, [pc, #84]	; (80201bc <RegionEU868SetContinuousWave+0x94>)
 8020168:	f7fe fe82 	bl	801ee70 <LimitTxPower>
 802016c:	4603      	mov	r3, r0
 802016e:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8020170:	2300      	movs	r3, #0
 8020172:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 8020174:	687b      	ldr	r3, [r7, #4]
 8020176:	781b      	ldrb	r3, [r3, #0]
 8020178:	4619      	mov	r1, r3
 802017a:	4a0f      	ldr	r2, [pc, #60]	; (80201b8 <RegionEU868SetContinuousWave+0x90>)
 802017c:	460b      	mov	r3, r1
 802017e:	005b      	lsls	r3, r3, #1
 8020180:	440b      	add	r3, r1
 8020182:	009b      	lsls	r3, r3, #2
 8020184:	4413      	add	r3, r2
 8020186:	681b      	ldr	r3, [r3, #0]
 8020188:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 802018a:	687b      	ldr	r3, [r7, #4]
 802018c:	6859      	ldr	r1, [r3, #4]
 802018e:	687b      	ldr	r3, [r7, #4]
 8020190:	689a      	ldr	r2, [r3, #8]
 8020192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8020196:	4618      	mov	r0, r3
 8020198:	f7fe fc8a 	bl	801eab0 <RegionCommonComputeTxPower>
 802019c:	4603      	mov	r3, r0
 802019e:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 80201a0:	4b07      	ldr	r3, [pc, #28]	; (80201c0 <RegionEU868SetContinuousWave+0x98>)
 80201a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80201a4:	687a      	ldr	r2, [r7, #4]
 80201a6:	8992      	ldrh	r2, [r2, #12]
 80201a8:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80201ac:	68b8      	ldr	r0, [r7, #8]
 80201ae:	4798      	blx	r3
}
 80201b0:	bf00      	nop
 80201b2:	3710      	adds	r7, #16
 80201b4:	46bd      	mov	sp, r7
 80201b6:	bd80      	pop	{r7, pc}
 80201b8:	200037d0 	.word	0x200037d0
 80201bc:	20003908 	.word	0x20003908
 80201c0:	08028494 	.word	0x08028494

080201c4 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 80201c4:	b480      	push	{r7}
 80201c6:	b085      	sub	sp, #20
 80201c8:	af00      	add	r7, sp, #0
 80201ca:	4603      	mov	r3, r0
 80201cc:	71fb      	strb	r3, [r7, #7]
 80201ce:	460b      	mov	r3, r1
 80201d0:	71bb      	strb	r3, [r7, #6]
 80201d2:	4613      	mov	r3, r2
 80201d4:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 80201d6:	79ba      	ldrb	r2, [r7, #6]
 80201d8:	797b      	ldrb	r3, [r7, #5]
 80201da:	1ad3      	subs	r3, r2, r3
 80201dc:	b2db      	uxtb	r3, r3
 80201de:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 80201e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80201e4:	2b00      	cmp	r3, #0
 80201e6:	da01      	bge.n	80201ec <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 80201e8:	2300      	movs	r3, #0
 80201ea:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 80201ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80201ee:	4618      	mov	r0, r3
 80201f0:	3714      	adds	r7, #20
 80201f2:	46bd      	mov	sp, r7
 80201f4:	bc80      	pop	{r7}
 80201f6:	4770      	bx	lr

080201f8 <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 80201f8:	b480      	push	{r7}
 80201fa:	b085      	sub	sp, #20
 80201fc:	af00      	add	r7, sp, #0
 80201fe:	4603      	mov	r3, r0
 8020200:	460a      	mov	r2, r1
 8020202:	71fb      	strb	r3, [r7, #7]
 8020204:	4613      	mov	r3, r2
 8020206:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8020208:	2300      	movs	r3, #0
 802020a:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 802020c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8020210:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8020214:	429a      	cmp	r2, r3
 8020216:	d102      	bne.n	802021e <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8020218:	79bb      	ldrb	r3, [r7, #6]
 802021a:	73fb      	strb	r3, [r7, #15]
 802021c:	e002      	b.n	8020224 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 802021e:	79fb      	ldrb	r3, [r7, #7]
 8020220:	3b01      	subs	r3, #1
 8020222:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8020224:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8020228:	4618      	mov	r0, r3
 802022a:	3714      	adds	r7, #20
 802022c:	46bd      	mov	sp, r7
 802022e:	bc80      	pop	{r7}
 8020230:	4770      	bx	lr

08020232 <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 8020232:	b480      	push	{r7}
 8020234:	b087      	sub	sp, #28
 8020236:	af00      	add	r7, sp, #0
 8020238:	60f8      	str	r0, [r7, #12]
 802023a:	460b      	mov	r3, r1
 802023c:	607a      	str	r2, [r7, #4]
 802023e:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8020240:	68fb      	ldr	r3, [r7, #12]
 8020242:	2b00      	cmp	r3, #0
 8020244:	d002      	beq.n	802024c <FindAvailable125kHzChannels+0x1a>
 8020246:	687b      	ldr	r3, [r7, #4]
 8020248:	2b00      	cmp	r3, #0
 802024a:	d101      	bne.n	8020250 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 802024c:	2303      	movs	r3, #3
 802024e:	e021      	b.n	8020294 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8020250:	687b      	ldr	r3, [r7, #4]
 8020252:	2200      	movs	r2, #0
 8020254:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8020256:	2300      	movs	r3, #0
 8020258:	75fb      	strb	r3, [r7, #23]
 802025a:	e017      	b.n	802028c <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 802025c:	897a      	ldrh	r2, [r7, #10]
 802025e:	7dfb      	ldrb	r3, [r7, #23]
 8020260:	fa42 f303 	asr.w	r3, r2, r3
 8020264:	f003 0301 	and.w	r3, r3, #1
 8020268:	2b00      	cmp	r3, #0
 802026a:	d00c      	beq.n	8020286 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 802026c:	687b      	ldr	r3, [r7, #4]
 802026e:	781b      	ldrb	r3, [r3, #0]
 8020270:	461a      	mov	r2, r3
 8020272:	68fb      	ldr	r3, [r7, #12]
 8020274:	4413      	add	r3, r2
 8020276:	7dfa      	ldrb	r2, [r7, #23]
 8020278:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 802027a:	687b      	ldr	r3, [r7, #4]
 802027c:	781b      	ldrb	r3, [r3, #0]
 802027e:	3301      	adds	r3, #1
 8020280:	b2da      	uxtb	r2, r3
 8020282:	687b      	ldr	r3, [r7, #4]
 8020284:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8020286:	7dfb      	ldrb	r3, [r7, #23]
 8020288:	3301      	adds	r3, #1
 802028a:	75fb      	strb	r3, [r7, #23]
 802028c:	7dfb      	ldrb	r3, [r7, #23]
 802028e:	2b07      	cmp	r3, #7
 8020290:	d9e4      	bls.n	802025c <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8020292:	2300      	movs	r3, #0
}
 8020294:	4618      	mov	r0, r3
 8020296:	371c      	adds	r7, #28
 8020298:	46bd      	mov	sp, r7
 802029a:	bc80      	pop	{r7}
 802029c:	4770      	bx	lr
	...

080202a0 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 80202a0:	b590      	push	{r4, r7, lr}
 80202a2:	b087      	sub	sp, #28
 80202a4:	af00      	add	r7, sp, #0
 80202a6:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 80202a8:	2300      	movs	r3, #0
 80202aa:	60fb      	str	r3, [r7, #12]
 80202ac:	2300      	movs	r3, #0
 80202ae:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 80202b0:	2300      	movs	r3, #0
 80202b2:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 80202b4:	4b31      	ldr	r3, [pc, #196]	; (802037c <ComputeNext125kHzJoinChannel+0xdc>)
 80202b6:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 80202ba:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 80202bc:	687b      	ldr	r3, [r7, #4]
 80202be:	2b00      	cmp	r3, #0
 80202c0:	d101      	bne.n	80202c6 <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80202c2:	2303      	movs	r3, #3
 80202c4:	e056      	b.n	8020374 <ComputeNext125kHzJoinChannel+0xd4>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 80202c6:	7d7b      	ldrb	r3, [r7, #21]
 80202c8:	085b      	lsrs	r3, r3, #1
 80202ca:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 80202cc:	7d7b      	ldrb	r3, [r7, #21]
 80202ce:	f003 0301 	and.w	r3, r3, #1
 80202d2:	b2db      	uxtb	r3, r3
 80202d4:	2b00      	cmp	r3, #0
 80202d6:	d108      	bne.n	80202ea <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 80202d8:	7d3b      	ldrb	r3, [r7, #20]
 80202da:	4a28      	ldr	r2, [pc, #160]	; (802037c <ComputeNext125kHzJoinChannel+0xdc>)
 80202dc:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80202e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80202e4:	b2db      	uxtb	r3, r3
 80202e6:	82fb      	strh	r3, [r7, #22]
 80202e8:	e007      	b.n	80202fa <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 80202ea:	7d3b      	ldrb	r3, [r7, #20]
 80202ec:	4a23      	ldr	r2, [pc, #140]	; (802037c <ComputeNext125kHzJoinChannel+0xdc>)
 80202ee:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80202f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80202f6:	0a1b      	lsrs	r3, r3, #8
 80202f8:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80202fa:	f107 020b 	add.w	r2, r7, #11
 80202fe:	8af9      	ldrh	r1, [r7, #22]
 8020300:	f107 030c 	add.w	r3, r7, #12
 8020304:	4618      	mov	r0, r3
 8020306:	f7ff ff94 	bl	8020232 <FindAvailable125kHzChannels>
 802030a:	4603      	mov	r3, r0
 802030c:	2b03      	cmp	r3, #3
 802030e:	d101      	bne.n	8020314 <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8020310:	2303      	movs	r3, #3
 8020312:	e02f      	b.n	8020374 <ComputeNext125kHzJoinChannel+0xd4>
        }

        if ( availableChannels > 0 )
 8020314:	7afb      	ldrb	r3, [r7, #11]
 8020316:	2b00      	cmp	r3, #0
 8020318:	d011      	beq.n	802033e <ComputeNext125kHzJoinChannel+0x9e>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 802031a:	7d7b      	ldrb	r3, [r7, #21]
 802031c:	00db      	lsls	r3, r3, #3
 802031e:	b2dc      	uxtb	r4, r3
 8020320:	7afb      	ldrb	r3, [r7, #11]
 8020322:	3b01      	subs	r3, #1
 8020324:	4619      	mov	r1, r3
 8020326:	2000      	movs	r0, #0
 8020328:	f001 fa6a 	bl	8021800 <randr>
 802032c:	4603      	mov	r3, r0
 802032e:	3318      	adds	r3, #24
 8020330:	443b      	add	r3, r7
 8020332:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8020336:	4423      	add	r3, r4
 8020338:	b2da      	uxtb	r2, r3
 802033a:	687b      	ldr	r3, [r7, #4]
 802033c:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 802033e:	7d7b      	ldrb	r3, [r7, #21]
 8020340:	3301      	adds	r3, #1
 8020342:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 8020344:	7d7b      	ldrb	r3, [r7, #21]
 8020346:	2b07      	cmp	r3, #7
 8020348:	d901      	bls.n	802034e <ComputeNext125kHzJoinChannel+0xae>
        {
            startIndex = 0;
 802034a:	2300      	movs	r3, #0
 802034c:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 802034e:	7afb      	ldrb	r3, [r7, #11]
 8020350:	2b00      	cmp	r3, #0
 8020352:	d105      	bne.n	8020360 <ComputeNext125kHzJoinChannel+0xc0>
 8020354:	4b09      	ldr	r3, [pc, #36]	; (802037c <ComputeNext125kHzJoinChannel+0xdc>)
 8020356:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 802035a:	7d7a      	ldrb	r2, [r7, #21]
 802035c:	429a      	cmp	r2, r3
 802035e:	d1b2      	bne.n	80202c6 <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 8020360:	7afb      	ldrb	r3, [r7, #11]
 8020362:	2b00      	cmp	r3, #0
 8020364:	d005      	beq.n	8020372 <ComputeNext125kHzJoinChannel+0xd2>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 8020366:	4a05      	ldr	r2, [pc, #20]	; (802037c <ComputeNext125kHzJoinChannel+0xdc>)
 8020368:	7d7b      	ldrb	r3, [r7, #21]
 802036a:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 802036e:	2300      	movs	r3, #0
 8020370:	e000      	b.n	8020374 <ComputeNext125kHzJoinChannel+0xd4>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8020372:	2303      	movs	r3, #3
}
 8020374:	4618      	mov	r0, r3
 8020376:	371c      	adds	r7, #28
 8020378:	46bd      	mov	sp, r7
 802037a:	bd90      	pop	{r4, r7, pc}
 802037c:	2000390c 	.word	0x2000390c

08020380 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8020380:	b480      	push	{r7}
 8020382:	b083      	sub	sp, #12
 8020384:	af00      	add	r7, sp, #0
 8020386:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 8020388:	4a09      	ldr	r2, [pc, #36]	; (80203b0 <GetBandwidth+0x30>)
 802038a:	687b      	ldr	r3, [r7, #4]
 802038c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8020390:	4a08      	ldr	r2, [pc, #32]	; (80203b4 <GetBandwidth+0x34>)
 8020392:	4293      	cmp	r3, r2
 8020394:	d004      	beq.n	80203a0 <GetBandwidth+0x20>
 8020396:	4a08      	ldr	r2, [pc, #32]	; (80203b8 <GetBandwidth+0x38>)
 8020398:	4293      	cmp	r3, r2
 802039a:	d003      	beq.n	80203a4 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 802039c:	2300      	movs	r3, #0
 802039e:	e002      	b.n	80203a6 <GetBandwidth+0x26>
        case 250000:
            return 1;
 80203a0:	2301      	movs	r3, #1
 80203a2:	e000      	b.n	80203a6 <GetBandwidth+0x26>
        case 500000:
            return 2;
 80203a4:	2302      	movs	r3, #2
    }
}
 80203a6:	4618      	mov	r0, r3
 80203a8:	370c      	adds	r7, #12
 80203aa:	46bd      	mov	sp, r7
 80203ac:	bc80      	pop	{r7}
 80203ae:	4770      	bx	lr
 80203b0:	08028420 	.word	0x08028420
 80203b4:	0003d090 	.word	0x0003d090
 80203b8:	0007a120 	.word	0x0007a120

080203bc <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 80203bc:	b580      	push	{r7, lr}
 80203be:	b084      	sub	sp, #16
 80203c0:	af00      	add	r7, sp, #0
 80203c2:	603b      	str	r3, [r7, #0]
 80203c4:	4603      	mov	r3, r0
 80203c6:	71fb      	strb	r3, [r7, #7]
 80203c8:	460b      	mov	r3, r1
 80203ca:	71bb      	strb	r3, [r7, #6]
 80203cc:	4613      	mov	r3, r2
 80203ce:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 80203d0:	79fb      	ldrb	r3, [r7, #7]
 80203d2:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 80203d4:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80203d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80203dc:	4293      	cmp	r3, r2
 80203de:	bfb8      	it	lt
 80203e0:	4613      	movlt	r3, r2
 80203e2:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 80203e4:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80203e8:	2b04      	cmp	r3, #4
 80203ea:	d106      	bne.n	80203fa <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 80203ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80203f0:	2b02      	cmp	r3, #2
 80203f2:	bfb8      	it	lt
 80203f4:	2302      	movlt	r3, #2
 80203f6:	73fb      	strb	r3, [r7, #15]
 80203f8:	e00d      	b.n	8020416 <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 80203fa:	2204      	movs	r2, #4
 80203fc:	2100      	movs	r1, #0
 80203fe:	6838      	ldr	r0, [r7, #0]
 8020400:	f7fe f911 	bl	801e626 <RegionCommonCountChannels>
 8020404:	4603      	mov	r3, r0
 8020406:	2b31      	cmp	r3, #49	; 0x31
 8020408:	d805      	bhi.n	8020416 <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 802040a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802040e:	2b05      	cmp	r3, #5
 8020410:	bfb8      	it	lt
 8020412:	2305      	movlt	r3, #5
 8020414:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8020416:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 802041a:	4618      	mov	r0, r3
 802041c:	3710      	adds	r7, #16
 802041e:	46bd      	mov	sp, r7
 8020420:	bd80      	pop	{r7, pc}
	...

08020424 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8020424:	b580      	push	{r7, lr}
 8020426:	b082      	sub	sp, #8
 8020428:	af00      	add	r7, sp, #0
 802042a:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 802042c:	4b18      	ldr	r3, [pc, #96]	; (8020490 <VerifyRfFreq+0x6c>)
 802042e:	6a1b      	ldr	r3, [r3, #32]
 8020430:	6878      	ldr	r0, [r7, #4]
 8020432:	4798      	blx	r3
 8020434:	4603      	mov	r3, r0
 8020436:	f083 0301 	eor.w	r3, r3, #1
 802043a:	b2db      	uxtb	r3, r3
 802043c:	2b00      	cmp	r3, #0
 802043e:	d001      	beq.n	8020444 <VerifyRfFreq+0x20>
    {
        return false;
 8020440:	2300      	movs	r3, #0
 8020442:	e021      	b.n	8020488 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8020444:	687b      	ldr	r3, [r7, #4]
 8020446:	4a13      	ldr	r2, [pc, #76]	; (8020494 <VerifyRfFreq+0x70>)
 8020448:	4293      	cmp	r3, r2
 802044a:	d910      	bls.n	802046e <VerifyRfFreq+0x4a>
 802044c:	687b      	ldr	r3, [r7, #4]
 802044e:	4a12      	ldr	r2, [pc, #72]	; (8020498 <VerifyRfFreq+0x74>)
 8020450:	4293      	cmp	r3, r2
 8020452:	d80c      	bhi.n	802046e <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8020454:	687a      	ldr	r2, [r7, #4]
 8020456:	4b11      	ldr	r3, [pc, #68]	; (802049c <VerifyRfFreq+0x78>)
 8020458:	4413      	add	r3, r2
 802045a:	4a11      	ldr	r2, [pc, #68]	; (80204a0 <VerifyRfFreq+0x7c>)
 802045c:	fba2 1203 	umull	r1, r2, r2, r3
 8020460:	0c92      	lsrs	r2, r2, #18
 8020462:	4910      	ldr	r1, [pc, #64]	; (80204a4 <VerifyRfFreq+0x80>)
 8020464:	fb01 f202 	mul.w	r2, r1, r2
 8020468:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 802046a:	2a00      	cmp	r2, #0
 802046c:	d001      	beq.n	8020472 <VerifyRfFreq+0x4e>
    {
        return false;
 802046e:	2300      	movs	r3, #0
 8020470:	e00a      	b.n	8020488 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8020472:	687b      	ldr	r3, [r7, #4]
 8020474:	4a0c      	ldr	r2, [pc, #48]	; (80204a8 <VerifyRfFreq+0x84>)
 8020476:	4293      	cmp	r3, r2
 8020478:	d903      	bls.n	8020482 <VerifyRfFreq+0x5e>
 802047a:	687b      	ldr	r3, [r7, #4]
 802047c:	4a06      	ldr	r2, [pc, #24]	; (8020498 <VerifyRfFreq+0x74>)
 802047e:	4293      	cmp	r3, r2
 8020480:	d901      	bls.n	8020486 <VerifyRfFreq+0x62>
    {
        return false;
 8020482:	2300      	movs	r3, #0
 8020484:	e000      	b.n	8020488 <VerifyRfFreq+0x64>
    }
    return true;
 8020486:	2301      	movs	r3, #1
}
 8020488:	4618      	mov	r0, r3
 802048a:	3708      	adds	r7, #8
 802048c:	46bd      	mov	sp, r7
 802048e:	bd80      	pop	{r7, pc}
 8020490:	08028494 	.word	0x08028494
 8020494:	3708709f 	.word	0x3708709f
 8020498:	374886e0 	.word	0x374886e0
 802049c:	c8f78f60 	.word	0xc8f78f60
 80204a0:	6fd91d85 	.word	0x6fd91d85
 80204a4:	000927c0 	.word	0x000927c0
 80204a8:	35c8015f 	.word	0x35c8015f

080204ac <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80204ac:	b590      	push	{r4, r7, lr}
 80204ae:	b089      	sub	sp, #36	; 0x24
 80204b0:	af04      	add	r7, sp, #16
 80204b2:	4603      	mov	r3, r0
 80204b4:	460a      	mov	r2, r1
 80204b6:	71fb      	strb	r3, [r7, #7]
 80204b8:	4613      	mov	r3, r2
 80204ba:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 80204bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80204c0:	4a0f      	ldr	r2, [pc, #60]	; (8020500 <GetTimeOnAir+0x54>)
 80204c2:	5cd3      	ldrb	r3, [r2, r3]
 80204c4:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 80204c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80204ca:	4618      	mov	r0, r3
 80204cc:	f7ff ff58 	bl	8020380 <GetBandwidth>
 80204d0:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80204d2:	4b0c      	ldr	r3, [pc, #48]	; (8020504 <GetTimeOnAir+0x58>)
 80204d4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80204d6:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80204da:	88bb      	ldrh	r3, [r7, #4]
 80204dc:	b2db      	uxtb	r3, r3
 80204de:	2101      	movs	r1, #1
 80204e0:	9103      	str	r1, [sp, #12]
 80204e2:	9302      	str	r3, [sp, #8]
 80204e4:	2300      	movs	r3, #0
 80204e6:	9301      	str	r3, [sp, #4]
 80204e8:	2308      	movs	r3, #8
 80204ea:	9300      	str	r3, [sp, #0]
 80204ec:	2301      	movs	r3, #1
 80204ee:	68b9      	ldr	r1, [r7, #8]
 80204f0:	2001      	movs	r0, #1
 80204f2:	47a0      	blx	r4
 80204f4:	4603      	mov	r3, r0
}
 80204f6:	4618      	mov	r0, r3
 80204f8:	3714      	adds	r7, #20
 80204fa:	46bd      	mov	sp, r7
 80204fc:	bd90      	pop	{r4, r7, pc}
 80204fe:	bf00      	nop
 8020500:	08028410 	.word	0x08028410
 8020504:	08028494 	.word	0x08028494

08020508 <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8020508:	b580      	push	{r7, lr}
 802050a:	b084      	sub	sp, #16
 802050c:	af00      	add	r7, sp, #0
 802050e:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8020510:	2300      	movs	r3, #0
 8020512:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8020514:	687b      	ldr	r3, [r7, #4]
 8020516:	781b      	ldrb	r3, [r3, #0]
 8020518:	3b01      	subs	r3, #1
 802051a:	2b38      	cmp	r3, #56	; 0x38
 802051c:	f200 8124 	bhi.w	8020768 <RegionUS915GetPhyParam+0x260>
 8020520:	a201      	add	r2, pc, #4	; (adr r2, 8020528 <RegionUS915GetPhyParam+0x20>)
 8020522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020526:	bf00      	nop
 8020528:	0802060d 	.word	0x0802060d
 802052c:	08020613 	.word	0x08020613
 8020530:	08020769 	.word	0x08020769
 8020534:	08020769 	.word	0x08020769
 8020538:	08020769 	.word	0x08020769
 802053c:	08020619 	.word	0x08020619
 8020540:	08020769 	.word	0x08020769
 8020544:	08020633 	.word	0x08020633
 8020548:	08020769 	.word	0x08020769
 802054c:	08020639 	.word	0x08020639
 8020550:	0802063f 	.word	0x0802063f
 8020554:	08020645 	.word	0x08020645
 8020558:	0802064b 	.word	0x0802064b
 802055c:	0802065b 	.word	0x0802065b
 8020560:	0802066b 	.word	0x0802066b
 8020564:	08020671 	.word	0x08020671
 8020568:	08020679 	.word	0x08020679
 802056c:	08020681 	.word	0x08020681
 8020570:	08020689 	.word	0x08020689
 8020574:	08020691 	.word	0x08020691
 8020578:	08020699 	.word	0x08020699
 802057c:	080206a1 	.word	0x080206a1
 8020580:	080206b5 	.word	0x080206b5
 8020584:	080206bb 	.word	0x080206bb
 8020588:	080206c1 	.word	0x080206c1
 802058c:	080206c7 	.word	0x080206c7
 8020590:	080206cd 	.word	0x080206cd
 8020594:	080206d3 	.word	0x080206d3
 8020598:	080206d9 	.word	0x080206d9
 802059c:	080206df 	.word	0x080206df
 80205a0:	080206df 	.word	0x080206df
 80205a4:	080206e5 	.word	0x080206e5
 80205a8:	080206eb 	.word	0x080206eb
 80205ac:	0802061f 	.word	0x0802061f
 80205b0:	08020769 	.word	0x08020769
 80205b4:	08020769 	.word	0x08020769
 80205b8:	08020769 	.word	0x08020769
 80205bc:	08020769 	.word	0x08020769
 80205c0:	08020769 	.word	0x08020769
 80205c4:	08020769 	.word	0x08020769
 80205c8:	08020769 	.word	0x08020769
 80205cc:	08020769 	.word	0x08020769
 80205d0:	08020769 	.word	0x08020769
 80205d4:	08020769 	.word	0x08020769
 80205d8:	08020769 	.word	0x08020769
 80205dc:	08020769 	.word	0x08020769
 80205e0:	08020769 	.word	0x08020769
 80205e4:	080206f3 	.word	0x080206f3
 80205e8:	08020707 	.word	0x08020707
 80205ec:	08020715 	.word	0x08020715
 80205f0:	0802071b 	.word	0x0802071b
 80205f4:	08020727 	.word	0x08020727
 80205f8:	0802072d 	.word	0x0802072d
 80205fc:	08020741 	.word	0x08020741
 8020600:	08020721 	.word	0x08020721
 8020604:	08020747 	.word	0x08020747
 8020608:	08020757 	.word	0x08020757
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 802060c:	2308      	movs	r3, #8
 802060e:	60bb      	str	r3, [r7, #8]
            break;
 8020610:	e0ab      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 8020612:	2300      	movs	r3, #0
 8020614:	60bb      	str	r3, [r7, #8]
            break;
 8020616:	e0a8      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 8020618:	2300      	movs	r3, #0
 802061a:	60bb      	str	r3, [r7, #8]
            break;
 802061c:	e0a5      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 802061e:	687b      	ldr	r3, [r7, #4]
 8020620:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020624:	2100      	movs	r1, #0
 8020626:	4618      	mov	r0, r3
 8020628:	f7ff fde6 	bl	80201f8 <GetNextLowerTxDr>
 802062c:	4603      	mov	r3, r0
 802062e:	60bb      	str	r3, [r7, #8]
            break;
 8020630:	e09b      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 8020632:	2300      	movs	r3, #0
 8020634:	60bb      	str	r3, [r7, #8]
            break;
 8020636:	e098      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 8020638:	2300      	movs	r3, #0
 802063a:	60bb      	str	r3, [r7, #8]
            break;
 802063c:	e095      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 802063e:	2340      	movs	r3, #64	; 0x40
 8020640:	60bb      	str	r3, [r7, #8]
            break;
 8020642:	e092      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 8020644:	2320      	movs	r3, #32
 8020646:	60bb      	str	r3, [r7, #8]
            break;
 8020648:	e08f      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 802064a:	687b      	ldr	r3, [r7, #4]
 802064c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020650:	461a      	mov	r2, r3
 8020652:	4b49      	ldr	r3, [pc, #292]	; (8020778 <RegionUS915GetPhyParam+0x270>)
 8020654:	5c9b      	ldrb	r3, [r3, r2]
 8020656:	60bb      	str	r3, [r7, #8]
            break;
 8020658:	e087      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 802065a:	687b      	ldr	r3, [r7, #4]
 802065c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020660:	461a      	mov	r2, r3
 8020662:	4b46      	ldr	r3, [pc, #280]	; (802077c <RegionUS915GetPhyParam+0x274>)
 8020664:	5c9b      	ldrb	r3, [r3, r2]
 8020666:	60bb      	str	r3, [r7, #8]
            break;
 8020668:	e07f      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 802066a:	2300      	movs	r3, #0
 802066c:	60bb      	str	r3, [r7, #8]
            break;
 802066e:	e07c      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8020670:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8020674:	60bb      	str	r3, [r7, #8]
            break;
 8020676:	e078      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 8020678:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 802067c:	60bb      	str	r3, [r7, #8]
            break;
 802067e:	e074      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 8020680:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8020684:	60bb      	str	r3, [r7, #8]
            break;
 8020686:	e070      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 8020688:	f241 3388 	movw	r3, #5000	; 0x1388
 802068c:	60bb      	str	r3, [r7, #8]
            break;
 802068e:	e06c      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 8020690:	f241 7370 	movw	r3, #6000	; 0x1770
 8020694:	60bb      	str	r3, [r7, #8]
            break;
 8020696:	e068      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 8020698:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 802069c:	60bb      	str	r3, [r7, #8]
            break;
 802069e:	e064      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 80206a0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80206a4:	4836      	ldr	r0, [pc, #216]	; (8020780 <RegionUS915GetPhyParam+0x278>)
 80206a6:	f001 f8ab 	bl	8021800 <randr>
 80206aa:	4603      	mov	r3, r0
 80206ac:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80206b0:	60bb      	str	r3, [r7, #8]
            break;
 80206b2:	e05a      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 80206b4:	2300      	movs	r3, #0
 80206b6:	60bb      	str	r3, [r7, #8]
            break;
 80206b8:	e057      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 80206ba:	4b32      	ldr	r3, [pc, #200]	; (8020784 <RegionUS915GetPhyParam+0x27c>)
 80206bc:	60bb      	str	r3, [r7, #8]
            break;
 80206be:	e054      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 80206c0:	2308      	movs	r3, #8
 80206c2:	60bb      	str	r3, [r7, #8]
            break;
 80206c4:	e051      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 80206c6:	4b30      	ldr	r3, [pc, #192]	; (8020788 <RegionUS915GetPhyParam+0x280>)
 80206c8:	60bb      	str	r3, [r7, #8]
            break;
 80206ca:	e04e      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 80206cc:	4b2f      	ldr	r3, [pc, #188]	; (802078c <RegionUS915GetPhyParam+0x284>)
 80206ce:	60bb      	str	r3, [r7, #8]
            break;
 80206d0:	e04b      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 80206d2:	2348      	movs	r3, #72	; 0x48
 80206d4:	60bb      	str	r3, [r7, #8]
            break;
 80206d6:	e048      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 80206d8:	4b2d      	ldr	r3, [pc, #180]	; (8020790 <RegionUS915GetPhyParam+0x288>)
 80206da:	60bb      	str	r3, [r7, #8]
            break;
 80206dc:	e045      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 80206de:	2300      	movs	r3, #0
 80206e0:	60bb      	str	r3, [r7, #8]
            break;
 80206e2:	e042      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 80206e4:	4b2b      	ldr	r3, [pc, #172]	; (8020794 <RegionUS915GetPhyParam+0x28c>)
 80206e6:	60bb      	str	r3, [r7, #8]
            break;
 80206e8:	e03f      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 80206ea:	f04f 0300 	mov.w	r3, #0
 80206ee:	60bb      	str	r3, [r7, #8]
            break;
 80206f0:	e03b      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 80206f2:	687b      	ldr	r3, [r7, #4]
 80206f4:	791b      	ldrb	r3, [r3, #4]
 80206f6:	461a      	mov	r2, r3
 80206f8:	4b27      	ldr	r3, [pc, #156]	; (8020798 <RegionUS915GetPhyParam+0x290>)
 80206fa:	fb03 f202 	mul.w	r2, r3, r2
 80206fe:	4b21      	ldr	r3, [pc, #132]	; (8020784 <RegionUS915GetPhyParam+0x27c>)
 8020700:	4413      	add	r3, r2
 8020702:	60bb      	str	r3, [r7, #8]
            break;
 8020704:	e031      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 8020706:	2317      	movs	r3, #23
 8020708:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 802070a:	2305      	movs	r3, #5
 802070c:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 802070e:	2303      	movs	r3, #3
 8020710:	72bb      	strb	r3, [r7, #10]
            break;
 8020712:	e02a      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 8020714:	2308      	movs	r3, #8
 8020716:	60bb      	str	r3, [r7, #8]
            break;
 8020718:	e027      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 802071a:	4b1f      	ldr	r3, [pc, #124]	; (8020798 <RegionUS915GetPhyParam+0x290>)
 802071c:	60bb      	str	r3, [r7, #8]
            break;
 802071e:	e024      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 8020720:	2308      	movs	r3, #8
 8020722:	60bb      	str	r3, [r7, #8]
            break;
 8020724:	e021      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 8020726:	2308      	movs	r3, #8
 8020728:	60bb      	str	r3, [r7, #8]
            break;
 802072a:	e01e      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 802072c:	687b      	ldr	r3, [r7, #4]
 802072e:	791b      	ldrb	r3, [r3, #4]
 8020730:	461a      	mov	r2, r3
 8020732:	4b19      	ldr	r3, [pc, #100]	; (8020798 <RegionUS915GetPhyParam+0x290>)
 8020734:	fb03 f202 	mul.w	r2, r3, r2
 8020738:	4b12      	ldr	r3, [pc, #72]	; (8020784 <RegionUS915GetPhyParam+0x27c>)
 802073a:	4413      	add	r3, r2
 802073c:	60bb      	str	r3, [r7, #8]
            break;
 802073e:	e014      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 8020740:	2308      	movs	r3, #8
 8020742:	60bb      	str	r3, [r7, #8]
            break;
 8020744:	e011      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 8020746:	687b      	ldr	r3, [r7, #4]
 8020748:	f993 3001 	ldrsb.w	r3, [r3, #1]
 802074c:	461a      	mov	r2, r3
 802074e:	4b13      	ldr	r3, [pc, #76]	; (802079c <RegionUS915GetPhyParam+0x294>)
 8020750:	5c9b      	ldrb	r3, [r3, r2]
 8020752:	60bb      	str	r3, [r7, #8]
            break;
 8020754:	e009      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8020756:	687b      	ldr	r3, [r7, #4]
 8020758:	f993 3001 	ldrsb.w	r3, [r3, #1]
 802075c:	4618      	mov	r0, r3
 802075e:	f7ff fe0f 	bl	8020380 <GetBandwidth>
 8020762:	4603      	mov	r3, r0
 8020764:	60bb      	str	r3, [r7, #8]
            break;
 8020766:	e000      	b.n	802076a <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 8020768:	bf00      	nop
        }
    }

    return phyParam;
 802076a:	68bb      	ldr	r3, [r7, #8]
 802076c:	60fb      	str	r3, [r7, #12]
 802076e:	68fb      	ldr	r3, [r7, #12]
}
 8020770:	4618      	mov	r0, r3
 8020772:	3710      	adds	r7, #16
 8020774:	46bd      	mov	sp, r7
 8020776:	bd80      	pop	{r7, pc}
 8020778:	08028474 	.word	0x08028474
 802077c:	08028484 	.word	0x08028484
 8020780:	fffffc18 	.word	0xfffffc18
 8020784:	370870a0 	.word	0x370870a0
 8020788:	20003c80 	.word	0x20003c80
 802078c:	20003c98 	.word	0x20003c98
 8020790:	2000390c 	.word	0x2000390c
 8020794:	4200999a 	.word	0x4200999a
 8020798:	000927c0 	.word	0x000927c0
 802079c:	08028410 	.word	0x08028410

080207a0 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 80207a0:	b590      	push	{r4, r7, lr}
 80207a2:	b085      	sub	sp, #20
 80207a4:	af02      	add	r7, sp, #8
 80207a6:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 80207a8:	687b      	ldr	r3, [r7, #4]
 80207aa:	781b      	ldrb	r3, [r3, #0]
 80207ac:	4619      	mov	r1, r3
 80207ae:	4a10      	ldr	r2, [pc, #64]	; (80207f0 <RegionUS915SetBandTxDone+0x50>)
 80207b0:	460b      	mov	r3, r1
 80207b2:	005b      	lsls	r3, r3, #1
 80207b4:	440b      	add	r3, r1
 80207b6:	009b      	lsls	r3, r3, #2
 80207b8:	4413      	add	r3, r2
 80207ba:	3309      	adds	r3, #9
 80207bc:	781b      	ldrb	r3, [r3, #0]
 80207be:	461a      	mov	r2, r3
 80207c0:	4613      	mov	r3, r2
 80207c2:	009b      	lsls	r3, r3, #2
 80207c4:	4413      	add	r3, r2
 80207c6:	009b      	lsls	r3, r3, #2
 80207c8:	f503 7358 	add.w	r3, r3, #864	; 0x360
 80207cc:	4a08      	ldr	r2, [pc, #32]	; (80207f0 <RegionUS915SetBandTxDone+0x50>)
 80207ce:	1898      	adds	r0, r3, r2
 80207d0:	687b      	ldr	r3, [r7, #4]
 80207d2:	6899      	ldr	r1, [r3, #8]
 80207d4:	687b      	ldr	r3, [r7, #4]
 80207d6:	785c      	ldrb	r4, [r3, #1]
 80207d8:	687b      	ldr	r3, [r7, #4]
 80207da:	691a      	ldr	r2, [r3, #16]
 80207dc:	9200      	str	r2, [sp, #0]
 80207de:	68db      	ldr	r3, [r3, #12]
 80207e0:	4622      	mov	r2, r4
 80207e2:	f7fd ff72 	bl	801e6ca <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 80207e6:	bf00      	nop
 80207e8:	370c      	adds	r7, #12
 80207ea:	46bd      	mov	sp, r7
 80207ec:	bd90      	pop	{r4, r7, pc}
 80207ee:	bf00      	nop
 80207f0:	2000390c 	.word	0x2000390c

080207f4 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 80207f4:	b580      	push	{r7, lr}
 80207f6:	b088      	sub	sp, #32
 80207f8:	af00      	add	r7, sp, #0
 80207fa:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 80207fc:	2301      	movs	r3, #1
 80207fe:	813b      	strh	r3, [r7, #8]
 8020800:	2300      	movs	r3, #0
 8020802:	72bb      	strb	r3, [r7, #10]
 8020804:	2300      	movs	r3, #0
 8020806:	60fb      	str	r3, [r7, #12]
 8020808:	2300      	movs	r3, #0
 802080a:	613b      	str	r3, [r7, #16]
 802080c:	2300      	movs	r3, #0
 802080e:	617b      	str	r3, [r7, #20]
 8020810:	2300      	movs	r3, #0
 8020812:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 8020814:	687b      	ldr	r3, [r7, #4]
 8020816:	791b      	ldrb	r3, [r3, #4]
 8020818:	2b03      	cmp	r3, #3
 802081a:	f000 80c0 	beq.w	802099e <RegionUS915InitDefaults+0x1aa>
 802081e:	2b03      	cmp	r3, #3
 8020820:	f300 80ca 	bgt.w	80209b8 <RegionUS915InitDefaults+0x1c4>
 8020824:	2b00      	cmp	r3, #0
 8020826:	d007      	beq.n	8020838 <RegionUS915InitDefaults+0x44>
 8020828:	2b00      	cmp	r3, #0
 802082a:	f2c0 80c5 	blt.w	80209b8 <RegionUS915InitDefaults+0x1c4>
 802082e:	3b01      	subs	r3, #1
 8020830:	2b01      	cmp	r3, #1
 8020832:	f200 80c1 	bhi.w	80209b8 <RegionUS915InitDefaults+0x1c4>
 8020836:	e08e      	b.n	8020956 <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8020838:	4b63      	ldr	r3, [pc, #396]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 802083a:	2200      	movs	r2, #0
 802083c:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 8020840:	4b61      	ldr	r3, [pc, #388]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 8020842:	2200      	movs	r2, #0
 8020844:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 8020848:	f107 0308 	add.w	r3, r7, #8
 802084c:	2214      	movs	r2, #20
 802084e:	4619      	mov	r1, r3
 8020850:	485e      	ldr	r0, [pc, #376]	; (80209cc <RegionUS915InitDefaults+0x1d8>)
 8020852:	f000 ffec 	bl	802182e <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 8020856:	2300      	movs	r3, #0
 8020858:	77fb      	strb	r3, [r7, #31]
 802085a:	e025      	b.n	80208a8 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 802085c:	7ffb      	ldrb	r3, [r7, #31]
 802085e:	4a5c      	ldr	r2, [pc, #368]	; (80209d0 <RegionUS915InitDefaults+0x1dc>)
 8020860:	fb03 f202 	mul.w	r2, r3, r2
 8020864:	4b5b      	ldr	r3, [pc, #364]	; (80209d4 <RegionUS915InitDefaults+0x1e0>)
 8020866:	4413      	add	r3, r2
 8020868:	7ffa      	ldrb	r2, [r7, #31]
 802086a:	4618      	mov	r0, r3
 802086c:	4956      	ldr	r1, [pc, #344]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 802086e:	4613      	mov	r3, r2
 8020870:	005b      	lsls	r3, r3, #1
 8020872:	4413      	add	r3, r2
 8020874:	009b      	lsls	r3, r3, #2
 8020876:	440b      	add	r3, r1
 8020878:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 802087a:	7ffa      	ldrb	r2, [r7, #31]
 802087c:	4952      	ldr	r1, [pc, #328]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 802087e:	4613      	mov	r3, r2
 8020880:	005b      	lsls	r3, r3, #1
 8020882:	4413      	add	r3, r2
 8020884:	009b      	lsls	r3, r3, #2
 8020886:	440b      	add	r3, r1
 8020888:	3308      	adds	r3, #8
 802088a:	2230      	movs	r2, #48	; 0x30
 802088c:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 802088e:	7ffa      	ldrb	r2, [r7, #31]
 8020890:	494d      	ldr	r1, [pc, #308]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 8020892:	4613      	mov	r3, r2
 8020894:	005b      	lsls	r3, r3, #1
 8020896:	4413      	add	r3, r2
 8020898:	009b      	lsls	r3, r3, #2
 802089a:	440b      	add	r3, r1
 802089c:	3309      	adds	r3, #9
 802089e:	2200      	movs	r2, #0
 80208a0:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 80208a2:	7ffb      	ldrb	r3, [r7, #31]
 80208a4:	3301      	adds	r3, #1
 80208a6:	77fb      	strb	r3, [r7, #31]
 80208a8:	7ffb      	ldrb	r3, [r7, #31]
 80208aa:	2b3f      	cmp	r3, #63	; 0x3f
 80208ac:	d9d6      	bls.n	802085c <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 80208ae:	2340      	movs	r3, #64	; 0x40
 80208b0:	77bb      	strb	r3, [r7, #30]
 80208b2:	e026      	b.n	8020902 <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 80208b4:	7fbb      	ldrb	r3, [r7, #30]
 80208b6:	3b40      	subs	r3, #64	; 0x40
 80208b8:	4a47      	ldr	r2, [pc, #284]	; (80209d8 <RegionUS915InitDefaults+0x1e4>)
 80208ba:	fb03 f202 	mul.w	r2, r3, r2
 80208be:	4b47      	ldr	r3, [pc, #284]	; (80209dc <RegionUS915InitDefaults+0x1e8>)
 80208c0:	4413      	add	r3, r2
 80208c2:	7fba      	ldrb	r2, [r7, #30]
 80208c4:	4618      	mov	r0, r3
 80208c6:	4940      	ldr	r1, [pc, #256]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 80208c8:	4613      	mov	r3, r2
 80208ca:	005b      	lsls	r3, r3, #1
 80208cc:	4413      	add	r3, r2
 80208ce:	009b      	lsls	r3, r3, #2
 80208d0:	440b      	add	r3, r1
 80208d2:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 80208d4:	7fba      	ldrb	r2, [r7, #30]
 80208d6:	493c      	ldr	r1, [pc, #240]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 80208d8:	4613      	mov	r3, r2
 80208da:	005b      	lsls	r3, r3, #1
 80208dc:	4413      	add	r3, r2
 80208de:	009b      	lsls	r3, r3, #2
 80208e0:	440b      	add	r3, r1
 80208e2:	3308      	adds	r3, #8
 80208e4:	2244      	movs	r2, #68	; 0x44
 80208e6:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 80208e8:	7fba      	ldrb	r2, [r7, #30]
 80208ea:	4937      	ldr	r1, [pc, #220]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 80208ec:	4613      	mov	r3, r2
 80208ee:	005b      	lsls	r3, r3, #1
 80208f0:	4413      	add	r3, r2
 80208f2:	009b      	lsls	r3, r3, #2
 80208f4:	440b      	add	r3, r1
 80208f6:	3309      	adds	r3, #9
 80208f8:	2200      	movs	r2, #0
 80208fa:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 80208fc:	7fbb      	ldrb	r3, [r7, #30]
 80208fe:	3301      	adds	r3, #1
 8020900:	77bb      	strb	r3, [r7, #30]
 8020902:	7fbb      	ldrb	r3, [r7, #30]
 8020904:	2b47      	cmp	r3, #71	; 0x47
 8020906:	d9d5      	bls.n	80208b4 <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 8020908:	4b2f      	ldr	r3, [pc, #188]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 802090a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802090e:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 8020912:	4b2d      	ldr	r3, [pc, #180]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 8020914:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020918:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 802091c:	4b2a      	ldr	r3, [pc, #168]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 802091e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8020922:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 8020926:	4b28      	ldr	r3, [pc, #160]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 8020928:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802092c:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 8020930:	4b25      	ldr	r3, [pc, #148]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 8020932:	22ff      	movs	r2, #255	; 0xff
 8020934:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 8020938:	4b23      	ldr	r3, [pc, #140]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 802093a:	2200      	movs	r2, #0
 802093c:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8020940:	2206      	movs	r2, #6
 8020942:	4927      	ldr	r1, [pc, #156]	; (80209e0 <RegionUS915InitDefaults+0x1ec>)
 8020944:	4827      	ldr	r0, [pc, #156]	; (80209e4 <RegionUS915InitDefaults+0x1f0>)
 8020946:	f7fd fe9a 	bl	801e67e <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 802094a:	2206      	movs	r2, #6
 802094c:	4925      	ldr	r1, [pc, #148]	; (80209e4 <RegionUS915InitDefaults+0x1f0>)
 802094e:	4826      	ldr	r0, [pc, #152]	; (80209e8 <RegionUS915InitDefaults+0x1f4>)
 8020950:	f7fd fe95 	bl	801e67e <RegionCommonChanMaskCopy>
            break;
 8020954:	e033      	b.n	80209be <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 8020956:	2206      	movs	r2, #6
 8020958:	4921      	ldr	r1, [pc, #132]	; (80209e0 <RegionUS915InitDefaults+0x1ec>)
 802095a:	4822      	ldr	r0, [pc, #136]	; (80209e4 <RegionUS915InitDefaults+0x1f0>)
 802095c:	f7fd fe8f 	bl	801e67e <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 8020960:	2300      	movs	r3, #0
 8020962:	777b      	strb	r3, [r7, #29]
 8020964:	e017      	b.n	8020996 <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8020966:	7f7b      	ldrb	r3, [r7, #29]
 8020968:	4a17      	ldr	r2, [pc, #92]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 802096a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 802096e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8020972:	7f7b      	ldrb	r3, [r7, #29]
 8020974:	4a14      	ldr	r2, [pc, #80]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 8020976:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 802097a:	005b      	lsls	r3, r3, #1
 802097c:	4413      	add	r3, r2
 802097e:	889a      	ldrh	r2, [r3, #4]
 8020980:	7f7b      	ldrb	r3, [r7, #29]
 8020982:	400a      	ands	r2, r1
 8020984:	b291      	uxth	r1, r2
 8020986:	4a10      	ldr	r2, [pc, #64]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 8020988:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 802098c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 8020990:	7f7b      	ldrb	r3, [r7, #29]
 8020992:	3301      	adds	r3, #1
 8020994:	777b      	strb	r3, [r7, #29]
 8020996:	7f7b      	ldrb	r3, [r7, #29]
 8020998:	2b05      	cmp	r3, #5
 802099a:	d9e4      	bls.n	8020966 <RegionUS915InitDefaults+0x172>
            }
            break;
 802099c:	e00f      	b.n	80209be <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 802099e:	687b      	ldr	r3, [r7, #4]
 80209a0:	681b      	ldr	r3, [r3, #0]
 80209a2:	2b00      	cmp	r3, #0
 80209a4:	d00a      	beq.n	80209bc <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 80209a6:	687b      	ldr	r3, [r7, #4]
 80209a8:	681b      	ldr	r3, [r3, #0]
 80209aa:	f44f 7267 	mov.w	r2, #924	; 0x39c
 80209ae:	4619      	mov	r1, r3
 80209b0:	4805      	ldr	r0, [pc, #20]	; (80209c8 <RegionUS915InitDefaults+0x1d4>)
 80209b2:	f000 ff3c 	bl	802182e <memcpy1>
            }
            break;
 80209b6:	e001      	b.n	80209bc <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 80209b8:	bf00      	nop
 80209ba:	e000      	b.n	80209be <RegionUS915InitDefaults+0x1ca>
            break;
 80209bc:	bf00      	nop
        }
    }
}
 80209be:	bf00      	nop
 80209c0:	3720      	adds	r7, #32
 80209c2:	46bd      	mov	sp, r7
 80209c4:	bd80      	pop	{r7, pc}
 80209c6:	bf00      	nop
 80209c8:	2000390c 	.word	0x2000390c
 80209cc:	20003c6c 	.word	0x20003c6c
 80209d0:	00030d40 	.word	0x00030d40
 80209d4:	35c80160 	.word	0x35c80160
 80209d8:	00186a00 	.word	0x00186a00
 80209dc:	35d2afc0 	.word	0x35d2afc0
 80209e0:	20003c98 	.word	0x20003c98
 80209e4:	20003c80 	.word	0x20003c80
 80209e8:	20003c8c 	.word	0x20003c8c

080209ec <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 80209ec:	b480      	push	{r7}
 80209ee:	b083      	sub	sp, #12
 80209f0:	af00      	add	r7, sp, #0
 80209f2:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 80209f4:	687b      	ldr	r3, [r7, #4]
 80209f6:	f44f 7267 	mov.w	r2, #924	; 0x39c
 80209fa:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 80209fc:	4b02      	ldr	r3, [pc, #8]	; (8020a08 <RegionUS915GetNvmCtx+0x1c>)
}
 80209fe:	4618      	mov	r0, r3
 8020a00:	370c      	adds	r7, #12
 8020a02:	46bd      	mov	sp, r7
 8020a04:	bc80      	pop	{r7}
 8020a06:	4770      	bx	lr
 8020a08:	2000390c 	.word	0x2000390c

08020a0c <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8020a0c:	b580      	push	{r7, lr}
 8020a0e:	b082      	sub	sp, #8
 8020a10:	af00      	add	r7, sp, #0
 8020a12:	6078      	str	r0, [r7, #4]
 8020a14:	460b      	mov	r3, r1
 8020a16:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 8020a18:	78fb      	ldrb	r3, [r7, #3]
 8020a1a:	2b0f      	cmp	r3, #15
 8020a1c:	d867      	bhi.n	8020aee <RegionUS915Verify+0xe2>
 8020a1e:	a201      	add	r2, pc, #4	; (adr r2, 8020a24 <RegionUS915Verify+0x18>)
 8020a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020a24:	08020a65 	.word	0x08020a65
 8020a28:	08020aef 	.word	0x08020aef
 8020a2c:	08020aef 	.word	0x08020aef
 8020a30:	08020aef 	.word	0x08020aef
 8020a34:	08020aef 	.word	0x08020aef
 8020a38:	08020a73 	.word	0x08020a73
 8020a3c:	08020a91 	.word	0x08020a91
 8020a40:	08020aaf 	.word	0x08020aaf
 8020a44:	08020aef 	.word	0x08020aef
 8020a48:	08020acd 	.word	0x08020acd
 8020a4c:	08020acd 	.word	0x08020acd
 8020a50:	08020aef 	.word	0x08020aef
 8020a54:	08020aef 	.word	0x08020aef
 8020a58:	08020aef 	.word	0x08020aef
 8020a5c:	08020aef 	.word	0x08020aef
 8020a60:	08020aeb 	.word	0x08020aeb
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8020a64:	687b      	ldr	r3, [r7, #4]
 8020a66:	681b      	ldr	r3, [r3, #0]
 8020a68:	4618      	mov	r0, r3
 8020a6a:	f7ff fcdb 	bl	8020424 <VerifyRfFreq>
 8020a6e:	4603      	mov	r3, r0
 8020a70:	e03e      	b.n	8020af0 <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 8020a72:	687b      	ldr	r3, [r7, #4]
 8020a74:	f993 3000 	ldrsb.w	r3, [r3]
 8020a78:	2204      	movs	r2, #4
 8020a7a:	2100      	movs	r1, #0
 8020a7c:	4618      	mov	r0, r3
 8020a7e:	f7fd fd81 	bl	801e584 <RegionCommonValueInRange>
 8020a82:	4603      	mov	r3, r0
 8020a84:	2b00      	cmp	r3, #0
 8020a86:	bf14      	ite	ne
 8020a88:	2301      	movne	r3, #1
 8020a8a:	2300      	moveq	r3, #0
 8020a8c:	b2db      	uxtb	r3, r3
 8020a8e:	e02f      	b.n	8020af0 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8020a90:	687b      	ldr	r3, [r7, #4]
 8020a92:	f993 3000 	ldrsb.w	r3, [r3]
 8020a96:	2205      	movs	r2, #5
 8020a98:	2100      	movs	r1, #0
 8020a9a:	4618      	mov	r0, r3
 8020a9c:	f7fd fd72 	bl	801e584 <RegionCommonValueInRange>
 8020aa0:	4603      	mov	r3, r0
 8020aa2:	2b00      	cmp	r3, #0
 8020aa4:	bf14      	ite	ne
 8020aa6:	2301      	movne	r3, #1
 8020aa8:	2300      	moveq	r3, #0
 8020aaa:	b2db      	uxtb	r3, r3
 8020aac:	e020      	b.n	8020af0 <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 8020aae:	687b      	ldr	r3, [r7, #4]
 8020ab0:	f993 3000 	ldrsb.w	r3, [r3]
 8020ab4:	220d      	movs	r2, #13
 8020ab6:	2108      	movs	r1, #8
 8020ab8:	4618      	mov	r0, r3
 8020aba:	f7fd fd63 	bl	801e584 <RegionCommonValueInRange>
 8020abe:	4603      	mov	r3, r0
 8020ac0:	2b00      	cmp	r3, #0
 8020ac2:	bf14      	ite	ne
 8020ac4:	2301      	movne	r3, #1
 8020ac6:	2300      	moveq	r3, #0
 8020ac8:	b2db      	uxtb	r3, r3
 8020aca:	e011      	b.n	8020af0 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 8020acc:	687b      	ldr	r3, [r7, #4]
 8020ace:	f993 3000 	ldrsb.w	r3, [r3]
 8020ad2:	220e      	movs	r2, #14
 8020ad4:	2100      	movs	r1, #0
 8020ad6:	4618      	mov	r0, r3
 8020ad8:	f7fd fd54 	bl	801e584 <RegionCommonValueInRange>
 8020adc:	4603      	mov	r3, r0
 8020ade:	2b00      	cmp	r3, #0
 8020ae0:	bf14      	ite	ne
 8020ae2:	2301      	movne	r3, #1
 8020ae4:	2300      	moveq	r3, #0
 8020ae6:	b2db      	uxtb	r3, r3
 8020ae8:	e002      	b.n	8020af0 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 8020aea:	2300      	movs	r3, #0
 8020aec:	e000      	b.n	8020af0 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 8020aee:	2300      	movs	r3, #0
    }
}
 8020af0:	4618      	mov	r0, r3
 8020af2:	3708      	adds	r7, #8
 8020af4:	46bd      	mov	sp, r7
 8020af6:	bd80      	pop	{r7, pc}

08020af8 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8020af8:	b480      	push	{r7}
 8020afa:	b085      	sub	sp, #20
 8020afc:	af00      	add	r7, sp, #0
 8020afe:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 8020b00:	687b      	ldr	r3, [r7, #4]
 8020b02:	791b      	ldrb	r3, [r3, #4]
 8020b04:	2b10      	cmp	r3, #16
 8020b06:	d165      	bne.n	8020bd4 <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 8020b08:	687b      	ldr	r3, [r7, #4]
 8020b0a:	681b      	ldr	r3, [r3, #0]
 8020b0c:	330f      	adds	r3, #15
 8020b0e:	781b      	ldrb	r3, [r3, #0]
 8020b10:	2b01      	cmp	r3, #1
 8020b12:	d161      	bne.n	8020bd8 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8020b14:	2300      	movs	r3, #0
 8020b16:	73fb      	strb	r3, [r7, #15]
 8020b18:	2300      	movs	r3, #0
 8020b1a:	73bb      	strb	r3, [r7, #14]
 8020b1c:	e056      	b.n	8020bcc <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 8020b1e:	687b      	ldr	r3, [r7, #4]
 8020b20:	681a      	ldr	r2, [r3, #0]
 8020b22:	7bbb      	ldrb	r3, [r7, #14]
 8020b24:	4413      	add	r3, r2
 8020b26:	781a      	ldrb	r2, [r3, #0]
 8020b28:	7bfb      	ldrb	r3, [r7, #15]
 8020b2a:	b291      	uxth	r1, r2
 8020b2c:	4a2d      	ldr	r2, [pc, #180]	; (8020be4 <RegionUS915ApplyCFList+0xec>)
 8020b2e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8020b32:	005b      	lsls	r3, r3, #1
 8020b34:	4413      	add	r3, r2
 8020b36:	460a      	mov	r2, r1
 8020b38:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 8020b3a:	7bfb      	ldrb	r3, [r7, #15]
 8020b3c:	4a29      	ldr	r2, [pc, #164]	; (8020be4 <RegionUS915ApplyCFList+0xec>)
 8020b3e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8020b42:	005b      	lsls	r3, r3, #1
 8020b44:	4413      	add	r3, r2
 8020b46:	8899      	ldrh	r1, [r3, #4]
 8020b48:	687b      	ldr	r3, [r7, #4]
 8020b4a:	681a      	ldr	r2, [r3, #0]
 8020b4c:	7bbb      	ldrb	r3, [r7, #14]
 8020b4e:	3301      	adds	r3, #1
 8020b50:	4413      	add	r3, r2
 8020b52:	781b      	ldrb	r3, [r3, #0]
 8020b54:	b29b      	uxth	r3, r3
 8020b56:	021b      	lsls	r3, r3, #8
 8020b58:	b29a      	uxth	r2, r3
 8020b5a:	7bfb      	ldrb	r3, [r7, #15]
 8020b5c:	430a      	orrs	r2, r1
 8020b5e:	b291      	uxth	r1, r2
 8020b60:	4a20      	ldr	r2, [pc, #128]	; (8020be4 <RegionUS915ApplyCFList+0xec>)
 8020b62:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8020b66:	005b      	lsls	r3, r3, #1
 8020b68:	4413      	add	r3, r2
 8020b6a:	460a      	mov	r2, r1
 8020b6c:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 8020b6e:	7bfb      	ldrb	r3, [r7, #15]
 8020b70:	2b04      	cmp	r3, #4
 8020b72:	d110      	bne.n	8020b96 <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8020b74:	7bfb      	ldrb	r3, [r7, #15]
 8020b76:	4a1b      	ldr	r2, [pc, #108]	; (8020be4 <RegionUS915ApplyCFList+0xec>)
 8020b78:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8020b7c:	005b      	lsls	r3, r3, #1
 8020b7e:	4413      	add	r3, r2
 8020b80:	889a      	ldrh	r2, [r3, #4]
 8020b82:	7bfb      	ldrb	r3, [r7, #15]
 8020b84:	b2d2      	uxtb	r2, r2
 8020b86:	b291      	uxth	r1, r2
 8020b88:	4a16      	ldr	r2, [pc, #88]	; (8020be4 <RegionUS915ApplyCFList+0xec>)
 8020b8a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8020b8e:	005b      	lsls	r3, r3, #1
 8020b90:	4413      	add	r3, r2
 8020b92:	460a      	mov	r2, r1
 8020b94:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 8020b96:	7bfb      	ldrb	r3, [r7, #15]
 8020b98:	4a12      	ldr	r2, [pc, #72]	; (8020be4 <RegionUS915ApplyCFList+0xec>)
 8020b9a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8020b9e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8020ba2:	7bfb      	ldrb	r3, [r7, #15]
 8020ba4:	4a0f      	ldr	r2, [pc, #60]	; (8020be4 <RegionUS915ApplyCFList+0xec>)
 8020ba6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8020baa:	005b      	lsls	r3, r3, #1
 8020bac:	4413      	add	r3, r2
 8020bae:	889a      	ldrh	r2, [r3, #4]
 8020bb0:	7bfb      	ldrb	r3, [r7, #15]
 8020bb2:	400a      	ands	r2, r1
 8020bb4:	b291      	uxth	r1, r2
 8020bb6:	4a0b      	ldr	r2, [pc, #44]	; (8020be4 <RegionUS915ApplyCFList+0xec>)
 8020bb8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8020bbc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 8020bc0:	7bfb      	ldrb	r3, [r7, #15]
 8020bc2:	3301      	adds	r3, #1
 8020bc4:	73fb      	strb	r3, [r7, #15]
 8020bc6:	7bbb      	ldrb	r3, [r7, #14]
 8020bc8:	3302      	adds	r3, #2
 8020bca:	73bb      	strb	r3, [r7, #14]
 8020bcc:	7bfb      	ldrb	r3, [r7, #15]
 8020bce:	2b04      	cmp	r3, #4
 8020bd0:	d9a5      	bls.n	8020b1e <RegionUS915ApplyCFList+0x26>
 8020bd2:	e002      	b.n	8020bda <RegionUS915ApplyCFList+0xe2>
        return;
 8020bd4:	bf00      	nop
 8020bd6:	e000      	b.n	8020bda <RegionUS915ApplyCFList+0xe2>
        return;
 8020bd8:	bf00      	nop
    }
}
 8020bda:	3714      	adds	r7, #20
 8020bdc:	46bd      	mov	sp, r7
 8020bde:	bc80      	pop	{r7}
 8020be0:	4770      	bx	lr
 8020be2:	bf00      	nop
 8020be4:	2000390c 	.word	0x2000390c

08020be8 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8020be8:	b580      	push	{r7, lr}
 8020bea:	b084      	sub	sp, #16
 8020bec:	af00      	add	r7, sp, #0
 8020bee:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 8020bf0:	687b      	ldr	r3, [r7, #4]
 8020bf2:	681b      	ldr	r3, [r3, #0]
 8020bf4:	2204      	movs	r2, #4
 8020bf6:	2100      	movs	r1, #0
 8020bf8:	4618      	mov	r0, r3
 8020bfa:	f7fd fd14 	bl	801e626 <RegionCommonCountChannels>
 8020bfe:	4603      	mov	r3, r0
 8020c00:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 8020c02:	7bbb      	ldrb	r3, [r7, #14]
 8020c04:	2b01      	cmp	r3, #1
 8020c06:	d804      	bhi.n	8020c12 <RegionUS915ChanMaskSet+0x2a>
 8020c08:	7bbb      	ldrb	r3, [r7, #14]
 8020c0a:	2b00      	cmp	r3, #0
 8020c0c:	d001      	beq.n	8020c12 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 8020c0e:	2300      	movs	r3, #0
 8020c10:	e043      	b.n	8020c9a <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 8020c12:	687b      	ldr	r3, [r7, #4]
 8020c14:	791b      	ldrb	r3, [r3, #4]
 8020c16:	2b00      	cmp	r3, #0
 8020c18:	d002      	beq.n	8020c20 <RegionUS915ChanMaskSet+0x38>
 8020c1a:	2b01      	cmp	r3, #1
 8020c1c:	d032      	beq.n	8020c84 <RegionUS915ChanMaskSet+0x9c>
 8020c1e:	e039      	b.n	8020c94 <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8020c20:	687b      	ldr	r3, [r7, #4]
 8020c22:	681b      	ldr	r3, [r3, #0]
 8020c24:	2206      	movs	r2, #6
 8020c26:	4619      	mov	r1, r3
 8020c28:	481e      	ldr	r0, [pc, #120]	; (8020ca4 <RegionUS915ChanMaskSet+0xbc>)
 8020c2a:	f7fd fd28 	bl	801e67e <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 8020c2e:	4b1e      	ldr	r3, [pc, #120]	; (8020ca8 <RegionUS915ChanMaskSet+0xc0>)
 8020c30:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 8020c34:	b2db      	uxtb	r3, r3
 8020c36:	b29a      	uxth	r2, r3
 8020c38:	4b1b      	ldr	r3, [pc, #108]	; (8020ca8 <RegionUS915ChanMaskSet+0xc0>)
 8020c3a:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 8020c3e:	4b1a      	ldr	r3, [pc, #104]	; (8020ca8 <RegionUS915ChanMaskSet+0xc0>)
 8020c40:	2200      	movs	r2, #0
 8020c42:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8020c46:	2300      	movs	r3, #0
 8020c48:	73fb      	strb	r3, [r7, #15]
 8020c4a:	e017      	b.n	8020c7c <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8020c4c:	7bfb      	ldrb	r3, [r7, #15]
 8020c4e:	4a16      	ldr	r2, [pc, #88]	; (8020ca8 <RegionUS915ChanMaskSet+0xc0>)
 8020c50:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8020c54:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8020c58:	7bfb      	ldrb	r3, [r7, #15]
 8020c5a:	4a13      	ldr	r2, [pc, #76]	; (8020ca8 <RegionUS915ChanMaskSet+0xc0>)
 8020c5c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8020c60:	005b      	lsls	r3, r3, #1
 8020c62:	4413      	add	r3, r2
 8020c64:	889a      	ldrh	r2, [r3, #4]
 8020c66:	7bfb      	ldrb	r3, [r7, #15]
 8020c68:	400a      	ands	r2, r1
 8020c6a:	b291      	uxth	r1, r2
 8020c6c:	4a0e      	ldr	r2, [pc, #56]	; (8020ca8 <RegionUS915ChanMaskSet+0xc0>)
 8020c6e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8020c72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8020c76:	7bfb      	ldrb	r3, [r7, #15]
 8020c78:	3301      	adds	r3, #1
 8020c7a:	73fb      	strb	r3, [r7, #15]
 8020c7c:	7bfb      	ldrb	r3, [r7, #15]
 8020c7e:	2b05      	cmp	r3, #5
 8020c80:	d9e4      	bls.n	8020c4c <RegionUS915ChanMaskSet+0x64>
            }
            break;
 8020c82:	e009      	b.n	8020c98 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8020c84:	687b      	ldr	r3, [r7, #4]
 8020c86:	681b      	ldr	r3, [r3, #0]
 8020c88:	2206      	movs	r2, #6
 8020c8a:	4619      	mov	r1, r3
 8020c8c:	4807      	ldr	r0, [pc, #28]	; (8020cac <RegionUS915ChanMaskSet+0xc4>)
 8020c8e:	f7fd fcf6 	bl	801e67e <RegionCommonChanMaskCopy>
            break;
 8020c92:	e001      	b.n	8020c98 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 8020c94:	2300      	movs	r3, #0
 8020c96:	e000      	b.n	8020c9a <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 8020c98:	2301      	movs	r3, #1
}
 8020c9a:	4618      	mov	r0, r3
 8020c9c:	3710      	adds	r7, #16
 8020c9e:	46bd      	mov	sp, r7
 8020ca0:	bd80      	pop	{r7, pc}
 8020ca2:	bf00      	nop
 8020ca4:	20003c80 	.word	0x20003c80
 8020ca8:	2000390c 	.word	0x2000390c
 8020cac:	20003c98 	.word	0x20003c98

08020cb0 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8020cb0:	b580      	push	{r7, lr}
 8020cb2:	b088      	sub	sp, #32
 8020cb4:	af02      	add	r7, sp, #8
 8020cb6:	60ba      	str	r2, [r7, #8]
 8020cb8:	607b      	str	r3, [r7, #4]
 8020cba:	4603      	mov	r3, r0
 8020cbc:	73fb      	strb	r3, [r7, #15]
 8020cbe:	460b      	mov	r3, r1
 8020cc0:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 8020cc2:	2300      	movs	r3, #0
 8020cc4:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8020cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8020cca:	2b0d      	cmp	r3, #13
 8020ccc:	bfa8      	it	ge
 8020cce:	230d      	movge	r3, #13
 8020cd0:	b25a      	sxtb	r2, r3
 8020cd2:	687b      	ldr	r3, [r7, #4]
 8020cd4:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 8020cd6:	687b      	ldr	r3, [r7, #4]
 8020cd8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020cdc:	4618      	mov	r0, r3
 8020cde:	f7ff fb4f 	bl	8020380 <GetBandwidth>
 8020ce2:	4603      	mov	r3, r0
 8020ce4:	b2da      	uxtb	r2, r3
 8020ce6:	687b      	ldr	r3, [r7, #4]
 8020ce8:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 8020cea:	687b      	ldr	r3, [r7, #4]
 8020cec:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020cf0:	461a      	mov	r2, r3
 8020cf2:	4b10      	ldr	r3, [pc, #64]	; (8020d34 <RegionUS915ComputeRxWindowParameters+0x84>)
 8020cf4:	5c9a      	ldrb	r2, [r3, r2]
 8020cf6:	687b      	ldr	r3, [r7, #4]
 8020cf8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020cfc:	4619      	mov	r1, r3
 8020cfe:	4b0e      	ldr	r3, [pc, #56]	; (8020d38 <RegionUS915ComputeRxWindowParameters+0x88>)
 8020d00:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8020d04:	4619      	mov	r1, r3
 8020d06:	4610      	mov	r0, r2
 8020d08:	f7fd fe6e 	bl	801e9e8 <RegionCommonComputeSymbolTimeLoRa>
 8020d0c:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8020d0e:	4b0b      	ldr	r3, [pc, #44]	; (8020d3c <RegionUS915ComputeRxWindowParameters+0x8c>)
 8020d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8020d12:	4798      	blx	r3
 8020d14:	687b      	ldr	r3, [r7, #4]
 8020d16:	3308      	adds	r3, #8
 8020d18:	687a      	ldr	r2, [r7, #4]
 8020d1a:	320c      	adds	r2, #12
 8020d1c:	7bb9      	ldrb	r1, [r7, #14]
 8020d1e:	9201      	str	r2, [sp, #4]
 8020d20:	9300      	str	r3, [sp, #0]
 8020d22:	4603      	mov	r3, r0
 8020d24:	68ba      	ldr	r2, [r7, #8]
 8020d26:	6978      	ldr	r0, [r7, #20]
 8020d28:	f7fd fe80 	bl	801ea2c <RegionCommonComputeRxWindowParameters>
}
 8020d2c:	bf00      	nop
 8020d2e:	3718      	adds	r7, #24
 8020d30:	46bd      	mov	sp, r7
 8020d32:	bd80      	pop	{r7, pc}
 8020d34:	08028410 	.word	0x08028410
 8020d38:	08028420 	.word	0x08028420
 8020d3c:	08028494 	.word	0x08028494

08020d40 <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8020d40:	b590      	push	{r4, r7, lr}
 8020d42:	b091      	sub	sp, #68	; 0x44
 8020d44:	af0a      	add	r7, sp, #40	; 0x28
 8020d46:	6078      	str	r0, [r7, #4]
 8020d48:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 8020d4a:	687b      	ldr	r3, [r7, #4]
 8020d4c:	785b      	ldrb	r3, [r3, #1]
 8020d4e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8020d50:	2300      	movs	r3, #0
 8020d52:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 8020d54:	2300      	movs	r3, #0
 8020d56:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8020d58:	687b      	ldr	r3, [r7, #4]
 8020d5a:	685b      	ldr	r3, [r3, #4]
 8020d5c:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8020d5e:	4b34      	ldr	r3, [pc, #208]	; (8020e30 <RegionUS915RxConfig+0xf0>)
 8020d60:	685b      	ldr	r3, [r3, #4]
 8020d62:	4798      	blx	r3
 8020d64:	4603      	mov	r3, r0
 8020d66:	2b00      	cmp	r3, #0
 8020d68:	d001      	beq.n	8020d6e <RegionUS915RxConfig+0x2e>
    {
        return false;
 8020d6a:	2300      	movs	r3, #0
 8020d6c:	e05c      	b.n	8020e28 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8020d6e:	687b      	ldr	r3, [r7, #4]
 8020d70:	7cdb      	ldrb	r3, [r3, #19]
 8020d72:	2b00      	cmp	r3, #0
 8020d74:	d109      	bne.n	8020d8a <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8020d76:	687b      	ldr	r3, [r7, #4]
 8020d78:	781b      	ldrb	r3, [r3, #0]
 8020d7a:	f003 0307 	and.w	r3, r3, #7
 8020d7e:	4a2d      	ldr	r2, [pc, #180]	; (8020e34 <RegionUS915RxConfig+0xf4>)
 8020d80:	fb03 f202 	mul.w	r2, r3, r2
 8020d84:	4b2c      	ldr	r3, [pc, #176]	; (8020e38 <RegionUS915RxConfig+0xf8>)
 8020d86:	4413      	add	r3, r2
 8020d88:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8020d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8020d8e:	4a2b      	ldr	r2, [pc, #172]	; (8020e3c <RegionUS915RxConfig+0xfc>)
 8020d90:	5cd3      	ldrb	r3, [r2, r3]
 8020d92:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8020d94:	4b26      	ldr	r3, [pc, #152]	; (8020e30 <RegionUS915RxConfig+0xf0>)
 8020d96:	68db      	ldr	r3, [r3, #12]
 8020d98:	6938      	ldr	r0, [r7, #16]
 8020d9a:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8020d9c:	4b24      	ldr	r3, [pc, #144]	; (8020e30 <RegionUS915RxConfig+0xf0>)
 8020d9e:	699c      	ldr	r4, [r3, #24]
 8020da0:	687b      	ldr	r3, [r7, #4]
 8020da2:	789b      	ldrb	r3, [r3, #2]
 8020da4:	4618      	mov	r0, r3
 8020da6:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8020daa:	687b      	ldr	r3, [r7, #4]
 8020dac:	689b      	ldr	r3, [r3, #8]
 8020dae:	b29b      	uxth	r3, r3
 8020db0:	687a      	ldr	r2, [r7, #4]
 8020db2:	7c92      	ldrb	r2, [r2, #18]
 8020db4:	9209      	str	r2, [sp, #36]	; 0x24
 8020db6:	2201      	movs	r2, #1
 8020db8:	9208      	str	r2, [sp, #32]
 8020dba:	2200      	movs	r2, #0
 8020dbc:	9207      	str	r2, [sp, #28]
 8020dbe:	2200      	movs	r2, #0
 8020dc0:	9206      	str	r2, [sp, #24]
 8020dc2:	2200      	movs	r2, #0
 8020dc4:	9205      	str	r2, [sp, #20]
 8020dc6:	2200      	movs	r2, #0
 8020dc8:	9204      	str	r2, [sp, #16]
 8020dca:	2200      	movs	r2, #0
 8020dcc:	9203      	str	r2, [sp, #12]
 8020dce:	9302      	str	r3, [sp, #8]
 8020dd0:	2308      	movs	r3, #8
 8020dd2:	9301      	str	r3, [sp, #4]
 8020dd4:	2300      	movs	r3, #0
 8020dd6:	9300      	str	r3, [sp, #0]
 8020dd8:	2301      	movs	r3, #1
 8020dda:	460a      	mov	r2, r1
 8020ddc:	4601      	mov	r1, r0
 8020dde:	2001      	movs	r0, #1
 8020de0:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 8020de2:	687b      	ldr	r3, [r7, #4]
 8020de4:	7c5b      	ldrb	r3, [r3, #17]
 8020de6:	2b00      	cmp	r3, #0
 8020de8:	d005      	beq.n	8020df6 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 8020dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8020dee:	4a14      	ldr	r2, [pc, #80]	; (8020e40 <RegionUS915RxConfig+0x100>)
 8020df0:	5cd3      	ldrb	r3, [r2, r3]
 8020df2:	75fb      	strb	r3, [r7, #23]
 8020df4:	e004      	b.n	8020e00 <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 8020df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8020dfa:	4a12      	ldr	r2, [pc, #72]	; (8020e44 <RegionUS915RxConfig+0x104>)
 8020dfc:	5cd3      	ldrb	r3, [r2, r3]
 8020dfe:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 8020e00:	4b0b      	ldr	r3, [pc, #44]	; (8020e30 <RegionUS915RxConfig+0xf0>)
 8020e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020e04:	7dfa      	ldrb	r2, [r7, #23]
 8020e06:	320d      	adds	r2, #13
 8020e08:	b2d2      	uxtb	r2, r2
 8020e0a:	4611      	mov	r1, r2
 8020e0c:	2001      	movs	r0, #1
 8020e0e:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 8020e10:	687b      	ldr	r3, [r7, #4]
 8020e12:	7cdb      	ldrb	r3, [r3, #19]
 8020e14:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8020e18:	6939      	ldr	r1, [r7, #16]
 8020e1a:	4618      	mov	r0, r3
 8020e1c:	f7fd ff96 	bl	801ed4c <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8020e20:	683b      	ldr	r3, [r7, #0]
 8020e22:	7bfa      	ldrb	r2, [r7, #15]
 8020e24:	701a      	strb	r2, [r3, #0]
    return true;
 8020e26:	2301      	movs	r3, #1
}
 8020e28:	4618      	mov	r0, r3
 8020e2a:	371c      	adds	r7, #28
 8020e2c:	46bd      	mov	sp, r7
 8020e2e:	bd90      	pop	{r4, r7, pc}
 8020e30:	08028494 	.word	0x08028494
 8020e34:	000927c0 	.word	0x000927c0
 8020e38:	370870a0 	.word	0x370870a0
 8020e3c:	08028410 	.word	0x08028410
 8020e40:	08028484 	.word	0x08028484
 8020e44:	08028474 	.word	0x08028474

08020e48 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8020e48:	b590      	push	{r4, r7, lr}
 8020e4a:	b093      	sub	sp, #76	; 0x4c
 8020e4c:	af0a      	add	r7, sp, #40	; 0x28
 8020e4e:	60f8      	str	r0, [r7, #12]
 8020e50:	60b9      	str	r1, [r7, #8]
 8020e52:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 8020e54:	68fb      	ldr	r3, [r7, #12]
 8020e56:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020e5a:	461a      	mov	r2, r3
 8020e5c:	4b46      	ldr	r3, [pc, #280]	; (8020f78 <RegionUS915TxConfig+0x130>)
 8020e5e:	5c9b      	ldrb	r3, [r3, r2]
 8020e60:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8020e62:	68fb      	ldr	r3, [r7, #12]
 8020e64:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8020e68:	68fb      	ldr	r3, [r7, #12]
 8020e6a:	781b      	ldrb	r3, [r3, #0]
 8020e6c:	4619      	mov	r1, r3
 8020e6e:	4a43      	ldr	r2, [pc, #268]	; (8020f7c <RegionUS915TxConfig+0x134>)
 8020e70:	460b      	mov	r3, r1
 8020e72:	005b      	lsls	r3, r3, #1
 8020e74:	440b      	add	r3, r1
 8020e76:	009b      	lsls	r3, r3, #2
 8020e78:	4413      	add	r3, r2
 8020e7a:	3309      	adds	r3, #9
 8020e7c:	781b      	ldrb	r3, [r3, #0]
 8020e7e:	4619      	mov	r1, r3
 8020e80:	4a3e      	ldr	r2, [pc, #248]	; (8020f7c <RegionUS915TxConfig+0x134>)
 8020e82:	460b      	mov	r3, r1
 8020e84:	009b      	lsls	r3, r3, #2
 8020e86:	440b      	add	r3, r1
 8020e88:	009b      	lsls	r3, r3, #2
 8020e8a:	4413      	add	r3, r2
 8020e8c:	f203 3362 	addw	r3, r3, #866	; 0x362
 8020e90:	f993 1000 	ldrsb.w	r1, [r3]
 8020e94:	68fb      	ldr	r3, [r7, #12]
 8020e96:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8020e9a:	4b39      	ldr	r3, [pc, #228]	; (8020f80 <RegionUS915TxConfig+0x138>)
 8020e9c:	f7ff fa8e 	bl	80203bc <LimitTxPower>
 8020ea0:	4603      	mov	r3, r0
 8020ea2:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 8020ea4:	68fb      	ldr	r3, [r7, #12]
 8020ea6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020eaa:	4618      	mov	r0, r3
 8020eac:	f7ff fa68 	bl	8020380 <GetBandwidth>
 8020eb0:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8020eb2:	2300      	movs	r3, #0
 8020eb4:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8020eb6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8020eba:	f04f 0200 	mov.w	r2, #0
 8020ebe:	4931      	ldr	r1, [pc, #196]	; (8020f84 <RegionUS915TxConfig+0x13c>)
 8020ec0:	4618      	mov	r0, r3
 8020ec2:	f7fd fdf5 	bl	801eab0 <RegionCommonComputeTxPower>
 8020ec6:	4603      	mov	r3, r0
 8020ec8:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8020eca:	4b2f      	ldr	r3, [pc, #188]	; (8020f88 <RegionUS915TxConfig+0x140>)
 8020ecc:	68da      	ldr	r2, [r3, #12]
 8020ece:	68fb      	ldr	r3, [r7, #12]
 8020ed0:	781b      	ldrb	r3, [r3, #0]
 8020ed2:	4618      	mov	r0, r3
 8020ed4:	4929      	ldr	r1, [pc, #164]	; (8020f7c <RegionUS915TxConfig+0x134>)
 8020ed6:	4603      	mov	r3, r0
 8020ed8:	005b      	lsls	r3, r3, #1
 8020eda:	4403      	add	r3, r0
 8020edc:	009b      	lsls	r3, r3, #2
 8020ede:	440b      	add	r3, r1
 8020ee0:	681b      	ldr	r3, [r3, #0]
 8020ee2:	4618      	mov	r0, r3
 8020ee4:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8020ee6:	4b28      	ldr	r3, [pc, #160]	; (8020f88 <RegionUS915TxConfig+0x140>)
 8020ee8:	69dc      	ldr	r4, [r3, #28]
 8020eea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8020eee:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8020ef2:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8020ef6:	9208      	str	r2, [sp, #32]
 8020ef8:	2200      	movs	r2, #0
 8020efa:	9207      	str	r2, [sp, #28]
 8020efc:	2200      	movs	r2, #0
 8020efe:	9206      	str	r2, [sp, #24]
 8020f00:	2200      	movs	r2, #0
 8020f02:	9205      	str	r2, [sp, #20]
 8020f04:	2201      	movs	r2, #1
 8020f06:	9204      	str	r2, [sp, #16]
 8020f08:	2200      	movs	r2, #0
 8020f0a:	9203      	str	r2, [sp, #12]
 8020f0c:	2208      	movs	r2, #8
 8020f0e:	9202      	str	r2, [sp, #8]
 8020f10:	2201      	movs	r2, #1
 8020f12:	9201      	str	r2, [sp, #4]
 8020f14:	9300      	str	r3, [sp, #0]
 8020f16:	69bb      	ldr	r3, [r7, #24]
 8020f18:	2200      	movs	r2, #0
 8020f1a:	2001      	movs	r0, #1
 8020f1c:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 8020f1e:	68fb      	ldr	r3, [r7, #12]
 8020f20:	781b      	ldrb	r3, [r3, #0]
 8020f22:	4619      	mov	r1, r3
 8020f24:	4a15      	ldr	r2, [pc, #84]	; (8020f7c <RegionUS915TxConfig+0x134>)
 8020f26:	460b      	mov	r3, r1
 8020f28:	005b      	lsls	r3, r3, #1
 8020f2a:	440b      	add	r3, r1
 8020f2c:	009b      	lsls	r3, r3, #2
 8020f2e:	4413      	add	r3, r2
 8020f30:	681a      	ldr	r2, [r3, #0]
 8020f32:	68fb      	ldr	r3, [r7, #12]
 8020f34:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8020f38:	4619      	mov	r1, r3
 8020f3a:	4610      	mov	r0, r2
 8020f3c:	f7fd ff44 	bl	801edc8 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 8020f40:	4b11      	ldr	r3, [pc, #68]	; (8020f88 <RegionUS915TxConfig+0x140>)
 8020f42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8020f44:	68fa      	ldr	r2, [r7, #12]
 8020f46:	8992      	ldrh	r2, [r2, #12]
 8020f48:	b2d2      	uxtb	r2, r2
 8020f4a:	4611      	mov	r1, r2
 8020f4c:	2001      	movs	r0, #1
 8020f4e:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 8020f50:	68fb      	ldr	r3, [r7, #12]
 8020f52:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8020f56:	68fb      	ldr	r3, [r7, #12]
 8020f58:	899b      	ldrh	r3, [r3, #12]
 8020f5a:	4619      	mov	r1, r3
 8020f5c:	4610      	mov	r0, r2
 8020f5e:	f7ff faa5 	bl	80204ac <GetTimeOnAir>
 8020f62:	4602      	mov	r2, r0
 8020f64:	687b      	ldr	r3, [r7, #4]
 8020f66:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8020f68:	68bb      	ldr	r3, [r7, #8]
 8020f6a:	7fba      	ldrb	r2, [r7, #30]
 8020f6c:	701a      	strb	r2, [r3, #0]
    return true;
 8020f6e:	2301      	movs	r3, #1
}
 8020f70:	4618      	mov	r0, r3
 8020f72:	3724      	adds	r7, #36	; 0x24
 8020f74:	46bd      	mov	sp, r7
 8020f76:	bd90      	pop	{r4, r7, pc}
 8020f78:	08028410 	.word	0x08028410
 8020f7c:	2000390c 	.word	0x2000390c
 8020f80:	20003c80 	.word	0x20003c80
 8020f84:	41f00000 	.word	0x41f00000
 8020f88:	08028494 	.word	0x08028494

08020f8c <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8020f8c:	b590      	push	{r4, r7, lr}
 8020f8e:	b097      	sub	sp, #92	; 0x5c
 8020f90:	af00      	add	r7, sp, #0
 8020f92:	60f8      	str	r0, [r7, #12]
 8020f94:	60b9      	str	r1, [r7, #8]
 8020f96:	607a      	str	r2, [r7, #4]
 8020f98:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8020f9a:	2307      	movs	r3, #7
 8020f9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8020fa0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8020fa4:	2200      	movs	r2, #0
 8020fa6:	601a      	str	r2, [r3, #0]
 8020fa8:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8020faa:	2300      	movs	r3, #0
 8020fac:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 8020fb0:	2300      	movs	r3, #0
 8020fb2:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8020fb6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8020fba:	2200      	movs	r2, #0
 8020fbc:	601a      	str	r2, [r3, #0]
 8020fbe:	605a      	str	r2, [r3, #4]
 8020fc0:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8020fc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8020fc6:	2206      	movs	r2, #6
 8020fc8:	4994      	ldr	r1, [pc, #592]	; (802121c <RegionUS915LinkAdrReq+0x290>)
 8020fca:	4618      	mov	r0, r3
 8020fcc:	f7fd fb57 	bl	801e67e <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8020fd0:	e11b      	b.n	802120a <RegionUS915LinkAdrReq+0x27e>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8020fd2:	68fb      	ldr	r3, [r7, #12]
 8020fd4:	685a      	ldr	r2, [r3, #4]
 8020fd6:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8020fda:	4413      	add	r3, r2
 8020fdc:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8020fe0:	4611      	mov	r1, r2
 8020fe2:	4618      	mov	r0, r3
 8020fe4:	f7fd fc36 	bl	801e854 <RegionCommonParseLinkAdrReq>
 8020fe8:	4603      	mov	r3, r0
 8020fea:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 8020fee:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8020ff2:	2b00      	cmp	r3, #0
 8020ff4:	f000 8114 	beq.w	8021220 <RegionUS915LinkAdrReq+0x294>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8020ff8:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8020ffc:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8021000:	4413      	add	r3, r2
 8021002:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8021006:	2307      	movs	r3, #7
 8021008:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 802100c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8021010:	2b06      	cmp	r3, #6
 8021012:	d116      	bne.n	8021042 <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8021014:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021018:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 802101c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021020:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 8021024:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021028:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 802102c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8021030:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8021034:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8021038:	b2db      	uxtb	r3, r3
 802103a:	b29b      	uxth	r3, r3
 802103c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8021040:	e0e3      	b.n	802120a <RegionUS915LinkAdrReq+0x27e>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8021042:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8021046:	2b07      	cmp	r3, #7
 8021048:	d112      	bne.n	8021070 <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 802104a:	2300      	movs	r3, #0
 802104c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 8021050:	2300      	movs	r3, #0
 8021052:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 8021056:	2300      	movs	r3, #0
 8021058:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 802105c:	2300      	movs	r3, #0
 802105e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8021062:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8021066:	b2db      	uxtb	r3, r3
 8021068:	b29b      	uxth	r3, r3
 802106a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 802106e:	e0cc      	b.n	802120a <RegionUS915LinkAdrReq+0x27e>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8021070:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8021074:	2b05      	cmp	r3, #5
 8021076:	f040 80bf 	bne.w	80211f8 <RegionUS915LinkAdrReq+0x26c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 802107a:	2301      	movs	r3, #1
 802107c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8021080:	2300      	movs	r3, #0
 8021082:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8021086:	2300      	movs	r3, #0
 8021088:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 802108c:	e0ae      	b.n	80211ec <RegionUS915LinkAdrReq+0x260>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 802108e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8021092:	b2da      	uxtb	r2, r3
 8021094:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8021098:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 802109c:	fa01 f303 	lsl.w	r3, r1, r3
 80210a0:	4013      	ands	r3, r2
 80210a2:	2b00      	cmp	r3, #0
 80210a4:	d04d      	beq.n	8021142 <RegionUS915LinkAdrReq+0x1b6>
                {
                    if( ( i % 2 ) == 0 )
 80210a6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80210aa:	f003 0301 	and.w	r3, r3, #1
 80210ae:	b2db      	uxtb	r3, r3
 80210b0:	2b00      	cmp	r3, #0
 80210b2:	d120      	bne.n	80210f6 <RegionUS915LinkAdrReq+0x16a>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 80210b4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80210b8:	005b      	lsls	r3, r3, #1
 80210ba:	3358      	adds	r3, #88	; 0x58
 80210bc:	443b      	add	r3, r7
 80210be:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80210c2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80210c6:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 80210ca:	b292      	uxth	r2, r2
 80210cc:	005b      	lsls	r3, r3, #1
 80210ce:	3358      	adds	r3, #88	; 0x58
 80210d0:	443b      	add	r3, r7
 80210d2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 80210d6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80210da:	b21a      	sxth	r2, r3
 80210dc:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80210e0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80210e4:	fa01 f303 	lsl.w	r3, r1, r3
 80210e8:	b21b      	sxth	r3, r3
 80210ea:	4313      	orrs	r3, r2
 80210ec:	b21b      	sxth	r3, r3
 80210ee:	b29b      	uxth	r3, r3
 80210f0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80210f4:	e075      	b.n	80211e2 <RegionUS915LinkAdrReq+0x256>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 80210f6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80210fa:	005b      	lsls	r3, r3, #1
 80210fc:	3358      	adds	r3, #88	; 0x58
 80210fe:	443b      	add	r3, r7
 8021100:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8021104:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8021108:	f062 02ff 	orn	r2, r2, #255	; 0xff
 802110c:	b292      	uxth	r2, r2
 802110e:	005b      	lsls	r3, r3, #1
 8021110:	3358      	adds	r3, #88	; 0x58
 8021112:	443b      	add	r3, r7
 8021114:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8021118:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 802111c:	b21a      	sxth	r2, r3
 802111e:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8021122:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8021126:	fa01 f303 	lsl.w	r3, r1, r3
 802112a:	b21b      	sxth	r3, r3
 802112c:	4313      	orrs	r3, r2
 802112e:	b21b      	sxth	r3, r3
 8021130:	b29b      	uxth	r3, r3
 8021132:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8021136:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 802113a:	3301      	adds	r3, #1
 802113c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 8021140:	e04f      	b.n	80211e2 <RegionUS915LinkAdrReq+0x256>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8021142:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8021146:	f003 0301 	and.w	r3, r3, #1
 802114a:	b2db      	uxtb	r3, r3
 802114c:	2b00      	cmp	r3, #0
 802114e:	d122      	bne.n	8021196 <RegionUS915LinkAdrReq+0x20a>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8021150:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8021154:	005b      	lsls	r3, r3, #1
 8021156:	3358      	adds	r3, #88	; 0x58
 8021158:	443b      	add	r3, r7
 802115a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 802115e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8021162:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8021166:	b292      	uxth	r2, r2
 8021168:	005b      	lsls	r3, r3, #1
 802116a:	3358      	adds	r3, #88	; 0x58
 802116c:	443b      	add	r3, r7
 802116e:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8021172:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8021176:	b21a      	sxth	r2, r3
 8021178:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 802117c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8021180:	fa01 f303 	lsl.w	r3, r1, r3
 8021184:	b21b      	sxth	r3, r3
 8021186:	43db      	mvns	r3, r3
 8021188:	b21b      	sxth	r3, r3
 802118a:	4013      	ands	r3, r2
 802118c:	b21b      	sxth	r3, r3
 802118e:	b29b      	uxth	r3, r3
 8021190:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8021194:	e025      	b.n	80211e2 <RegionUS915LinkAdrReq+0x256>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8021196:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 802119a:	005b      	lsls	r3, r3, #1
 802119c:	3358      	adds	r3, #88	; 0x58
 802119e:	443b      	add	r3, r7
 80211a0:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80211a4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80211a8:	b2d2      	uxtb	r2, r2
 80211aa:	b292      	uxth	r2, r2
 80211ac:	005b      	lsls	r3, r3, #1
 80211ae:	3358      	adds	r3, #88	; 0x58
 80211b0:	443b      	add	r3, r7
 80211b2:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 80211b6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80211ba:	b21a      	sxth	r2, r3
 80211bc:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 80211c0:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80211c4:	fa01 f303 	lsl.w	r3, r1, r3
 80211c8:	b21b      	sxth	r3, r3
 80211ca:	43db      	mvns	r3, r3
 80211cc:	b21b      	sxth	r3, r3
 80211ce:	4013      	ands	r3, r2
 80211d0:	b21b      	sxth	r3, r3
 80211d2:	b29b      	uxth	r3, r3
 80211d4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 80211d8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80211dc:	3301      	adds	r3, #1
 80211de:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 80211e2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80211e6:	3301      	adds	r3, #1
 80211e8:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 80211ec:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80211f0:	2b07      	cmp	r3, #7
 80211f2:	f67f af4c 	bls.w	802108e <RegionUS915LinkAdrReq+0x102>
 80211f6:	e008      	b.n	802120a <RegionUS915LinkAdrReq+0x27e>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 80211f8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80211fc:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8021200:	005b      	lsls	r3, r3, #1
 8021202:	3358      	adds	r3, #88	; 0x58
 8021204:	443b      	add	r3, r7
 8021206:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 802120a:	68fb      	ldr	r3, [r7, #12]
 802120c:	7a1b      	ldrb	r3, [r3, #8]
 802120e:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8021212:	429a      	cmp	r2, r3
 8021214:	f4ff aedd 	bcc.w	8020fd2 <RegionUS915LinkAdrReq+0x46>
 8021218:	e003      	b.n	8021222 <RegionUS915LinkAdrReq+0x296>
 802121a:	bf00      	nop
 802121c:	20003c80 	.word	0x20003c80
            break; // break loop, since no more request has been found
 8021220:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8021222:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8021226:	2b03      	cmp	r3, #3
 8021228:	dc0f      	bgt.n	802124a <RegionUS915LinkAdrReq+0x2be>
 802122a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 802122e:	2204      	movs	r2, #4
 8021230:	2100      	movs	r1, #0
 8021232:	4618      	mov	r0, r3
 8021234:	f7fd f9f7 	bl	801e626 <RegionCommonCountChannels>
 8021238:	4603      	mov	r3, r0
 802123a:	2b01      	cmp	r3, #1
 802123c:	d805      	bhi.n	802124a <RegionUS915LinkAdrReq+0x2be>
    {
        status &= 0xFE; // Channel mask KO
 802123e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8021242:	f023 0301 	bic.w	r3, r3, #1
 8021246:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 802124a:	2302      	movs	r3, #2
 802124c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8021250:	68fb      	ldr	r3, [r7, #12]
 8021252:	7a5b      	ldrb	r3, [r3, #9]
 8021254:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8021258:	f107 0338 	add.w	r3, r7, #56	; 0x38
 802125c:	4618      	mov	r0, r3
 802125e:	f7ff f953 	bl	8020508 <RegionUS915GetPhyParam>
 8021262:	4603      	mov	r3, r0
 8021264:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 8021266:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 802126a:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 802126c:	68fb      	ldr	r3, [r7, #12]
 802126e:	7a9b      	ldrb	r3, [r3, #10]
 8021270:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8021272:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8021276:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8021278:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 802127c:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 802127e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8021282:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8021284:	68fb      	ldr	r3, [r7, #12]
 8021286:	f993 300b 	ldrsb.w	r3, [r3, #11]
 802128a:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 802128c:	68fb      	ldr	r3, [r7, #12]
 802128e:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8021292:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8021294:	68fb      	ldr	r3, [r7, #12]
 8021296:	7b5b      	ldrb	r3, [r3, #13]
 8021298:	b25b      	sxtb	r3, r3
 802129a:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 802129c:	2348      	movs	r3, #72	; 0x48
 802129e:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 80212a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80212a6:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80212a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80212aa:	b25b      	sxtb	r3, r3
 80212ac:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 80212b0:	2304      	movs	r3, #4
 80212b2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 80212b6:	4b3a      	ldr	r3, [pc, #232]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 80212b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 80212ba:	230e      	movs	r3, #14
 80212bc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 80212c0:	2300      	movs	r3, #0
 80212c2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80212c6:	68fb      	ldr	r3, [r7, #12]
 80212c8:	681b      	ldr	r3, [r3, #0]
 80212ca:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80212cc:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80212d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80212d4:	1c9a      	adds	r2, r3, #2
 80212d6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80212da:	1c59      	adds	r1, r3, #1
 80212dc:	f107 0014 	add.w	r0, r7, #20
 80212e0:	4623      	mov	r3, r4
 80212e2:	f7fd fb08 	bl	801e8f6 <RegionCommonLinkAdrReqVerifyParams>
 80212e6:	4603      	mov	r3, r0
 80212e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80212ec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80212f0:	2b07      	cmp	r3, #7
 80212f2:	d13e      	bne.n	8021372 <RegionUS915LinkAdrReq+0x3e6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 80212f4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80212f8:	2206      	movs	r2, #6
 80212fa:	4619      	mov	r1, r3
 80212fc:	4829      	ldr	r0, [pc, #164]	; (80213a4 <RegionUS915LinkAdrReq+0x418>)
 80212fe:	f7fd f9be 	bl	801e67e <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 8021302:	4b27      	ldr	r3, [pc, #156]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021304:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 8021308:	4b25      	ldr	r3, [pc, #148]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 802130a:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 802130e:	4013      	ands	r3, r2
 8021310:	b29a      	uxth	r2, r3
 8021312:	4b23      	ldr	r3, [pc, #140]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021314:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 8021318:	4b21      	ldr	r3, [pc, #132]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 802131a:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 802131e:	4b20      	ldr	r3, [pc, #128]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021320:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 8021324:	4013      	ands	r3, r2
 8021326:	b29a      	uxth	r2, r3
 8021328:	4b1d      	ldr	r3, [pc, #116]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 802132a:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 802132e:	4b1c      	ldr	r3, [pc, #112]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021330:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 8021334:	4b1a      	ldr	r3, [pc, #104]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021336:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 802133a:	4013      	ands	r3, r2
 802133c:	b29a      	uxth	r2, r3
 802133e:	4b18      	ldr	r3, [pc, #96]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021340:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 8021344:	4b16      	ldr	r3, [pc, #88]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021346:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 802134a:	4b15      	ldr	r3, [pc, #84]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 802134c:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 8021350:	4013      	ands	r3, r2
 8021352:	b29a      	uxth	r2, r3
 8021354:	4b12      	ldr	r3, [pc, #72]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021356:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 802135a:	4b11      	ldr	r3, [pc, #68]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 802135c:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 8021360:	4b0f      	ldr	r3, [pc, #60]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021362:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 8021366:	4b0e      	ldr	r3, [pc, #56]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 8021368:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 802136c:	4b0c      	ldr	r3, [pc, #48]	; (80213a0 <RegionUS915LinkAdrReq+0x414>)
 802136e:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8021372:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 8021376:	68bb      	ldr	r3, [r7, #8]
 8021378:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 802137a:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 802137e:	687b      	ldr	r3, [r7, #4]
 8021380:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8021382:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8021386:	683b      	ldr	r3, [r7, #0]
 8021388:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 802138a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 802138c:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8021390:	701a      	strb	r2, [r3, #0]

    return status;
 8021392:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8021396:	4618      	mov	r0, r3
 8021398:	375c      	adds	r7, #92	; 0x5c
 802139a:	46bd      	mov	sp, r7
 802139c:	bd90      	pop	{r4, r7, pc}
 802139e:	bf00      	nop
 80213a0:	2000390c 	.word	0x2000390c
 80213a4:	20003c80 	.word	0x20003c80

080213a8 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80213a8:	b580      	push	{r7, lr}
 80213aa:	b084      	sub	sp, #16
 80213ac:	af00      	add	r7, sp, #0
 80213ae:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 80213b0:	2307      	movs	r3, #7
 80213b2:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 80213b4:	687b      	ldr	r3, [r7, #4]
 80213b6:	685b      	ldr	r3, [r3, #4]
 80213b8:	4618      	mov	r0, r3
 80213ba:	f7ff f833 	bl	8020424 <VerifyRfFreq>
 80213be:	4603      	mov	r3, r0
 80213c0:	f083 0301 	eor.w	r3, r3, #1
 80213c4:	b2db      	uxtb	r3, r3
 80213c6:	2b00      	cmp	r3, #0
 80213c8:	d003      	beq.n	80213d2 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 80213ca:	7bfb      	ldrb	r3, [r7, #15]
 80213cc:	f023 0301 	bic.w	r3, r3, #1
 80213d0:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 80213d2:	687b      	ldr	r3, [r7, #4]
 80213d4:	f993 3000 	ldrsb.w	r3, [r3]
 80213d8:	220d      	movs	r2, #13
 80213da:	2108      	movs	r1, #8
 80213dc:	4618      	mov	r0, r3
 80213de:	f7fd f8d1 	bl	801e584 <RegionCommonValueInRange>
 80213e2:	4603      	mov	r3, r0
 80213e4:	2b00      	cmp	r3, #0
 80213e6:	d103      	bne.n	80213f0 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 80213e8:	7bfb      	ldrb	r3, [r7, #15]
 80213ea:	f023 0302 	bic.w	r3, r3, #2
 80213ee:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 80213f0:	687b      	ldr	r3, [r7, #4]
 80213f2:	f993 3000 	ldrsb.w	r3, [r3]
 80213f6:	2207      	movs	r2, #7
 80213f8:	2105      	movs	r1, #5
 80213fa:	4618      	mov	r0, r3
 80213fc:	f7fd f8c2 	bl	801e584 <RegionCommonValueInRange>
 8021400:	4603      	mov	r3, r0
 8021402:	2b01      	cmp	r3, #1
 8021404:	d004      	beq.n	8021410 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8021406:	687b      	ldr	r3, [r7, #4]
 8021408:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 802140c:	2b0d      	cmp	r3, #13
 802140e:	dd03      	ble.n	8021418 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 8021410:	7bfb      	ldrb	r3, [r7, #15]
 8021412:	f023 0302 	bic.w	r3, r3, #2
 8021416:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8021418:	687b      	ldr	r3, [r7, #4]
 802141a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 802141e:	2203      	movs	r2, #3
 8021420:	2100      	movs	r1, #0
 8021422:	4618      	mov	r0, r3
 8021424:	f7fd f8ae 	bl	801e584 <RegionCommonValueInRange>
 8021428:	4603      	mov	r3, r0
 802142a:	2b00      	cmp	r3, #0
 802142c:	d103      	bne.n	8021436 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 802142e:	7bfb      	ldrb	r3, [r7, #15]
 8021430:	f023 0304 	bic.w	r3, r3, #4
 8021434:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8021436:	7bfb      	ldrb	r3, [r7, #15]
}
 8021438:	4618      	mov	r0, r3
 802143a:	3710      	adds	r7, #16
 802143c:	46bd      	mov	sp, r7
 802143e:	bd80      	pop	{r7, pc}

08021440 <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8021440:	b480      	push	{r7}
 8021442:	b083      	sub	sp, #12
 8021444:	af00      	add	r7, sp, #0
 8021446:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 8021448:	2300      	movs	r3, #0
}
 802144a:	4618      	mov	r0, r3
 802144c:	370c      	adds	r7, #12
 802144e:	46bd      	mov	sp, r7
 8021450:	bc80      	pop	{r7}
 8021452:	4770      	bx	lr

08021454 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8021454:	b480      	push	{r7}
 8021456:	b083      	sub	sp, #12
 8021458:	af00      	add	r7, sp, #0
 802145a:	6078      	str	r0, [r7, #4]
    return -1;
 802145c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8021460:	4618      	mov	r0, r3
 8021462:	370c      	adds	r7, #12
 8021464:	46bd      	mov	sp, r7
 8021466:	bc80      	pop	{r7}
 8021468:	4770      	bx	lr

0802146a <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 802146a:	b480      	push	{r7}
 802146c:	b083      	sub	sp, #12
 802146e:	af00      	add	r7, sp, #0
 8021470:	6078      	str	r0, [r7, #4]
    return 0;
 8021472:	2300      	movs	r3, #0
}
 8021474:	4618      	mov	r0, r3
 8021476:	370c      	adds	r7, #12
 8021478:	46bd      	mov	sp, r7
 802147a:	bc80      	pop	{r7}
 802147c:	4770      	bx	lr
	...

08021480 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8021480:	b480      	push	{r7}
 8021482:	b083      	sub	sp, #12
 8021484:	af00      	add	r7, sp, #0
 8021486:	4603      	mov	r3, r0
 8021488:	460a      	mov	r2, r1
 802148a:	71fb      	strb	r3, [r7, #7]
 802148c:	4613      	mov	r3, r2
 802148e:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8021490:	79bb      	ldrb	r3, [r7, #6]
 8021492:	2b00      	cmp	r3, #0
 8021494:	d108      	bne.n	80214a8 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 8021496:	4b15      	ldr	r3, [pc, #84]	; (80214ec <RegionUS915AlternateDr+0x6c>)
 8021498:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 802149c:	3301      	adds	r3, #1
 802149e:	b2da      	uxtb	r2, r3
 80214a0:	4b12      	ldr	r3, [pc, #72]	; (80214ec <RegionUS915AlternateDr+0x6c>)
 80214a2:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 80214a6:	e007      	b.n	80214b8 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 80214a8:	4b10      	ldr	r3, [pc, #64]	; (80214ec <RegionUS915AlternateDr+0x6c>)
 80214aa:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 80214ae:	3b01      	subs	r3, #1
 80214b0:	b2da      	uxtb	r2, r3
 80214b2:	4b0e      	ldr	r3, [pc, #56]	; (80214ec <RegionUS915AlternateDr+0x6c>)
 80214b4:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 80214b8:	4b0c      	ldr	r3, [pc, #48]	; (80214ec <RegionUS915AlternateDr+0x6c>)
 80214ba:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 80214be:	4b0c      	ldr	r3, [pc, #48]	; (80214f0 <RegionUS915AlternateDr+0x70>)
 80214c0:	fba3 1302 	umull	r1, r3, r3, r2
 80214c4:	0859      	lsrs	r1, r3, #1
 80214c6:	460b      	mov	r3, r1
 80214c8:	00db      	lsls	r3, r3, #3
 80214ca:	440b      	add	r3, r1
 80214cc:	1ad3      	subs	r3, r2, r3
 80214ce:	b2db      	uxtb	r3, r3
 80214d0:	2b00      	cmp	r3, #0
 80214d2:	d102      	bne.n	80214da <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 80214d4:	2304      	movs	r3, #4
 80214d6:	71fb      	strb	r3, [r7, #7]
 80214d8:	e001      	b.n	80214de <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 80214da:	2300      	movs	r3, #0
 80214dc:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 80214de:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80214e2:	4618      	mov	r0, r3
 80214e4:	370c      	adds	r7, #12
 80214e6:	46bd      	mov	sp, r7
 80214e8:	bc80      	pop	{r7}
 80214ea:	4770      	bx	lr
 80214ec:	2000390c 	.word	0x2000390c
 80214f0:	38e38e39 	.word	0x38e38e39

080214f4 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80214f4:	b580      	push	{r7, lr}
 80214f6:	b0a8      	sub	sp, #160	; 0xa0
 80214f8:	af02      	add	r7, sp, #8
 80214fa:	60f8      	str	r0, [r7, #12]
 80214fc:	60b9      	str	r1, [r7, #8]
 80214fe:	607a      	str	r2, [r7, #4]
 8021500:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8021502:	2300      	movs	r3, #0
 8021504:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 8021508:	2300      	movs	r3, #0
 802150a:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 802150e:	2300      	movs	r3, #0
 8021510:	64fb      	str	r3, [r7, #76]	; 0x4c
 8021512:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8021516:	2244      	movs	r2, #68	; 0x44
 8021518:	2100      	movs	r1, #0
 802151a:	4618      	mov	r0, r3
 802151c:	f004 fa92 	bl	8025a44 <memset>
    uint8_t newChannelIndex = 0;
 8021520:	2300      	movs	r3, #0
 8021522:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8021526:	230c      	movs	r3, #12
 8021528:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 802152c:	2204      	movs	r2, #4
 802152e:	2100      	movs	r1, #0
 8021530:	485e      	ldr	r0, [pc, #376]	; (80216ac <RegionUS915NextChannel+0x1b8>)
 8021532:	f7fd f878 	bl	801e626 <RegionCommonCountChannels>
 8021536:	4603      	mov	r3, r0
 8021538:	2b00      	cmp	r3, #0
 802153a:	d108      	bne.n	802154e <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 802153c:	2204      	movs	r2, #4
 802153e:	495c      	ldr	r1, [pc, #368]	; (80216b0 <RegionUS915NextChannel+0x1bc>)
 8021540:	485a      	ldr	r0, [pc, #360]	; (80216ac <RegionUS915NextChannel+0x1b8>)
 8021542:	f7fd f89c 	bl	801e67e <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8021546:	4b5b      	ldr	r3, [pc, #364]	; (80216b4 <RegionUS915NextChannel+0x1c0>)
 8021548:	2200      	movs	r2, #0
 802154a:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 802154e:	68fb      	ldr	r3, [r7, #12]
 8021550:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8021554:	2b03      	cmp	r3, #3
 8021556:	dd0b      	ble.n	8021570 <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8021558:	4b56      	ldr	r3, [pc, #344]	; (80216b4 <RegionUS915NextChannel+0x1c0>)
 802155a:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 802155e:	b2db      	uxtb	r3, r3
 8021560:	2b00      	cmp	r3, #0
 8021562:	d105      	bne.n	8021570 <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8021564:	4b53      	ldr	r3, [pc, #332]	; (80216b4 <RegionUS915NextChannel+0x1c0>)
 8021566:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 802156a:	4b52      	ldr	r3, [pc, #328]	; (80216b4 <RegionUS915NextChannel+0x1c0>)
 802156c:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8021570:	68fb      	ldr	r3, [r7, #12]
 8021572:	7a5b      	ldrb	r3, [r3, #9]
 8021574:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8021576:	68fb      	ldr	r3, [r7, #12]
 8021578:	f993 3008 	ldrsb.w	r3, [r3, #8]
 802157c:	b2db      	uxtb	r3, r3
 802157e:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 8021580:	4b4a      	ldr	r3, [pc, #296]	; (80216ac <RegionUS915NextChannel+0x1b8>)
 8021582:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 8021584:	4b4b      	ldr	r3, [pc, #300]	; (80216b4 <RegionUS915NextChannel+0x1c0>)
 8021586:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 8021588:	4b4b      	ldr	r3, [pc, #300]	; (80216b8 <RegionUS915NextChannel+0x1c4>)
 802158a:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 802158c:	2348      	movs	r3, #72	; 0x48
 802158e:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 8021590:	2300      	movs	r3, #0
 8021592:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8021594:	68fb      	ldr	r3, [r7, #12]
 8021596:	681b      	ldr	r3, [r3, #0]
 8021598:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 802159a:	68fb      	ldr	r3, [r7, #12]
 802159c:	685b      	ldr	r3, [r3, #4]
 802159e:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80215a0:	68fb      	ldr	r3, [r7, #12]
 80215a2:	7a9b      	ldrb	r3, [r3, #10]
 80215a4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 80215a8:	2301      	movs	r3, #1
 80215aa:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80215ae:	f107 0314 	add.w	r3, r7, #20
 80215b2:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 80215b4:	68fa      	ldr	r2, [r7, #12]
 80215b6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80215ba:	320c      	adds	r2, #12
 80215bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80215c0:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 80215c4:	68fb      	ldr	r3, [r7, #12]
 80215c6:	7d1b      	ldrb	r3, [r3, #20]
 80215c8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80215cc:	68fb      	ldr	r3, [r7, #12]
 80215ce:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80215d2:	68fb      	ldr	r3, [r7, #12]
 80215d4:	8adb      	ldrh	r3, [r3, #22]
 80215d6:	4619      	mov	r1, r3
 80215d8:	4610      	mov	r0, r2
 80215da:	f7fe ff67 	bl	80204ac <GetTimeOnAir>
 80215de:	4603      	mov	r3, r0
 80215e0:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80215e2:	f107 0195 	add.w	r1, r7, #149	; 0x95
 80215e6:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80215ea:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80215ee:	687b      	ldr	r3, [r7, #4]
 80215f0:	9301      	str	r3, [sp, #4]
 80215f2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80215f6:	9300      	str	r3, [sp, #0]
 80215f8:	460b      	mov	r3, r1
 80215fa:	6839      	ldr	r1, [r7, #0]
 80215fc:	f7fd fb43 	bl	801ec86 <RegionCommonIdentifyChannels>
 8021600:	4603      	mov	r3, r0
 8021602:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 8021606:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 802160a:	2b00      	cmp	r3, #0
 802160c:	d148      	bne.n	80216a0 <RegionUS915NextChannel+0x1ac>
    {
        if( nextChanParams->Joined == true )
 802160e:	68fb      	ldr	r3, [r7, #12]
 8021610:	7a5b      	ldrb	r3, [r3, #9]
 8021612:	2b00      	cmp	r3, #0
 8021614:	d00e      	beq.n	8021634 <RegionUS915NextChannel+0x140>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8021616:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 802161a:	3b01      	subs	r3, #1
 802161c:	4619      	mov	r1, r3
 802161e:	2000      	movs	r0, #0
 8021620:	f000 f8ee 	bl	8021800 <randr>
 8021624:	4603      	mov	r3, r0
 8021626:	3398      	adds	r3, #152	; 0x98
 8021628:	443b      	add	r3, r7
 802162a:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 802162e:	68bb      	ldr	r3, [r7, #8]
 8021630:	701a      	strb	r2, [r3, #0]
 8021632:	e02e      	b.n	8021692 <RegionUS915NextChannel+0x19e>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 8021634:	68fb      	ldr	r3, [r7, #12]
 8021636:	f993 3008 	ldrsb.w	r3, [r3, #8]
 802163a:	2b00      	cmp	r3, #0
 802163c:	d10e      	bne.n	802165c <RegionUS915NextChannel+0x168>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 802163e:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 8021642:	4618      	mov	r0, r3
 8021644:	f7fe fe2c 	bl	80202a0 <ComputeNext125kHzJoinChannel>
 8021648:	4603      	mov	r3, r0
 802164a:	2b03      	cmp	r3, #3
 802164c:	d101      	bne.n	8021652 <RegionUS915NextChannel+0x15e>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 802164e:	2303      	movs	r3, #3
 8021650:	e028      	b.n	80216a4 <RegionUS915NextChannel+0x1b0>
                }
                *channel = newChannelIndex;
 8021652:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8021656:	68bb      	ldr	r3, [r7, #8]
 8021658:	701a      	strb	r2, [r3, #0]
 802165a:	e01a      	b.n	8021692 <RegionUS915NextChannel+0x19e>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 802165c:	2300      	movs	r3, #0
 802165e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8021662:	e004      	b.n	802166e <RegionUS915NextChannel+0x17a>
                {
                    i++;
 8021664:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8021668:	3301      	adds	r3, #1
 802166a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 802166e:	4b11      	ldr	r3, [pc, #68]	; (80216b4 <RegionUS915NextChannel+0x1c0>)
 8021670:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 8021674:	b2da      	uxtb	r2, r3
 8021676:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 802167a:	fa42 f303 	asr.w	r3, r2, r3
 802167e:	f003 0301 	and.w	r3, r3, #1
 8021682:	2b00      	cmp	r3, #0
 8021684:	d0ee      	beq.n	8021664 <RegionUS915NextChannel+0x170>
                }
                *channel = 64 + i;
 8021686:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 802168a:	3340      	adds	r3, #64	; 0x40
 802168c:	b2da      	uxtb	r2, r3
 802168e:	68bb      	ldr	r3, [r7, #8]
 8021690:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 8021692:	68bb      	ldr	r3, [r7, #8]
 8021694:	781b      	ldrb	r3, [r3, #0]
 8021696:	2248      	movs	r2, #72	; 0x48
 8021698:	4619      	mov	r1, r3
 802169a:	4804      	ldr	r0, [pc, #16]	; (80216ac <RegionUS915NextChannel+0x1b8>)
 802169c:	f7fc ff8f 	bl	801e5be <RegionCommonChanDisable>
    }
    return status;
 80216a0:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 80216a4:	4618      	mov	r0, r3
 80216a6:	3798      	adds	r7, #152	; 0x98
 80216a8:	46bd      	mov	sp, r7
 80216aa:	bd80      	pop	{r7, pc}
 80216ac:	20003c8c 	.word	0x20003c8c
 80216b0:	20003c80 	.word	0x20003c80
 80216b4:	2000390c 	.word	0x2000390c
 80216b8:	20003c6c 	.word	0x20003c6c

080216bc <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 80216bc:	b580      	push	{r7, lr}
 80216be:	b084      	sub	sp, #16
 80216c0:	af00      	add	r7, sp, #0
 80216c2:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 80216c4:	687b      	ldr	r3, [r7, #4]
 80216c6:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80216ca:	687b      	ldr	r3, [r7, #4]
 80216cc:	781b      	ldrb	r3, [r3, #0]
 80216ce:	4619      	mov	r1, r3
 80216d0:	4a1e      	ldr	r2, [pc, #120]	; (802174c <RegionUS915SetContinuousWave+0x90>)
 80216d2:	460b      	mov	r3, r1
 80216d4:	005b      	lsls	r3, r3, #1
 80216d6:	440b      	add	r3, r1
 80216d8:	009b      	lsls	r3, r3, #2
 80216da:	4413      	add	r3, r2
 80216dc:	3309      	adds	r3, #9
 80216de:	781b      	ldrb	r3, [r3, #0]
 80216e0:	4619      	mov	r1, r3
 80216e2:	4a1a      	ldr	r2, [pc, #104]	; (802174c <RegionUS915SetContinuousWave+0x90>)
 80216e4:	460b      	mov	r3, r1
 80216e6:	009b      	lsls	r3, r3, #2
 80216e8:	440b      	add	r3, r1
 80216ea:	009b      	lsls	r3, r3, #2
 80216ec:	4413      	add	r3, r2
 80216ee:	f203 3362 	addw	r3, r3, #866	; 0x362
 80216f2:	f993 1000 	ldrsb.w	r1, [r3]
 80216f6:	687b      	ldr	r3, [r7, #4]
 80216f8:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80216fc:	4b14      	ldr	r3, [pc, #80]	; (8021750 <RegionUS915SetContinuousWave+0x94>)
 80216fe:	f7fe fe5d 	bl	80203bc <LimitTxPower>
 8021702:	4603      	mov	r3, r0
 8021704:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8021706:	2300      	movs	r3, #0
 8021708:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 802170a:	687b      	ldr	r3, [r7, #4]
 802170c:	781b      	ldrb	r3, [r3, #0]
 802170e:	4619      	mov	r1, r3
 8021710:	4a0e      	ldr	r2, [pc, #56]	; (802174c <RegionUS915SetContinuousWave+0x90>)
 8021712:	460b      	mov	r3, r1
 8021714:	005b      	lsls	r3, r3, #1
 8021716:	440b      	add	r3, r1
 8021718:	009b      	lsls	r3, r3, #2
 802171a:	4413      	add	r3, r2
 802171c:	681b      	ldr	r3, [r3, #0]
 802171e:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8021720:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8021724:	f04f 0200 	mov.w	r2, #0
 8021728:	490a      	ldr	r1, [pc, #40]	; (8021754 <RegionUS915SetContinuousWave+0x98>)
 802172a:	4618      	mov	r0, r3
 802172c:	f7fd f9c0 	bl	801eab0 <RegionCommonComputeTxPower>
 8021730:	4603      	mov	r3, r0
 8021732:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8021734:	4b08      	ldr	r3, [pc, #32]	; (8021758 <RegionUS915SetContinuousWave+0x9c>)
 8021736:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8021738:	687a      	ldr	r2, [r7, #4]
 802173a:	8992      	ldrh	r2, [r2, #12]
 802173c:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8021740:	68b8      	ldr	r0, [r7, #8]
 8021742:	4798      	blx	r3
}
 8021744:	bf00      	nop
 8021746:	3710      	adds	r7, #16
 8021748:	46bd      	mov	sp, r7
 802174a:	bd80      	pop	{r7, pc}
 802174c:	2000390c 	.word	0x2000390c
 8021750:	20003c80 	.word	0x20003c80
 8021754:	41f00000 	.word	0x41f00000
 8021758:	08028494 	.word	0x08028494

0802175c <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 802175c:	b480      	push	{r7}
 802175e:	b085      	sub	sp, #20
 8021760:	af00      	add	r7, sp, #0
 8021762:	4603      	mov	r3, r0
 8021764:	71fb      	strb	r3, [r7, #7]
 8021766:	460b      	mov	r3, r1
 8021768:	71bb      	strb	r3, [r7, #6]
 802176a:	4613      	mov	r3, r2
 802176c:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 802176e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8021772:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8021776:	4909      	ldr	r1, [pc, #36]	; (802179c <RegionUS915ApplyDrOffset+0x40>)
 8021778:	0092      	lsls	r2, r2, #2
 802177a:	440a      	add	r2, r1
 802177c:	4413      	add	r3, r2
 802177e:	781b      	ldrb	r3, [r3, #0]
 8021780:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8021782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8021786:	2b00      	cmp	r3, #0
 8021788:	da01      	bge.n	802178e <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 802178a:	2300      	movs	r3, #0
 802178c:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 802178e:	7bfb      	ldrb	r3, [r7, #15]
}
 8021790:	4618      	mov	r0, r3
 8021792:	3714      	adds	r7, #20
 8021794:	46bd      	mov	sp, r7
 8021796:	bc80      	pop	{r7}
 8021798:	4770      	bx	lr
 802179a:	bf00      	nop
 802179c:	08028460 	.word	0x08028460

080217a0 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 80217a0:	b480      	push	{r7}
 80217a2:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 80217a4:	4b0d      	ldr	r3, [pc, #52]	; (80217dc <rand1+0x3c>)
 80217a6:	681b      	ldr	r3, [r3, #0]
 80217a8:	4a0d      	ldr	r2, [pc, #52]	; (80217e0 <rand1+0x40>)
 80217aa:	fb02 f303 	mul.w	r3, r2, r3
 80217ae:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80217b2:	3339      	adds	r3, #57	; 0x39
 80217b4:	4a09      	ldr	r2, [pc, #36]	; (80217dc <rand1+0x3c>)
 80217b6:	6013      	str	r3, [r2, #0]
 80217b8:	4b08      	ldr	r3, [pc, #32]	; (80217dc <rand1+0x3c>)
 80217ba:	681a      	ldr	r2, [r3, #0]
 80217bc:	2303      	movs	r3, #3
 80217be:	fba3 1302 	umull	r1, r3, r3, r2
 80217c2:	1ad1      	subs	r1, r2, r3
 80217c4:	0849      	lsrs	r1, r1, #1
 80217c6:	440b      	add	r3, r1
 80217c8:	0f99      	lsrs	r1, r3, #30
 80217ca:	460b      	mov	r3, r1
 80217cc:	07db      	lsls	r3, r3, #31
 80217ce:	1a5b      	subs	r3, r3, r1
 80217d0:	1ad1      	subs	r1, r2, r3
 80217d2:	460b      	mov	r3, r1
}
 80217d4:	4618      	mov	r0, r3
 80217d6:	46bd      	mov	sp, r7
 80217d8:	bc80      	pop	{r7}
 80217da:	4770      	bx	lr
 80217dc:	200001cc 	.word	0x200001cc
 80217e0:	41c64e6d 	.word	0x41c64e6d

080217e4 <srand1>:

void srand1( uint32_t seed )
{
 80217e4:	b480      	push	{r7}
 80217e6:	b083      	sub	sp, #12
 80217e8:	af00      	add	r7, sp, #0
 80217ea:	6078      	str	r0, [r7, #4]
    next = seed;
 80217ec:	4a03      	ldr	r2, [pc, #12]	; (80217fc <srand1+0x18>)
 80217ee:	687b      	ldr	r3, [r7, #4]
 80217f0:	6013      	str	r3, [r2, #0]
}
 80217f2:	bf00      	nop
 80217f4:	370c      	adds	r7, #12
 80217f6:	46bd      	mov	sp, r7
 80217f8:	bc80      	pop	{r7}
 80217fa:	4770      	bx	lr
 80217fc:	200001cc 	.word	0x200001cc

08021800 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 8021800:	b580      	push	{r7, lr}
 8021802:	b082      	sub	sp, #8
 8021804:	af00      	add	r7, sp, #0
 8021806:	6078      	str	r0, [r7, #4]
 8021808:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 802180a:	f7ff ffc9 	bl	80217a0 <rand1>
 802180e:	4602      	mov	r2, r0
 8021810:	6839      	ldr	r1, [r7, #0]
 8021812:	687b      	ldr	r3, [r7, #4]
 8021814:	1acb      	subs	r3, r1, r3
 8021816:	3301      	adds	r3, #1
 8021818:	fb92 f1f3 	sdiv	r1, r2, r3
 802181c:	fb01 f303 	mul.w	r3, r1, r3
 8021820:	1ad2      	subs	r2, r2, r3
 8021822:	687b      	ldr	r3, [r7, #4]
 8021824:	4413      	add	r3, r2
}
 8021826:	4618      	mov	r0, r3
 8021828:	3708      	adds	r7, #8
 802182a:	46bd      	mov	sp, r7
 802182c:	bd80      	pop	{r7, pc}

0802182e <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 802182e:	b480      	push	{r7}
 8021830:	b085      	sub	sp, #20
 8021832:	af00      	add	r7, sp, #0
 8021834:	60f8      	str	r0, [r7, #12]
 8021836:	60b9      	str	r1, [r7, #8]
 8021838:	4613      	mov	r3, r2
 802183a:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 802183c:	e007      	b.n	802184e <memcpy1+0x20>
    {
        *dst++ = *src++;
 802183e:	68ba      	ldr	r2, [r7, #8]
 8021840:	1c53      	adds	r3, r2, #1
 8021842:	60bb      	str	r3, [r7, #8]
 8021844:	68fb      	ldr	r3, [r7, #12]
 8021846:	1c59      	adds	r1, r3, #1
 8021848:	60f9      	str	r1, [r7, #12]
 802184a:	7812      	ldrb	r2, [r2, #0]
 802184c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 802184e:	88fb      	ldrh	r3, [r7, #6]
 8021850:	1e5a      	subs	r2, r3, #1
 8021852:	80fa      	strh	r2, [r7, #6]
 8021854:	2b00      	cmp	r3, #0
 8021856:	d1f2      	bne.n	802183e <memcpy1+0x10>
    }
}
 8021858:	bf00      	nop
 802185a:	bf00      	nop
 802185c:	3714      	adds	r7, #20
 802185e:	46bd      	mov	sp, r7
 8021860:	bc80      	pop	{r7}
 8021862:	4770      	bx	lr

08021864 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8021864:	b480      	push	{r7}
 8021866:	b085      	sub	sp, #20
 8021868:	af00      	add	r7, sp, #0
 802186a:	60f8      	str	r0, [r7, #12]
 802186c:	60b9      	str	r1, [r7, #8]
 802186e:	4613      	mov	r3, r2
 8021870:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8021872:	88fb      	ldrh	r3, [r7, #6]
 8021874:	3b01      	subs	r3, #1
 8021876:	68fa      	ldr	r2, [r7, #12]
 8021878:	4413      	add	r3, r2
 802187a:	60fb      	str	r3, [r7, #12]
    while( size-- )
 802187c:	e007      	b.n	802188e <memcpyr+0x2a>
    {
        *dst-- = *src++;
 802187e:	68ba      	ldr	r2, [r7, #8]
 8021880:	1c53      	adds	r3, r2, #1
 8021882:	60bb      	str	r3, [r7, #8]
 8021884:	68fb      	ldr	r3, [r7, #12]
 8021886:	1e59      	subs	r1, r3, #1
 8021888:	60f9      	str	r1, [r7, #12]
 802188a:	7812      	ldrb	r2, [r2, #0]
 802188c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 802188e:	88fb      	ldrh	r3, [r7, #6]
 8021890:	1e5a      	subs	r2, r3, #1
 8021892:	80fa      	strh	r2, [r7, #6]
 8021894:	2b00      	cmp	r3, #0
 8021896:	d1f2      	bne.n	802187e <memcpyr+0x1a>
    }
}
 8021898:	bf00      	nop
 802189a:	bf00      	nop
 802189c:	3714      	adds	r7, #20
 802189e:	46bd      	mov	sp, r7
 80218a0:	bc80      	pop	{r7}
 80218a2:	4770      	bx	lr

080218a4 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 80218a4:	b480      	push	{r7}
 80218a6:	b083      	sub	sp, #12
 80218a8:	af00      	add	r7, sp, #0
 80218aa:	6078      	str	r0, [r7, #4]
 80218ac:	460b      	mov	r3, r1
 80218ae:	70fb      	strb	r3, [r7, #3]
 80218b0:	4613      	mov	r3, r2
 80218b2:	803b      	strh	r3, [r7, #0]
    while( size-- )
 80218b4:	e004      	b.n	80218c0 <memset1+0x1c>
    {
        *dst++ = value;
 80218b6:	687b      	ldr	r3, [r7, #4]
 80218b8:	1c5a      	adds	r2, r3, #1
 80218ba:	607a      	str	r2, [r7, #4]
 80218bc:	78fa      	ldrb	r2, [r7, #3]
 80218be:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80218c0:	883b      	ldrh	r3, [r7, #0]
 80218c2:	1e5a      	subs	r2, r3, #1
 80218c4:	803a      	strh	r2, [r7, #0]
 80218c6:	2b00      	cmp	r3, #0
 80218c8:	d1f5      	bne.n	80218b6 <memset1+0x12>
    }
}
 80218ca:	bf00      	nop
 80218cc:	bf00      	nop
 80218ce:	370c      	adds	r7, #12
 80218d0:	46bd      	mov	sp, r7
 80218d2:	bc80      	pop	{r7}
 80218d4:	4770      	bx	lr
	...

080218d8 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 80218d8:	b580      	push	{r7, lr}
 80218da:	b08a      	sub	sp, #40	; 0x28
 80218dc:	af00      	add	r7, sp, #0
 80218de:	60b9      	str	r1, [r7, #8]
 80218e0:	607a      	str	r2, [r7, #4]
 80218e2:	603b      	str	r3, [r7, #0]
 80218e4:	4603      	mov	r3, r0
 80218e6:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 80218e8:	2300      	movs	r3, #0
 80218ea:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 80218ec:	2300      	movs	r3, #0
 80218ee:	617b      	str	r3, [r7, #20]
 80218f0:	2300      	movs	r3, #0
 80218f2:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 80218f4:	687b      	ldr	r3, [r7, #4]
 80218f6:	2b00      	cmp	r3, #0
 80218f8:	d001      	beq.n	80218fe <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 80218fa:	2300      	movs	r3, #0
 80218fc:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 80218fe:	687b      	ldr	r3, [r7, #4]
 8021900:	2b00      	cmp	r3, #0
 8021902:	bf14      	ite	ne
 8021904:	2301      	movne	r3, #1
 8021906:	2300      	moveq	r3, #0
 8021908:	b2da      	uxtb	r2, r3
 802190a:	4ba8      	ldr	r3, [pc, #672]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 802190c:	705a      	strb	r2, [r3, #1]

    switch( modem )
 802190e:	7bfb      	ldrb	r3, [r7, #15]
 8021910:	2b00      	cmp	r3, #0
 8021912:	d003      	beq.n	802191c <RadioSetRxGenericConfig+0x44>
 8021914:	2b01      	cmp	r3, #1
 8021916:	f000 80aa 	beq.w	8021a6e <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 802191a:	e15f      	b.n	8021bdc <RadioSetRxGenericConfig+0x304>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 802191c:	68bb      	ldr	r3, [r7, #8]
 802191e:	68db      	ldr	r3, [r3, #12]
 8021920:	2b00      	cmp	r3, #0
 8021922:	d003      	beq.n	802192c <RadioSetRxGenericConfig+0x54>
 8021924:	68bb      	ldr	r3, [r7, #8]
 8021926:	691b      	ldr	r3, [r3, #16]
 8021928:	2b00      	cmp	r3, #0
 802192a:	d102      	bne.n	8021932 <RadioSetRxGenericConfig+0x5a>
                return -1;
 802192c:	f04f 33ff 	mov.w	r3, #4294967295
 8021930:	e155      	b.n	8021bde <RadioSetRxGenericConfig+0x306>
            if ( config->fsk.SyncWordLength>8)
 8021932:	68bb      	ldr	r3, [r7, #8]
 8021934:	7d5b      	ldrb	r3, [r3, #21]
 8021936:	2b08      	cmp	r3, #8
 8021938:	d902      	bls.n	8021940 <RadioSetRxGenericConfig+0x68>
                return -1;
 802193a:	f04f 33ff 	mov.w	r3, #4294967295
 802193e:	e14e      	b.n	8021bde <RadioSetRxGenericConfig+0x306>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8021940:	2300      	movs	r3, #0
 8021942:	623b      	str	r3, [r7, #32]
 8021944:	e00d      	b.n	8021962 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 8021946:	68bb      	ldr	r3, [r7, #8]
 8021948:	699a      	ldr	r2, [r3, #24]
 802194a:	6a3b      	ldr	r3, [r7, #32]
 802194c:	4413      	add	r3, r2
 802194e:	7819      	ldrb	r1, [r3, #0]
 8021950:	f107 0214 	add.w	r2, r7, #20
 8021954:	6a3b      	ldr	r3, [r7, #32]
 8021956:	4413      	add	r3, r2
 8021958:	460a      	mov	r2, r1
 802195a:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 802195c:	6a3b      	ldr	r3, [r7, #32]
 802195e:	3301      	adds	r3, #1
 8021960:	623b      	str	r3, [r7, #32]
 8021962:	68bb      	ldr	r3, [r7, #8]
 8021964:	7d5b      	ldrb	r3, [r3, #21]
 8021966:	461a      	mov	r2, r3
 8021968:	6a3b      	ldr	r3, [r7, #32]
 802196a:	4293      	cmp	r3, r2
 802196c:	dbeb      	blt.n	8021946 <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 802196e:	68bb      	ldr	r3, [r7, #8]
 8021970:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8021974:	2b00      	cmp	r3, #0
 8021976:	d104      	bne.n	8021982 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8021978:	68bb      	ldr	r3, [r7, #8]
 802197a:	69db      	ldr	r3, [r3, #28]
 802197c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8021980:	e002      	b.n	8021988 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 8021982:	23ff      	movs	r3, #255	; 0xff
 8021984:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8021988:	68bb      	ldr	r3, [r7, #8]
 802198a:	681b      	ldr	r3, [r3, #0]
 802198c:	2b00      	cmp	r3, #0
 802198e:	bf14      	ite	ne
 8021990:	2301      	movne	r3, #1
 8021992:	2300      	moveq	r3, #0
 8021994:	b2db      	uxtb	r3, r3
 8021996:	4618      	mov	r0, r3
 8021998:	f001 fff4 	bl	8023984 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 802199c:	4b83      	ldr	r3, [pc, #524]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 802199e:	2200      	movs	r2, #0
 80219a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 80219a4:	68bb      	ldr	r3, [r7, #8]
 80219a6:	68db      	ldr	r3, [r3, #12]
 80219a8:	4a80      	ldr	r2, [pc, #512]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 80219aa:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 80219ac:	68bb      	ldr	r3, [r7, #8]
 80219ae:	791a      	ldrb	r2, [r3, #4]
 80219b0:	4b7e      	ldr	r3, [pc, #504]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 80219b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 80219b6:	68bb      	ldr	r3, [r7, #8]
 80219b8:	689b      	ldr	r3, [r3, #8]
 80219ba:	4618      	mov	r0, r3
 80219bc:	f000 fa7c 	bl	8021eb8 <RadioGetFskBandwidthRegValue>
 80219c0:	4603      	mov	r3, r0
 80219c2:	461a      	mov	r2, r3
 80219c4:	4b79      	ldr	r3, [pc, #484]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 80219c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80219ca:	4b78      	ldr	r3, [pc, #480]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 80219cc:	2200      	movs	r2, #0
 80219ce:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 80219d0:	68bb      	ldr	r3, [r7, #8]
 80219d2:	691b      	ldr	r3, [r3, #16]
 80219d4:	b29b      	uxth	r3, r3
 80219d6:	00db      	lsls	r3, r3, #3
 80219d8:	b29a      	uxth	r2, r3
 80219da:	4b74      	ldr	r3, [pc, #464]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 80219dc:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 80219de:	68bb      	ldr	r3, [r7, #8]
 80219e0:	7d1a      	ldrb	r2, [r3, #20]
 80219e2:	4b72      	ldr	r3, [pc, #456]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 80219e4:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 80219e6:	68bb      	ldr	r3, [r7, #8]
 80219e8:	7d5b      	ldrb	r3, [r3, #21]
 80219ea:	00db      	lsls	r3, r3, #3
 80219ec:	b2da      	uxtb	r2, r3
 80219ee:	4b6f      	ldr	r3, [pc, #444]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 80219f0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 80219f2:	68bb      	ldr	r3, [r7, #8]
 80219f4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80219f8:	4b6c      	ldr	r3, [pc, #432]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 80219fa:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 80219fc:	68bb      	ldr	r3, [r7, #8]
 80219fe:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 8021a02:	4b6a      	ldr	r3, [pc, #424]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021a04:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8021a06:	4a69      	ldr	r2, [pc, #420]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021a08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8021a0c:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8021a0e:	68bb      	ldr	r3, [r7, #8]
 8021a10:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8021a14:	4b65      	ldr	r3, [pc, #404]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021a16:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8021a18:	68bb      	ldr	r3, [r7, #8]
 8021a1a:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8021a1e:	4b63      	ldr	r3, [pc, #396]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021a20:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8021a22:	f001 f914 	bl	8022c4e <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 8021a26:	2000      	movs	r0, #0
 8021a28:	f000 fadc 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8021a2c:	4860      	ldr	r0, [pc, #384]	; (8021bb0 <RadioSetRxGenericConfig+0x2d8>)
 8021a2e:	f002 f9f3 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8021a32:	4860      	ldr	r0, [pc, #384]	; (8021bb4 <RadioSetRxGenericConfig+0x2dc>)
 8021a34:	f002 fac4 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8021a38:	f107 0314 	add.w	r3, r7, #20
 8021a3c:	4618      	mov	r0, r3
 8021a3e:	f001 fdc4 	bl	80235ca <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8021a42:	68bb      	ldr	r3, [r7, #8]
 8021a44:	8c1b      	ldrh	r3, [r3, #32]
 8021a46:	4618      	mov	r0, r3
 8021a48:	f001 fe0e 	bl	8023668 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8021a4c:	68bb      	ldr	r3, [r7, #8]
 8021a4e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8021a50:	4618      	mov	r0, r3
 8021a52:	f001 fde9 	bl	8023628 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 8021a56:	683b      	ldr	r3, [r7, #0]
 8021a58:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8021a5c:	fb03 f202 	mul.w	r2, r3, r2
 8021a60:	68bb      	ldr	r3, [r7, #8]
 8021a62:	68db      	ldr	r3, [r3, #12]
 8021a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8021a68:	4a50      	ldr	r2, [pc, #320]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021a6a:	6093      	str	r3, [r2, #8]
            break;
 8021a6c:	e0b6      	b.n	8021bdc <RadioSetRxGenericConfig+0x304>
            if  (config->lora.PreambleLen== 0)
 8021a6e:	68bb      	ldr	r3, [r7, #8]
 8021a70:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8021a72:	2b00      	cmp	r3, #0
 8021a74:	d102      	bne.n	8021a7c <RadioSetRxGenericConfig+0x1a4>
                return -1;
 8021a76:	f04f 33ff 	mov.w	r3, #4294967295
 8021a7a:	e0b0      	b.n	8021bde <RadioSetRxGenericConfig+0x306>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8021a7c:	68bb      	ldr	r3, [r7, #8]
 8021a7e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8021a82:	2b01      	cmp	r3, #1
 8021a84:	d104      	bne.n	8021a90 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8021a86:	68bb      	ldr	r3, [r7, #8]
 8021a88:	69db      	ldr	r3, [r3, #28]
 8021a8a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8021a8e:	e002      	b.n	8021a96 <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8021a90:	23ff      	movs	r3, #255	; 0xff
 8021a92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 8021a96:	68bb      	ldr	r3, [r7, #8]
 8021a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8021a9a:	2b00      	cmp	r3, #0
 8021a9c:	bf14      	ite	ne
 8021a9e:	2301      	movne	r3, #1
 8021aa0:	2300      	moveq	r3, #0
 8021aa2:	b2db      	uxtb	r3, r3
 8021aa4:	4618      	mov	r0, r3
 8021aa6:	f001 ff6d 	bl	8023984 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8021aaa:	683b      	ldr	r3, [r7, #0]
 8021aac:	b2db      	uxtb	r3, r3
 8021aae:	4618      	mov	r0, r3
 8021ab0:	f001 ff7a 	bl	80239a8 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8021ab4:	4b3d      	ldr	r3, [pc, #244]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021ab6:	2201      	movs	r2, #1
 8021ab8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8021abc:	68bb      	ldr	r3, [r7, #8]
 8021abe:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8021ac2:	4b3a      	ldr	r3, [pc, #232]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021ac4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8021ac8:	68bb      	ldr	r3, [r7, #8]
 8021aca:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8021ace:	4b37      	ldr	r3, [pc, #220]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021ad0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8021ad4:	68bb      	ldr	r3, [r7, #8]
 8021ad6:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8021ada:	4b34      	ldr	r3, [pc, #208]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021adc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8021ae0:	68bb      	ldr	r3, [r7, #8]
 8021ae2:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8021ae6:	2b02      	cmp	r3, #2
 8021ae8:	d010      	beq.n	8021b0c <RadioSetRxGenericConfig+0x234>
 8021aea:	2b02      	cmp	r3, #2
 8021aec:	dc22      	bgt.n	8021b34 <RadioSetRxGenericConfig+0x25c>
 8021aee:	2b00      	cmp	r3, #0
 8021af0:	d002      	beq.n	8021af8 <RadioSetRxGenericConfig+0x220>
 8021af2:	2b01      	cmp	r3, #1
 8021af4:	d005      	beq.n	8021b02 <RadioSetRxGenericConfig+0x22a>
                break;
 8021af6:	e01d      	b.n	8021b34 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8021af8:	4b2c      	ldr	r3, [pc, #176]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021afa:	2200      	movs	r2, #0
 8021afc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8021b00:	e019      	b.n	8021b36 <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8021b02:	4b2a      	ldr	r3, [pc, #168]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b04:	2201      	movs	r2, #1
 8021b06:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8021b0a:	e014      	b.n	8021b36 <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8021b0c:	68bb      	ldr	r3, [r7, #8]
 8021b0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8021b12:	2b0b      	cmp	r3, #11
 8021b14:	d004      	beq.n	8021b20 <RadioSetRxGenericConfig+0x248>
 8021b16:	68bb      	ldr	r3, [r7, #8]
 8021b18:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8021b1c:	2b0c      	cmp	r3, #12
 8021b1e:	d104      	bne.n	8021b2a <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8021b20:	4b22      	ldr	r3, [pc, #136]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b22:	2201      	movs	r2, #1
 8021b24:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8021b28:	e005      	b.n	8021b36 <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8021b2a:	4b20      	ldr	r3, [pc, #128]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b2c:	2200      	movs	r2, #0
 8021b2e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8021b32:	e000      	b.n	8021b36 <RadioSetRxGenericConfig+0x25e>
                break;
 8021b34:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8021b36:	4b1d      	ldr	r3, [pc, #116]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b38:	2201      	movs	r2, #1
 8021b3a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8021b3c:	68bb      	ldr	r3, [r7, #8]
 8021b3e:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8021b40:	4b1a      	ldr	r3, [pc, #104]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b42:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8021b44:	68bb      	ldr	r3, [r7, #8]
 8021b46:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8021b4a:	4b18      	ldr	r3, [pc, #96]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b4c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8021b4e:	4a17      	ldr	r2, [pc, #92]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8021b54:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8021b56:	68bb      	ldr	r3, [r7, #8]
 8021b58:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8021b5c:	4b13      	ldr	r3, [pc, #76]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b5e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8021b62:	68bb      	ldr	r3, [r7, #8]
 8021b64:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8021b68:	4b10      	ldr	r3, [pc, #64]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8021b6e:	f001 f86e 	bl	8022c4e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8021b72:	2001      	movs	r0, #1
 8021b74:	f000 fa36 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8021b78:	480d      	ldr	r0, [pc, #52]	; (8021bb0 <RadioSetRxGenericConfig+0x2d8>)
 8021b7a:	f002 f94d 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8021b7e:	480d      	ldr	r0, [pc, #52]	; (8021bb4 <RadioSetRxGenericConfig+0x2dc>)
 8021b80:	f002 fa1e 	bl	8023fc0 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8021b84:	4b09      	ldr	r3, [pc, #36]	; (8021bac <RadioSetRxGenericConfig+0x2d4>)
 8021b86:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8021b8a:	2b01      	cmp	r3, #1
 8021b8c:	d114      	bne.n	8021bb8 <RadioSetRxGenericConfig+0x2e0>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8021b8e:	f240 7036 	movw	r0, #1846	; 0x736
 8021b92:	f002 fb7d 	bl	8024290 <SUBGRF_ReadRegister>
 8021b96:	4603      	mov	r3, r0
 8021b98:	f023 0304 	bic.w	r3, r3, #4
 8021b9c:	b2db      	uxtb	r3, r3
 8021b9e:	4619      	mov	r1, r3
 8021ba0:	f240 7036 	movw	r0, #1846	; 0x736
 8021ba4:	f002 fb60 	bl	8024268 <SUBGRF_WriteRegister>
 8021ba8:	e013      	b.n	8021bd2 <RadioSetRxGenericConfig+0x2fa>
 8021baa:	bf00      	nop
 8021bac:	20003dac 	.word	0x20003dac
 8021bb0:	20003de4 	.word	0x20003de4
 8021bb4:	20003dba 	.word	0x20003dba
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8021bb8:	f240 7036 	movw	r0, #1846	; 0x736
 8021bbc:	f002 fb68 	bl	8024290 <SUBGRF_ReadRegister>
 8021bc0:	4603      	mov	r3, r0
 8021bc2:	f043 0304 	orr.w	r3, r3, #4
 8021bc6:	b2db      	uxtb	r3, r3
 8021bc8:	4619      	mov	r1, r3
 8021bca:	f240 7036 	movw	r0, #1846	; 0x736
 8021bce:	f002 fb4b 	bl	8024268 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8021bd2:	4b05      	ldr	r3, [pc, #20]	; (8021be8 <RadioSetRxGenericConfig+0x310>)
 8021bd4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8021bd8:	609a      	str	r2, [r3, #8]
            break;
 8021bda:	bf00      	nop
    }
    return status;
 8021bdc:	69fb      	ldr	r3, [r7, #28]
}
 8021bde:	4618      	mov	r0, r3
 8021be0:	3728      	adds	r7, #40	; 0x28
 8021be2:	46bd      	mov	sp, r7
 8021be4:	bd80      	pop	{r7, pc}
 8021be6:	bf00      	nop
 8021be8:	20003dac 	.word	0x20003dac

08021bec <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8021bec:	b580      	push	{r7, lr}
 8021bee:	b088      	sub	sp, #32
 8021bf0:	af00      	add	r7, sp, #0
 8021bf2:	60b9      	str	r1, [r7, #8]
 8021bf4:	607b      	str	r3, [r7, #4]
 8021bf6:	4603      	mov	r3, r0
 8021bf8:	73fb      	strb	r3, [r7, #15]
 8021bfa:	4613      	mov	r3, r2
 8021bfc:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8021bfe:	2300      	movs	r3, #0
 8021c00:	617b      	str	r3, [r7, #20]
 8021c02:	2300      	movs	r3, #0
 8021c04:	61bb      	str	r3, [r7, #24]
    switch( modem )
 8021c06:	7bfb      	ldrb	r3, [r7, #15]
 8021c08:	2b02      	cmp	r3, #2
 8021c0a:	f000 811c 	beq.w	8021e46 <RadioSetTxGenericConfig+0x25a>
 8021c0e:	2b02      	cmp	r3, #2
 8021c10:	f300 8138 	bgt.w	8021e84 <RadioSetTxGenericConfig+0x298>
 8021c14:	2b00      	cmp	r3, #0
 8021c16:	d003      	beq.n	8021c20 <RadioSetTxGenericConfig+0x34>
 8021c18:	2b01      	cmp	r3, #1
 8021c1a:	f000 8083 	beq.w	8021d24 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8021c1e:	e131      	b.n	8021e84 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8021c20:	68bb      	ldr	r3, [r7, #8]
 8021c22:	689b      	ldr	r3, [r3, #8]
 8021c24:	2b00      	cmp	r3, #0
 8021c26:	d003      	beq.n	8021c30 <RadioSetTxGenericConfig+0x44>
 8021c28:	68bb      	ldr	r3, [r7, #8]
 8021c2a:	691b      	ldr	r3, [r3, #16]
 8021c2c:	2b00      	cmp	r3, #0
 8021c2e:	d102      	bne.n	8021c36 <RadioSetTxGenericConfig+0x4a>
                return -1;
 8021c30:	f04f 33ff 	mov.w	r3, #4294967295
 8021c34:	e135      	b.n	8021ea2 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 8021c36:	68bb      	ldr	r3, [r7, #8]
 8021c38:	7d1b      	ldrb	r3, [r3, #20]
 8021c3a:	2b08      	cmp	r3, #8
 8021c3c:	d902      	bls.n	8021c44 <RadioSetTxGenericConfig+0x58>
                return -1;
 8021c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8021c42:	e12e      	b.n	8021ea2 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8021c44:	2300      	movs	r3, #0
 8021c46:	61fb      	str	r3, [r7, #28]
 8021c48:	e00d      	b.n	8021c66 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 8021c4a:	68bb      	ldr	r3, [r7, #8]
 8021c4c:	699a      	ldr	r2, [r3, #24]
 8021c4e:	69fb      	ldr	r3, [r7, #28]
 8021c50:	4413      	add	r3, r2
 8021c52:	7819      	ldrb	r1, [r3, #0]
 8021c54:	f107 0214 	add.w	r2, r7, #20
 8021c58:	69fb      	ldr	r3, [r7, #28]
 8021c5a:	4413      	add	r3, r2
 8021c5c:	460a      	mov	r2, r1
 8021c5e:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8021c60:	69fb      	ldr	r3, [r7, #28]
 8021c62:	3301      	adds	r3, #1
 8021c64:	61fb      	str	r3, [r7, #28]
 8021c66:	68bb      	ldr	r3, [r7, #8]
 8021c68:	7d1b      	ldrb	r3, [r3, #20]
 8021c6a:	461a      	mov	r2, r3
 8021c6c:	69fb      	ldr	r3, [r7, #28]
 8021c6e:	4293      	cmp	r3, r2
 8021c70:	dbeb      	blt.n	8021c4a <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8021c72:	4b8e      	ldr	r3, [pc, #568]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021c74:	2200      	movs	r2, #0
 8021c76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8021c7a:	68bb      	ldr	r3, [r7, #8]
 8021c7c:	689b      	ldr	r3, [r3, #8]
 8021c7e:	4a8b      	ldr	r2, [pc, #556]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021c80:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8021c82:	68bb      	ldr	r3, [r7, #8]
 8021c84:	781a      	ldrb	r2, [r3, #0]
 8021c86:	4b89      	ldr	r3, [pc, #548]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021c88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8021c8c:	68bb      	ldr	r3, [r7, #8]
 8021c8e:	685b      	ldr	r3, [r3, #4]
 8021c90:	4618      	mov	r0, r3
 8021c92:	f000 f911 	bl	8021eb8 <RadioGetFskBandwidthRegValue>
 8021c96:	4603      	mov	r3, r0
 8021c98:	461a      	mov	r2, r3
 8021c9a:	4b84      	ldr	r3, [pc, #528]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021c9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8021ca0:	68bb      	ldr	r3, [r7, #8]
 8021ca2:	68db      	ldr	r3, [r3, #12]
 8021ca4:	4a81      	ldr	r2, [pc, #516]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021ca6:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8021ca8:	4b80      	ldr	r3, [pc, #512]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021caa:	2200      	movs	r2, #0
 8021cac:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8021cae:	68bb      	ldr	r3, [r7, #8]
 8021cb0:	691b      	ldr	r3, [r3, #16]
 8021cb2:	b29b      	uxth	r3, r3
 8021cb4:	00db      	lsls	r3, r3, #3
 8021cb6:	b29a      	uxth	r2, r3
 8021cb8:	4b7c      	ldr	r3, [pc, #496]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021cba:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8021cbc:	4b7b      	ldr	r3, [pc, #492]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021cbe:	2204      	movs	r2, #4
 8021cc0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8021cc2:	68bb      	ldr	r3, [r7, #8]
 8021cc4:	7d1b      	ldrb	r3, [r3, #20]
 8021cc6:	00db      	lsls	r3, r3, #3
 8021cc8:	b2da      	uxtb	r2, r3
 8021cca:	4b78      	ldr	r3, [pc, #480]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021ccc:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8021cce:	4b77      	ldr	r3, [pc, #476]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021cd0:	2200      	movs	r2, #0
 8021cd2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8021cd4:	68bb      	ldr	r3, [r7, #8]
 8021cd6:	7f9a      	ldrb	r2, [r3, #30]
 8021cd8:	4b74      	ldr	r3, [pc, #464]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021cda:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8021cdc:	68bb      	ldr	r3, [r7, #8]
 8021cde:	7fda      	ldrb	r2, [r3, #31]
 8021ce0:	4b72      	ldr	r3, [pc, #456]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021ce2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8021ce4:	68bb      	ldr	r3, [r7, #8]
 8021ce6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8021cea:	4b70      	ldr	r3, [pc, #448]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021cec:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8021cee:	f000 ffae 	bl	8022c4e <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8021cf2:	2000      	movs	r0, #0
 8021cf4:	f000 f976 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8021cf8:	486d      	ldr	r0, [pc, #436]	; (8021eb0 <RadioSetTxGenericConfig+0x2c4>)
 8021cfa:	f002 f88d 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8021cfe:	486d      	ldr	r0, [pc, #436]	; (8021eb4 <RadioSetTxGenericConfig+0x2c8>)
 8021d00:	f002 f95e 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8021d04:	f107 0314 	add.w	r3, r7, #20
 8021d08:	4618      	mov	r0, r3
 8021d0a:	f001 fc5e 	bl	80235ca <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8021d0e:	68bb      	ldr	r3, [r7, #8]
 8021d10:	8b9b      	ldrh	r3, [r3, #28]
 8021d12:	4618      	mov	r0, r3
 8021d14:	f001 fca8 	bl	8023668 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8021d18:	68bb      	ldr	r3, [r7, #8]
 8021d1a:	8c1b      	ldrh	r3, [r3, #32]
 8021d1c:	4618      	mov	r0, r3
 8021d1e:	f001 fc83 	bl	8023628 <SUBGRF_SetCrcPolynomial>
            break;
 8021d22:	e0b0      	b.n	8021e86 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8021d24:	4b61      	ldr	r3, [pc, #388]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021d26:	2201      	movs	r2, #1
 8021d28:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8021d2c:	68bb      	ldr	r3, [r7, #8]
 8021d2e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8021d32:	4b5e      	ldr	r3, [pc, #376]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021d34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8021d38:	68bb      	ldr	r3, [r7, #8]
 8021d3a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8021d3e:	4b5b      	ldr	r3, [pc, #364]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021d40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8021d44:	68bb      	ldr	r3, [r7, #8]
 8021d46:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8021d4a:	4b58      	ldr	r3, [pc, #352]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021d4c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8021d50:	68bb      	ldr	r3, [r7, #8]
 8021d52:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8021d56:	2b02      	cmp	r3, #2
 8021d58:	d010      	beq.n	8021d7c <RadioSetTxGenericConfig+0x190>
 8021d5a:	2b02      	cmp	r3, #2
 8021d5c:	dc22      	bgt.n	8021da4 <RadioSetTxGenericConfig+0x1b8>
 8021d5e:	2b00      	cmp	r3, #0
 8021d60:	d002      	beq.n	8021d68 <RadioSetTxGenericConfig+0x17c>
 8021d62:	2b01      	cmp	r3, #1
 8021d64:	d005      	beq.n	8021d72 <RadioSetTxGenericConfig+0x186>
                break;
 8021d66:	e01d      	b.n	8021da4 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8021d68:	4b50      	ldr	r3, [pc, #320]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021d6a:	2200      	movs	r2, #0
 8021d6c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8021d70:	e019      	b.n	8021da6 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8021d72:	4b4e      	ldr	r3, [pc, #312]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021d74:	2201      	movs	r2, #1
 8021d76:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8021d7a:	e014      	b.n	8021da6 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8021d7c:	68bb      	ldr	r3, [r7, #8]
 8021d7e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8021d82:	2b0b      	cmp	r3, #11
 8021d84:	d004      	beq.n	8021d90 <RadioSetTxGenericConfig+0x1a4>
 8021d86:	68bb      	ldr	r3, [r7, #8]
 8021d88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8021d8c:	2b0c      	cmp	r3, #12
 8021d8e:	d104      	bne.n	8021d9a <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8021d90:	4b46      	ldr	r3, [pc, #280]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021d92:	2201      	movs	r2, #1
 8021d94:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8021d98:	e005      	b.n	8021da6 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8021d9a:	4b44      	ldr	r3, [pc, #272]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021d9c:	2200      	movs	r2, #0
 8021d9e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8021da2:	e000      	b.n	8021da6 <RadioSetTxGenericConfig+0x1ba>
                break;
 8021da4:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 8021da6:	68bb      	ldr	r3, [r7, #8]
 8021da8:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8021dac:	2b00      	cmp	r3, #0
 8021dae:	bf14      	ite	ne
 8021db0:	2301      	movne	r3, #1
 8021db2:	2300      	moveq	r3, #0
 8021db4:	b2db      	uxtb	r3, r3
 8021db6:	461a      	mov	r2, r3
 8021db8:	4b3c      	ldr	r3, [pc, #240]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021dba:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8021dbe:	4b3b      	ldr	r3, [pc, #236]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021dc0:	2201      	movs	r2, #1
 8021dc2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8021dc4:	68bb      	ldr	r3, [r7, #8]
 8021dc6:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8021dc8:	4b38      	ldr	r3, [pc, #224]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021dca:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8021dcc:	68bb      	ldr	r3, [r7, #8]
 8021dce:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8021dd2:	4b36      	ldr	r3, [pc, #216]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021dd4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8021dd6:	68bb      	ldr	r3, [r7, #8]
 8021dd8:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8021ddc:	4b33      	ldr	r3, [pc, #204]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021dde:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8021de2:	68bb      	ldr	r3, [r7, #8]
 8021de4:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8021de8:	4b30      	ldr	r3, [pc, #192]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021dea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8021dee:	f000 ff2e 	bl	8022c4e <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8021df2:	2001      	movs	r0, #1
 8021df4:	f000 f8f6 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8021df8:	482d      	ldr	r0, [pc, #180]	; (8021eb0 <RadioSetTxGenericConfig+0x2c4>)
 8021dfa:	f002 f80d 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8021dfe:	482d      	ldr	r0, [pc, #180]	; (8021eb4 <RadioSetTxGenericConfig+0x2c8>)
 8021e00:	f002 f8de 	bl	8023fc0 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8021e04:	4b29      	ldr	r3, [pc, #164]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021e06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8021e0a:	2b06      	cmp	r3, #6
 8021e0c:	d10d      	bne.n	8021e2a <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8021e0e:	f640 0089 	movw	r0, #2185	; 0x889
 8021e12:	f002 fa3d 	bl	8024290 <SUBGRF_ReadRegister>
 8021e16:	4603      	mov	r3, r0
 8021e18:	f023 0304 	bic.w	r3, r3, #4
 8021e1c:	b2db      	uxtb	r3, r3
 8021e1e:	4619      	mov	r1, r3
 8021e20:	f640 0089 	movw	r0, #2185	; 0x889
 8021e24:	f002 fa20 	bl	8024268 <SUBGRF_WriteRegister>
            break;
 8021e28:	e02d      	b.n	8021e86 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8021e2a:	f640 0089 	movw	r0, #2185	; 0x889
 8021e2e:	f002 fa2f 	bl	8024290 <SUBGRF_ReadRegister>
 8021e32:	4603      	mov	r3, r0
 8021e34:	f043 0304 	orr.w	r3, r3, #4
 8021e38:	b2db      	uxtb	r3, r3
 8021e3a:	4619      	mov	r1, r3
 8021e3c:	f640 0089 	movw	r0, #2185	; 0x889
 8021e40:	f002 fa12 	bl	8024268 <SUBGRF_WriteRegister>
            break;
 8021e44:	e01f      	b.n	8021e86 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 8021e46:	68bb      	ldr	r3, [r7, #8]
 8021e48:	689b      	ldr	r3, [r3, #8]
 8021e4a:	2b00      	cmp	r3, #0
 8021e4c:	d004      	beq.n	8021e58 <RadioSetTxGenericConfig+0x26c>
 8021e4e:	68bb      	ldr	r3, [r7, #8]
 8021e50:	689b      	ldr	r3, [r3, #8]
 8021e52:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8021e56:	d902      	bls.n	8021e5e <RadioSetTxGenericConfig+0x272>
                return -1;
 8021e58:	f04f 33ff 	mov.w	r3, #4294967295
 8021e5c:	e021      	b.n	8021ea2 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8021e5e:	2002      	movs	r0, #2
 8021e60:	f000 f8c0 	bl	8021fe4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8021e64:	4b11      	ldr	r3, [pc, #68]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021e66:	2202      	movs	r2, #2
 8021e68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8021e6c:	68bb      	ldr	r3, [r7, #8]
 8021e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8021e70:	4a0e      	ldr	r2, [pc, #56]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021e72:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8021e74:	4b0d      	ldr	r3, [pc, #52]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021e76:	2216      	movs	r2, #22
 8021e78:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8021e7c:	480c      	ldr	r0, [pc, #48]	; (8021eb0 <RadioSetTxGenericConfig+0x2c4>)
 8021e7e:	f001 ffcb 	bl	8023e18 <SUBGRF_SetModulationParams>
            break;
 8021e82:	e000      	b.n	8021e86 <RadioSetTxGenericConfig+0x29a>
            break;
 8021e84:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8021e86:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8021e8a:	4618      	mov	r0, r3
 8021e8c:	f002 fa90 	bl	80243b0 <SUBGRF_SetRfTxPower>
 8021e90:	4603      	mov	r3, r0
 8021e92:	461a      	mov	r2, r3
 8021e94:	4b05      	ldr	r3, [pc, #20]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021e96:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8021e9a:	4a04      	ldr	r2, [pc, #16]	; (8021eac <RadioSetTxGenericConfig+0x2c0>)
 8021e9c:	687b      	ldr	r3, [r7, #4]
 8021e9e:	6053      	str	r3, [r2, #4]
    return 0;
 8021ea0:	2300      	movs	r3, #0
}
 8021ea2:	4618      	mov	r0, r3
 8021ea4:	3720      	adds	r7, #32
 8021ea6:	46bd      	mov	sp, r7
 8021ea8:	bd80      	pop	{r7, pc}
 8021eaa:	bf00      	nop
 8021eac:	20003dac 	.word	0x20003dac
 8021eb0:	20003de4 	.word	0x20003de4
 8021eb4:	20003dba 	.word	0x20003dba

08021eb8 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8021eb8:	b480      	push	{r7}
 8021eba:	b085      	sub	sp, #20
 8021ebc:	af00      	add	r7, sp, #0
 8021ebe:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8021ec0:	687b      	ldr	r3, [r7, #4]
 8021ec2:	2b00      	cmp	r3, #0
 8021ec4:	d101      	bne.n	8021eca <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8021ec6:	231f      	movs	r3, #31
 8021ec8:	e016      	b.n	8021ef8 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8021eca:	2300      	movs	r3, #0
 8021ecc:	73fb      	strb	r3, [r7, #15]
 8021ece:	e00f      	b.n	8021ef0 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8021ed0:	7bfb      	ldrb	r3, [r7, #15]
 8021ed2:	4a0c      	ldr	r2, [pc, #48]	; (8021f04 <RadioGetFskBandwidthRegValue+0x4c>)
 8021ed4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8021ed8:	687a      	ldr	r2, [r7, #4]
 8021eda:	429a      	cmp	r2, r3
 8021edc:	d205      	bcs.n	8021eea <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8021ede:	7bfb      	ldrb	r3, [r7, #15]
 8021ee0:	4a08      	ldr	r2, [pc, #32]	; (8021f04 <RadioGetFskBandwidthRegValue+0x4c>)
 8021ee2:	00db      	lsls	r3, r3, #3
 8021ee4:	4413      	add	r3, r2
 8021ee6:	791b      	ldrb	r3, [r3, #4]
 8021ee8:	e006      	b.n	8021ef8 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8021eea:	7bfb      	ldrb	r3, [r7, #15]
 8021eec:	3301      	adds	r3, #1
 8021eee:	73fb      	strb	r3, [r7, #15]
 8021ef0:	7bfb      	ldrb	r3, [r7, #15]
 8021ef2:	2b15      	cmp	r3, #21
 8021ef4:	d9ec      	bls.n	8021ed0 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8021ef6:	e7fe      	b.n	8021ef6 <RadioGetFskBandwidthRegValue+0x3e>
}
 8021ef8:	4618      	mov	r0, r3
 8021efa:	3714      	adds	r7, #20
 8021efc:	46bd      	mov	sp, r7
 8021efe:	bc80      	pop	{r7}
 8021f00:	4770      	bx	lr
 8021f02:	bf00      	nop
 8021f04:	08028510 	.word	0x08028510

08021f08 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8021f08:	b580      	push	{r7, lr}
 8021f0a:	b084      	sub	sp, #16
 8021f0c:	af02      	add	r7, sp, #8
 8021f0e:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8021f10:	4a21      	ldr	r2, [pc, #132]	; (8021f98 <RadioInit+0x90>)
 8021f12:	687b      	ldr	r3, [r7, #4]
 8021f14:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8021f16:	4b21      	ldr	r3, [pc, #132]	; (8021f9c <RadioInit+0x94>)
 8021f18:	2200      	movs	r2, #0
 8021f1a:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8021f1c:	4b1f      	ldr	r3, [pc, #124]	; (8021f9c <RadioInit+0x94>)
 8021f1e:	2200      	movs	r2, #0
 8021f20:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8021f22:	4b1e      	ldr	r3, [pc, #120]	; (8021f9c <RadioInit+0x94>)
 8021f24:	2200      	movs	r2, #0
 8021f26:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8021f28:	481d      	ldr	r0, [pc, #116]	; (8021fa0 <RadioInit+0x98>)
 8021f2a:	f001 fab9 	bl	80234a0 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8021f2e:	2000      	movs	r0, #0
 8021f30:	f000 ffce 	bl	8022ed0 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8021f34:	f001 fd6a 	bl	8023a0c <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8021f38:	2100      	movs	r1, #0
 8021f3a:	2000      	movs	r0, #0
 8021f3c:	f002 f8e0 	bl	8024100 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8021f40:	2204      	movs	r2, #4
 8021f42:	2100      	movs	r1, #0
 8021f44:	2001      	movs	r0, #1
 8021f46:	f001 feff 	bl	8023d48 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8021f4a:	2300      	movs	r3, #0
 8021f4c:	2200      	movs	r2, #0
 8021f4e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8021f52:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8021f56:	f001 fe27 	bl	8023ba8 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8021f5a:	f000 fe65 	bl	8022c28 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8021f5e:	2300      	movs	r3, #0
 8021f60:	9300      	str	r3, [sp, #0]
 8021f62:	4b10      	ldr	r3, [pc, #64]	; (8021fa4 <RadioInit+0x9c>)
 8021f64:	2200      	movs	r2, #0
 8021f66:	f04f 31ff 	mov.w	r1, #4294967295
 8021f6a:	480f      	ldr	r0, [pc, #60]	; (8021fa8 <RadioInit+0xa0>)
 8021f6c:	f002 ffb0 	bl	8024ed0 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8021f70:	2300      	movs	r3, #0
 8021f72:	9300      	str	r3, [sp, #0]
 8021f74:	4b0d      	ldr	r3, [pc, #52]	; (8021fac <RadioInit+0xa4>)
 8021f76:	2200      	movs	r2, #0
 8021f78:	f04f 31ff 	mov.w	r1, #4294967295
 8021f7c:	480c      	ldr	r0, [pc, #48]	; (8021fb0 <RadioInit+0xa8>)
 8021f7e:	f002 ffa7 	bl	8024ed0 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8021f82:	4809      	ldr	r0, [pc, #36]	; (8021fa8 <RadioInit+0xa0>)
 8021f84:	f003 f848 	bl	8025018 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8021f88:	4809      	ldr	r0, [pc, #36]	; (8021fb0 <RadioInit+0xa8>)
 8021f8a:	f003 f845 	bl	8025018 <UTIL_TIMER_Stop>
}
 8021f8e:	bf00      	nop
 8021f90:	3708      	adds	r7, #8
 8021f92:	46bd      	mov	sp, r7
 8021f94:	bd80      	pop	{r7, pc}
 8021f96:	bf00      	nop
 8021f98:	20003da8 	.word	0x20003da8
 8021f9c:	20003dac 	.word	0x20003dac
 8021fa0:	08022f9d 	.word	0x08022f9d
 8021fa4:	08022f3d 	.word	0x08022f3d
 8021fa8:	20003e04 	.word	0x20003e04
 8021fac:	08022f6d 	.word	0x08022f6d
 8021fb0:	20003e1c 	.word	0x20003e1c

08021fb4 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8021fb4:	b580      	push	{r7, lr}
 8021fb6:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8021fb8:	f001 fab8 	bl	802352c <SUBGRF_GetOperatingMode>
 8021fbc:	4603      	mov	r3, r0
 8021fbe:	2b07      	cmp	r3, #7
 8021fc0:	d00a      	beq.n	8021fd8 <RadioGetStatus+0x24>
 8021fc2:	2b07      	cmp	r3, #7
 8021fc4:	dc0a      	bgt.n	8021fdc <RadioGetStatus+0x28>
 8021fc6:	2b04      	cmp	r3, #4
 8021fc8:	d002      	beq.n	8021fd0 <RadioGetStatus+0x1c>
 8021fca:	2b05      	cmp	r3, #5
 8021fcc:	d002      	beq.n	8021fd4 <RadioGetStatus+0x20>
 8021fce:	e005      	b.n	8021fdc <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8021fd0:	2302      	movs	r3, #2
 8021fd2:	e004      	b.n	8021fde <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8021fd4:	2301      	movs	r3, #1
 8021fd6:	e002      	b.n	8021fde <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8021fd8:	2303      	movs	r3, #3
 8021fda:	e000      	b.n	8021fde <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8021fdc:	2300      	movs	r3, #0
    }
}
 8021fde:	4618      	mov	r0, r3
 8021fe0:	bd80      	pop	{r7, pc}
	...

08021fe4 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8021fe4:	b580      	push	{r7, lr}
 8021fe6:	b082      	sub	sp, #8
 8021fe8:	af00      	add	r7, sp, #0
 8021fea:	4603      	mov	r3, r0
 8021fec:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8021fee:	4a19      	ldr	r2, [pc, #100]	; (8022054 <RadioSetModem+0x70>)
 8021ff0:	79fb      	ldrb	r3, [r7, #7]
 8021ff2:	7013      	strb	r3, [r2, #0]
    switch( modem )
 8021ff4:	79fb      	ldrb	r3, [r7, #7]
 8021ff6:	2b04      	cmp	r3, #4
 8021ff8:	d023      	beq.n	8022042 <RadioSetModem+0x5e>
 8021ffa:	2b04      	cmp	r3, #4
 8021ffc:	dc03      	bgt.n	8022006 <RadioSetModem+0x22>
 8021ffe:	2b01      	cmp	r3, #1
 8022000:	d008      	beq.n	8022014 <RadioSetModem+0x30>
 8022002:	2b03      	cmp	r3, #3
 8022004:	d019      	beq.n	802203a <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8022006:	2000      	movs	r0, #0
 8022008:	f001 fe76 	bl	8023cf8 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 802200c:	4b11      	ldr	r3, [pc, #68]	; (8022054 <RadioSetModem+0x70>)
 802200e:	2200      	movs	r2, #0
 8022010:	735a      	strb	r2, [r3, #13]
            break;
 8022012:	e01b      	b.n	802204c <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8022014:	2001      	movs	r0, #1
 8022016:	f001 fe6f 	bl	8023cf8 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 802201a:	4b0e      	ldr	r3, [pc, #56]	; (8022054 <RadioSetModem+0x70>)
 802201c:	7b5a      	ldrb	r2, [r3, #13]
 802201e:	4b0d      	ldr	r3, [pc, #52]	; (8022054 <RadioSetModem+0x70>)
 8022020:	7b1b      	ldrb	r3, [r3, #12]
 8022022:	429a      	cmp	r2, r3
 8022024:	d011      	beq.n	802204a <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8022026:	4b0b      	ldr	r3, [pc, #44]	; (8022054 <RadioSetModem+0x70>)
 8022028:	7b1a      	ldrb	r2, [r3, #12]
 802202a:	4b0a      	ldr	r3, [pc, #40]	; (8022054 <RadioSetModem+0x70>)
 802202c:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 802202e:	4b09      	ldr	r3, [pc, #36]	; (8022054 <RadioSetModem+0x70>)
 8022030:	7b5b      	ldrb	r3, [r3, #13]
 8022032:	4618      	mov	r0, r3
 8022034:	f000 ff4c 	bl	8022ed0 <RadioSetPublicNetwork>
            }
            break;
 8022038:	e007      	b.n	802204a <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 802203a:	2002      	movs	r0, #2
 802203c:	f001 fe5c 	bl	8023cf8 <SUBGRF_SetPacketType>
            break;
 8022040:	e004      	b.n	802204c <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8022042:	2000      	movs	r0, #0
 8022044:	f001 fe58 	bl	8023cf8 <SUBGRF_SetPacketType>
            break;
 8022048:	e000      	b.n	802204c <RadioSetModem+0x68>
            break;
 802204a:	bf00      	nop
    }
}
 802204c:	bf00      	nop
 802204e:	3708      	adds	r7, #8
 8022050:	46bd      	mov	sp, r7
 8022052:	bd80      	pop	{r7, pc}
 8022054:	20003dac 	.word	0x20003dac

08022058 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8022058:	b580      	push	{r7, lr}
 802205a:	b082      	sub	sp, #8
 802205c:	af00      	add	r7, sp, #0
 802205e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8022060:	6878      	ldr	r0, [r7, #4]
 8022062:	f001 fe01 	bl	8023c68 <SUBGRF_SetRfFrequency>
}
 8022066:	bf00      	nop
 8022068:	3708      	adds	r7, #8
 802206a:	46bd      	mov	sp, r7
 802206c:	bd80      	pop	{r7, pc}

0802206e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 802206e:	b580      	push	{r7, lr}
 8022070:	b090      	sub	sp, #64	; 0x40
 8022072:	af0a      	add	r7, sp, #40	; 0x28
 8022074:	60f8      	str	r0, [r7, #12]
 8022076:	60b9      	str	r1, [r7, #8]
 8022078:	603b      	str	r3, [r7, #0]
 802207a:	4613      	mov	r3, r2
 802207c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 802207e:	2301      	movs	r3, #1
 8022080:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8022082:	2300      	movs	r3, #0
 8022084:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8022086:	2300      	movs	r3, #0
 8022088:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 802208a:	f000 fde0 	bl	8022c4e <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 802208e:	2000      	movs	r0, #0
 8022090:	f7ff ffa8 	bl	8021fe4 <RadioSetModem>

    RadioSetChannel( freq );
 8022094:	68f8      	ldr	r0, [r7, #12]
 8022096:	f7ff ffdf 	bl	8022058 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 802209a:	2301      	movs	r3, #1
 802209c:	9309      	str	r3, [sp, #36]	; 0x24
 802209e:	2300      	movs	r3, #0
 80220a0:	9308      	str	r3, [sp, #32]
 80220a2:	2300      	movs	r3, #0
 80220a4:	9307      	str	r3, [sp, #28]
 80220a6:	2300      	movs	r3, #0
 80220a8:	9306      	str	r3, [sp, #24]
 80220aa:	2300      	movs	r3, #0
 80220ac:	9305      	str	r3, [sp, #20]
 80220ae:	2300      	movs	r3, #0
 80220b0:	9304      	str	r3, [sp, #16]
 80220b2:	2300      	movs	r3, #0
 80220b4:	9303      	str	r3, [sp, #12]
 80220b6:	2300      	movs	r3, #0
 80220b8:	9302      	str	r3, [sp, #8]
 80220ba:	2303      	movs	r3, #3
 80220bc:	9301      	str	r3, [sp, #4]
 80220be:	68bb      	ldr	r3, [r7, #8]
 80220c0:	9300      	str	r3, [sp, #0]
 80220c2:	2300      	movs	r3, #0
 80220c4:	f44f 7216 	mov.w	r2, #600	; 0x258
 80220c8:	68b9      	ldr	r1, [r7, #8]
 80220ca:	2000      	movs	r0, #0
 80220cc:	f000 f840 	bl	8022150 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80220d0:	2000      	movs	r0, #0
 80220d2:	f000 fdc3 	bl	8022c5c <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80220d6:	f000 ff29 	bl	8022f2c <RadioGetWakeupTime>
 80220da:	4603      	mov	r3, r0
 80220dc:	4618      	mov	r0, r3
 80220de:	f7e4 fa0e 	bl	80064fe <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80220e2:	f003 f8b3 	bl	802524c <UTIL_TIMER_GetCurrentTime>
 80220e6:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80220e8:	e00d      	b.n	8022106 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80220ea:	2000      	movs	r0, #0
 80220ec:	f000 fe6e 	bl	8022dcc <RadioRssi>
 80220f0:	4603      	mov	r3, r0
 80220f2:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80220f4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80220f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80220fc:	429a      	cmp	r2, r3
 80220fe:	dd02      	ble.n	8022106 <RadioIsChannelFree+0x98>
        {
            status = false;
 8022100:	2300      	movs	r3, #0
 8022102:	75fb      	strb	r3, [r7, #23]
            break;
 8022104:	e006      	b.n	8022114 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8022106:	6938      	ldr	r0, [r7, #16]
 8022108:	f003 f8b2 	bl	8025270 <UTIL_TIMER_GetElapsedTime>
 802210c:	4602      	mov	r2, r0
 802210e:	683b      	ldr	r3, [r7, #0]
 8022110:	4293      	cmp	r3, r2
 8022112:	d8ea      	bhi.n	80220ea <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8022114:	f000 fd9b 	bl	8022c4e <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8022118:	7dfb      	ldrb	r3, [r7, #23]
}
 802211a:	4618      	mov	r0, r3
 802211c:	3718      	adds	r7, #24
 802211e:	46bd      	mov	sp, r7
 8022120:	bd80      	pop	{r7, pc}

08022122 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8022122:	b580      	push	{r7, lr}
 8022124:	b082      	sub	sp, #8
 8022126:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8022128:	2300      	movs	r3, #0
 802212a:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 802212c:	2001      	movs	r0, #1
 802212e:	f7ff ff59 	bl	8021fe4 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8022132:	2300      	movs	r3, #0
 8022134:	2200      	movs	r2, #0
 8022136:	2100      	movs	r1, #0
 8022138:	2000      	movs	r0, #0
 802213a:	f001 fd35 	bl	8023ba8 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 802213e:	f001 fac6 	bl	80236ce <SUBGRF_GetRandom>
 8022142:	6078      	str	r0, [r7, #4]

    return rnd;
 8022144:	687b      	ldr	r3, [r7, #4]
}
 8022146:	4618      	mov	r0, r3
 8022148:	3708      	adds	r7, #8
 802214a:	46bd      	mov	sp, r7
 802214c:	bd80      	pop	{r7, pc}
	...

08022150 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8022150:	b580      	push	{r7, lr}
 8022152:	b08a      	sub	sp, #40	; 0x28
 8022154:	af00      	add	r7, sp, #0
 8022156:	60b9      	str	r1, [r7, #8]
 8022158:	607a      	str	r2, [r7, #4]
 802215a:	461a      	mov	r2, r3
 802215c:	4603      	mov	r3, r0
 802215e:	73fb      	strb	r3, [r7, #15]
 8022160:	4613      	mov	r3, r2
 8022162:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8022164:	4abc      	ldr	r2, [pc, #752]	; (8022458 <RadioSetRxConfig+0x308>)
 8022166:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 802216a:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 802216c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8022170:	2b00      	cmp	r3, #0
 8022172:	d001      	beq.n	8022178 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8022174:	2300      	movs	r3, #0
 8022176:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8022178:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 802217c:	2b00      	cmp	r3, #0
 802217e:	d004      	beq.n	802218a <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8022180:	4ab6      	ldr	r2, [pc, #728]	; (802245c <RadioSetRxConfig+0x30c>)
 8022182:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8022186:	7013      	strb	r3, [r2, #0]
 8022188:	e002      	b.n	8022190 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 802218a:	4bb4      	ldr	r3, [pc, #720]	; (802245c <RadioSetRxConfig+0x30c>)
 802218c:	22ff      	movs	r2, #255	; 0xff
 802218e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8022190:	7bfb      	ldrb	r3, [r7, #15]
 8022192:	2b04      	cmp	r3, #4
 8022194:	d009      	beq.n	80221aa <RadioSetRxConfig+0x5a>
 8022196:	2b04      	cmp	r3, #4
 8022198:	f300 81da 	bgt.w	8022550 <RadioSetRxConfig+0x400>
 802219c:	2b00      	cmp	r3, #0
 802219e:	f000 80bf 	beq.w	8022320 <RadioSetRxConfig+0x1d0>
 80221a2:	2b01      	cmp	r3, #1
 80221a4:	f000 812c 	beq.w	8022400 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 80221a8:	e1d2      	b.n	8022550 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80221aa:	2001      	movs	r0, #1
 80221ac:	f001 fbea 	bl	8023984 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80221b0:	4ba9      	ldr	r3, [pc, #676]	; (8022458 <RadioSetRxConfig+0x308>)
 80221b2:	2200      	movs	r2, #0
 80221b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80221b8:	4aa7      	ldr	r2, [pc, #668]	; (8022458 <RadioSetRxConfig+0x308>)
 80221ba:	687b      	ldr	r3, [r7, #4]
 80221bc:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 80221be:	4ba6      	ldr	r3, [pc, #664]	; (8022458 <RadioSetRxConfig+0x308>)
 80221c0:	2209      	movs	r2, #9
 80221c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 80221c6:	4ba4      	ldr	r3, [pc, #656]	; (8022458 <RadioSetRxConfig+0x308>)
 80221c8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80221cc:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80221ce:	68b8      	ldr	r0, [r7, #8]
 80221d0:	f7ff fe72 	bl	8021eb8 <RadioGetFskBandwidthRegValue>
 80221d4:	4603      	mov	r3, r0
 80221d6:	461a      	mov	r2, r3
 80221d8:	4b9f      	ldr	r3, [pc, #636]	; (8022458 <RadioSetRxConfig+0x308>)
 80221da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80221de:	4b9e      	ldr	r3, [pc, #632]	; (8022458 <RadioSetRxConfig+0x308>)
 80221e0:	2200      	movs	r2, #0
 80221e2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80221e4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80221e6:	00db      	lsls	r3, r3, #3
 80221e8:	b29a      	uxth	r2, r3
 80221ea:	4b9b      	ldr	r3, [pc, #620]	; (8022458 <RadioSetRxConfig+0x308>)
 80221ec:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80221ee:	4b9a      	ldr	r3, [pc, #616]	; (8022458 <RadioSetRxConfig+0x308>)
 80221f0:	2200      	movs	r2, #0
 80221f2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80221f4:	4b98      	ldr	r3, [pc, #608]	; (8022458 <RadioSetRxConfig+0x308>)
 80221f6:	2210      	movs	r2, #16
 80221f8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80221fa:	4b97      	ldr	r3, [pc, #604]	; (8022458 <RadioSetRxConfig+0x308>)
 80221fc:	2200      	movs	r2, #0
 80221fe:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8022200:	4b95      	ldr	r3, [pc, #596]	; (8022458 <RadioSetRxConfig+0x308>)
 8022202:	2200      	movs	r2, #0
 8022204:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8022206:	4b95      	ldr	r3, [pc, #596]	; (802245c <RadioSetRxConfig+0x30c>)
 8022208:	781a      	ldrb	r2, [r3, #0]
 802220a:	4b93      	ldr	r3, [pc, #588]	; (8022458 <RadioSetRxConfig+0x308>)
 802220c:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 802220e:	4b92      	ldr	r3, [pc, #584]	; (8022458 <RadioSetRxConfig+0x308>)
 8022210:	2201      	movs	r2, #1
 8022212:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8022214:	4b90      	ldr	r3, [pc, #576]	; (8022458 <RadioSetRxConfig+0x308>)
 8022216:	2200      	movs	r2, #0
 8022218:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 802221a:	2004      	movs	r0, #4
 802221c:	f7ff fee2 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8022220:	488f      	ldr	r0, [pc, #572]	; (8022460 <RadioSetRxConfig+0x310>)
 8022222:	f001 fdf9 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8022226:	488f      	ldr	r0, [pc, #572]	; (8022464 <RadioSetRxConfig+0x314>)
 8022228:	f001 feca 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 802222c:	4a8e      	ldr	r2, [pc, #568]	; (8022468 <RadioSetRxConfig+0x318>)
 802222e:	f107 031c 	add.w	r3, r7, #28
 8022232:	e892 0003 	ldmia.w	r2, {r0, r1}
 8022236:	e883 0003 	stmia.w	r3, {r0, r1}
 802223a:	f107 031c 	add.w	r3, r7, #28
 802223e:	4618      	mov	r0, r3
 8022240:	f001 f9c3 	bl	80235ca <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8022244:	f240 10ff 	movw	r0, #511	; 0x1ff
 8022248:	f001 fa0e 	bl	8023668 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 802224c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8022250:	f000 fddb 	bl	8022e0a <RadioRead>
 8022254:	4603      	mov	r3, r0
 8022256:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 802225a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802225e:	f023 0310 	bic.w	r3, r3, #16
 8022262:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8022266:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802226a:	4619      	mov	r1, r3
 802226c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8022270:	f000 fdb9 	bl	8022de6 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8022274:	2104      	movs	r1, #4
 8022276:	f640 00b9 	movw	r0, #2233	; 0x8b9
 802227a:	f000 fdb4 	bl	8022de6 <RadioWrite>
            modReg= RadioRead(0x89b);
 802227e:	f640 009b 	movw	r0, #2203	; 0x89b
 8022282:	f000 fdc2 	bl	8022e0a <RadioRead>
 8022286:	4603      	mov	r3, r0
 8022288:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 802228c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8022290:	f023 031c 	bic.w	r3, r3, #28
 8022294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8022298:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 802229c:	f043 0308 	orr.w	r3, r3, #8
 80222a0:	b2db      	uxtb	r3, r3
 80222a2:	4619      	mov	r1, r3
 80222a4:	f640 009b 	movw	r0, #2203	; 0x89b
 80222a8:	f000 fd9d 	bl	8022de6 <RadioWrite>
            modReg= RadioRead(0x6d1);
 80222ac:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80222b0:	f000 fdab 	bl	8022e0a <RadioRead>
 80222b4:	4603      	mov	r3, r0
 80222b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80222ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80222be:	f023 0318 	bic.w	r3, r3, #24
 80222c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 80222c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80222ca:	f043 0318 	orr.w	r3, r3, #24
 80222ce:	b2db      	uxtb	r3, r3
 80222d0:	4619      	mov	r1, r3
 80222d2:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80222d6:	f000 fd86 	bl	8022de6 <RadioWrite>
            modReg= RadioRead(0x6ac);
 80222da:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80222de:	f000 fd94 	bl	8022e0a <RadioRead>
 80222e2:	4603      	mov	r3, r0
 80222e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80222e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80222ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80222f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 80222f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80222f8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80222fc:	b2db      	uxtb	r3, r3
 80222fe:	4619      	mov	r1, r3
 8022300:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8022304:	f000 fd6f 	bl	8022de6 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8022308:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 802230a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 802230e:	fb02 f303 	mul.w	r3, r2, r3
 8022312:	461a      	mov	r2, r3
 8022314:	687b      	ldr	r3, [r7, #4]
 8022316:	fbb2 f3f3 	udiv	r3, r2, r3
 802231a:	4a4f      	ldr	r2, [pc, #316]	; (8022458 <RadioSetRxConfig+0x308>)
 802231c:	6093      	str	r3, [r2, #8]
            break;
 802231e:	e118      	b.n	8022552 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8022320:	2000      	movs	r0, #0
 8022322:	f001 fb2f 	bl	8023984 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8022326:	4b4c      	ldr	r3, [pc, #304]	; (8022458 <RadioSetRxConfig+0x308>)
 8022328:	2200      	movs	r2, #0
 802232a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 802232e:	4a4a      	ldr	r2, [pc, #296]	; (8022458 <RadioSetRxConfig+0x308>)
 8022330:	687b      	ldr	r3, [r7, #4]
 8022332:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8022334:	4b48      	ldr	r3, [pc, #288]	; (8022458 <RadioSetRxConfig+0x308>)
 8022336:	220b      	movs	r2, #11
 8022338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 802233c:	68b8      	ldr	r0, [r7, #8]
 802233e:	f7ff fdbb 	bl	8021eb8 <RadioGetFskBandwidthRegValue>
 8022342:	4603      	mov	r3, r0
 8022344:	461a      	mov	r2, r3
 8022346:	4b44      	ldr	r3, [pc, #272]	; (8022458 <RadioSetRxConfig+0x308>)
 8022348:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 802234c:	4b42      	ldr	r3, [pc, #264]	; (8022458 <RadioSetRxConfig+0x308>)
 802234e:	2200      	movs	r2, #0
 8022350:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8022352:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8022354:	00db      	lsls	r3, r3, #3
 8022356:	b29a      	uxth	r2, r3
 8022358:	4b3f      	ldr	r3, [pc, #252]	; (8022458 <RadioSetRxConfig+0x308>)
 802235a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 802235c:	4b3e      	ldr	r3, [pc, #248]	; (8022458 <RadioSetRxConfig+0x308>)
 802235e:	2204      	movs	r2, #4
 8022360:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8022362:	4b3d      	ldr	r3, [pc, #244]	; (8022458 <RadioSetRxConfig+0x308>)
 8022364:	2218      	movs	r2, #24
 8022366:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8022368:	4b3b      	ldr	r3, [pc, #236]	; (8022458 <RadioSetRxConfig+0x308>)
 802236a:	2200      	movs	r2, #0
 802236c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 802236e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8022372:	f083 0301 	eor.w	r3, r3, #1
 8022376:	b2db      	uxtb	r3, r3
 8022378:	461a      	mov	r2, r3
 802237a:	4b37      	ldr	r3, [pc, #220]	; (8022458 <RadioSetRxConfig+0x308>)
 802237c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 802237e:	4b37      	ldr	r3, [pc, #220]	; (802245c <RadioSetRxConfig+0x30c>)
 8022380:	781a      	ldrb	r2, [r3, #0]
 8022382:	4b35      	ldr	r3, [pc, #212]	; (8022458 <RadioSetRxConfig+0x308>)
 8022384:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8022386:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 802238a:	2b00      	cmp	r3, #0
 802238c:	d003      	beq.n	8022396 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 802238e:	4b32      	ldr	r3, [pc, #200]	; (8022458 <RadioSetRxConfig+0x308>)
 8022390:	22f2      	movs	r2, #242	; 0xf2
 8022392:	75da      	strb	r2, [r3, #23]
 8022394:	e002      	b.n	802239c <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8022396:	4b30      	ldr	r3, [pc, #192]	; (8022458 <RadioSetRxConfig+0x308>)
 8022398:	2201      	movs	r2, #1
 802239a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 802239c:	4b2e      	ldr	r3, [pc, #184]	; (8022458 <RadioSetRxConfig+0x308>)
 802239e:	2201      	movs	r2, #1
 80223a0:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80223a2:	f000 fc54 	bl	8022c4e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80223a6:	4b2c      	ldr	r3, [pc, #176]	; (8022458 <RadioSetRxConfig+0x308>)
 80223a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80223ac:	2b00      	cmp	r3, #0
 80223ae:	bf14      	ite	ne
 80223b0:	2301      	movne	r3, #1
 80223b2:	2300      	moveq	r3, #0
 80223b4:	b2db      	uxtb	r3, r3
 80223b6:	4618      	mov	r0, r3
 80223b8:	f7ff fe14 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80223bc:	4828      	ldr	r0, [pc, #160]	; (8022460 <RadioSetRxConfig+0x310>)
 80223be:	f001 fd2b 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80223c2:	4828      	ldr	r0, [pc, #160]	; (8022464 <RadioSetRxConfig+0x314>)
 80223c4:	f001 fdfc 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80223c8:	4a28      	ldr	r2, [pc, #160]	; (802246c <RadioSetRxConfig+0x31c>)
 80223ca:	f107 0314 	add.w	r3, r7, #20
 80223ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80223d2:	e883 0003 	stmia.w	r3, {r0, r1}
 80223d6:	f107 0314 	add.w	r3, r7, #20
 80223da:	4618      	mov	r0, r3
 80223dc:	f001 f8f5 	bl	80235ca <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80223e0:	f240 10ff 	movw	r0, #511	; 0x1ff
 80223e4:	f001 f940 	bl	8023668 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80223e8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80223ea:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80223ee:	fb02 f303 	mul.w	r3, r2, r3
 80223f2:	461a      	mov	r2, r3
 80223f4:	687b      	ldr	r3, [r7, #4]
 80223f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80223fa:	4a17      	ldr	r2, [pc, #92]	; (8022458 <RadioSetRxConfig+0x308>)
 80223fc:	6093      	str	r3, [r2, #8]
            break;
 80223fe:	e0a8      	b.n	8022552 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8022400:	2000      	movs	r0, #0
 8022402:	f001 fabf 	bl	8023984 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8022406:	4b14      	ldr	r3, [pc, #80]	; (8022458 <RadioSetRxConfig+0x308>)
 8022408:	2201      	movs	r2, #1
 802240a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 802240e:	687b      	ldr	r3, [r7, #4]
 8022410:	b2da      	uxtb	r2, r3
 8022412:	4b11      	ldr	r3, [pc, #68]	; (8022458 <RadioSetRxConfig+0x308>)
 8022414:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8022418:	4a15      	ldr	r2, [pc, #84]	; (8022470 <RadioSetRxConfig+0x320>)
 802241a:	68bb      	ldr	r3, [r7, #8]
 802241c:	4413      	add	r3, r2
 802241e:	781a      	ldrb	r2, [r3, #0]
 8022420:	4b0d      	ldr	r3, [pc, #52]	; (8022458 <RadioSetRxConfig+0x308>)
 8022422:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8022426:	4a0c      	ldr	r2, [pc, #48]	; (8022458 <RadioSetRxConfig+0x308>)
 8022428:	7bbb      	ldrb	r3, [r7, #14]
 802242a:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 802242e:	68bb      	ldr	r3, [r7, #8]
 8022430:	2b00      	cmp	r3, #0
 8022432:	d105      	bne.n	8022440 <RadioSetRxConfig+0x2f0>
 8022434:	687b      	ldr	r3, [r7, #4]
 8022436:	2b0b      	cmp	r3, #11
 8022438:	d008      	beq.n	802244c <RadioSetRxConfig+0x2fc>
 802243a:	687b      	ldr	r3, [r7, #4]
 802243c:	2b0c      	cmp	r3, #12
 802243e:	d005      	beq.n	802244c <RadioSetRxConfig+0x2fc>
 8022440:	68bb      	ldr	r3, [r7, #8]
 8022442:	2b01      	cmp	r3, #1
 8022444:	d116      	bne.n	8022474 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8022446:	687b      	ldr	r3, [r7, #4]
 8022448:	2b0c      	cmp	r3, #12
 802244a:	d113      	bne.n	8022474 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 802244c:	4b02      	ldr	r3, [pc, #8]	; (8022458 <RadioSetRxConfig+0x308>)
 802244e:	2201      	movs	r2, #1
 8022450:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8022454:	e012      	b.n	802247c <RadioSetRxConfig+0x32c>
 8022456:	bf00      	nop
 8022458:	20003dac 	.word	0x20003dac
 802245c:	200001d0 	.word	0x200001d0
 8022460:	20003de4 	.word	0x20003de4
 8022464:	20003dba 	.word	0x20003dba
 8022468:	08027a08 	.word	0x08027a08
 802246c:	08027a10 	.word	0x08027a10
 8022470:	080285c0 	.word	0x080285c0
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8022474:	4b39      	ldr	r3, [pc, #228]	; (802255c <RadioSetRxConfig+0x40c>)
 8022476:	2200      	movs	r2, #0
 8022478:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 802247c:	4b37      	ldr	r3, [pc, #220]	; (802255c <RadioSetRxConfig+0x40c>)
 802247e:	2201      	movs	r2, #1
 8022480:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8022482:	4b36      	ldr	r3, [pc, #216]	; (802255c <RadioSetRxConfig+0x40c>)
 8022484:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8022488:	2b05      	cmp	r3, #5
 802248a:	d004      	beq.n	8022496 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 802248c:	4b33      	ldr	r3, [pc, #204]	; (802255c <RadioSetRxConfig+0x40c>)
 802248e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8022492:	2b06      	cmp	r3, #6
 8022494:	d10a      	bne.n	80224ac <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8022496:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8022498:	2b0b      	cmp	r3, #11
 802249a:	d803      	bhi.n	80224a4 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 802249c:	4b2f      	ldr	r3, [pc, #188]	; (802255c <RadioSetRxConfig+0x40c>)
 802249e:	220c      	movs	r2, #12
 80224a0:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80224a2:	e006      	b.n	80224b2 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80224a4:	4a2d      	ldr	r2, [pc, #180]	; (802255c <RadioSetRxConfig+0x40c>)
 80224a6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80224a8:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80224aa:	e002      	b.n	80224b2 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80224ac:	4a2b      	ldr	r2, [pc, #172]	; (802255c <RadioSetRxConfig+0x40c>)
 80224ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80224b0:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80224b2:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80224b6:	4b29      	ldr	r3, [pc, #164]	; (802255c <RadioSetRxConfig+0x40c>)
 80224b8:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80224ba:	4b29      	ldr	r3, [pc, #164]	; (8022560 <RadioSetRxConfig+0x410>)
 80224bc:	781a      	ldrb	r2, [r3, #0]
 80224be:	4b27      	ldr	r3, [pc, #156]	; (802255c <RadioSetRxConfig+0x40c>)
 80224c0:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80224c2:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 80224c6:	4b25      	ldr	r3, [pc, #148]	; (802255c <RadioSetRxConfig+0x40c>)
 80224c8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80224cc:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80224d0:	4b22      	ldr	r3, [pc, #136]	; (802255c <RadioSetRxConfig+0x40c>)
 80224d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80224d6:	f000 fbba 	bl	8022c4e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80224da:	4b20      	ldr	r3, [pc, #128]	; (802255c <RadioSetRxConfig+0x40c>)
 80224dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80224e0:	2b00      	cmp	r3, #0
 80224e2:	bf14      	ite	ne
 80224e4:	2301      	movne	r3, #1
 80224e6:	2300      	moveq	r3, #0
 80224e8:	b2db      	uxtb	r3, r3
 80224ea:	4618      	mov	r0, r3
 80224ec:	f7ff fd7a 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80224f0:	481c      	ldr	r0, [pc, #112]	; (8022564 <RadioSetRxConfig+0x414>)
 80224f2:	f001 fc91 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80224f6:	481c      	ldr	r0, [pc, #112]	; (8022568 <RadioSetRxConfig+0x418>)
 80224f8:	f001 fd62 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80224fc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80224fe:	b2db      	uxtb	r3, r3
 8022500:	4618      	mov	r0, r3
 8022502:	f001 fa51 	bl	80239a8 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8022506:	4b15      	ldr	r3, [pc, #84]	; (802255c <RadioSetRxConfig+0x40c>)
 8022508:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 802250c:	2b01      	cmp	r3, #1
 802250e:	d10d      	bne.n	802252c <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8022510:	f240 7036 	movw	r0, #1846	; 0x736
 8022514:	f001 febc 	bl	8024290 <SUBGRF_ReadRegister>
 8022518:	4603      	mov	r3, r0
 802251a:	f023 0304 	bic.w	r3, r3, #4
 802251e:	b2db      	uxtb	r3, r3
 8022520:	4619      	mov	r1, r3
 8022522:	f240 7036 	movw	r0, #1846	; 0x736
 8022526:	f001 fe9f 	bl	8024268 <SUBGRF_WriteRegister>
 802252a:	e00c      	b.n	8022546 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 802252c:	f240 7036 	movw	r0, #1846	; 0x736
 8022530:	f001 feae 	bl	8024290 <SUBGRF_ReadRegister>
 8022534:	4603      	mov	r3, r0
 8022536:	f043 0304 	orr.w	r3, r3, #4
 802253a:	b2db      	uxtb	r3, r3
 802253c:	4619      	mov	r1, r3
 802253e:	f240 7036 	movw	r0, #1846	; 0x736
 8022542:	f001 fe91 	bl	8024268 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8022546:	4b05      	ldr	r3, [pc, #20]	; (802255c <RadioSetRxConfig+0x40c>)
 8022548:	f64f 72ff 	movw	r2, #65535	; 0xffff
 802254c:	609a      	str	r2, [r3, #8]
            break;
 802254e:	e000      	b.n	8022552 <RadioSetRxConfig+0x402>
            break;
 8022550:	bf00      	nop
    }
}
 8022552:	bf00      	nop
 8022554:	3728      	adds	r7, #40	; 0x28
 8022556:	46bd      	mov	sp, r7
 8022558:	bd80      	pop	{r7, pc}
 802255a:	bf00      	nop
 802255c:	20003dac 	.word	0x20003dac
 8022560:	200001d0 	.word	0x200001d0
 8022564:	20003de4 	.word	0x20003de4
 8022568:	20003dba 	.word	0x20003dba

0802256c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 802256c:	b580      	push	{r7, lr}
 802256e:	b086      	sub	sp, #24
 8022570:	af00      	add	r7, sp, #0
 8022572:	60ba      	str	r2, [r7, #8]
 8022574:	607b      	str	r3, [r7, #4]
 8022576:	4603      	mov	r3, r0
 8022578:	73fb      	strb	r3, [r7, #15]
 802257a:	460b      	mov	r3, r1
 802257c:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 802257e:	7bfb      	ldrb	r3, [r7, #15]
 8022580:	2b03      	cmp	r3, #3
 8022582:	d007      	beq.n	8022594 <RadioSetTxConfig+0x28>
 8022584:	2b03      	cmp	r3, #3
 8022586:	f300 80e5 	bgt.w	8022754 <RadioSetTxConfig+0x1e8>
 802258a:	2b00      	cmp	r3, #0
 802258c:	d014      	beq.n	80225b8 <RadioSetTxConfig+0x4c>
 802258e:	2b01      	cmp	r3, #1
 8022590:	d073      	beq.n	802267a <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 8022592:	e0df      	b.n	8022754 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8022594:	2003      	movs	r0, #3
 8022596:	f7ff fd25 	bl	8021fe4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 802259a:	4b89      	ldr	r3, [pc, #548]	; (80227c0 <RadioSetTxConfig+0x254>)
 802259c:	2202      	movs	r2, #2
 802259e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 80225a2:	4a87      	ldr	r2, [pc, #540]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225a4:	6a3b      	ldr	r3, [r7, #32]
 80225a6:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80225a8:	4b85      	ldr	r3, [pc, #532]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225aa:	2216      	movs	r2, #22
 80225ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80225b0:	4884      	ldr	r0, [pc, #528]	; (80227c4 <RadioSetTxConfig+0x258>)
 80225b2:	f001 fc31 	bl	8023e18 <SUBGRF_SetModulationParams>
            break;
 80225b6:	e0ce      	b.n	8022756 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80225b8:	4b81      	ldr	r3, [pc, #516]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225ba:	2200      	movs	r2, #0
 80225bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80225c0:	4a7f      	ldr	r2, [pc, #508]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225c2:	6a3b      	ldr	r3, [r7, #32]
 80225c4:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80225c6:	4b7e      	ldr	r3, [pc, #504]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225c8:	220b      	movs	r2, #11
 80225ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 80225ce:	6878      	ldr	r0, [r7, #4]
 80225d0:	f7ff fc72 	bl	8021eb8 <RadioGetFskBandwidthRegValue>
 80225d4:	4603      	mov	r3, r0
 80225d6:	461a      	mov	r2, r3
 80225d8:	4b79      	ldr	r3, [pc, #484]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80225de:	4a78      	ldr	r2, [pc, #480]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225e0:	68bb      	ldr	r3, [r7, #8]
 80225e2:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80225e4:	4b76      	ldr	r3, [pc, #472]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225e6:	2200      	movs	r2, #0
 80225e8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80225ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80225ec:	00db      	lsls	r3, r3, #3
 80225ee:	b29a      	uxth	r2, r3
 80225f0:	4b73      	ldr	r3, [pc, #460]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225f2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80225f4:	4b72      	ldr	r3, [pc, #456]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225f6:	2204      	movs	r2, #4
 80225f8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80225fa:	4b71      	ldr	r3, [pc, #452]	; (80227c0 <RadioSetTxConfig+0x254>)
 80225fc:	2218      	movs	r2, #24
 80225fe:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8022600:	4b6f      	ldr	r3, [pc, #444]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022602:	2200      	movs	r2, #0
 8022604:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8022606:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 802260a:	f083 0301 	eor.w	r3, r3, #1
 802260e:	b2db      	uxtb	r3, r3
 8022610:	461a      	mov	r2, r3
 8022612:	4b6b      	ldr	r3, [pc, #428]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022614:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8022616:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 802261a:	2b00      	cmp	r3, #0
 802261c:	d003      	beq.n	8022626 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 802261e:	4b68      	ldr	r3, [pc, #416]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022620:	22f2      	movs	r2, #242	; 0xf2
 8022622:	75da      	strb	r2, [r3, #23]
 8022624:	e002      	b.n	802262c <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8022626:	4b66      	ldr	r3, [pc, #408]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022628:	2201      	movs	r2, #1
 802262a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 802262c:	4b64      	ldr	r3, [pc, #400]	; (80227c0 <RadioSetTxConfig+0x254>)
 802262e:	2201      	movs	r2, #1
 8022630:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8022632:	f000 fb0c 	bl	8022c4e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8022636:	4b62      	ldr	r3, [pc, #392]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022638:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 802263c:	2b00      	cmp	r3, #0
 802263e:	bf14      	ite	ne
 8022640:	2301      	movne	r3, #1
 8022642:	2300      	moveq	r3, #0
 8022644:	b2db      	uxtb	r3, r3
 8022646:	4618      	mov	r0, r3
 8022648:	f7ff fccc 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 802264c:	485d      	ldr	r0, [pc, #372]	; (80227c4 <RadioSetTxConfig+0x258>)
 802264e:	f001 fbe3 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8022652:	485d      	ldr	r0, [pc, #372]	; (80227c8 <RadioSetTxConfig+0x25c>)
 8022654:	f001 fcb4 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8022658:	4a5c      	ldr	r2, [pc, #368]	; (80227cc <RadioSetTxConfig+0x260>)
 802265a:	f107 0310 	add.w	r3, r7, #16
 802265e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8022662:	e883 0003 	stmia.w	r3, {r0, r1}
 8022666:	f107 0310 	add.w	r3, r7, #16
 802266a:	4618      	mov	r0, r3
 802266c:	f000 ffad 	bl	80235ca <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8022670:	f240 10ff 	movw	r0, #511	; 0x1ff
 8022674:	f000 fff8 	bl	8023668 <SUBGRF_SetWhiteningSeed>
            break;
 8022678:	e06d      	b.n	8022756 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 802267a:	4b51      	ldr	r3, [pc, #324]	; (80227c0 <RadioSetTxConfig+0x254>)
 802267c:	2201      	movs	r2, #1
 802267e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8022682:	6a3b      	ldr	r3, [r7, #32]
 8022684:	b2da      	uxtb	r2, r3
 8022686:	4b4e      	ldr	r3, [pc, #312]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022688:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 802268c:	4a50      	ldr	r2, [pc, #320]	; (80227d0 <RadioSetTxConfig+0x264>)
 802268e:	687b      	ldr	r3, [r7, #4]
 8022690:	4413      	add	r3, r2
 8022692:	781a      	ldrb	r2, [r3, #0]
 8022694:	4b4a      	ldr	r3, [pc, #296]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022696:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 802269a:	4a49      	ldr	r2, [pc, #292]	; (80227c0 <RadioSetTxConfig+0x254>)
 802269c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80226a0:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80226a4:	687b      	ldr	r3, [r7, #4]
 80226a6:	2b00      	cmp	r3, #0
 80226a8:	d105      	bne.n	80226b6 <RadioSetTxConfig+0x14a>
 80226aa:	6a3b      	ldr	r3, [r7, #32]
 80226ac:	2b0b      	cmp	r3, #11
 80226ae:	d008      	beq.n	80226c2 <RadioSetTxConfig+0x156>
 80226b0:	6a3b      	ldr	r3, [r7, #32]
 80226b2:	2b0c      	cmp	r3, #12
 80226b4:	d005      	beq.n	80226c2 <RadioSetTxConfig+0x156>
 80226b6:	687b      	ldr	r3, [r7, #4]
 80226b8:	2b01      	cmp	r3, #1
 80226ba:	d107      	bne.n	80226cc <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80226bc:	6a3b      	ldr	r3, [r7, #32]
 80226be:	2b0c      	cmp	r3, #12
 80226c0:	d104      	bne.n	80226cc <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80226c2:	4b3f      	ldr	r3, [pc, #252]	; (80227c0 <RadioSetTxConfig+0x254>)
 80226c4:	2201      	movs	r2, #1
 80226c6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 80226ca:	e003      	b.n	80226d4 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80226cc:	4b3c      	ldr	r3, [pc, #240]	; (80227c0 <RadioSetTxConfig+0x254>)
 80226ce:	2200      	movs	r2, #0
 80226d0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80226d4:	4b3a      	ldr	r3, [pc, #232]	; (80227c0 <RadioSetTxConfig+0x254>)
 80226d6:	2201      	movs	r2, #1
 80226d8:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80226da:	4b39      	ldr	r3, [pc, #228]	; (80227c0 <RadioSetTxConfig+0x254>)
 80226dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80226e0:	2b05      	cmp	r3, #5
 80226e2:	d004      	beq.n	80226ee <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80226e4:	4b36      	ldr	r3, [pc, #216]	; (80227c0 <RadioSetTxConfig+0x254>)
 80226e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80226ea:	2b06      	cmp	r3, #6
 80226ec:	d10a      	bne.n	8022704 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 80226ee:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80226f0:	2b0b      	cmp	r3, #11
 80226f2:	d803      	bhi.n	80226fc <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80226f4:	4b32      	ldr	r3, [pc, #200]	; (80227c0 <RadioSetTxConfig+0x254>)
 80226f6:	220c      	movs	r2, #12
 80226f8:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80226fa:	e006      	b.n	802270a <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80226fc:	4a30      	ldr	r2, [pc, #192]	; (80227c0 <RadioSetTxConfig+0x254>)
 80226fe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8022700:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8022702:	e002      	b.n	802270a <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8022704:	4a2e      	ldr	r2, [pc, #184]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022706:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8022708:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 802270a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 802270e:	4b2c      	ldr	r3, [pc, #176]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022710:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8022712:	4b30      	ldr	r3, [pc, #192]	; (80227d4 <RadioSetTxConfig+0x268>)
 8022714:	781a      	ldrb	r2, [r3, #0]
 8022716:	4b2a      	ldr	r3, [pc, #168]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022718:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 802271a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 802271e:	4b28      	ldr	r3, [pc, #160]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022720:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8022724:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8022728:	4b25      	ldr	r3, [pc, #148]	; (80227c0 <RadioSetTxConfig+0x254>)
 802272a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 802272e:	f000 fa8e 	bl	8022c4e <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8022732:	4b23      	ldr	r3, [pc, #140]	; (80227c0 <RadioSetTxConfig+0x254>)
 8022734:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8022738:	2b00      	cmp	r3, #0
 802273a:	bf14      	ite	ne
 802273c:	2301      	movne	r3, #1
 802273e:	2300      	moveq	r3, #0
 8022740:	b2db      	uxtb	r3, r3
 8022742:	4618      	mov	r0, r3
 8022744:	f7ff fc4e 	bl	8021fe4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8022748:	481e      	ldr	r0, [pc, #120]	; (80227c4 <RadioSetTxConfig+0x258>)
 802274a:	f001 fb65 	bl	8023e18 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 802274e:	481e      	ldr	r0, [pc, #120]	; (80227c8 <RadioSetTxConfig+0x25c>)
 8022750:	f001 fc36 	bl	8023fc0 <SUBGRF_SetPacketParams>
            break;
 8022754:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8022756:	7bfb      	ldrb	r3, [r7, #15]
 8022758:	2b01      	cmp	r3, #1
 802275a:	d112      	bne.n	8022782 <RadioSetTxConfig+0x216>
 802275c:	4b18      	ldr	r3, [pc, #96]	; (80227c0 <RadioSetTxConfig+0x254>)
 802275e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8022762:	2b06      	cmp	r3, #6
 8022764:	d10d      	bne.n	8022782 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8022766:	f640 0089 	movw	r0, #2185	; 0x889
 802276a:	f001 fd91 	bl	8024290 <SUBGRF_ReadRegister>
 802276e:	4603      	mov	r3, r0
 8022770:	f023 0304 	bic.w	r3, r3, #4
 8022774:	b2db      	uxtb	r3, r3
 8022776:	4619      	mov	r1, r3
 8022778:	f640 0089 	movw	r0, #2185	; 0x889
 802277c:	f001 fd74 	bl	8024268 <SUBGRF_WriteRegister>
 8022780:	e00c      	b.n	802279c <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8022782:	f640 0089 	movw	r0, #2185	; 0x889
 8022786:	f001 fd83 	bl	8024290 <SUBGRF_ReadRegister>
 802278a:	4603      	mov	r3, r0
 802278c:	f043 0304 	orr.w	r3, r3, #4
 8022790:	b2db      	uxtb	r3, r3
 8022792:	4619      	mov	r1, r3
 8022794:	f640 0089 	movw	r0, #2185	; 0x889
 8022798:	f001 fd66 	bl	8024268 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 802279c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80227a0:	4618      	mov	r0, r3
 80227a2:	f001 fe05 	bl	80243b0 <SUBGRF_SetRfTxPower>
 80227a6:	4603      	mov	r3, r0
 80227a8:	461a      	mov	r2, r3
 80227aa:	4b05      	ldr	r3, [pc, #20]	; (80227c0 <RadioSetTxConfig+0x254>)
 80227ac:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 80227b0:	4a03      	ldr	r2, [pc, #12]	; (80227c0 <RadioSetTxConfig+0x254>)
 80227b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80227b4:	6053      	str	r3, [r2, #4]
}
 80227b6:	bf00      	nop
 80227b8:	3718      	adds	r7, #24
 80227ba:	46bd      	mov	sp, r7
 80227bc:	bd80      	pop	{r7, pc}
 80227be:	bf00      	nop
 80227c0:	20003dac 	.word	0x20003dac
 80227c4:	20003de4 	.word	0x20003de4
 80227c8:	20003dba 	.word	0x20003dba
 80227cc:	08027a10 	.word	0x08027a10
 80227d0:	080285c0 	.word	0x080285c0
 80227d4:	200001d0 	.word	0x200001d0

080227d8 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80227d8:	b480      	push	{r7}
 80227da:	b083      	sub	sp, #12
 80227dc:	af00      	add	r7, sp, #0
 80227de:	6078      	str	r0, [r7, #4]
    return true;
 80227e0:	2301      	movs	r3, #1
}
 80227e2:	4618      	mov	r0, r3
 80227e4:	370c      	adds	r7, #12
 80227e6:	46bd      	mov	sp, r7
 80227e8:	bc80      	pop	{r7}
 80227ea:	4770      	bx	lr

080227ec <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80227ec:	b480      	push	{r7}
 80227ee:	b085      	sub	sp, #20
 80227f0:	af00      	add	r7, sp, #0
 80227f2:	4603      	mov	r3, r0
 80227f4:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80227f6:	2300      	movs	r3, #0
 80227f8:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80227fa:	79fb      	ldrb	r3, [r7, #7]
 80227fc:	2b0a      	cmp	r3, #10
 80227fe:	d83e      	bhi.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
 8022800:	a201      	add	r2, pc, #4	; (adr r2, 8022808 <RadioGetLoRaBandwidthInHz+0x1c>)
 8022802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022806:	bf00      	nop
 8022808:	08022835 	.word	0x08022835
 802280c:	08022845 	.word	0x08022845
 8022810:	08022855 	.word	0x08022855
 8022814:	08022865 	.word	0x08022865
 8022818:	0802286d 	.word	0x0802286d
 802281c:	08022873 	.word	0x08022873
 8022820:	08022879 	.word	0x08022879
 8022824:	0802287f 	.word	0x0802287f
 8022828:	0802283d 	.word	0x0802283d
 802282c:	0802284d 	.word	0x0802284d
 8022830:	0802285d 	.word	0x0802285d
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8022834:	f641 6384 	movw	r3, #7812	; 0x1e84
 8022838:	60fb      	str	r3, [r7, #12]
        break;
 802283a:	e020      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 802283c:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8022840:	60fb      	str	r3, [r7, #12]
        break;
 8022842:	e01c      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8022844:	f643 5309 	movw	r3, #15625	; 0x3d09
 8022848:	60fb      	str	r3, [r7, #12]
        break;
 802284a:	e018      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 802284c:	f245 1361 	movw	r3, #20833	; 0x5161
 8022850:	60fb      	str	r3, [r7, #12]
        break;
 8022852:	e014      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8022854:	f647 2312 	movw	r3, #31250	; 0x7a12
 8022858:	60fb      	str	r3, [r7, #12]
        break;
 802285a:	e010      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 802285c:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8022860:	60fb      	str	r3, [r7, #12]
        break;
 8022862:	e00c      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8022864:	f24f 4324 	movw	r3, #62500	; 0xf424
 8022868:	60fb      	str	r3, [r7, #12]
        break;
 802286a:	e008      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 802286c:	4b07      	ldr	r3, [pc, #28]	; (802288c <RadioGetLoRaBandwidthInHz+0xa0>)
 802286e:	60fb      	str	r3, [r7, #12]
        break;
 8022870:	e005      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8022872:	4b07      	ldr	r3, [pc, #28]	; (8022890 <RadioGetLoRaBandwidthInHz+0xa4>)
 8022874:	60fb      	str	r3, [r7, #12]
        break;
 8022876:	e002      	b.n	802287e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8022878:	4b06      	ldr	r3, [pc, #24]	; (8022894 <RadioGetLoRaBandwidthInHz+0xa8>)
 802287a:	60fb      	str	r3, [r7, #12]
        break;
 802287c:	bf00      	nop
    }

    return bandwidthInHz;
 802287e:	68fb      	ldr	r3, [r7, #12]
}
 8022880:	4618      	mov	r0, r3
 8022882:	3714      	adds	r7, #20
 8022884:	46bd      	mov	sp, r7
 8022886:	bc80      	pop	{r7}
 8022888:	4770      	bx	lr
 802288a:	bf00      	nop
 802288c:	0001e848 	.word	0x0001e848
 8022890:	0003d090 	.word	0x0003d090
 8022894:	0007a120 	.word	0x0007a120

08022898 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8022898:	b480      	push	{r7}
 802289a:	b083      	sub	sp, #12
 802289c:	af00      	add	r7, sp, #0
 802289e:	6078      	str	r0, [r7, #4]
 80228a0:	4608      	mov	r0, r1
 80228a2:	4611      	mov	r1, r2
 80228a4:	461a      	mov	r2, r3
 80228a6:	4603      	mov	r3, r0
 80228a8:	70fb      	strb	r3, [r7, #3]
 80228aa:	460b      	mov	r3, r1
 80228ac:	803b      	strh	r3, [r7, #0]
 80228ae:	4613      	mov	r3, r2
 80228b0:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 80228b2:	883b      	ldrh	r3, [r7, #0]
 80228b4:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80228b6:	78ba      	ldrb	r2, [r7, #2]
 80228b8:	f082 0201 	eor.w	r2, r2, #1
 80228bc:	b2d2      	uxtb	r2, r2
 80228be:	2a00      	cmp	r2, #0
 80228c0:	d001      	beq.n	80228c6 <RadioGetGfskTimeOnAirNumerator+0x2e>
 80228c2:	2208      	movs	r2, #8
 80228c4:	e000      	b.n	80228c8 <RadioGetGfskTimeOnAirNumerator+0x30>
 80228c6:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 80228c8:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80228ca:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80228ce:	7c3b      	ldrb	r3, [r7, #16]
 80228d0:	7d39      	ldrb	r1, [r7, #20]
 80228d2:	2900      	cmp	r1, #0
 80228d4:	d001      	beq.n	80228da <RadioGetGfskTimeOnAirNumerator+0x42>
 80228d6:	2102      	movs	r1, #2
 80228d8:	e000      	b.n	80228dc <RadioGetGfskTimeOnAirNumerator+0x44>
 80228da:	2100      	movs	r1, #0
 80228dc:	440b      	add	r3, r1
 80228de:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80228e0:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 80228e2:	4618      	mov	r0, r3
 80228e4:	370c      	adds	r7, #12
 80228e6:	46bd      	mov	sp, r7
 80228e8:	bc80      	pop	{r7}
 80228ea:	4770      	bx	lr

080228ec <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80228ec:	b480      	push	{r7}
 80228ee:	b08b      	sub	sp, #44	; 0x2c
 80228f0:	af00      	add	r7, sp, #0
 80228f2:	60f8      	str	r0, [r7, #12]
 80228f4:	60b9      	str	r1, [r7, #8]
 80228f6:	4611      	mov	r1, r2
 80228f8:	461a      	mov	r2, r3
 80228fa:	460b      	mov	r3, r1
 80228fc:	71fb      	strb	r3, [r7, #7]
 80228fe:	4613      	mov	r3, r2
 8022900:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 8022902:	79fb      	ldrb	r3, [r7, #7]
 8022904:	3304      	adds	r3, #4
 8022906:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8022908:	2300      	movs	r3, #0
 802290a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 802290e:	68bb      	ldr	r3, [r7, #8]
 8022910:	2b05      	cmp	r3, #5
 8022912:	d002      	beq.n	802291a <RadioGetLoRaTimeOnAirNumerator+0x2e>
 8022914:	68bb      	ldr	r3, [r7, #8]
 8022916:	2b06      	cmp	r3, #6
 8022918:	d104      	bne.n	8022924 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 802291a:	88bb      	ldrh	r3, [r7, #4]
 802291c:	2b0b      	cmp	r3, #11
 802291e:	d801      	bhi.n	8022924 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8022920:	230c      	movs	r3, #12
 8022922:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8022924:	68fb      	ldr	r3, [r7, #12]
 8022926:	2b00      	cmp	r3, #0
 8022928:	d105      	bne.n	8022936 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 802292a:	68bb      	ldr	r3, [r7, #8]
 802292c:	2b0b      	cmp	r3, #11
 802292e:	d008      	beq.n	8022942 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8022930:	68bb      	ldr	r3, [r7, #8]
 8022932:	2b0c      	cmp	r3, #12
 8022934:	d005      	beq.n	8022942 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8022936:	68fb      	ldr	r3, [r7, #12]
 8022938:	2b01      	cmp	r3, #1
 802293a:	d105      	bne.n	8022948 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 802293c:	68bb      	ldr	r3, [r7, #8]
 802293e:	2b0c      	cmp	r3, #12
 8022940:	d102      	bne.n	8022948 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8022942:	2301      	movs	r3, #1
 8022944:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8022948:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 802294c:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 802294e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8022952:	2a00      	cmp	r2, #0
 8022954:	d001      	beq.n	802295a <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8022956:	2210      	movs	r2, #16
 8022958:	e000      	b.n	802295c <RadioGetLoRaTimeOnAirNumerator+0x70>
 802295a:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 802295c:	4413      	add	r3, r2
 802295e:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8022960:	68bb      	ldr	r3, [r7, #8]
 8022962:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8022964:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8022966:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 802296a:	2a00      	cmp	r2, #0
 802296c:	d001      	beq.n	8022972 <RadioGetLoRaTimeOnAirNumerator+0x86>
 802296e:	2200      	movs	r2, #0
 8022970:	e000      	b.n	8022974 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8022972:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8022974:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8022976:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8022978:	68bb      	ldr	r3, [r7, #8]
 802297a:	2b06      	cmp	r3, #6
 802297c:	d803      	bhi.n	8022986 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 802297e:	68bb      	ldr	r3, [r7, #8]
 8022980:	009b      	lsls	r3, r3, #2
 8022982:	623b      	str	r3, [r7, #32]
 8022984:	e00e      	b.n	80229a4 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8022986:	69fb      	ldr	r3, [r7, #28]
 8022988:	3308      	adds	r3, #8
 802298a:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 802298c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8022990:	2b00      	cmp	r3, #0
 8022992:	d004      	beq.n	802299e <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8022994:	68bb      	ldr	r3, [r7, #8]
 8022996:	3b02      	subs	r3, #2
 8022998:	009b      	lsls	r3, r3, #2
 802299a:	623b      	str	r3, [r7, #32]
 802299c:	e002      	b.n	80229a4 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 802299e:	68bb      	ldr	r3, [r7, #8]
 80229a0:	009b      	lsls	r3, r3, #2
 80229a2:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80229a4:	69fb      	ldr	r3, [r7, #28]
 80229a6:	2b00      	cmp	r3, #0
 80229a8:	da01      	bge.n	80229ae <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80229aa:	2300      	movs	r3, #0
 80229ac:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80229ae:	69fa      	ldr	r2, [r7, #28]
 80229b0:	6a3b      	ldr	r3, [r7, #32]
 80229b2:	4413      	add	r3, r2
 80229b4:	1e5a      	subs	r2, r3, #1
 80229b6:	6a3b      	ldr	r3, [r7, #32]
 80229b8:	fb92 f3f3 	sdiv	r3, r2, r3
 80229bc:	697a      	ldr	r2, [r7, #20]
 80229be:	fb03 f202 	mul.w	r2, r3, r2
 80229c2:	88bb      	ldrh	r3, [r7, #4]
 80229c4:	4413      	add	r3, r2
    int32_t intermediate =
 80229c6:	330c      	adds	r3, #12
 80229c8:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 80229ca:	68bb      	ldr	r3, [r7, #8]
 80229cc:	2b06      	cmp	r3, #6
 80229ce:	d802      	bhi.n	80229d6 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80229d0:	69bb      	ldr	r3, [r7, #24]
 80229d2:	3302      	adds	r3, #2
 80229d4:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80229d6:	69bb      	ldr	r3, [r7, #24]
 80229d8:	009b      	lsls	r3, r3, #2
 80229da:	1c5a      	adds	r2, r3, #1
 80229dc:	68bb      	ldr	r3, [r7, #8]
 80229de:	3b02      	subs	r3, #2
 80229e0:	fa02 f303 	lsl.w	r3, r2, r3
}
 80229e4:	4618      	mov	r0, r3
 80229e6:	372c      	adds	r7, #44	; 0x2c
 80229e8:	46bd      	mov	sp, r7
 80229ea:	bc80      	pop	{r7}
 80229ec:	4770      	bx	lr
	...

080229f0 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80229f0:	b580      	push	{r7, lr}
 80229f2:	b08a      	sub	sp, #40	; 0x28
 80229f4:	af04      	add	r7, sp, #16
 80229f6:	60b9      	str	r1, [r7, #8]
 80229f8:	607a      	str	r2, [r7, #4]
 80229fa:	461a      	mov	r2, r3
 80229fc:	4603      	mov	r3, r0
 80229fe:	73fb      	strb	r3, [r7, #15]
 8022a00:	4613      	mov	r3, r2
 8022a02:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 8022a04:	2300      	movs	r3, #0
 8022a06:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8022a08:	2301      	movs	r3, #1
 8022a0a:	613b      	str	r3, [r7, #16]

    switch( modem )
 8022a0c:	7bfb      	ldrb	r3, [r7, #15]
 8022a0e:	2b00      	cmp	r3, #0
 8022a10:	d002      	beq.n	8022a18 <RadioTimeOnAir+0x28>
 8022a12:	2b01      	cmp	r3, #1
 8022a14:	d017      	beq.n	8022a46 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 8022a16:	e035      	b.n	8022a84 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8022a18:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8022a1c:	8c3a      	ldrh	r2, [r7, #32]
 8022a1e:	7bb9      	ldrb	r1, [r7, #14]
 8022a20:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8022a24:	9301      	str	r3, [sp, #4]
 8022a26:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8022a2a:	9300      	str	r3, [sp, #0]
 8022a2c:	4603      	mov	r3, r0
 8022a2e:	6878      	ldr	r0, [r7, #4]
 8022a30:	f7ff ff32 	bl	8022898 <RadioGetGfskTimeOnAirNumerator>
 8022a34:	4603      	mov	r3, r0
 8022a36:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8022a3a:	fb02 f303 	mul.w	r3, r2, r3
 8022a3e:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8022a40:	687b      	ldr	r3, [r7, #4]
 8022a42:	613b      	str	r3, [r7, #16]
        break;
 8022a44:	e01e      	b.n	8022a84 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8022a46:	8c39      	ldrh	r1, [r7, #32]
 8022a48:	7bba      	ldrb	r2, [r7, #14]
 8022a4a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8022a4e:	9302      	str	r3, [sp, #8]
 8022a50:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8022a54:	9301      	str	r3, [sp, #4]
 8022a56:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8022a5a:	9300      	str	r3, [sp, #0]
 8022a5c:	460b      	mov	r3, r1
 8022a5e:	6879      	ldr	r1, [r7, #4]
 8022a60:	68b8      	ldr	r0, [r7, #8]
 8022a62:	f7ff ff43 	bl	80228ec <RadioGetLoRaTimeOnAirNumerator>
 8022a66:	4603      	mov	r3, r0
 8022a68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8022a6c:	fb02 f303 	mul.w	r3, r2, r3
 8022a70:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8022a72:	4a0a      	ldr	r2, [pc, #40]	; (8022a9c <RadioTimeOnAir+0xac>)
 8022a74:	68bb      	ldr	r3, [r7, #8]
 8022a76:	4413      	add	r3, r2
 8022a78:	781b      	ldrb	r3, [r3, #0]
 8022a7a:	4618      	mov	r0, r3
 8022a7c:	f7ff feb6 	bl	80227ec <RadioGetLoRaBandwidthInHz>
 8022a80:	6138      	str	r0, [r7, #16]
        break;
 8022a82:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 8022a84:	697a      	ldr	r2, [r7, #20]
 8022a86:	693b      	ldr	r3, [r7, #16]
 8022a88:	4413      	add	r3, r2
 8022a8a:	1e5a      	subs	r2, r3, #1
 8022a8c:	693b      	ldr	r3, [r7, #16]
 8022a8e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8022a92:	4618      	mov	r0, r3
 8022a94:	3718      	adds	r7, #24
 8022a96:	46bd      	mov	sp, r7
 8022a98:	bd80      	pop	{r7, pc}
 8022a9a:	bf00      	nop
 8022a9c:	080285c0 	.word	0x080285c0

08022aa0 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8022aa0:	b580      	push	{r7, lr}
 8022aa2:	b08c      	sub	sp, #48	; 0x30
 8022aa4:	af00      	add	r7, sp, #0
 8022aa6:	6078      	str	r0, [r7, #4]
 8022aa8:	460b      	mov	r3, r1
 8022aaa:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8022aac:	2300      	movs	r3, #0
 8022aae:	2200      	movs	r2, #0
 8022ab0:	f240 2101 	movw	r1, #513	; 0x201
 8022ab4:	f240 2001 	movw	r0, #513	; 0x201
 8022ab8:	f001 f876 	bl	8023ba8 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8022abc:	4b57      	ldr	r3, [pc, #348]	; (8022c1c <RadioSend+0x17c>)
 8022abe:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8022ac2:	2101      	movs	r1, #1
 8022ac4:	4618      	mov	r0, r3
 8022ac6:	f001 fc4b 	bl	8024360 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 8022aca:	4b54      	ldr	r3, [pc, #336]	; (8022c1c <RadioSend+0x17c>)
 8022acc:	781b      	ldrb	r3, [r3, #0]
 8022ace:	2b03      	cmp	r3, #3
 8022ad0:	f200 8095 	bhi.w	8022bfe <RadioSend+0x15e>
 8022ad4:	a201      	add	r2, pc, #4	; (adr r2, 8022adc <RadioSend+0x3c>)
 8022ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8022ada:	bf00      	nop
 8022adc:	08022b07 	.word	0x08022b07
 8022ae0:	08022aed 	.word	0x08022aed
 8022ae4:	08022b21 	.word	0x08022b21
 8022ae8:	08022b41 	.word	0x08022b41
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8022aec:	4a4b      	ldr	r2, [pc, #300]	; (8022c1c <RadioSend+0x17c>)
 8022aee:	78fb      	ldrb	r3, [r7, #3]
 8022af0:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8022af2:	484b      	ldr	r0, [pc, #300]	; (8022c20 <RadioSend+0x180>)
 8022af4:	f001 fa64 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8022af8:	78fb      	ldrb	r3, [r7, #3]
 8022afa:	2200      	movs	r2, #0
 8022afc:	4619      	mov	r1, r3
 8022afe:	6878      	ldr	r0, [r7, #4]
 8022b00:	f000 fd50 	bl	80235a4 <SUBGRF_SendPayload>
            break;
 8022b04:	e07c      	b.n	8022c00 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8022b06:	4a45      	ldr	r2, [pc, #276]	; (8022c1c <RadioSend+0x17c>)
 8022b08:	78fb      	ldrb	r3, [r7, #3]
 8022b0a:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8022b0c:	4844      	ldr	r0, [pc, #272]	; (8022c20 <RadioSend+0x180>)
 8022b0e:	f001 fa57 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8022b12:	78fb      	ldrb	r3, [r7, #3]
 8022b14:	2200      	movs	r2, #0
 8022b16:	4619      	mov	r1, r3
 8022b18:	6878      	ldr	r0, [r7, #4]
 8022b1a:	f000 fd43 	bl	80235a4 <SUBGRF_SendPayload>
            break;
 8022b1e:	e06f      	b.n	8022c00 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8022b20:	4b3e      	ldr	r3, [pc, #248]	; (8022c1c <RadioSend+0x17c>)
 8022b22:	2202      	movs	r2, #2
 8022b24:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8022b26:	4a3d      	ldr	r2, [pc, #244]	; (8022c1c <RadioSend+0x17c>)
 8022b28:	78fb      	ldrb	r3, [r7, #3]
 8022b2a:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8022b2c:	483c      	ldr	r0, [pc, #240]	; (8022c20 <RadioSend+0x180>)
 8022b2e:	f001 fa47 	bl	8023fc0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8022b32:	78fb      	ldrb	r3, [r7, #3]
 8022b34:	2200      	movs	r2, #0
 8022b36:	4619      	mov	r1, r3
 8022b38:	6878      	ldr	r0, [r7, #4]
 8022b3a:	f000 fd33 	bl	80235a4 <SUBGRF_SendPayload>
            break;
 8022b3e:	e05f      	b.n	8022c00 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 8022b40:	2300      	movs	r3, #0
 8022b42:	60bb      	str	r3, [r7, #8]
 8022b44:	f107 030c 	add.w	r3, r7, #12
 8022b48:	221f      	movs	r2, #31
 8022b4a:	2100      	movs	r1, #0
 8022b4c:	4618      	mov	r0, r3
 8022b4e:	f002 ff79 	bl	8025a44 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 8022b52:	78fa      	ldrb	r2, [r7, #3]
 8022b54:	f107 0308 	add.w	r3, r7, #8
 8022b58:	6879      	ldr	r1, [r7, #4]
 8022b5a:	4618      	mov	r0, r3
 8022b5c:	f000 fc0f 	bl	802337e <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8022b60:	4b2e      	ldr	r3, [pc, #184]	; (8022c1c <RadioSend+0x17c>)
 8022b62:	2202      	movs	r2, #2
 8022b64:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8022b66:	78fb      	ldrb	r3, [r7, #3]
 8022b68:	3301      	adds	r3, #1
 8022b6a:	b2da      	uxtb	r2, r3
 8022b6c:	4b2b      	ldr	r3, [pc, #172]	; (8022c1c <RadioSend+0x17c>)
 8022b6e:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8022b70:	482b      	ldr	r0, [pc, #172]	; (8022c20 <RadioSend+0x180>)
 8022b72:	f001 fa25 	bl	8023fc0 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8022b76:	4b29      	ldr	r3, [pc, #164]	; (8022c1c <RadioSend+0x17c>)
 8022b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8022b7a:	2b64      	cmp	r3, #100	; 0x64
 8022b7c:	d110      	bne.n	8022ba0 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8022b7e:	2100      	movs	r1, #0
 8022b80:	20f1      	movs	r0, #241	; 0xf1
 8022b82:	f000 f930 	bl	8022de6 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8022b86:	2100      	movs	r1, #0
 8022b88:	20f0      	movs	r0, #240	; 0xf0
 8022b8a:	f000 f92c 	bl	8022de6 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8022b8e:	2170      	movs	r1, #112	; 0x70
 8022b90:	20f3      	movs	r0, #243	; 0xf3
 8022b92:	f000 f928 	bl	8022de6 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8022b96:	211d      	movs	r1, #29
 8022b98:	20f2      	movs	r0, #242	; 0xf2
 8022b9a:	f000 f924 	bl	8022de6 <RadioWrite>
 8022b9e:	e00f      	b.n	8022bc0 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8022ba0:	2100      	movs	r1, #0
 8022ba2:	20f1      	movs	r0, #241	; 0xf1
 8022ba4:	f000 f91f 	bl	8022de6 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8022ba8:	2100      	movs	r1, #0
 8022baa:	20f0      	movs	r0, #240	; 0xf0
 8022bac:	f000 f91b 	bl	8022de6 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8022bb0:	21e1      	movs	r1, #225	; 0xe1
 8022bb2:	20f3      	movs	r0, #243	; 0xf3
 8022bb4:	f000 f917 	bl	8022de6 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8022bb8:	2104      	movs	r1, #4
 8022bba:	20f2      	movs	r0, #242	; 0xf2
 8022bbc:	f000 f913 	bl	8022de6 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 8022bc0:	78fb      	ldrb	r3, [r7, #3]
 8022bc2:	b29b      	uxth	r3, r3
 8022bc4:	00db      	lsls	r3, r3, #3
 8022bc6:	b29b      	uxth	r3, r3
 8022bc8:	3302      	adds	r3, #2
 8022bca:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8022bcc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8022bce:	0a1b      	lsrs	r3, r3, #8
 8022bd0:	b29b      	uxth	r3, r3
 8022bd2:	b2db      	uxtb	r3, r3
 8022bd4:	4619      	mov	r1, r3
 8022bd6:	20f4      	movs	r0, #244	; 0xf4
 8022bd8:	f000 f905 	bl	8022de6 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8022bdc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8022bde:	b2db      	uxtb	r3, r3
 8022be0:	4619      	mov	r1, r3
 8022be2:	20f5      	movs	r0, #245	; 0xf5
 8022be4:	f000 f8ff 	bl	8022de6 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 8022be8:	78fb      	ldrb	r3, [r7, #3]
 8022bea:	3301      	adds	r3, #1
 8022bec:	b2d9      	uxtb	r1, r3
 8022bee:	f107 0308 	add.w	r3, r7, #8
 8022bf2:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8022bf6:	4618      	mov	r0, r3
 8022bf8:	f000 fcd4 	bl	80235a4 <SUBGRF_SendPayload>
            break;
 8022bfc:	e000      	b.n	8022c00 <RadioSend+0x160>
        }
        default:
            break;
 8022bfe:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8022c00:	4b06      	ldr	r3, [pc, #24]	; (8022c1c <RadioSend+0x17c>)
 8022c02:	685b      	ldr	r3, [r3, #4]
 8022c04:	4619      	mov	r1, r3
 8022c06:	4807      	ldr	r0, [pc, #28]	; (8022c24 <RadioSend+0x184>)
 8022c08:	f002 fa76 	bl	80250f8 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8022c0c:	4805      	ldr	r0, [pc, #20]	; (8022c24 <RadioSend+0x184>)
 8022c0e:	f002 f995 	bl	8024f3c <UTIL_TIMER_Start>
}
 8022c12:	bf00      	nop
 8022c14:	3730      	adds	r7, #48	; 0x30
 8022c16:	46bd      	mov	sp, r7
 8022c18:	bd80      	pop	{r7, pc}
 8022c1a:	bf00      	nop
 8022c1c:	20003dac 	.word	0x20003dac
 8022c20:	20003dba 	.word	0x20003dba
 8022c24:	20003e04 	.word	0x20003e04

08022c28 <RadioSleep>:

static void RadioSleep( void )
{
 8022c28:	b580      	push	{r7, lr}
 8022c2a:	b082      	sub	sp, #8
 8022c2c:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8022c2e:	2300      	movs	r3, #0
 8022c30:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8022c32:	793b      	ldrb	r3, [r7, #4]
 8022c34:	f043 0304 	orr.w	r3, r3, #4
 8022c38:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8022c3a:	7938      	ldrb	r0, [r7, #4]
 8022c3c:	f000 fd8e 	bl	802375c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8022c40:	2002      	movs	r0, #2
 8022c42:	f7e3 fc5c 	bl	80064fe <HAL_Delay>
}
 8022c46:	bf00      	nop
 8022c48:	3708      	adds	r7, #8
 8022c4a:	46bd      	mov	sp, r7
 8022c4c:	bd80      	pop	{r7, pc}

08022c4e <RadioStandby>:

static void RadioStandby( void )
{
 8022c4e:	b580      	push	{r7, lr}
 8022c50:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8022c52:	2000      	movs	r0, #0
 8022c54:	f000 fdb6 	bl	80237c4 <SUBGRF_SetStandby>
}
 8022c58:	bf00      	nop
 8022c5a:	bd80      	pop	{r7, pc}

08022c5c <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8022c5c:	b580      	push	{r7, lr}
 8022c5e:	b082      	sub	sp, #8
 8022c60:	af00      	add	r7, sp, #0
 8022c62:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8022c64:	2300      	movs	r3, #0
 8022c66:	2200      	movs	r2, #0
 8022c68:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8022c6c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8022c70:	f000 ff9a 	bl	8023ba8 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8022c74:	687b      	ldr	r3, [r7, #4]
 8022c76:	2b00      	cmp	r3, #0
 8022c78:	d006      	beq.n	8022c88 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8022c7a:	6879      	ldr	r1, [r7, #4]
 8022c7c:	480f      	ldr	r0, [pc, #60]	; (8022cbc <RadioRx+0x60>)
 8022c7e:	f002 fa3b 	bl	80250f8 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8022c82:	480e      	ldr	r0, [pc, #56]	; (8022cbc <RadioRx+0x60>)
 8022c84:	f002 f95a 	bl	8024f3c <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8022c88:	4b0d      	ldr	r3, [pc, #52]	; (8022cc0 <RadioRx+0x64>)
 8022c8a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8022c8e:	2100      	movs	r1, #0
 8022c90:	4618      	mov	r0, r3
 8022c92:	f001 fb65 	bl	8024360 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8022c96:	4b0a      	ldr	r3, [pc, #40]	; (8022cc0 <RadioRx+0x64>)
 8022c98:	785b      	ldrb	r3, [r3, #1]
 8022c9a:	2b00      	cmp	r3, #0
 8022c9c:	d004      	beq.n	8022ca8 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8022c9e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8022ca2:	f000 fdcf 	bl	8023844 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8022ca6:	e005      	b.n	8022cb4 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8022ca8:	4b05      	ldr	r3, [pc, #20]	; (8022cc0 <RadioRx+0x64>)
 8022caa:	689b      	ldr	r3, [r3, #8]
 8022cac:	019b      	lsls	r3, r3, #6
 8022cae:	4618      	mov	r0, r3
 8022cb0:	f000 fdc8 	bl	8023844 <SUBGRF_SetRx>
}
 8022cb4:	bf00      	nop
 8022cb6:	3708      	adds	r7, #8
 8022cb8:	46bd      	mov	sp, r7
 8022cba:	bd80      	pop	{r7, pc}
 8022cbc:	20003e1c 	.word	0x20003e1c
 8022cc0:	20003dac 	.word	0x20003dac

08022cc4 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8022cc4:	b580      	push	{r7, lr}
 8022cc6:	b082      	sub	sp, #8
 8022cc8:	af00      	add	r7, sp, #0
 8022cca:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8022ccc:	2300      	movs	r3, #0
 8022cce:	2200      	movs	r2, #0
 8022cd0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8022cd4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8022cd8:	f000 ff66 	bl	8023ba8 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8022cdc:	687b      	ldr	r3, [r7, #4]
 8022cde:	2b00      	cmp	r3, #0
 8022ce0:	d006      	beq.n	8022cf0 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 8022ce2:	6879      	ldr	r1, [r7, #4]
 8022ce4:	480f      	ldr	r0, [pc, #60]	; (8022d24 <RadioRxBoosted+0x60>)
 8022ce6:	f002 fa07 	bl	80250f8 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 8022cea:	480e      	ldr	r0, [pc, #56]	; (8022d24 <RadioRxBoosted+0x60>)
 8022cec:	f002 f926 	bl	8024f3c <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8022cf0:	4b0d      	ldr	r3, [pc, #52]	; (8022d28 <RadioRxBoosted+0x64>)
 8022cf2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8022cf6:	2100      	movs	r1, #0
 8022cf8:	4618      	mov	r0, r3
 8022cfa:	f001 fb31 	bl	8024360 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8022cfe:	4b0a      	ldr	r3, [pc, #40]	; (8022d28 <RadioRxBoosted+0x64>)
 8022d00:	785b      	ldrb	r3, [r3, #1]
 8022d02:	2b00      	cmp	r3, #0
 8022d04:	d004      	beq.n	8022d10 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8022d06:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8022d0a:	f000 fdbd 	bl	8023888 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8022d0e:	e005      	b.n	8022d1c <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8022d10:	4b05      	ldr	r3, [pc, #20]	; (8022d28 <RadioRxBoosted+0x64>)
 8022d12:	689b      	ldr	r3, [r3, #8]
 8022d14:	019b      	lsls	r3, r3, #6
 8022d16:	4618      	mov	r0, r3
 8022d18:	f000 fdb6 	bl	8023888 <SUBGRF_SetRxBoosted>
}
 8022d1c:	bf00      	nop
 8022d1e:	3708      	adds	r7, #8
 8022d20:	46bd      	mov	sp, r7
 8022d22:	bd80      	pop	{r7, pc}
 8022d24:	20003e1c 	.word	0x20003e1c
 8022d28:	20003dac 	.word	0x20003dac

08022d2c <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8022d2c:	b580      	push	{r7, lr}
 8022d2e:	b082      	sub	sp, #8
 8022d30:	af00      	add	r7, sp, #0
 8022d32:	6078      	str	r0, [r7, #4]
 8022d34:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8022d36:	4b07      	ldr	r3, [pc, #28]	; (8022d54 <RadioSetRxDutyCycle+0x28>)
 8022d38:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8022d3c:	2100      	movs	r1, #0
 8022d3e:	4618      	mov	r0, r3
 8022d40:	f001 fb0e 	bl	8024360 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8022d44:	6839      	ldr	r1, [r7, #0]
 8022d46:	6878      	ldr	r0, [r7, #4]
 8022d48:	f000 fdc4 	bl	80238d4 <SUBGRF_SetRxDutyCycle>
}
 8022d4c:	bf00      	nop
 8022d4e:	3708      	adds	r7, #8
 8022d50:	46bd      	mov	sp, r7
 8022d52:	bd80      	pop	{r7, pc}
 8022d54:	20003dac 	.word	0x20003dac

08022d58 <RadioStartCad>:

static void RadioStartCad( void )
{
 8022d58:	b580      	push	{r7, lr}
 8022d5a:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8022d5c:	2300      	movs	r3, #0
 8022d5e:	2200      	movs	r2, #0
 8022d60:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8022d64:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8022d68:	f000 ff1e 	bl	8023ba8 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8022d6c:	f000 fde0 	bl	8023930 <SUBGRF_SetCad>
}
 8022d70:	bf00      	nop
 8022d72:	bd80      	pop	{r7, pc}

08022d74 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8022d74:	b580      	push	{r7, lr}
 8022d76:	b084      	sub	sp, #16
 8022d78:	af00      	add	r7, sp, #0
 8022d7a:	6078      	str	r0, [r7, #4]
 8022d7c:	460b      	mov	r3, r1
 8022d7e:	70fb      	strb	r3, [r7, #3]
 8022d80:	4613      	mov	r3, r2
 8022d82:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 8022d84:	883b      	ldrh	r3, [r7, #0]
 8022d86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8022d8a:	fb02 f303 	mul.w	r3, r2, r3
 8022d8e:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8022d90:	6878      	ldr	r0, [r7, #4]
 8022d92:	f000 ff69 	bl	8023c68 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8022d96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8022d9a:	4618      	mov	r0, r3
 8022d9c:	f001 fb08 	bl	80243b0 <SUBGRF_SetRfTxPower>
 8022da0:	4603      	mov	r3, r0
 8022da2:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8022da4:	7afb      	ldrb	r3, [r7, #11]
 8022da6:	2101      	movs	r1, #1
 8022da8:	4618      	mov	r0, r3
 8022daa:	f001 fad9 	bl	8024360 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8022dae:	f000 fdd1 	bl	8023954 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8022db2:	68f9      	ldr	r1, [r7, #12]
 8022db4:	4804      	ldr	r0, [pc, #16]	; (8022dc8 <RadioSetTxContinuousWave+0x54>)
 8022db6:	f002 f99f 	bl	80250f8 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8022dba:	4803      	ldr	r0, [pc, #12]	; (8022dc8 <RadioSetTxContinuousWave+0x54>)
 8022dbc:	f002 f8be 	bl	8024f3c <UTIL_TIMER_Start>
}
 8022dc0:	bf00      	nop
 8022dc2:	3710      	adds	r7, #16
 8022dc4:	46bd      	mov	sp, r7
 8022dc6:	bd80      	pop	{r7, pc}
 8022dc8:	20003e04 	.word	0x20003e04

08022dcc <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8022dcc:	b580      	push	{r7, lr}
 8022dce:	b082      	sub	sp, #8
 8022dd0:	af00      	add	r7, sp, #0
 8022dd2:	4603      	mov	r3, r0
 8022dd4:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8022dd6:	f001 f9ad 	bl	8024134 <SUBGRF_GetRssiInst>
 8022dda:	4603      	mov	r3, r0
 8022ddc:	b21b      	sxth	r3, r3
}
 8022dde:	4618      	mov	r0, r3
 8022de0:	3708      	adds	r7, #8
 8022de2:	46bd      	mov	sp, r7
 8022de4:	bd80      	pop	{r7, pc}

08022de6 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8022de6:	b580      	push	{r7, lr}
 8022de8:	b082      	sub	sp, #8
 8022dea:	af00      	add	r7, sp, #0
 8022dec:	4603      	mov	r3, r0
 8022dee:	460a      	mov	r2, r1
 8022df0:	80fb      	strh	r3, [r7, #6]
 8022df2:	4613      	mov	r3, r2
 8022df4:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8022df6:	797a      	ldrb	r2, [r7, #5]
 8022df8:	88fb      	ldrh	r3, [r7, #6]
 8022dfa:	4611      	mov	r1, r2
 8022dfc:	4618      	mov	r0, r3
 8022dfe:	f001 fa33 	bl	8024268 <SUBGRF_WriteRegister>
}
 8022e02:	bf00      	nop
 8022e04:	3708      	adds	r7, #8
 8022e06:	46bd      	mov	sp, r7
 8022e08:	bd80      	pop	{r7, pc}

08022e0a <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8022e0a:	b580      	push	{r7, lr}
 8022e0c:	b082      	sub	sp, #8
 8022e0e:	af00      	add	r7, sp, #0
 8022e10:	4603      	mov	r3, r0
 8022e12:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8022e14:	88fb      	ldrh	r3, [r7, #6]
 8022e16:	4618      	mov	r0, r3
 8022e18:	f001 fa3a 	bl	8024290 <SUBGRF_ReadRegister>
 8022e1c:	4603      	mov	r3, r0
}
 8022e1e:	4618      	mov	r0, r3
 8022e20:	3708      	adds	r7, #8
 8022e22:	46bd      	mov	sp, r7
 8022e24:	bd80      	pop	{r7, pc}

08022e26 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8022e26:	b580      	push	{r7, lr}
 8022e28:	b082      	sub	sp, #8
 8022e2a:	af00      	add	r7, sp, #0
 8022e2c:	4603      	mov	r3, r0
 8022e2e:	6039      	str	r1, [r7, #0]
 8022e30:	80fb      	strh	r3, [r7, #6]
 8022e32:	4613      	mov	r3, r2
 8022e34:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8022e36:	797b      	ldrb	r3, [r7, #5]
 8022e38:	b29a      	uxth	r2, r3
 8022e3a:	88fb      	ldrh	r3, [r7, #6]
 8022e3c:	6839      	ldr	r1, [r7, #0]
 8022e3e:	4618      	mov	r0, r3
 8022e40:	f001 fa3a 	bl	80242b8 <SUBGRF_WriteRegisters>
}
 8022e44:	bf00      	nop
 8022e46:	3708      	adds	r7, #8
 8022e48:	46bd      	mov	sp, r7
 8022e4a:	bd80      	pop	{r7, pc}

08022e4c <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8022e4c:	b580      	push	{r7, lr}
 8022e4e:	b082      	sub	sp, #8
 8022e50:	af00      	add	r7, sp, #0
 8022e52:	4603      	mov	r3, r0
 8022e54:	6039      	str	r1, [r7, #0]
 8022e56:	80fb      	strh	r3, [r7, #6]
 8022e58:	4613      	mov	r3, r2
 8022e5a:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8022e5c:	797b      	ldrb	r3, [r7, #5]
 8022e5e:	b29a      	uxth	r2, r3
 8022e60:	88fb      	ldrh	r3, [r7, #6]
 8022e62:	6839      	ldr	r1, [r7, #0]
 8022e64:	4618      	mov	r0, r3
 8022e66:	f001 fa3b 	bl	80242e0 <SUBGRF_ReadRegisters>
}
 8022e6a:	bf00      	nop
 8022e6c:	3708      	adds	r7, #8
 8022e6e:	46bd      	mov	sp, r7
 8022e70:	bd80      	pop	{r7, pc}
	...

08022e74 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8022e74:	b580      	push	{r7, lr}
 8022e76:	b082      	sub	sp, #8
 8022e78:	af00      	add	r7, sp, #0
 8022e7a:	4603      	mov	r3, r0
 8022e7c:	460a      	mov	r2, r1
 8022e7e:	71fb      	strb	r3, [r7, #7]
 8022e80:	4613      	mov	r3, r2
 8022e82:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8022e84:	79fb      	ldrb	r3, [r7, #7]
 8022e86:	2b01      	cmp	r3, #1
 8022e88:	d10a      	bne.n	8022ea0 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8022e8a:	4a0e      	ldr	r2, [pc, #56]	; (8022ec4 <RadioSetMaxPayloadLength+0x50>)
 8022e8c:	79bb      	ldrb	r3, [r7, #6]
 8022e8e:	7013      	strb	r3, [r2, #0]
 8022e90:	4b0c      	ldr	r3, [pc, #48]	; (8022ec4 <RadioSetMaxPayloadLength+0x50>)
 8022e92:	781a      	ldrb	r2, [r3, #0]
 8022e94:	4b0c      	ldr	r3, [pc, #48]	; (8022ec8 <RadioSetMaxPayloadLength+0x54>)
 8022e96:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8022e98:	480c      	ldr	r0, [pc, #48]	; (8022ecc <RadioSetMaxPayloadLength+0x58>)
 8022e9a:	f001 f891 	bl	8023fc0 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8022e9e:	e00d      	b.n	8022ebc <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8022ea0:	4b09      	ldr	r3, [pc, #36]	; (8022ec8 <RadioSetMaxPayloadLength+0x54>)
 8022ea2:	7d5b      	ldrb	r3, [r3, #21]
 8022ea4:	2b01      	cmp	r3, #1
 8022ea6:	d109      	bne.n	8022ebc <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8022ea8:	4a06      	ldr	r2, [pc, #24]	; (8022ec4 <RadioSetMaxPayloadLength+0x50>)
 8022eaa:	79bb      	ldrb	r3, [r7, #6]
 8022eac:	7013      	strb	r3, [r2, #0]
 8022eae:	4b05      	ldr	r3, [pc, #20]	; (8022ec4 <RadioSetMaxPayloadLength+0x50>)
 8022eb0:	781a      	ldrb	r2, [r3, #0]
 8022eb2:	4b05      	ldr	r3, [pc, #20]	; (8022ec8 <RadioSetMaxPayloadLength+0x54>)
 8022eb4:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8022eb6:	4805      	ldr	r0, [pc, #20]	; (8022ecc <RadioSetMaxPayloadLength+0x58>)
 8022eb8:	f001 f882 	bl	8023fc0 <SUBGRF_SetPacketParams>
}
 8022ebc:	bf00      	nop
 8022ebe:	3708      	adds	r7, #8
 8022ec0:	46bd      	mov	sp, r7
 8022ec2:	bd80      	pop	{r7, pc}
 8022ec4:	200001d0 	.word	0x200001d0
 8022ec8:	20003dac 	.word	0x20003dac
 8022ecc:	20003dba 	.word	0x20003dba

08022ed0 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8022ed0:	b580      	push	{r7, lr}
 8022ed2:	b082      	sub	sp, #8
 8022ed4:	af00      	add	r7, sp, #0
 8022ed6:	4603      	mov	r3, r0
 8022ed8:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8022eda:	4a13      	ldr	r2, [pc, #76]	; (8022f28 <RadioSetPublicNetwork+0x58>)
 8022edc:	79fb      	ldrb	r3, [r7, #7]
 8022ede:	7313      	strb	r3, [r2, #12]
 8022ee0:	4b11      	ldr	r3, [pc, #68]	; (8022f28 <RadioSetPublicNetwork+0x58>)
 8022ee2:	7b1a      	ldrb	r2, [r3, #12]
 8022ee4:	4b10      	ldr	r3, [pc, #64]	; (8022f28 <RadioSetPublicNetwork+0x58>)
 8022ee6:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8022ee8:	2001      	movs	r0, #1
 8022eea:	f7ff f87b 	bl	8021fe4 <RadioSetModem>
    if( enable == true )
 8022eee:	79fb      	ldrb	r3, [r7, #7]
 8022ef0:	2b00      	cmp	r3, #0
 8022ef2:	d00a      	beq.n	8022f0a <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8022ef4:	2134      	movs	r1, #52	; 0x34
 8022ef6:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8022efa:	f001 f9b5 	bl	8024268 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8022efe:	2144      	movs	r1, #68	; 0x44
 8022f00:	f240 7041 	movw	r0, #1857	; 0x741
 8022f04:	f001 f9b0 	bl	8024268 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8022f08:	e009      	b.n	8022f1e <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8022f0a:	2114      	movs	r1, #20
 8022f0c:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8022f10:	f001 f9aa 	bl	8024268 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8022f14:	2124      	movs	r1, #36	; 0x24
 8022f16:	f240 7041 	movw	r0, #1857	; 0x741
 8022f1a:	f001 f9a5 	bl	8024268 <SUBGRF_WriteRegister>
}
 8022f1e:	bf00      	nop
 8022f20:	3708      	adds	r7, #8
 8022f22:	46bd      	mov	sp, r7
 8022f24:	bd80      	pop	{r7, pc}
 8022f26:	bf00      	nop
 8022f28:	20003dac 	.word	0x20003dac

08022f2c <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8022f2c:	b580      	push	{r7, lr}
 8022f2e:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8022f30:	f001 fa72 	bl	8024418 <SUBGRF_GetRadioWakeUpTime>
 8022f34:	4603      	mov	r3, r0
 8022f36:	3303      	adds	r3, #3
}
 8022f38:	4618      	mov	r0, r3
 8022f3a:	bd80      	pop	{r7, pc}

08022f3c <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8022f3c:	b580      	push	{r7, lr}
 8022f3e:	b082      	sub	sp, #8
 8022f40:	af00      	add	r7, sp, #0
 8022f42:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8022f44:	4b08      	ldr	r3, [pc, #32]	; (8022f68 <RadioOnTxTimeoutIrq+0x2c>)
 8022f46:	681b      	ldr	r3, [r3, #0]
 8022f48:	2b00      	cmp	r3, #0
 8022f4a:	d008      	beq.n	8022f5e <RadioOnTxTimeoutIrq+0x22>
 8022f4c:	4b06      	ldr	r3, [pc, #24]	; (8022f68 <RadioOnTxTimeoutIrq+0x2c>)
 8022f4e:	681b      	ldr	r3, [r3, #0]
 8022f50:	685b      	ldr	r3, [r3, #4]
 8022f52:	2b00      	cmp	r3, #0
 8022f54:	d003      	beq.n	8022f5e <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 8022f56:	4b04      	ldr	r3, [pc, #16]	; (8022f68 <RadioOnTxTimeoutIrq+0x2c>)
 8022f58:	681b      	ldr	r3, [r3, #0]
 8022f5a:	685b      	ldr	r3, [r3, #4]
 8022f5c:	4798      	blx	r3
    }
}
 8022f5e:	bf00      	nop
 8022f60:	3708      	adds	r7, #8
 8022f62:	46bd      	mov	sp, r7
 8022f64:	bd80      	pop	{r7, pc}
 8022f66:	bf00      	nop
 8022f68:	20003da8 	.word	0x20003da8

08022f6c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8022f6c:	b580      	push	{r7, lr}
 8022f6e:	b082      	sub	sp, #8
 8022f70:	af00      	add	r7, sp, #0
 8022f72:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8022f74:	4b08      	ldr	r3, [pc, #32]	; (8022f98 <RadioOnRxTimeoutIrq+0x2c>)
 8022f76:	681b      	ldr	r3, [r3, #0]
 8022f78:	2b00      	cmp	r3, #0
 8022f7a:	d008      	beq.n	8022f8e <RadioOnRxTimeoutIrq+0x22>
 8022f7c:	4b06      	ldr	r3, [pc, #24]	; (8022f98 <RadioOnRxTimeoutIrq+0x2c>)
 8022f7e:	681b      	ldr	r3, [r3, #0]
 8022f80:	68db      	ldr	r3, [r3, #12]
 8022f82:	2b00      	cmp	r3, #0
 8022f84:	d003      	beq.n	8022f8e <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 8022f86:	4b04      	ldr	r3, [pc, #16]	; (8022f98 <RadioOnRxTimeoutIrq+0x2c>)
 8022f88:	681b      	ldr	r3, [r3, #0]
 8022f8a:	68db      	ldr	r3, [r3, #12]
 8022f8c:	4798      	blx	r3
    }
}
 8022f8e:	bf00      	nop
 8022f90:	3708      	adds	r7, #8
 8022f92:	46bd      	mov	sp, r7
 8022f94:	bd80      	pop	{r7, pc}
 8022f96:	bf00      	nop
 8022f98:	20003da8 	.word	0x20003da8

08022f9c <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8022f9c:	b580      	push	{r7, lr}
 8022f9e:	b082      	sub	sp, #8
 8022fa0:	af00      	add	r7, sp, #0
 8022fa2:	4603      	mov	r3, r0
 8022fa4:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 8022fa6:	4a05      	ldr	r2, [pc, #20]	; (8022fbc <RadioOnDioIrq+0x20>)
 8022fa8:	88fb      	ldrh	r3, [r7, #6]
 8022faa:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 8022fae:	f000 f807 	bl	8022fc0 <RadioIrqProcess>
}
 8022fb2:	bf00      	nop
 8022fb4:	3708      	adds	r7, #8
 8022fb6:	46bd      	mov	sp, r7
 8022fb8:	bd80      	pop	{r7, pc}
 8022fba:	bf00      	nop
 8022fbc:	20003dac 	.word	0x20003dac

08022fc0 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8022fc0:	b590      	push	{r4, r7, lr}
 8022fc2:	b083      	sub	sp, #12
 8022fc4:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 8022fc6:	4bae      	ldr	r3, [pc, #696]	; (8023280 <RadioIrqProcess+0x2c0>)
 8022fc8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8022fcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8022fd0:	f000 810f 	beq.w	80231f2 <RadioIrqProcess+0x232>
 8022fd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8022fd8:	f300 8185 	bgt.w	80232e6 <RadioIrqProcess+0x326>
 8022fdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8022fe0:	f000 80f3 	beq.w	80231ca <RadioIrqProcess+0x20a>
 8022fe4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8022fe8:	f300 817d 	bgt.w	80232e6 <RadioIrqProcess+0x326>
 8022fec:	2b80      	cmp	r3, #128	; 0x80
 8022fee:	f000 80d8 	beq.w	80231a2 <RadioIrqProcess+0x1e2>
 8022ff2:	2b80      	cmp	r3, #128	; 0x80
 8022ff4:	f300 8177 	bgt.w	80232e6 <RadioIrqProcess+0x326>
 8022ff8:	2b20      	cmp	r3, #32
 8022ffa:	dc49      	bgt.n	8023090 <RadioIrqProcess+0xd0>
 8022ffc:	2b00      	cmp	r3, #0
 8022ffe:	f340 8172 	ble.w	80232e6 <RadioIrqProcess+0x326>
 8023002:	3b01      	subs	r3, #1
 8023004:	2b1f      	cmp	r3, #31
 8023006:	f200 816e 	bhi.w	80232e6 <RadioIrqProcess+0x326>
 802300a:	a201      	add	r2, pc, #4	; (adr r2, 8023010 <RadioIrqProcess+0x50>)
 802300c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023010:	08023097 	.word	0x08023097
 8023014:	080230c3 	.word	0x080230c3
 8023018:	080232e7 	.word	0x080232e7
 802301c:	08023257 	.word	0x08023257
 8023020:	080232e7 	.word	0x080232e7
 8023024:	080232e7 	.word	0x080232e7
 8023028:	080232e7 	.word	0x080232e7
 802302c:	08023265 	.word	0x08023265
 8023030:	080232e7 	.word	0x080232e7
 8023034:	080232e7 	.word	0x080232e7
 8023038:	080232e7 	.word	0x080232e7
 802303c:	080232e7 	.word	0x080232e7
 8023040:	080232e7 	.word	0x080232e7
 8023044:	080232e7 	.word	0x080232e7
 8023048:	080232e7 	.word	0x080232e7
 802304c:	08023273 	.word	0x08023273
 8023050:	080232e7 	.word	0x080232e7
 8023054:	080232e7 	.word	0x080232e7
 8023058:	080232e7 	.word	0x080232e7
 802305c:	080232e7 	.word	0x080232e7
 8023060:	080232e7 	.word	0x080232e7
 8023064:	080232e7 	.word	0x080232e7
 8023068:	080232e7 	.word	0x080232e7
 802306c:	080232e7 	.word	0x080232e7
 8023070:	080232e7 	.word	0x080232e7
 8023074:	080232e7 	.word	0x080232e7
 8023078:	080232e7 	.word	0x080232e7
 802307c:	080232e7 	.word	0x080232e7
 8023080:	080232e7 	.word	0x080232e7
 8023084:	080232e7 	.word	0x080232e7
 8023088:	080232e7 	.word	0x080232e7
 802308c:	080232a5 	.word	0x080232a5
 8023090:	2b40      	cmp	r3, #64	; 0x40
 8023092:	d06c      	beq.n	802316e <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8023094:	e127      	b.n	80232e6 <RadioIrqProcess+0x326>
    TimerStop( &TxTimeoutTimer );
 8023096:	487b      	ldr	r0, [pc, #492]	; (8023284 <RadioIrqProcess+0x2c4>)
 8023098:	f001 ffbe 	bl	8025018 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 802309c:	2000      	movs	r0, #0
 802309e:	f000 fb91 	bl	80237c4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80230a2:	4b79      	ldr	r3, [pc, #484]	; (8023288 <RadioIrqProcess+0x2c8>)
 80230a4:	681b      	ldr	r3, [r3, #0]
 80230a6:	2b00      	cmp	r3, #0
 80230a8:	f000 811f 	beq.w	80232ea <RadioIrqProcess+0x32a>
 80230ac:	4b76      	ldr	r3, [pc, #472]	; (8023288 <RadioIrqProcess+0x2c8>)
 80230ae:	681b      	ldr	r3, [r3, #0]
 80230b0:	681b      	ldr	r3, [r3, #0]
 80230b2:	2b00      	cmp	r3, #0
 80230b4:	f000 8119 	beq.w	80232ea <RadioIrqProcess+0x32a>
      RadioEvents->TxDone( );
 80230b8:	4b73      	ldr	r3, [pc, #460]	; (8023288 <RadioIrqProcess+0x2c8>)
 80230ba:	681b      	ldr	r3, [r3, #0]
 80230bc:	681b      	ldr	r3, [r3, #0]
 80230be:	4798      	blx	r3
    break;
 80230c0:	e113      	b.n	80232ea <RadioIrqProcess+0x32a>
    TimerStop( &RxTimeoutTimer );
 80230c2:	4872      	ldr	r0, [pc, #456]	; (802328c <RadioIrqProcess+0x2cc>)
 80230c4:	f001 ffa8 	bl	8025018 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 80230c8:	4b6d      	ldr	r3, [pc, #436]	; (8023280 <RadioIrqProcess+0x2c0>)
 80230ca:	785b      	ldrb	r3, [r3, #1]
 80230cc:	f083 0301 	eor.w	r3, r3, #1
 80230d0:	b2db      	uxtb	r3, r3
 80230d2:	2b00      	cmp	r3, #0
 80230d4:	d014      	beq.n	8023100 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 80230d6:	2000      	movs	r0, #0
 80230d8:	f000 fb74 	bl	80237c4 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 80230dc:	2100      	movs	r1, #0
 80230de:	f640 1002 	movw	r0, #2306	; 0x902
 80230e2:	f001 f8c1 	bl	8024268 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 80230e6:	f640 1044 	movw	r0, #2372	; 0x944
 80230ea:	f001 f8d1 	bl	8024290 <SUBGRF_ReadRegister>
 80230ee:	4603      	mov	r3, r0
 80230f0:	f043 0302 	orr.w	r3, r3, #2
 80230f4:	b2db      	uxtb	r3, r3
 80230f6:	4619      	mov	r1, r3
 80230f8:	f640 1044 	movw	r0, #2372	; 0x944
 80230fc:	f001 f8b4 	bl	8024268 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 8023100:	1dfb      	adds	r3, r7, #7
 8023102:	22ff      	movs	r2, #255	; 0xff
 8023104:	4619      	mov	r1, r3
 8023106:	4862      	ldr	r0, [pc, #392]	; (8023290 <RadioIrqProcess+0x2d0>)
 8023108:	f000 fa2a 	bl	8023560 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 802310c:	4861      	ldr	r0, [pc, #388]	; (8023294 <RadioIrqProcess+0x2d4>)
 802310e:	f001 f857 	bl	80241c0 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8023112:	4b5d      	ldr	r3, [pc, #372]	; (8023288 <RadioIrqProcess+0x2c8>)
 8023114:	681b      	ldr	r3, [r3, #0]
 8023116:	2b00      	cmp	r3, #0
 8023118:	d027      	beq.n	802316a <RadioIrqProcess+0x1aa>
 802311a:	4b5b      	ldr	r3, [pc, #364]	; (8023288 <RadioIrqProcess+0x2c8>)
 802311c:	681b      	ldr	r3, [r3, #0]
 802311e:	689b      	ldr	r3, [r3, #8]
 8023120:	2b00      	cmp	r3, #0
 8023122:	d022      	beq.n	802316a <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 8023124:	4b56      	ldr	r3, [pc, #344]	; (8023280 <RadioIrqProcess+0x2c0>)
 8023126:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 802312a:	2b01      	cmp	r3, #1
 802312c:	d10e      	bne.n	802314c <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 802312e:	4b56      	ldr	r3, [pc, #344]	; (8023288 <RadioIrqProcess+0x2c8>)
 8023130:	681b      	ldr	r3, [r3, #0]
 8023132:	689c      	ldr	r4, [r3, #8]
 8023134:	79fb      	ldrb	r3, [r7, #7]
 8023136:	b299      	uxth	r1, r3
 8023138:	4b51      	ldr	r3, [pc, #324]	; (8023280 <RadioIrqProcess+0x2c0>)
 802313a:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 802313e:	b21a      	sxth	r2, r3
 8023140:	4b4f      	ldr	r3, [pc, #316]	; (8023280 <RadioIrqProcess+0x2c0>)
 8023142:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8023146:	4852      	ldr	r0, [pc, #328]	; (8023290 <RadioIrqProcess+0x2d0>)
 8023148:	47a0      	blx	r4
        break;
 802314a:	e00f      	b.n	802316c <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 802314c:	4b4e      	ldr	r3, [pc, #312]	; (8023288 <RadioIrqProcess+0x2c8>)
 802314e:	681b      	ldr	r3, [r3, #0]
 8023150:	689c      	ldr	r4, [r3, #8]
 8023152:	79fb      	ldrb	r3, [r7, #7]
 8023154:	b299      	uxth	r1, r3
 8023156:	4b4a      	ldr	r3, [pc, #296]	; (8023280 <RadioIrqProcess+0x2c0>)
 8023158:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 802315c:	b21a      	sxth	r2, r3
 802315e:	4b48      	ldr	r3, [pc, #288]	; (8023280 <RadioIrqProcess+0x2c0>)
 8023160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8023162:	b25b      	sxtb	r3, r3
 8023164:	484a      	ldr	r0, [pc, #296]	; (8023290 <RadioIrqProcess+0x2d0>)
 8023166:	47a0      	blx	r4
        break;
 8023168:	e000      	b.n	802316c <RadioIrqProcess+0x1ac>
    }
 802316a:	bf00      	nop
    break;
 802316c:	e0c8      	b.n	8023300 <RadioIrqProcess+0x340>
    if( SubgRf.RxContinuous == false )
 802316e:	4b44      	ldr	r3, [pc, #272]	; (8023280 <RadioIrqProcess+0x2c0>)
 8023170:	785b      	ldrb	r3, [r3, #1]
 8023172:	f083 0301 	eor.w	r3, r3, #1
 8023176:	b2db      	uxtb	r3, r3
 8023178:	2b00      	cmp	r3, #0
 802317a:	d002      	beq.n	8023182 <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 802317c:	2000      	movs	r0, #0
 802317e:	f000 fb21 	bl	80237c4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8023182:	4b41      	ldr	r3, [pc, #260]	; (8023288 <RadioIrqProcess+0x2c8>)
 8023184:	681b      	ldr	r3, [r3, #0]
 8023186:	2b00      	cmp	r3, #0
 8023188:	f000 80b1 	beq.w	80232ee <RadioIrqProcess+0x32e>
 802318c:	4b3e      	ldr	r3, [pc, #248]	; (8023288 <RadioIrqProcess+0x2c8>)
 802318e:	681b      	ldr	r3, [r3, #0]
 8023190:	691b      	ldr	r3, [r3, #16]
 8023192:	2b00      	cmp	r3, #0
 8023194:	f000 80ab 	beq.w	80232ee <RadioIrqProcess+0x32e>
      RadioEvents->RxError( );
 8023198:	4b3b      	ldr	r3, [pc, #236]	; (8023288 <RadioIrqProcess+0x2c8>)
 802319a:	681b      	ldr	r3, [r3, #0]
 802319c:	691b      	ldr	r3, [r3, #16]
 802319e:	4798      	blx	r3
    break;
 80231a0:	e0a5      	b.n	80232ee <RadioIrqProcess+0x32e>
    SUBGRF_SetStandby( STDBY_RC );
 80231a2:	2000      	movs	r0, #0
 80231a4:	f000 fb0e 	bl	80237c4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80231a8:	4b37      	ldr	r3, [pc, #220]	; (8023288 <RadioIrqProcess+0x2c8>)
 80231aa:	681b      	ldr	r3, [r3, #0]
 80231ac:	2b00      	cmp	r3, #0
 80231ae:	f000 80a0 	beq.w	80232f2 <RadioIrqProcess+0x332>
 80231b2:	4b35      	ldr	r3, [pc, #212]	; (8023288 <RadioIrqProcess+0x2c8>)
 80231b4:	681b      	ldr	r3, [r3, #0]
 80231b6:	699b      	ldr	r3, [r3, #24]
 80231b8:	2b00      	cmp	r3, #0
 80231ba:	f000 809a 	beq.w	80232f2 <RadioIrqProcess+0x332>
      RadioEvents->CadDone( false );
 80231be:	4b32      	ldr	r3, [pc, #200]	; (8023288 <RadioIrqProcess+0x2c8>)
 80231c0:	681b      	ldr	r3, [r3, #0]
 80231c2:	699b      	ldr	r3, [r3, #24]
 80231c4:	2000      	movs	r0, #0
 80231c6:	4798      	blx	r3
    break;
 80231c8:	e093      	b.n	80232f2 <RadioIrqProcess+0x332>
    SUBGRF_SetStandby( STDBY_RC );
 80231ca:	2000      	movs	r0, #0
 80231cc:	f000 fafa 	bl	80237c4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80231d0:	4b2d      	ldr	r3, [pc, #180]	; (8023288 <RadioIrqProcess+0x2c8>)
 80231d2:	681b      	ldr	r3, [r3, #0]
 80231d4:	2b00      	cmp	r3, #0
 80231d6:	f000 808e 	beq.w	80232f6 <RadioIrqProcess+0x336>
 80231da:	4b2b      	ldr	r3, [pc, #172]	; (8023288 <RadioIrqProcess+0x2c8>)
 80231dc:	681b      	ldr	r3, [r3, #0]
 80231de:	699b      	ldr	r3, [r3, #24]
 80231e0:	2b00      	cmp	r3, #0
 80231e2:	f000 8088 	beq.w	80232f6 <RadioIrqProcess+0x336>
      RadioEvents->CadDone( true );
 80231e6:	4b28      	ldr	r3, [pc, #160]	; (8023288 <RadioIrqProcess+0x2c8>)
 80231e8:	681b      	ldr	r3, [r3, #0]
 80231ea:	699b      	ldr	r3, [r3, #24]
 80231ec:	2001      	movs	r0, #1
 80231ee:	4798      	blx	r3
    break;
 80231f0:	e081      	b.n	80232f6 <RadioIrqProcess+0x336>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 80231f2:	f000 f99b 	bl	802352c <SUBGRF_GetOperatingMode>
 80231f6:	4603      	mov	r3, r0
 80231f8:	2b04      	cmp	r3, #4
 80231fa:	d113      	bne.n	8023224 <RadioIrqProcess+0x264>
      TimerStop( &TxTimeoutTimer );
 80231fc:	4821      	ldr	r0, [pc, #132]	; (8023284 <RadioIrqProcess+0x2c4>)
 80231fe:	f001 ff0b 	bl	8025018 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8023202:	2000      	movs	r0, #0
 8023204:	f000 fade 	bl	80237c4 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8023208:	4b1f      	ldr	r3, [pc, #124]	; (8023288 <RadioIrqProcess+0x2c8>)
 802320a:	681b      	ldr	r3, [r3, #0]
 802320c:	2b00      	cmp	r3, #0
 802320e:	d074      	beq.n	80232fa <RadioIrqProcess+0x33a>
 8023210:	4b1d      	ldr	r3, [pc, #116]	; (8023288 <RadioIrqProcess+0x2c8>)
 8023212:	681b      	ldr	r3, [r3, #0]
 8023214:	685b      	ldr	r3, [r3, #4]
 8023216:	2b00      	cmp	r3, #0
 8023218:	d06f      	beq.n	80232fa <RadioIrqProcess+0x33a>
        RadioEvents->TxTimeout( );
 802321a:	4b1b      	ldr	r3, [pc, #108]	; (8023288 <RadioIrqProcess+0x2c8>)
 802321c:	681b      	ldr	r3, [r3, #0]
 802321e:	685b      	ldr	r3, [r3, #4]
 8023220:	4798      	blx	r3
    break;
 8023222:	e06a      	b.n	80232fa <RadioIrqProcess+0x33a>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8023224:	f000 f982 	bl	802352c <SUBGRF_GetOperatingMode>
 8023228:	4603      	mov	r3, r0
 802322a:	2b05      	cmp	r3, #5
 802322c:	d165      	bne.n	80232fa <RadioIrqProcess+0x33a>
      TimerStop( &RxTimeoutTimer );
 802322e:	4817      	ldr	r0, [pc, #92]	; (802328c <RadioIrqProcess+0x2cc>)
 8023230:	f001 fef2 	bl	8025018 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8023234:	2000      	movs	r0, #0
 8023236:	f000 fac5 	bl	80237c4 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 802323a:	4b13      	ldr	r3, [pc, #76]	; (8023288 <RadioIrqProcess+0x2c8>)
 802323c:	681b      	ldr	r3, [r3, #0]
 802323e:	2b00      	cmp	r3, #0
 8023240:	d05b      	beq.n	80232fa <RadioIrqProcess+0x33a>
 8023242:	4b11      	ldr	r3, [pc, #68]	; (8023288 <RadioIrqProcess+0x2c8>)
 8023244:	681b      	ldr	r3, [r3, #0]
 8023246:	68db      	ldr	r3, [r3, #12]
 8023248:	2b00      	cmp	r3, #0
 802324a:	d056      	beq.n	80232fa <RadioIrqProcess+0x33a>
        RadioEvents->RxTimeout( );
 802324c:	4b0e      	ldr	r3, [pc, #56]	; (8023288 <RadioIrqProcess+0x2c8>)
 802324e:	681b      	ldr	r3, [r3, #0]
 8023250:	68db      	ldr	r3, [r3, #12]
 8023252:	4798      	blx	r3
    break;
 8023254:	e051      	b.n	80232fa <RadioIrqProcess+0x33a>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8023256:	4b10      	ldr	r3, [pc, #64]	; (8023298 <RadioIrqProcess+0x2d8>)
 8023258:	2201      	movs	r2, #1
 802325a:	2100      	movs	r1, #0
 802325c:	2002      	movs	r0, #2
 802325e:	f002 f8d3 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8023262:	e04d      	b.n	8023300 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8023264:	4b0d      	ldr	r3, [pc, #52]	; (802329c <RadioIrqProcess+0x2dc>)
 8023266:	2201      	movs	r2, #1
 8023268:	2100      	movs	r1, #0
 802326a:	2002      	movs	r0, #2
 802326c:	f002 f8cc 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8023270:	e046      	b.n	8023300 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8023272:	4b0b      	ldr	r3, [pc, #44]	; (80232a0 <RadioIrqProcess+0x2e0>)
 8023274:	2201      	movs	r2, #1
 8023276:	2100      	movs	r1, #0
 8023278:	2002      	movs	r0, #2
 802327a:	f002 f8c5 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    break;
 802327e:	e03f      	b.n	8023300 <RadioIrqProcess+0x340>
 8023280:	20003dac 	.word	0x20003dac
 8023284:	20003e04 	.word	0x20003e04
 8023288:	20003da8 	.word	0x20003da8
 802328c:	20003e1c 	.word	0x20003e1c
 8023290:	20003ca8 	.word	0x20003ca8
 8023294:	20003dd0 	.word	0x20003dd0
 8023298:	08027a18 	.word	0x08027a18
 802329c:	08027a24 	.word	0x08027a24
 80232a0:	08027a30 	.word	0x08027a30
    TimerStop( &RxTimeoutTimer );
 80232a4:	4818      	ldr	r0, [pc, #96]	; (8023308 <RadioIrqProcess+0x348>)
 80232a6:	f001 feb7 	bl	8025018 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 80232aa:	4b18      	ldr	r3, [pc, #96]	; (802330c <RadioIrqProcess+0x34c>)
 80232ac:	785b      	ldrb	r3, [r3, #1]
 80232ae:	f083 0301 	eor.w	r3, r3, #1
 80232b2:	b2db      	uxtb	r3, r3
 80232b4:	2b00      	cmp	r3, #0
 80232b6:	d002      	beq.n	80232be <RadioIrqProcess+0x2fe>
      SUBGRF_SetStandby( STDBY_RC );
 80232b8:	2000      	movs	r0, #0
 80232ba:	f000 fa83 	bl	80237c4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80232be:	4b14      	ldr	r3, [pc, #80]	; (8023310 <RadioIrqProcess+0x350>)
 80232c0:	681b      	ldr	r3, [r3, #0]
 80232c2:	2b00      	cmp	r3, #0
 80232c4:	d01b      	beq.n	80232fe <RadioIrqProcess+0x33e>
 80232c6:	4b12      	ldr	r3, [pc, #72]	; (8023310 <RadioIrqProcess+0x350>)
 80232c8:	681b      	ldr	r3, [r3, #0]
 80232ca:	68db      	ldr	r3, [r3, #12]
 80232cc:	2b00      	cmp	r3, #0
 80232ce:	d016      	beq.n	80232fe <RadioIrqProcess+0x33e>
      RadioEvents->RxTimeout( );
 80232d0:	4b0f      	ldr	r3, [pc, #60]	; (8023310 <RadioIrqProcess+0x350>)
 80232d2:	681b      	ldr	r3, [r3, #0]
 80232d4:	68db      	ldr	r3, [r3, #12]
 80232d6:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 80232d8:	4b0e      	ldr	r3, [pc, #56]	; (8023314 <RadioIrqProcess+0x354>)
 80232da:	2201      	movs	r2, #1
 80232dc:	2100      	movs	r1, #0
 80232de:	2002      	movs	r0, #2
 80232e0:	f002 f892 	bl	8025408 <UTIL_ADV_TRACE_COND_FSend>
    break;
 80232e4:	e00b      	b.n	80232fe <RadioIrqProcess+0x33e>
    break;
 80232e6:	bf00      	nop
 80232e8:	e00a      	b.n	8023300 <RadioIrqProcess+0x340>
    break;
 80232ea:	bf00      	nop
 80232ec:	e008      	b.n	8023300 <RadioIrqProcess+0x340>
    break;
 80232ee:	bf00      	nop
 80232f0:	e006      	b.n	8023300 <RadioIrqProcess+0x340>
    break;
 80232f2:	bf00      	nop
 80232f4:	e004      	b.n	8023300 <RadioIrqProcess+0x340>
    break;
 80232f6:	bf00      	nop
 80232f8:	e002      	b.n	8023300 <RadioIrqProcess+0x340>
    break;
 80232fa:	bf00      	nop
 80232fc:	e000      	b.n	8023300 <RadioIrqProcess+0x340>
    break;
 80232fe:	bf00      	nop

  }
}
 8023300:	bf00      	nop
 8023302:	370c      	adds	r7, #12
 8023304:	46bd      	mov	sp, r7
 8023306:	bd90      	pop	{r4, r7, pc}
 8023308:	20003e1c 	.word	0x20003e1c
 802330c:	20003dac 	.word	0x20003dac
 8023310:	20003da8 	.word	0x20003da8
 8023314:	08027a3c 	.word	0x08027a3c

08023318 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 8023318:	b580      	push	{r7, lr}
 802331a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 802331c:	4b09      	ldr	r3, [pc, #36]	; (8023344 <RadioTxPrbs+0x2c>)
 802331e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8023322:	2101      	movs	r1, #1
 8023324:	4618      	mov	r0, r3
 8023326:	f001 f81b 	bl	8024360 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 802332a:	4b07      	ldr	r3, [pc, #28]	; (8023348 <RadioTxPrbs+0x30>)
 802332c:	212d      	movs	r1, #45	; 0x2d
 802332e:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8023332:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 8023334:	f000 fb1a 	bl	802396c <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 8023338:	4804      	ldr	r0, [pc, #16]	; (802334c <RadioTxPrbs+0x34>)
 802333a:	f000 fa61 	bl	8023800 <SUBGRF_SetTx>
}
 802333e:	bf00      	nop
 8023340:	bd80      	pop	{r7, pc}
 8023342:	bf00      	nop
 8023344:	20003dac 	.word	0x20003dac
 8023348:	08022de7 	.word	0x08022de7
 802334c:	000fffff 	.word	0x000fffff

08023350 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8023350:	b580      	push	{r7, lr}
 8023352:	b084      	sub	sp, #16
 8023354:	af00      	add	r7, sp, #0
 8023356:	4603      	mov	r3, r0
 8023358:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 802335a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 802335e:	4618      	mov	r0, r3
 8023360:	f001 f826 	bl	80243b0 <SUBGRF_SetRfTxPower>
 8023364:	4603      	mov	r3, r0
 8023366:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 8023368:	7bfb      	ldrb	r3, [r7, #15]
 802336a:	2101      	movs	r1, #1
 802336c:	4618      	mov	r0, r3
 802336e:	f000 fff7 	bl	8024360 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 8023372:	f000 faef 	bl	8023954 <SUBGRF_SetTxContinuousWave>
}
 8023376:	bf00      	nop
 8023378:	3710      	adds	r7, #16
 802337a:	46bd      	mov	sp, r7
 802337c:	bd80      	pop	{r7, pc}

0802337e <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 802337e:	b480      	push	{r7}
 8023380:	b089      	sub	sp, #36	; 0x24
 8023382:	af00      	add	r7, sp, #0
 8023384:	60f8      	str	r0, [r7, #12]
 8023386:	60b9      	str	r1, [r7, #8]
 8023388:	4613      	mov	r3, r2
 802338a:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 802338c:	2300      	movs	r3, #0
 802338e:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 8023390:	2300      	movs	r3, #0
 8023392:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 8023394:	2300      	movs	r3, #0
 8023396:	61bb      	str	r3, [r7, #24]
 8023398:	e011      	b.n	80233be <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 802339a:	69bb      	ldr	r3, [r7, #24]
 802339c:	68ba      	ldr	r2, [r7, #8]
 802339e:	4413      	add	r3, r2
 80233a0:	781a      	ldrb	r2, [r3, #0]
 80233a2:	69bb      	ldr	r3, [r7, #24]
 80233a4:	68b9      	ldr	r1, [r7, #8]
 80233a6:	440b      	add	r3, r1
 80233a8:	43d2      	mvns	r2, r2
 80233aa:	b2d2      	uxtb	r2, r2
 80233ac:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 80233ae:	69bb      	ldr	r3, [r7, #24]
 80233b0:	68fa      	ldr	r2, [r7, #12]
 80233b2:	4413      	add	r3, r2
 80233b4:	2200      	movs	r2, #0
 80233b6:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 80233b8:	69bb      	ldr	r3, [r7, #24]
 80233ba:	3301      	adds	r3, #1
 80233bc:	61bb      	str	r3, [r7, #24]
 80233be:	79fb      	ldrb	r3, [r7, #7]
 80233c0:	69ba      	ldr	r2, [r7, #24]
 80233c2:	429a      	cmp	r2, r3
 80233c4:	dbe9      	blt.n	802339a <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 80233c6:	2300      	movs	r3, #0
 80233c8:	61bb      	str	r3, [r7, #24]
 80233ca:	e049      	b.n	8023460 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 80233cc:	69bb      	ldr	r3, [r7, #24]
 80233ce:	425a      	negs	r2, r3
 80233d0:	f003 0307 	and.w	r3, r3, #7
 80233d4:	f002 0207 	and.w	r2, r2, #7
 80233d8:	bf58      	it	pl
 80233da:	4253      	negpl	r3, r2
 80233dc:	b2db      	uxtb	r3, r3
 80233de:	f1c3 0307 	rsb	r3, r3, #7
 80233e2:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 80233e4:	69bb      	ldr	r3, [r7, #24]
 80233e6:	2b00      	cmp	r3, #0
 80233e8:	da00      	bge.n	80233ec <payload_integration+0x6e>
 80233ea:	3307      	adds	r3, #7
 80233ec:	10db      	asrs	r3, r3, #3
 80233ee:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 80233f0:	69bb      	ldr	r3, [r7, #24]
 80233f2:	3301      	adds	r3, #1
 80233f4:	425a      	negs	r2, r3
 80233f6:	f003 0307 	and.w	r3, r3, #7
 80233fa:	f002 0207 	and.w	r2, r2, #7
 80233fe:	bf58      	it	pl
 8023400:	4253      	negpl	r3, r2
 8023402:	b2db      	uxtb	r3, r3
 8023404:	f1c3 0307 	rsb	r3, r3, #7
 8023408:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 802340a:	69bb      	ldr	r3, [r7, #24]
 802340c:	3301      	adds	r3, #1
 802340e:	2b00      	cmp	r3, #0
 8023410:	da00      	bge.n	8023414 <payload_integration+0x96>
 8023412:	3307      	adds	r3, #7
 8023414:	10db      	asrs	r3, r3, #3
 8023416:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 8023418:	7dbb      	ldrb	r3, [r7, #22]
 802341a:	68ba      	ldr	r2, [r7, #8]
 802341c:	4413      	add	r3, r2
 802341e:	781b      	ldrb	r3, [r3, #0]
 8023420:	461a      	mov	r2, r3
 8023422:	7dfb      	ldrb	r3, [r7, #23]
 8023424:	fa42 f303 	asr.w	r3, r2, r3
 8023428:	b2db      	uxtb	r3, r3
 802342a:	f003 0301 	and.w	r3, r3, #1
 802342e:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 8023430:	7ffa      	ldrb	r2, [r7, #31]
 8023432:	7cfb      	ldrb	r3, [r7, #19]
 8023434:	4053      	eors	r3, r2
 8023436:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 8023438:	7d3b      	ldrb	r3, [r7, #20]
 802343a:	68fa      	ldr	r2, [r7, #12]
 802343c:	4413      	add	r3, r2
 802343e:	781b      	ldrb	r3, [r3, #0]
 8023440:	b25a      	sxtb	r2, r3
 8023442:	7ff9      	ldrb	r1, [r7, #31]
 8023444:	7d7b      	ldrb	r3, [r7, #21]
 8023446:	fa01 f303 	lsl.w	r3, r1, r3
 802344a:	b25b      	sxtb	r3, r3
 802344c:	4313      	orrs	r3, r2
 802344e:	b259      	sxtb	r1, r3
 8023450:	7d3b      	ldrb	r3, [r7, #20]
 8023452:	68fa      	ldr	r2, [r7, #12]
 8023454:	4413      	add	r3, r2
 8023456:	b2ca      	uxtb	r2, r1
 8023458:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 802345a:	69bb      	ldr	r3, [r7, #24]
 802345c:	3301      	adds	r3, #1
 802345e:	61bb      	str	r3, [r7, #24]
 8023460:	79fb      	ldrb	r3, [r7, #7]
 8023462:	00db      	lsls	r3, r3, #3
 8023464:	69ba      	ldr	r2, [r7, #24]
 8023466:	429a      	cmp	r2, r3
 8023468:	dbb0      	blt.n	80233cc <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 802346a:	7ffb      	ldrb	r3, [r7, #31]
 802346c:	01db      	lsls	r3, r3, #7
 802346e:	b25a      	sxtb	r2, r3
 8023470:	7ffb      	ldrb	r3, [r7, #31]
 8023472:	019b      	lsls	r3, r3, #6
 8023474:	b25b      	sxtb	r3, r3
 8023476:	4313      	orrs	r3, r2
 8023478:	b25b      	sxtb	r3, r3
 802347a:	7ffa      	ldrb	r2, [r7, #31]
 802347c:	2a00      	cmp	r2, #0
 802347e:	d101      	bne.n	8023484 <payload_integration+0x106>
 8023480:	2220      	movs	r2, #32
 8023482:	e000      	b.n	8023486 <payload_integration+0x108>
 8023484:	2200      	movs	r2, #0
 8023486:	4313      	orrs	r3, r2
 8023488:	b259      	sxtb	r1, r3
 802348a:	79fb      	ldrb	r3, [r7, #7]
 802348c:	68fa      	ldr	r2, [r7, #12]
 802348e:	4413      	add	r3, r2
 8023490:	b2ca      	uxtb	r2, r1
 8023492:	701a      	strb	r2, [r3, #0]
}
 8023494:	bf00      	nop
 8023496:	3724      	adds	r7, #36	; 0x24
 8023498:	46bd      	mov	sp, r7
 802349a:	bc80      	pop	{r7}
 802349c:	4770      	bx	lr
	...

080234a0 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80234a0:	b580      	push	{r7, lr}
 80234a2:	b084      	sub	sp, #16
 80234a4:	af00      	add	r7, sp, #0
 80234a6:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80234a8:	687b      	ldr	r3, [r7, #4]
 80234aa:	2b00      	cmp	r3, #0
 80234ac:	d002      	beq.n	80234b4 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80234ae:	4a1c      	ldr	r2, [pc, #112]	; (8023520 <SUBGRF_Init+0x80>)
 80234b0:	687b      	ldr	r3, [r7, #4]
 80234b2:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80234b4:	2002      	movs	r0, #2
 80234b6:	f001 f847 	bl	8024548 <Radio_SMPS_Set>

    RADIO_INIT();
 80234ba:	f7e2 fde1 	bl	8006080 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 80234be:	4b19      	ldr	r3, [pc, #100]	; (8023524 <SUBGRF_Init+0x84>)
 80234c0:	2200      	movs	r2, #0
 80234c2:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80234c4:	2000      	movs	r0, #0
 80234c6:	f000 f97d 	bl	80237c4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80234ca:	f7ed fdcd 	bl	8011068 <RBI_IsTCXO>
 80234ce:	4603      	mov	r3, r0
 80234d0:	2b01      	cmp	r3, #1
 80234d2:	d112      	bne.n	80234fa <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 80234d4:	f7ed fdc1 	bl	801105a <RBI_GetWakeUpTime>
 80234d8:	4603      	mov	r3, r0
 80234da:	019b      	lsls	r3, r3, #6
 80234dc:	4619      	mov	r1, r3
 80234de:	2001      	movs	r0, #1
 80234e0:	f000 fb9e 	bl	8023c20 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 80234e4:	2100      	movs	r1, #0
 80234e6:	f640 1011 	movw	r0, #2321	; 0x911
 80234ea:	f000 febd 	bl	8024268 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 80234ee:	237f      	movs	r3, #127	; 0x7f
 80234f0:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 80234f2:	7b38      	ldrb	r0, [r7, #12]
 80234f4:	f000 faa4 	bl	8023a40 <SUBGRF_Calibrate>
 80234f8:	e009      	b.n	802350e <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 80234fa:	2120      	movs	r1, #32
 80234fc:	f640 1011 	movw	r0, #2321	; 0x911
 8023500:	f000 feb2 	bl	8024268 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8023504:	2120      	movs	r1, #32
 8023506:	f640 1012 	movw	r0, #2322	; 0x912
 802350a:	f000 fead 	bl	8024268 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 802350e:	f7ed fd03 	bl	8010f18 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8023512:	4b05      	ldr	r3, [pc, #20]	; (8023528 <SUBGRF_Init+0x88>)
 8023514:	2201      	movs	r2, #1
 8023516:	701a      	strb	r2, [r3, #0]
}
 8023518:	bf00      	nop
 802351a:	3710      	adds	r7, #16
 802351c:	46bd      	mov	sp, r7
 802351e:	bd80      	pop	{r7, pc}
 8023520:	20003e40 	.word	0x20003e40
 8023524:	20003e3c 	.word	0x20003e3c
 8023528:	20003e34 	.word	0x20003e34

0802352c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 802352c:	b480      	push	{r7}
 802352e:	af00      	add	r7, sp, #0
    return OperatingMode;
 8023530:	4b02      	ldr	r3, [pc, #8]	; (802353c <SUBGRF_GetOperatingMode+0x10>)
 8023532:	781b      	ldrb	r3, [r3, #0]
}
 8023534:	4618      	mov	r0, r3
 8023536:	46bd      	mov	sp, r7
 8023538:	bc80      	pop	{r7}
 802353a:	4770      	bx	lr
 802353c:	20003e34 	.word	0x20003e34

08023540 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8023540:	b580      	push	{r7, lr}
 8023542:	b082      	sub	sp, #8
 8023544:	af00      	add	r7, sp, #0
 8023546:	6078      	str	r0, [r7, #4]
 8023548:	460b      	mov	r3, r1
 802354a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 802354c:	78fb      	ldrb	r3, [r7, #3]
 802354e:	461a      	mov	r2, r3
 8023550:	6879      	ldr	r1, [r7, #4]
 8023552:	2000      	movs	r0, #0
 8023554:	f000 fed8 	bl	8024308 <SUBGRF_WriteBuffer>
}
 8023558:	bf00      	nop
 802355a:	3708      	adds	r7, #8
 802355c:	46bd      	mov	sp, r7
 802355e:	bd80      	pop	{r7, pc}

08023560 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8023560:	b580      	push	{r7, lr}
 8023562:	b086      	sub	sp, #24
 8023564:	af00      	add	r7, sp, #0
 8023566:	60f8      	str	r0, [r7, #12]
 8023568:	60b9      	str	r1, [r7, #8]
 802356a:	4613      	mov	r3, r2
 802356c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 802356e:	2300      	movs	r3, #0
 8023570:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8023572:	f107 0317 	add.w	r3, r7, #23
 8023576:	4619      	mov	r1, r3
 8023578:	68b8      	ldr	r0, [r7, #8]
 802357a:	f000 fdf3 	bl	8024164 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 802357e:	68bb      	ldr	r3, [r7, #8]
 8023580:	781b      	ldrb	r3, [r3, #0]
 8023582:	79fa      	ldrb	r2, [r7, #7]
 8023584:	429a      	cmp	r2, r3
 8023586:	d201      	bcs.n	802358c <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8023588:	2301      	movs	r3, #1
 802358a:	e007      	b.n	802359c <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 802358c:	7df8      	ldrb	r0, [r7, #23]
 802358e:	68bb      	ldr	r3, [r7, #8]
 8023590:	781b      	ldrb	r3, [r3, #0]
 8023592:	461a      	mov	r2, r3
 8023594:	68f9      	ldr	r1, [r7, #12]
 8023596:	f000 fecd 	bl	8024334 <SUBGRF_ReadBuffer>
    return 0;
 802359a:	2300      	movs	r3, #0
}
 802359c:	4618      	mov	r0, r3
 802359e:	3718      	adds	r7, #24
 80235a0:	46bd      	mov	sp, r7
 80235a2:	bd80      	pop	{r7, pc}

080235a4 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 80235a4:	b580      	push	{r7, lr}
 80235a6:	b084      	sub	sp, #16
 80235a8:	af00      	add	r7, sp, #0
 80235aa:	60f8      	str	r0, [r7, #12]
 80235ac:	460b      	mov	r3, r1
 80235ae:	607a      	str	r2, [r7, #4]
 80235b0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 80235b2:	7afb      	ldrb	r3, [r7, #11]
 80235b4:	4619      	mov	r1, r3
 80235b6:	68f8      	ldr	r0, [r7, #12]
 80235b8:	f7ff ffc2 	bl	8023540 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80235bc:	6878      	ldr	r0, [r7, #4]
 80235be:	f000 f91f 	bl	8023800 <SUBGRF_SetTx>
}
 80235c2:	bf00      	nop
 80235c4:	3710      	adds	r7, #16
 80235c6:	46bd      	mov	sp, r7
 80235c8:	bd80      	pop	{r7, pc}

080235ca <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 80235ca:	b580      	push	{r7, lr}
 80235cc:	b082      	sub	sp, #8
 80235ce:	af00      	add	r7, sp, #0
 80235d0:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 80235d2:	2208      	movs	r2, #8
 80235d4:	6879      	ldr	r1, [r7, #4]
 80235d6:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 80235da:	f000 fe6d 	bl	80242b8 <SUBGRF_WriteRegisters>
    return 0;
 80235de:	2300      	movs	r3, #0
}
 80235e0:	4618      	mov	r0, r3
 80235e2:	3708      	adds	r7, #8
 80235e4:	46bd      	mov	sp, r7
 80235e6:	bd80      	pop	{r7, pc}

080235e8 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 80235e8:	b580      	push	{r7, lr}
 80235ea:	b084      	sub	sp, #16
 80235ec:	af00      	add	r7, sp, #0
 80235ee:	4603      	mov	r3, r0
 80235f0:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 80235f2:	88fb      	ldrh	r3, [r7, #6]
 80235f4:	0a1b      	lsrs	r3, r3, #8
 80235f6:	b29b      	uxth	r3, r3
 80235f8:	b2db      	uxtb	r3, r3
 80235fa:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 80235fc:	88fb      	ldrh	r3, [r7, #6]
 80235fe:	b2db      	uxtb	r3, r3
 8023600:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8023602:	f000 fb97 	bl	8023d34 <SUBGRF_GetPacketType>
 8023606:	4603      	mov	r3, r0
 8023608:	2b00      	cmp	r3, #0
 802360a:	d108      	bne.n	802361e <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 802360c:	f107 030c 	add.w	r3, r7, #12
 8023610:	2202      	movs	r2, #2
 8023612:	4619      	mov	r1, r3
 8023614:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8023618:	f000 fe4e 	bl	80242b8 <SUBGRF_WriteRegisters>
            break;
 802361c:	e000      	b.n	8023620 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 802361e:	bf00      	nop
    }
}
 8023620:	bf00      	nop
 8023622:	3710      	adds	r7, #16
 8023624:	46bd      	mov	sp, r7
 8023626:	bd80      	pop	{r7, pc}

08023628 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8023628:	b580      	push	{r7, lr}
 802362a:	b084      	sub	sp, #16
 802362c:	af00      	add	r7, sp, #0
 802362e:	4603      	mov	r3, r0
 8023630:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8023632:	88fb      	ldrh	r3, [r7, #6]
 8023634:	0a1b      	lsrs	r3, r3, #8
 8023636:	b29b      	uxth	r3, r3
 8023638:	b2db      	uxtb	r3, r3
 802363a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 802363c:	88fb      	ldrh	r3, [r7, #6]
 802363e:	b2db      	uxtb	r3, r3
 8023640:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8023642:	f000 fb77 	bl	8023d34 <SUBGRF_GetPacketType>
 8023646:	4603      	mov	r3, r0
 8023648:	2b00      	cmp	r3, #0
 802364a:	d108      	bne.n	802365e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 802364c:	f107 030c 	add.w	r3, r7, #12
 8023650:	2202      	movs	r2, #2
 8023652:	4619      	mov	r1, r3
 8023654:	f240 60be 	movw	r0, #1726	; 0x6be
 8023658:	f000 fe2e 	bl	80242b8 <SUBGRF_WriteRegisters>
            break;
 802365c:	e000      	b.n	8023660 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 802365e:	bf00      	nop
    }
}
 8023660:	bf00      	nop
 8023662:	3710      	adds	r7, #16
 8023664:	46bd      	mov	sp, r7
 8023666:	bd80      	pop	{r7, pc}

08023668 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8023668:	b580      	push	{r7, lr}
 802366a:	b084      	sub	sp, #16
 802366c:	af00      	add	r7, sp, #0
 802366e:	4603      	mov	r3, r0
 8023670:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8023672:	2300      	movs	r3, #0
 8023674:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8023676:	f000 fb5d 	bl	8023d34 <SUBGRF_GetPacketType>
 802367a:	4603      	mov	r3, r0
 802367c:	2b00      	cmp	r3, #0
 802367e:	d121      	bne.n	80236c4 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8023680:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8023684:	f000 fe04 	bl	8024290 <SUBGRF_ReadRegister>
 8023688:	4603      	mov	r3, r0
 802368a:	f023 0301 	bic.w	r3, r3, #1
 802368e:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8023690:	88fb      	ldrh	r3, [r7, #6]
 8023692:	0a1b      	lsrs	r3, r3, #8
 8023694:	b29b      	uxth	r3, r3
 8023696:	b25b      	sxtb	r3, r3
 8023698:	f003 0301 	and.w	r3, r3, #1
 802369c:	b25a      	sxtb	r2, r3
 802369e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80236a2:	4313      	orrs	r3, r2
 80236a4:	b25b      	sxtb	r3, r3
 80236a6:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80236a8:	7bfb      	ldrb	r3, [r7, #15]
 80236aa:	4619      	mov	r1, r3
 80236ac:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80236b0:	f000 fdda 	bl	8024268 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80236b4:	88fb      	ldrh	r3, [r7, #6]
 80236b6:	b2db      	uxtb	r3, r3
 80236b8:	4619      	mov	r1, r3
 80236ba:	f240 60b9 	movw	r0, #1721	; 0x6b9
 80236be:	f000 fdd3 	bl	8024268 <SUBGRF_WriteRegister>
            break;
 80236c2:	e000      	b.n	80236c6 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80236c4:	bf00      	nop
    }
}
 80236c6:	bf00      	nop
 80236c8:	3710      	adds	r7, #16
 80236ca:	46bd      	mov	sp, r7
 80236cc:	bd80      	pop	{r7, pc}

080236ce <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80236ce:	b580      	push	{r7, lr}
 80236d0:	b082      	sub	sp, #8
 80236d2:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 80236d4:	2300      	movs	r3, #0
 80236d6:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 80236d8:	2300      	movs	r3, #0
 80236da:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 80236dc:	2300      	movs	r3, #0
 80236de:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 80236e0:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80236e4:	f000 fdd4 	bl	8024290 <SUBGRF_ReadRegister>
 80236e8:	4603      	mov	r3, r0
 80236ea:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 80236ec:	79fb      	ldrb	r3, [r7, #7]
 80236ee:	f023 0301 	bic.w	r3, r3, #1
 80236f2:	b2db      	uxtb	r3, r3
 80236f4:	4619      	mov	r1, r3
 80236f6:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80236fa:	f000 fdb5 	bl	8024268 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 80236fe:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8023702:	f000 fdc5 	bl	8024290 <SUBGRF_ReadRegister>
 8023706:	4603      	mov	r3, r0
 8023708:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 802370a:	79bb      	ldrb	r3, [r7, #6]
 802370c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8023710:	b2db      	uxtb	r3, r3
 8023712:	4619      	mov	r1, r3
 8023714:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8023718:	f000 fda6 	bl	8024268 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 802371c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8023720:	f000 f890 	bl	8023844 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8023724:	463b      	mov	r3, r7
 8023726:	2204      	movs	r2, #4
 8023728:	4619      	mov	r1, r3
 802372a:	f640 0019 	movw	r0, #2073	; 0x819
 802372e:	f000 fdd7 	bl	80242e0 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8023732:	2000      	movs	r0, #0
 8023734:	f000 f846 	bl	80237c4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8023738:	79fb      	ldrb	r3, [r7, #7]
 802373a:	4619      	mov	r1, r3
 802373c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8023740:	f000 fd92 	bl	8024268 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8023744:	79bb      	ldrb	r3, [r7, #6]
 8023746:	4619      	mov	r1, r3
 8023748:	f640 00e5 	movw	r0, #2277	; 0x8e5
 802374c:	f000 fd8c 	bl	8024268 <SUBGRF_WriteRegister>

    return number;
 8023750:	683b      	ldr	r3, [r7, #0]
}
 8023752:	4618      	mov	r0, r3
 8023754:	3708      	adds	r7, #8
 8023756:	46bd      	mov	sp, r7
 8023758:	bd80      	pop	{r7, pc}
	...

0802375c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 802375c:	b580      	push	{r7, lr}
 802375e:	b084      	sub	sp, #16
 8023760:	af00      	add	r7, sp, #0
 8023762:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8023764:	2000      	movs	r0, #0
 8023766:	f7ed fc15 	bl	8010f94 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 802376a:	2002      	movs	r0, #2
 802376c:	f000 feec 	bl	8024548 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8023770:	793b      	ldrb	r3, [r7, #4]
 8023772:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8023776:	b2db      	uxtb	r3, r3
 8023778:	009b      	lsls	r3, r3, #2
 802377a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 802377c:	793b      	ldrb	r3, [r7, #4]
 802377e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8023782:	b2db      	uxtb	r3, r3
 8023784:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8023786:	b25b      	sxtb	r3, r3
 8023788:	4313      	orrs	r3, r2
 802378a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 802378c:	793b      	ldrb	r3, [r7, #4]
 802378e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8023792:	b2db      	uxtb	r3, r3
 8023794:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8023796:	4313      	orrs	r3, r2
 8023798:	b25b      	sxtb	r3, r3
 802379a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 802379c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 802379e:	f107 020f 	add.w	r2, r7, #15
 80237a2:	2301      	movs	r3, #1
 80237a4:	2184      	movs	r1, #132	; 0x84
 80237a6:	4805      	ldr	r0, [pc, #20]	; (80237bc <SUBGRF_SetSleep+0x60>)
 80237a8:	f7ea fc18 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 80237ac:	4b04      	ldr	r3, [pc, #16]	; (80237c0 <SUBGRF_SetSleep+0x64>)
 80237ae:	2200      	movs	r2, #0
 80237b0:	701a      	strb	r2, [r3, #0]
}
 80237b2:	bf00      	nop
 80237b4:	3710      	adds	r7, #16
 80237b6:	46bd      	mov	sp, r7
 80237b8:	bd80      	pop	{r7, pc}
 80237ba:	bf00      	nop
 80237bc:	20002998 	.word	0x20002998
 80237c0:	20003e34 	.word	0x20003e34

080237c4 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80237c4:	b580      	push	{r7, lr}
 80237c6:	b082      	sub	sp, #8
 80237c8:	af00      	add	r7, sp, #0
 80237ca:	4603      	mov	r3, r0
 80237cc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80237ce:	1dfa      	adds	r2, r7, #7
 80237d0:	2301      	movs	r3, #1
 80237d2:	2180      	movs	r1, #128	; 0x80
 80237d4:	4808      	ldr	r0, [pc, #32]	; (80237f8 <SUBGRF_SetStandby+0x34>)
 80237d6:	f7ea fc01 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 80237da:	79fb      	ldrb	r3, [r7, #7]
 80237dc:	2b00      	cmp	r3, #0
 80237de:	d103      	bne.n	80237e8 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 80237e0:	4b06      	ldr	r3, [pc, #24]	; (80237fc <SUBGRF_SetStandby+0x38>)
 80237e2:	2201      	movs	r2, #1
 80237e4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 80237e6:	e002      	b.n	80237ee <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 80237e8:	4b04      	ldr	r3, [pc, #16]	; (80237fc <SUBGRF_SetStandby+0x38>)
 80237ea:	2202      	movs	r2, #2
 80237ec:	701a      	strb	r2, [r3, #0]
}
 80237ee:	bf00      	nop
 80237f0:	3708      	adds	r7, #8
 80237f2:	46bd      	mov	sp, r7
 80237f4:	bd80      	pop	{r7, pc}
 80237f6:	bf00      	nop
 80237f8:	20002998 	.word	0x20002998
 80237fc:	20003e34 	.word	0x20003e34

08023800 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8023800:	b580      	push	{r7, lr}
 8023802:	b084      	sub	sp, #16
 8023804:	af00      	add	r7, sp, #0
 8023806:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8023808:	4b0c      	ldr	r3, [pc, #48]	; (802383c <SUBGRF_SetTx+0x3c>)
 802380a:	2204      	movs	r2, #4
 802380c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 802380e:	687b      	ldr	r3, [r7, #4]
 8023810:	0c1b      	lsrs	r3, r3, #16
 8023812:	b2db      	uxtb	r3, r3
 8023814:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8023816:	687b      	ldr	r3, [r7, #4]
 8023818:	0a1b      	lsrs	r3, r3, #8
 802381a:	b2db      	uxtb	r3, r3
 802381c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 802381e:	687b      	ldr	r3, [r7, #4]
 8023820:	b2db      	uxtb	r3, r3
 8023822:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8023824:	f107 020c 	add.w	r2, r7, #12
 8023828:	2303      	movs	r3, #3
 802382a:	2183      	movs	r1, #131	; 0x83
 802382c:	4804      	ldr	r0, [pc, #16]	; (8023840 <SUBGRF_SetTx+0x40>)
 802382e:	f7ea fbd5 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023832:	bf00      	nop
 8023834:	3710      	adds	r7, #16
 8023836:	46bd      	mov	sp, r7
 8023838:	bd80      	pop	{r7, pc}
 802383a:	bf00      	nop
 802383c:	20003e34 	.word	0x20003e34
 8023840:	20002998 	.word	0x20002998

08023844 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8023844:	b580      	push	{r7, lr}
 8023846:	b084      	sub	sp, #16
 8023848:	af00      	add	r7, sp, #0
 802384a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 802384c:	4b0c      	ldr	r3, [pc, #48]	; (8023880 <SUBGRF_SetRx+0x3c>)
 802384e:	2205      	movs	r2, #5
 8023850:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8023852:	687b      	ldr	r3, [r7, #4]
 8023854:	0c1b      	lsrs	r3, r3, #16
 8023856:	b2db      	uxtb	r3, r3
 8023858:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 802385a:	687b      	ldr	r3, [r7, #4]
 802385c:	0a1b      	lsrs	r3, r3, #8
 802385e:	b2db      	uxtb	r3, r3
 8023860:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8023862:	687b      	ldr	r3, [r7, #4]
 8023864:	b2db      	uxtb	r3, r3
 8023866:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8023868:	f107 020c 	add.w	r2, r7, #12
 802386c:	2303      	movs	r3, #3
 802386e:	2182      	movs	r1, #130	; 0x82
 8023870:	4804      	ldr	r0, [pc, #16]	; (8023884 <SUBGRF_SetRx+0x40>)
 8023872:	f7ea fbb3 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023876:	bf00      	nop
 8023878:	3710      	adds	r7, #16
 802387a:	46bd      	mov	sp, r7
 802387c:	bd80      	pop	{r7, pc}
 802387e:	bf00      	nop
 8023880:	20003e34 	.word	0x20003e34
 8023884:	20002998 	.word	0x20002998

08023888 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8023888:	b580      	push	{r7, lr}
 802388a:	b084      	sub	sp, #16
 802388c:	af00      	add	r7, sp, #0
 802388e:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8023890:	4b0e      	ldr	r3, [pc, #56]	; (80238cc <SUBGRF_SetRxBoosted+0x44>)
 8023892:	2205      	movs	r2, #5
 8023894:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8023896:	2197      	movs	r1, #151	; 0x97
 8023898:	f640 00ac 	movw	r0, #2220	; 0x8ac
 802389c:	f000 fce4 	bl	8024268 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80238a0:	687b      	ldr	r3, [r7, #4]
 80238a2:	0c1b      	lsrs	r3, r3, #16
 80238a4:	b2db      	uxtb	r3, r3
 80238a6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80238a8:	687b      	ldr	r3, [r7, #4]
 80238aa:	0a1b      	lsrs	r3, r3, #8
 80238ac:	b2db      	uxtb	r3, r3
 80238ae:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80238b0:	687b      	ldr	r3, [r7, #4]
 80238b2:	b2db      	uxtb	r3, r3
 80238b4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80238b6:	f107 020c 	add.w	r2, r7, #12
 80238ba:	2303      	movs	r3, #3
 80238bc:	2182      	movs	r1, #130	; 0x82
 80238be:	4804      	ldr	r0, [pc, #16]	; (80238d0 <SUBGRF_SetRxBoosted+0x48>)
 80238c0:	f7ea fb8c 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 80238c4:	bf00      	nop
 80238c6:	3710      	adds	r7, #16
 80238c8:	46bd      	mov	sp, r7
 80238ca:	bd80      	pop	{r7, pc}
 80238cc:	20003e34 	.word	0x20003e34
 80238d0:	20002998 	.word	0x20002998

080238d4 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80238d4:	b580      	push	{r7, lr}
 80238d6:	b084      	sub	sp, #16
 80238d8:	af00      	add	r7, sp, #0
 80238da:	6078      	str	r0, [r7, #4]
 80238dc:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 80238de:	687b      	ldr	r3, [r7, #4]
 80238e0:	0c1b      	lsrs	r3, r3, #16
 80238e2:	b2db      	uxtb	r3, r3
 80238e4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 80238e6:	687b      	ldr	r3, [r7, #4]
 80238e8:	0a1b      	lsrs	r3, r3, #8
 80238ea:	b2db      	uxtb	r3, r3
 80238ec:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 80238ee:	687b      	ldr	r3, [r7, #4]
 80238f0:	b2db      	uxtb	r3, r3
 80238f2:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 80238f4:	683b      	ldr	r3, [r7, #0]
 80238f6:	0c1b      	lsrs	r3, r3, #16
 80238f8:	b2db      	uxtb	r3, r3
 80238fa:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 80238fc:	683b      	ldr	r3, [r7, #0]
 80238fe:	0a1b      	lsrs	r3, r3, #8
 8023900:	b2db      	uxtb	r3, r3
 8023902:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8023904:	683b      	ldr	r3, [r7, #0]
 8023906:	b2db      	uxtb	r3, r3
 8023908:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 802390a:	f107 0208 	add.w	r2, r7, #8
 802390e:	2306      	movs	r3, #6
 8023910:	2194      	movs	r1, #148	; 0x94
 8023912:	4805      	ldr	r0, [pc, #20]	; (8023928 <SUBGRF_SetRxDutyCycle+0x54>)
 8023914:	f7ea fb62 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 8023918:	4b04      	ldr	r3, [pc, #16]	; (802392c <SUBGRF_SetRxDutyCycle+0x58>)
 802391a:	2206      	movs	r2, #6
 802391c:	701a      	strb	r2, [r3, #0]
}
 802391e:	bf00      	nop
 8023920:	3710      	adds	r7, #16
 8023922:	46bd      	mov	sp, r7
 8023924:	bd80      	pop	{r7, pc}
 8023926:	bf00      	nop
 8023928:	20002998 	.word	0x20002998
 802392c:	20003e34 	.word	0x20003e34

08023930 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8023930:	b580      	push	{r7, lr}
 8023932:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8023934:	2300      	movs	r3, #0
 8023936:	2200      	movs	r2, #0
 8023938:	21c5      	movs	r1, #197	; 0xc5
 802393a:	4804      	ldr	r0, [pc, #16]	; (802394c <SUBGRF_SetCad+0x1c>)
 802393c:	f7ea fb4e 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 8023940:	4b03      	ldr	r3, [pc, #12]	; (8023950 <SUBGRF_SetCad+0x20>)
 8023942:	2207      	movs	r2, #7
 8023944:	701a      	strb	r2, [r3, #0]
}
 8023946:	bf00      	nop
 8023948:	bd80      	pop	{r7, pc}
 802394a:	bf00      	nop
 802394c:	20002998 	.word	0x20002998
 8023950:	20003e34 	.word	0x20003e34

08023954 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8023954:	b580      	push	{r7, lr}
 8023956:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8023958:	2300      	movs	r3, #0
 802395a:	2200      	movs	r2, #0
 802395c:	21d1      	movs	r1, #209	; 0xd1
 802395e:	4802      	ldr	r0, [pc, #8]	; (8023968 <SUBGRF_SetTxContinuousWave+0x14>)
 8023960:	f7ea fb3c 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023964:	bf00      	nop
 8023966:	bd80      	pop	{r7, pc}
 8023968:	20002998 	.word	0x20002998

0802396c <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 802396c:	b580      	push	{r7, lr}
 802396e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8023970:	2300      	movs	r3, #0
 8023972:	2200      	movs	r2, #0
 8023974:	21d2      	movs	r1, #210	; 0xd2
 8023976:	4802      	ldr	r0, [pc, #8]	; (8023980 <SUBGRF_SetTxInfinitePreamble+0x14>)
 8023978:	f7ea fb30 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 802397c:	bf00      	nop
 802397e:	bd80      	pop	{r7, pc}
 8023980:	20002998 	.word	0x20002998

08023984 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8023984:	b580      	push	{r7, lr}
 8023986:	b082      	sub	sp, #8
 8023988:	af00      	add	r7, sp, #0
 802398a:	4603      	mov	r3, r0
 802398c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 802398e:	1dfa      	adds	r2, r7, #7
 8023990:	2301      	movs	r3, #1
 8023992:	219f      	movs	r1, #159	; 0x9f
 8023994:	4803      	ldr	r0, [pc, #12]	; (80239a4 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 8023996:	f7ea fb21 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 802399a:	bf00      	nop
 802399c:	3708      	adds	r7, #8
 802399e:	46bd      	mov	sp, r7
 80239a0:	bd80      	pop	{r7, pc}
 80239a2:	bf00      	nop
 80239a4:	20002998 	.word	0x20002998

080239a8 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 80239a8:	b580      	push	{r7, lr}
 80239aa:	b084      	sub	sp, #16
 80239ac:	af00      	add	r7, sp, #0
 80239ae:	4603      	mov	r3, r0
 80239b0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 80239b2:	1dfa      	adds	r2, r7, #7
 80239b4:	2301      	movs	r3, #1
 80239b6:	21a0      	movs	r1, #160	; 0xa0
 80239b8:	4813      	ldr	r0, [pc, #76]	; (8023a08 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 80239ba:	f7ea fb0f 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 80239be:	79fb      	ldrb	r3, [r7, #7]
 80239c0:	2b3f      	cmp	r3, #63	; 0x3f
 80239c2:	d91c      	bls.n	80239fe <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80239c4:	79fb      	ldrb	r3, [r7, #7]
 80239c6:	085b      	lsrs	r3, r3, #1
 80239c8:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80239ca:	2300      	movs	r3, #0
 80239cc:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80239ce:	2300      	movs	r3, #0
 80239d0:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80239d2:	e005      	b.n	80239e0 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80239d4:	7bfb      	ldrb	r3, [r7, #15]
 80239d6:	089b      	lsrs	r3, r3, #2
 80239d8:	73fb      	strb	r3, [r7, #15]
            exp++;
 80239da:	7bbb      	ldrb	r3, [r7, #14]
 80239dc:	3301      	adds	r3, #1
 80239de:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 80239e0:	7bfb      	ldrb	r3, [r7, #15]
 80239e2:	2b1f      	cmp	r3, #31
 80239e4:	d8f6      	bhi.n	80239d4 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 80239e6:	7bfb      	ldrb	r3, [r7, #15]
 80239e8:	00db      	lsls	r3, r3, #3
 80239ea:	b2da      	uxtb	r2, r3
 80239ec:	7bbb      	ldrb	r3, [r7, #14]
 80239ee:	4413      	add	r3, r2
 80239f0:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 80239f2:	7b7b      	ldrb	r3, [r7, #13]
 80239f4:	4619      	mov	r1, r3
 80239f6:	f240 7006 	movw	r0, #1798	; 0x706
 80239fa:	f000 fc35 	bl	8024268 <SUBGRF_WriteRegister>
    }
}
 80239fe:	bf00      	nop
 8023a00:	3710      	adds	r7, #16
 8023a02:	46bd      	mov	sp, r7
 8023a04:	bd80      	pop	{r7, pc}
 8023a06:	bf00      	nop
 8023a08:	20002998 	.word	0x20002998

08023a0c <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8023a0c:	b580      	push	{r7, lr}
 8023a0e:	b082      	sub	sp, #8
 8023a10:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 8023a12:	f7ed fb30 	bl	8011076 <RBI_IsDCDC>
 8023a16:	4603      	mov	r3, r0
 8023a18:	2b01      	cmp	r3, #1
 8023a1a:	d102      	bne.n	8023a22 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8023a1c:	2301      	movs	r3, #1
 8023a1e:	71fb      	strb	r3, [r7, #7]
 8023a20:	e001      	b.n	8023a26 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8023a22:	2300      	movs	r3, #0
 8023a24:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8023a26:	1dfa      	adds	r2, r7, #7
 8023a28:	2301      	movs	r3, #1
 8023a2a:	2196      	movs	r1, #150	; 0x96
 8023a2c:	4803      	ldr	r0, [pc, #12]	; (8023a3c <SUBGRF_SetRegulatorMode+0x30>)
 8023a2e:	f7ea fad5 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023a32:	bf00      	nop
 8023a34:	3708      	adds	r7, #8
 8023a36:	46bd      	mov	sp, r7
 8023a38:	bd80      	pop	{r7, pc}
 8023a3a:	bf00      	nop
 8023a3c:	20002998 	.word	0x20002998

08023a40 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8023a40:	b580      	push	{r7, lr}
 8023a42:	b084      	sub	sp, #16
 8023a44:	af00      	add	r7, sp, #0
 8023a46:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8023a48:	793b      	ldrb	r3, [r7, #4]
 8023a4a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8023a4e:	b2db      	uxtb	r3, r3
 8023a50:	019b      	lsls	r3, r3, #6
 8023a52:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8023a54:	793b      	ldrb	r3, [r7, #4]
 8023a56:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8023a5a:	b2db      	uxtb	r3, r3
 8023a5c:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8023a5e:	b25b      	sxtb	r3, r3
 8023a60:	4313      	orrs	r3, r2
 8023a62:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8023a64:	793b      	ldrb	r3, [r7, #4]
 8023a66:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8023a6a:	b2db      	uxtb	r3, r3
 8023a6c:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8023a6e:	b25b      	sxtb	r3, r3
 8023a70:	4313      	orrs	r3, r2
 8023a72:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8023a74:	793b      	ldrb	r3, [r7, #4]
 8023a76:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8023a7a:	b2db      	uxtb	r3, r3
 8023a7c:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8023a7e:	b25b      	sxtb	r3, r3
 8023a80:	4313      	orrs	r3, r2
 8023a82:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8023a84:	793b      	ldrb	r3, [r7, #4]
 8023a86:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8023a8a:	b2db      	uxtb	r3, r3
 8023a8c:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8023a8e:	b25b      	sxtb	r3, r3
 8023a90:	4313      	orrs	r3, r2
 8023a92:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8023a94:	793b      	ldrb	r3, [r7, #4]
 8023a96:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8023a9a:	b2db      	uxtb	r3, r3
 8023a9c:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8023a9e:	b25b      	sxtb	r3, r3
 8023aa0:	4313      	orrs	r3, r2
 8023aa2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8023aa4:	793b      	ldrb	r3, [r7, #4]
 8023aa6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8023aaa:	b2db      	uxtb	r3, r3
 8023aac:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8023aae:	4313      	orrs	r3, r2
 8023ab0:	b25b      	sxtb	r3, r3
 8023ab2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8023ab4:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8023ab6:	f107 020f 	add.w	r2, r7, #15
 8023aba:	2301      	movs	r3, #1
 8023abc:	2189      	movs	r1, #137	; 0x89
 8023abe:	4803      	ldr	r0, [pc, #12]	; (8023acc <SUBGRF_Calibrate+0x8c>)
 8023ac0:	f7ea fa8c 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023ac4:	bf00      	nop
 8023ac6:	3710      	adds	r7, #16
 8023ac8:	46bd      	mov	sp, r7
 8023aca:	bd80      	pop	{r7, pc}
 8023acc:	20002998 	.word	0x20002998

08023ad0 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8023ad0:	b580      	push	{r7, lr}
 8023ad2:	b084      	sub	sp, #16
 8023ad4:	af00      	add	r7, sp, #0
 8023ad6:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8023ad8:	687b      	ldr	r3, [r7, #4]
 8023ada:	4a1b      	ldr	r2, [pc, #108]	; (8023b48 <SUBGRF_CalibrateImage+0x78>)
 8023adc:	4293      	cmp	r3, r2
 8023ade:	d904      	bls.n	8023aea <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8023ae0:	23e1      	movs	r3, #225	; 0xe1
 8023ae2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8023ae4:	23e9      	movs	r3, #233	; 0xe9
 8023ae6:	737b      	strb	r3, [r7, #13]
 8023ae8:	e022      	b.n	8023b30 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8023aea:	687b      	ldr	r3, [r7, #4]
 8023aec:	4a17      	ldr	r2, [pc, #92]	; (8023b4c <SUBGRF_CalibrateImage+0x7c>)
 8023aee:	4293      	cmp	r3, r2
 8023af0:	d904      	bls.n	8023afc <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8023af2:	23d7      	movs	r3, #215	; 0xd7
 8023af4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8023af6:	23db      	movs	r3, #219	; 0xdb
 8023af8:	737b      	strb	r3, [r7, #13]
 8023afa:	e019      	b.n	8023b30 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8023afc:	687b      	ldr	r3, [r7, #4]
 8023afe:	4a14      	ldr	r2, [pc, #80]	; (8023b50 <SUBGRF_CalibrateImage+0x80>)
 8023b00:	4293      	cmp	r3, r2
 8023b02:	d904      	bls.n	8023b0e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8023b04:	23c1      	movs	r3, #193	; 0xc1
 8023b06:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8023b08:	23c5      	movs	r3, #197	; 0xc5
 8023b0a:	737b      	strb	r3, [r7, #13]
 8023b0c:	e010      	b.n	8023b30 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8023b0e:	687b      	ldr	r3, [r7, #4]
 8023b10:	4a10      	ldr	r2, [pc, #64]	; (8023b54 <SUBGRF_CalibrateImage+0x84>)
 8023b12:	4293      	cmp	r3, r2
 8023b14:	d904      	bls.n	8023b20 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8023b16:	2375      	movs	r3, #117	; 0x75
 8023b18:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8023b1a:	2381      	movs	r3, #129	; 0x81
 8023b1c:	737b      	strb	r3, [r7, #13]
 8023b1e:	e007      	b.n	8023b30 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8023b20:	687b      	ldr	r3, [r7, #4]
 8023b22:	4a0d      	ldr	r2, [pc, #52]	; (8023b58 <SUBGRF_CalibrateImage+0x88>)
 8023b24:	4293      	cmp	r3, r2
 8023b26:	d903      	bls.n	8023b30 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8023b28:	236b      	movs	r3, #107	; 0x6b
 8023b2a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8023b2c:	236f      	movs	r3, #111	; 0x6f
 8023b2e:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8023b30:	f107 020c 	add.w	r2, r7, #12
 8023b34:	2302      	movs	r3, #2
 8023b36:	2198      	movs	r1, #152	; 0x98
 8023b38:	4808      	ldr	r0, [pc, #32]	; (8023b5c <SUBGRF_CalibrateImage+0x8c>)
 8023b3a:	f7ea fa4f 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023b3e:	bf00      	nop
 8023b40:	3710      	adds	r7, #16
 8023b42:	46bd      	mov	sp, r7
 8023b44:	bd80      	pop	{r7, pc}
 8023b46:	bf00      	nop
 8023b48:	35a4e900 	.word	0x35a4e900
 8023b4c:	32a9f880 	.word	0x32a9f880
 8023b50:	2de54480 	.word	0x2de54480
 8023b54:	1b6b0b00 	.word	0x1b6b0b00
 8023b58:	1954fc40 	.word	0x1954fc40
 8023b5c:	20002998 	.word	0x20002998

08023b60 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8023b60:	b590      	push	{r4, r7, lr}
 8023b62:	b085      	sub	sp, #20
 8023b64:	af00      	add	r7, sp, #0
 8023b66:	4604      	mov	r4, r0
 8023b68:	4608      	mov	r0, r1
 8023b6a:	4611      	mov	r1, r2
 8023b6c:	461a      	mov	r2, r3
 8023b6e:	4623      	mov	r3, r4
 8023b70:	71fb      	strb	r3, [r7, #7]
 8023b72:	4603      	mov	r3, r0
 8023b74:	71bb      	strb	r3, [r7, #6]
 8023b76:	460b      	mov	r3, r1
 8023b78:	717b      	strb	r3, [r7, #5]
 8023b7a:	4613      	mov	r3, r2
 8023b7c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8023b7e:	79fb      	ldrb	r3, [r7, #7]
 8023b80:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8023b82:	79bb      	ldrb	r3, [r7, #6]
 8023b84:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8023b86:	797b      	ldrb	r3, [r7, #5]
 8023b88:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8023b8a:	793b      	ldrb	r3, [r7, #4]
 8023b8c:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8023b8e:	f107 020c 	add.w	r2, r7, #12
 8023b92:	2304      	movs	r3, #4
 8023b94:	2195      	movs	r1, #149	; 0x95
 8023b96:	4803      	ldr	r0, [pc, #12]	; (8023ba4 <SUBGRF_SetPaConfig+0x44>)
 8023b98:	f7ea fa20 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023b9c:	bf00      	nop
 8023b9e:	3714      	adds	r7, #20
 8023ba0:	46bd      	mov	sp, r7
 8023ba2:	bd90      	pop	{r4, r7, pc}
 8023ba4:	20002998 	.word	0x20002998

08023ba8 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8023ba8:	b590      	push	{r4, r7, lr}
 8023baa:	b085      	sub	sp, #20
 8023bac:	af00      	add	r7, sp, #0
 8023bae:	4604      	mov	r4, r0
 8023bb0:	4608      	mov	r0, r1
 8023bb2:	4611      	mov	r1, r2
 8023bb4:	461a      	mov	r2, r3
 8023bb6:	4623      	mov	r3, r4
 8023bb8:	80fb      	strh	r3, [r7, #6]
 8023bba:	4603      	mov	r3, r0
 8023bbc:	80bb      	strh	r3, [r7, #4]
 8023bbe:	460b      	mov	r3, r1
 8023bc0:	807b      	strh	r3, [r7, #2]
 8023bc2:	4613      	mov	r3, r2
 8023bc4:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8023bc6:	88fb      	ldrh	r3, [r7, #6]
 8023bc8:	0a1b      	lsrs	r3, r3, #8
 8023bca:	b29b      	uxth	r3, r3
 8023bcc:	b2db      	uxtb	r3, r3
 8023bce:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8023bd0:	88fb      	ldrh	r3, [r7, #6]
 8023bd2:	b2db      	uxtb	r3, r3
 8023bd4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8023bd6:	88bb      	ldrh	r3, [r7, #4]
 8023bd8:	0a1b      	lsrs	r3, r3, #8
 8023bda:	b29b      	uxth	r3, r3
 8023bdc:	b2db      	uxtb	r3, r3
 8023bde:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8023be0:	88bb      	ldrh	r3, [r7, #4]
 8023be2:	b2db      	uxtb	r3, r3
 8023be4:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8023be6:	887b      	ldrh	r3, [r7, #2]
 8023be8:	0a1b      	lsrs	r3, r3, #8
 8023bea:	b29b      	uxth	r3, r3
 8023bec:	b2db      	uxtb	r3, r3
 8023bee:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8023bf0:	887b      	ldrh	r3, [r7, #2]
 8023bf2:	b2db      	uxtb	r3, r3
 8023bf4:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8023bf6:	883b      	ldrh	r3, [r7, #0]
 8023bf8:	0a1b      	lsrs	r3, r3, #8
 8023bfa:	b29b      	uxth	r3, r3
 8023bfc:	b2db      	uxtb	r3, r3
 8023bfe:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8023c00:	883b      	ldrh	r3, [r7, #0]
 8023c02:	b2db      	uxtb	r3, r3
 8023c04:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8023c06:	f107 0208 	add.w	r2, r7, #8
 8023c0a:	2308      	movs	r3, #8
 8023c0c:	2108      	movs	r1, #8
 8023c0e:	4803      	ldr	r0, [pc, #12]	; (8023c1c <SUBGRF_SetDioIrqParams+0x74>)
 8023c10:	f7ea f9e4 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023c14:	bf00      	nop
 8023c16:	3714      	adds	r7, #20
 8023c18:	46bd      	mov	sp, r7
 8023c1a:	bd90      	pop	{r4, r7, pc}
 8023c1c:	20002998 	.word	0x20002998

08023c20 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8023c20:	b580      	push	{r7, lr}
 8023c22:	b084      	sub	sp, #16
 8023c24:	af00      	add	r7, sp, #0
 8023c26:	4603      	mov	r3, r0
 8023c28:	6039      	str	r1, [r7, #0]
 8023c2a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8023c2c:	79fb      	ldrb	r3, [r7, #7]
 8023c2e:	f003 0307 	and.w	r3, r3, #7
 8023c32:	b2db      	uxtb	r3, r3
 8023c34:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8023c36:	683b      	ldr	r3, [r7, #0]
 8023c38:	0c1b      	lsrs	r3, r3, #16
 8023c3a:	b2db      	uxtb	r3, r3
 8023c3c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8023c3e:	683b      	ldr	r3, [r7, #0]
 8023c40:	0a1b      	lsrs	r3, r3, #8
 8023c42:	b2db      	uxtb	r3, r3
 8023c44:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8023c46:	683b      	ldr	r3, [r7, #0]
 8023c48:	b2db      	uxtb	r3, r3
 8023c4a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8023c4c:	f107 020c 	add.w	r2, r7, #12
 8023c50:	2304      	movs	r3, #4
 8023c52:	2197      	movs	r1, #151	; 0x97
 8023c54:	4803      	ldr	r0, [pc, #12]	; (8023c64 <SUBGRF_SetTcxoMode+0x44>)
 8023c56:	f7ea f9c1 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023c5a:	bf00      	nop
 8023c5c:	3710      	adds	r7, #16
 8023c5e:	46bd      	mov	sp, r7
 8023c60:	bd80      	pop	{r7, pc}
 8023c62:	bf00      	nop
 8023c64:	20002998 	.word	0x20002998

08023c68 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8023c68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8023c6c:	b084      	sub	sp, #16
 8023c6e:	af00      	add	r7, sp, #0
 8023c70:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8023c72:	2300      	movs	r3, #0
 8023c74:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 8023c76:	4b1d      	ldr	r3, [pc, #116]	; (8023cec <SUBGRF_SetRfFrequency+0x84>)
 8023c78:	781b      	ldrb	r3, [r3, #0]
 8023c7a:	f083 0301 	eor.w	r3, r3, #1
 8023c7e:	b2db      	uxtb	r3, r3
 8023c80:	2b00      	cmp	r3, #0
 8023c82:	d005      	beq.n	8023c90 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8023c84:	6878      	ldr	r0, [r7, #4]
 8023c86:	f7ff ff23 	bl	8023ad0 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8023c8a:	4b18      	ldr	r3, [pc, #96]	; (8023cec <SUBGRF_SetRfFrequency+0x84>)
 8023c8c:	2201      	movs	r2, #1
 8023c8e:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8023c90:	687b      	ldr	r3, [r7, #4]
 8023c92:	2200      	movs	r2, #0
 8023c94:	461c      	mov	r4, r3
 8023c96:	4615      	mov	r5, r2
 8023c98:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8023c9c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8023ca0:	4a13      	ldr	r2, [pc, #76]	; (8023cf0 <SUBGRF_SetRfFrequency+0x88>)
 8023ca2:	f04f 0300 	mov.w	r3, #0
 8023ca6:	4640      	mov	r0, r8
 8023ca8:	4649      	mov	r1, r9
 8023caa:	f7dd f9dd 	bl	8001068 <__aeabi_uldivmod>
 8023cae:	4602      	mov	r2, r0
 8023cb0:	460b      	mov	r3, r1
 8023cb2:	4613      	mov	r3, r2
 8023cb4:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8023cb6:	68fb      	ldr	r3, [r7, #12]
 8023cb8:	0e1b      	lsrs	r3, r3, #24
 8023cba:	b2db      	uxtb	r3, r3
 8023cbc:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8023cbe:	68fb      	ldr	r3, [r7, #12]
 8023cc0:	0c1b      	lsrs	r3, r3, #16
 8023cc2:	b2db      	uxtb	r3, r3
 8023cc4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8023cc6:	68fb      	ldr	r3, [r7, #12]
 8023cc8:	0a1b      	lsrs	r3, r3, #8
 8023cca:	b2db      	uxtb	r3, r3
 8023ccc:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8023cce:	68fb      	ldr	r3, [r7, #12]
 8023cd0:	b2db      	uxtb	r3, r3
 8023cd2:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8023cd4:	f107 0208 	add.w	r2, r7, #8
 8023cd8:	2304      	movs	r3, #4
 8023cda:	2186      	movs	r1, #134	; 0x86
 8023cdc:	4805      	ldr	r0, [pc, #20]	; (8023cf4 <SUBGRF_SetRfFrequency+0x8c>)
 8023cde:	f7ea f97d 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023ce2:	bf00      	nop
 8023ce4:	3710      	adds	r7, #16
 8023ce6:	46bd      	mov	sp, r7
 8023ce8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8023cec:	20003e3c 	.word	0x20003e3c
 8023cf0:	01e84800 	.word	0x01e84800
 8023cf4:	20002998 	.word	0x20002998

08023cf8 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8023cf8:	b580      	push	{r7, lr}
 8023cfa:	b082      	sub	sp, #8
 8023cfc:	af00      	add	r7, sp, #0
 8023cfe:	4603      	mov	r3, r0
 8023d00:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8023d02:	79fa      	ldrb	r2, [r7, #7]
 8023d04:	4b09      	ldr	r3, [pc, #36]	; (8023d2c <SUBGRF_SetPacketType+0x34>)
 8023d06:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8023d08:	79fb      	ldrb	r3, [r7, #7]
 8023d0a:	2b00      	cmp	r3, #0
 8023d0c:	d104      	bne.n	8023d18 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8023d0e:	2100      	movs	r1, #0
 8023d10:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8023d14:	f000 faa8 	bl	8024268 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8023d18:	1dfa      	adds	r2, r7, #7
 8023d1a:	2301      	movs	r3, #1
 8023d1c:	218a      	movs	r1, #138	; 0x8a
 8023d1e:	4804      	ldr	r0, [pc, #16]	; (8023d30 <SUBGRF_SetPacketType+0x38>)
 8023d20:	f7ea f95c 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023d24:	bf00      	nop
 8023d26:	3708      	adds	r7, #8
 8023d28:	46bd      	mov	sp, r7
 8023d2a:	bd80      	pop	{r7, pc}
 8023d2c:	20003e35 	.word	0x20003e35
 8023d30:	20002998 	.word	0x20002998

08023d34 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8023d34:	b480      	push	{r7}
 8023d36:	af00      	add	r7, sp, #0
    return PacketType;
 8023d38:	4b02      	ldr	r3, [pc, #8]	; (8023d44 <SUBGRF_GetPacketType+0x10>)
 8023d3a:	781b      	ldrb	r3, [r3, #0]
}
 8023d3c:	4618      	mov	r0, r3
 8023d3e:	46bd      	mov	sp, r7
 8023d40:	bc80      	pop	{r7}
 8023d42:	4770      	bx	lr
 8023d44:	20003e35 	.word	0x20003e35

08023d48 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8023d48:	b580      	push	{r7, lr}
 8023d4a:	b084      	sub	sp, #16
 8023d4c:	af00      	add	r7, sp, #0
 8023d4e:	4603      	mov	r3, r0
 8023d50:	71fb      	strb	r3, [r7, #7]
 8023d52:	460b      	mov	r3, r1
 8023d54:	71bb      	strb	r3, [r7, #6]
 8023d56:	4613      	mov	r3, r2
 8023d58:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8023d5a:	79fb      	ldrb	r3, [r7, #7]
 8023d5c:	2b01      	cmp	r3, #1
 8023d5e:	d124      	bne.n	8023daa <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8023d60:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8023d64:	2b0f      	cmp	r3, #15
 8023d66:	d106      	bne.n	8023d76 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8023d68:	2301      	movs	r3, #1
 8023d6a:	2201      	movs	r2, #1
 8023d6c:	2100      	movs	r1, #0
 8023d6e:	2006      	movs	r0, #6
 8023d70:	f7ff fef6 	bl	8023b60 <SUBGRF_SetPaConfig>
 8023d74:	e005      	b.n	8023d82 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8023d76:	2301      	movs	r3, #1
 8023d78:	2201      	movs	r2, #1
 8023d7a:	2100      	movs	r1, #0
 8023d7c:	2004      	movs	r0, #4
 8023d7e:	f7ff feef 	bl	8023b60 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8023d82:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8023d86:	2b0d      	cmp	r3, #13
 8023d88:	dd02      	ble.n	8023d90 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8023d8a:	230e      	movs	r3, #14
 8023d8c:	71bb      	strb	r3, [r7, #6]
 8023d8e:	e006      	b.n	8023d9e <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8023d90:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8023d94:	f113 0f11 	cmn.w	r3, #17
 8023d98:	da01      	bge.n	8023d9e <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8023d9a:	23ef      	movs	r3, #239	; 0xef
 8023d9c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8023d9e:	2118      	movs	r1, #24
 8023da0:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8023da4:	f000 fa60 	bl	8024268 <SUBGRF_WriteRegister>
 8023da8:	e025      	b.n	8023df6 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8023daa:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8023dae:	f000 fa6f 	bl	8024290 <SUBGRF_ReadRegister>
 8023db2:	4603      	mov	r3, r0
 8023db4:	f043 031e 	orr.w	r3, r3, #30
 8023db8:	b2db      	uxtb	r3, r3
 8023dba:	4619      	mov	r1, r3
 8023dbc:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8023dc0:	f000 fa52 	bl	8024268 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8023dc4:	2301      	movs	r3, #1
 8023dc6:	2200      	movs	r2, #0
 8023dc8:	2107      	movs	r1, #7
 8023dca:	2004      	movs	r0, #4
 8023dcc:	f7ff fec8 	bl	8023b60 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8023dd0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8023dd4:	2b16      	cmp	r3, #22
 8023dd6:	dd02      	ble.n	8023dde <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8023dd8:	2316      	movs	r3, #22
 8023dda:	71bb      	strb	r3, [r7, #6]
 8023ddc:	e006      	b.n	8023dec <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8023dde:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8023de2:	f113 0f09 	cmn.w	r3, #9
 8023de6:	da01      	bge.n	8023dec <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8023de8:	23f7      	movs	r3, #247	; 0xf7
 8023dea:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8023dec:	2138      	movs	r1, #56	; 0x38
 8023dee:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8023df2:	f000 fa39 	bl	8024268 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8023df6:	79bb      	ldrb	r3, [r7, #6]
 8023df8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8023dfa:	797b      	ldrb	r3, [r7, #5]
 8023dfc:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8023dfe:	f107 020c 	add.w	r2, r7, #12
 8023e02:	2302      	movs	r3, #2
 8023e04:	218e      	movs	r1, #142	; 0x8e
 8023e06:	4803      	ldr	r0, [pc, #12]	; (8023e14 <SUBGRF_SetTxParams+0xcc>)
 8023e08:	f7ea f8e8 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8023e0c:	bf00      	nop
 8023e0e:	3710      	adds	r7, #16
 8023e10:	46bd      	mov	sp, r7
 8023e12:	bd80      	pop	{r7, pc}
 8023e14:	20002998 	.word	0x20002998

08023e18 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8023e18:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8023e1c:	b086      	sub	sp, #24
 8023e1e:	af00      	add	r7, sp, #0
 8023e20:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8023e22:	2300      	movs	r3, #0
 8023e24:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8023e26:	4a61      	ldr	r2, [pc, #388]	; (8023fac <SUBGRF_SetModulationParams+0x194>)
 8023e28:	f107 0308 	add.w	r3, r7, #8
 8023e2c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8023e30:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8023e34:	687b      	ldr	r3, [r7, #4]
 8023e36:	781a      	ldrb	r2, [r3, #0]
 8023e38:	4b5d      	ldr	r3, [pc, #372]	; (8023fb0 <SUBGRF_SetModulationParams+0x198>)
 8023e3a:	781b      	ldrb	r3, [r3, #0]
 8023e3c:	429a      	cmp	r2, r3
 8023e3e:	d004      	beq.n	8023e4a <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8023e40:	687b      	ldr	r3, [r7, #4]
 8023e42:	781b      	ldrb	r3, [r3, #0]
 8023e44:	4618      	mov	r0, r3
 8023e46:	f7ff ff57 	bl	8023cf8 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8023e4a:	687b      	ldr	r3, [r7, #4]
 8023e4c:	781b      	ldrb	r3, [r3, #0]
 8023e4e:	2b03      	cmp	r3, #3
 8023e50:	f200 80a5 	bhi.w	8023f9e <SUBGRF_SetModulationParams+0x186>
 8023e54:	a201      	add	r2, pc, #4	; (adr r2, 8023e5c <SUBGRF_SetModulationParams+0x44>)
 8023e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023e5a:	bf00      	nop
 8023e5c:	08023e6d 	.word	0x08023e6d
 8023e60:	08023f2d 	.word	0x08023f2d
 8023e64:	08023eef 	.word	0x08023eef
 8023e68:	08023f5b 	.word	0x08023f5b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8023e6c:	2308      	movs	r3, #8
 8023e6e:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8023e70:	687b      	ldr	r3, [r7, #4]
 8023e72:	685b      	ldr	r3, [r3, #4]
 8023e74:	4a4f      	ldr	r2, [pc, #316]	; (8023fb4 <SUBGRF_SetModulationParams+0x19c>)
 8023e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8023e7a:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8023e7c:	697b      	ldr	r3, [r7, #20]
 8023e7e:	0c1b      	lsrs	r3, r3, #16
 8023e80:	b2db      	uxtb	r3, r3
 8023e82:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8023e84:	697b      	ldr	r3, [r7, #20]
 8023e86:	0a1b      	lsrs	r3, r3, #8
 8023e88:	b2db      	uxtb	r3, r3
 8023e8a:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8023e8c:	697b      	ldr	r3, [r7, #20]
 8023e8e:	b2db      	uxtb	r3, r3
 8023e90:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8023e92:	687b      	ldr	r3, [r7, #4]
 8023e94:	7b1b      	ldrb	r3, [r3, #12]
 8023e96:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8023e98:	687b      	ldr	r3, [r7, #4]
 8023e9a:	7b5b      	ldrb	r3, [r3, #13]
 8023e9c:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8023e9e:	687b      	ldr	r3, [r7, #4]
 8023ea0:	689b      	ldr	r3, [r3, #8]
 8023ea2:	2200      	movs	r2, #0
 8023ea4:	461c      	mov	r4, r3
 8023ea6:	4615      	mov	r5, r2
 8023ea8:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8023eac:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8023eb0:	4a41      	ldr	r2, [pc, #260]	; (8023fb8 <SUBGRF_SetModulationParams+0x1a0>)
 8023eb2:	f04f 0300 	mov.w	r3, #0
 8023eb6:	4640      	mov	r0, r8
 8023eb8:	4649      	mov	r1, r9
 8023eba:	f7dd f8d5 	bl	8001068 <__aeabi_uldivmod>
 8023ebe:	4602      	mov	r2, r0
 8023ec0:	460b      	mov	r3, r1
 8023ec2:	4613      	mov	r3, r2
 8023ec4:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8023ec6:	697b      	ldr	r3, [r7, #20]
 8023ec8:	0c1b      	lsrs	r3, r3, #16
 8023eca:	b2db      	uxtb	r3, r3
 8023ecc:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8023ece:	697b      	ldr	r3, [r7, #20]
 8023ed0:	0a1b      	lsrs	r3, r3, #8
 8023ed2:	b2db      	uxtb	r3, r3
 8023ed4:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8023ed6:	697b      	ldr	r3, [r7, #20]
 8023ed8:	b2db      	uxtb	r3, r3
 8023eda:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8023edc:	7cfb      	ldrb	r3, [r7, #19]
 8023ede:	b29b      	uxth	r3, r3
 8023ee0:	f107 0208 	add.w	r2, r7, #8
 8023ee4:	218b      	movs	r1, #139	; 0x8b
 8023ee6:	4835      	ldr	r0, [pc, #212]	; (8023fbc <SUBGRF_SetModulationParams+0x1a4>)
 8023ee8:	f7ea f878 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
        break;
 8023eec:	e058      	b.n	8023fa0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 8023eee:	2304      	movs	r3, #4
 8023ef0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8023ef2:	687b      	ldr	r3, [r7, #4]
 8023ef4:	691b      	ldr	r3, [r3, #16]
 8023ef6:	4a2f      	ldr	r2, [pc, #188]	; (8023fb4 <SUBGRF_SetModulationParams+0x19c>)
 8023ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8023efc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8023efe:	697b      	ldr	r3, [r7, #20]
 8023f00:	0c1b      	lsrs	r3, r3, #16
 8023f02:	b2db      	uxtb	r3, r3
 8023f04:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8023f06:	697b      	ldr	r3, [r7, #20]
 8023f08:	0a1b      	lsrs	r3, r3, #8
 8023f0a:	b2db      	uxtb	r3, r3
 8023f0c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8023f0e:	697b      	ldr	r3, [r7, #20]
 8023f10:	b2db      	uxtb	r3, r3
 8023f12:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8023f14:	687b      	ldr	r3, [r7, #4]
 8023f16:	7d1b      	ldrb	r3, [r3, #20]
 8023f18:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8023f1a:	7cfb      	ldrb	r3, [r7, #19]
 8023f1c:	b29b      	uxth	r3, r3
 8023f1e:	f107 0208 	add.w	r2, r7, #8
 8023f22:	218b      	movs	r1, #139	; 0x8b
 8023f24:	4825      	ldr	r0, [pc, #148]	; (8023fbc <SUBGRF_SetModulationParams+0x1a4>)
 8023f26:	f7ea f859 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
        break;
 8023f2a:	e039      	b.n	8023fa0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 8023f2c:	2304      	movs	r3, #4
 8023f2e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8023f30:	687b      	ldr	r3, [r7, #4]
 8023f32:	7e1b      	ldrb	r3, [r3, #24]
 8023f34:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8023f36:	687b      	ldr	r3, [r7, #4]
 8023f38:	7e5b      	ldrb	r3, [r3, #25]
 8023f3a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8023f3c:	687b      	ldr	r3, [r7, #4]
 8023f3e:	7e9b      	ldrb	r3, [r3, #26]
 8023f40:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8023f42:	687b      	ldr	r3, [r7, #4]
 8023f44:	7edb      	ldrb	r3, [r3, #27]
 8023f46:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8023f48:	7cfb      	ldrb	r3, [r7, #19]
 8023f4a:	b29b      	uxth	r3, r3
 8023f4c:	f107 0208 	add.w	r2, r7, #8
 8023f50:	218b      	movs	r1, #139	; 0x8b
 8023f52:	481a      	ldr	r0, [pc, #104]	; (8023fbc <SUBGRF_SetModulationParams+0x1a4>)
 8023f54:	f7ea f842 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>

        break;
 8023f58:	e022      	b.n	8023fa0 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 8023f5a:	2305      	movs	r3, #5
 8023f5c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8023f5e:	687b      	ldr	r3, [r7, #4]
 8023f60:	685b      	ldr	r3, [r3, #4]
 8023f62:	4a14      	ldr	r2, [pc, #80]	; (8023fb4 <SUBGRF_SetModulationParams+0x19c>)
 8023f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8023f68:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8023f6a:	697b      	ldr	r3, [r7, #20]
 8023f6c:	0c1b      	lsrs	r3, r3, #16
 8023f6e:	b2db      	uxtb	r3, r3
 8023f70:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8023f72:	697b      	ldr	r3, [r7, #20]
 8023f74:	0a1b      	lsrs	r3, r3, #8
 8023f76:	b2db      	uxtb	r3, r3
 8023f78:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8023f7a:	697b      	ldr	r3, [r7, #20]
 8023f7c:	b2db      	uxtb	r3, r3
 8023f7e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8023f80:	687b      	ldr	r3, [r7, #4]
 8023f82:	7b1b      	ldrb	r3, [r3, #12]
 8023f84:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8023f86:	687b      	ldr	r3, [r7, #4]
 8023f88:	7b5b      	ldrb	r3, [r3, #13]
 8023f8a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8023f8c:	7cfb      	ldrb	r3, [r7, #19]
 8023f8e:	b29b      	uxth	r3, r3
 8023f90:	f107 0208 	add.w	r2, r7, #8
 8023f94:	218b      	movs	r1, #139	; 0x8b
 8023f96:	4809      	ldr	r0, [pc, #36]	; (8023fbc <SUBGRF_SetModulationParams+0x1a4>)
 8023f98:	f7ea f820 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
        break;
 8023f9c:	e000      	b.n	8023fa0 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 8023f9e:	bf00      	nop
    }
}
 8023fa0:	bf00      	nop
 8023fa2:	3718      	adds	r7, #24
 8023fa4:	46bd      	mov	sp, r7
 8023fa6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8023faa:	bf00      	nop
 8023fac:	08027a48 	.word	0x08027a48
 8023fb0:	20003e35 	.word	0x20003e35
 8023fb4:	3d090000 	.word	0x3d090000
 8023fb8:	01e84800 	.word	0x01e84800
 8023fbc:	20002998 	.word	0x20002998

08023fc0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8023fc0:	b580      	push	{r7, lr}
 8023fc2:	b086      	sub	sp, #24
 8023fc4:	af00      	add	r7, sp, #0
 8023fc6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8023fc8:	2300      	movs	r3, #0
 8023fca:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8023fcc:	4a48      	ldr	r2, [pc, #288]	; (80240f0 <SUBGRF_SetPacketParams+0x130>)
 8023fce:	f107 030c 	add.w	r3, r7, #12
 8023fd2:	ca07      	ldmia	r2, {r0, r1, r2}
 8023fd4:	c303      	stmia	r3!, {r0, r1}
 8023fd6:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8023fd8:	687b      	ldr	r3, [r7, #4]
 8023fda:	781a      	ldrb	r2, [r3, #0]
 8023fdc:	4b45      	ldr	r3, [pc, #276]	; (80240f4 <SUBGRF_SetPacketParams+0x134>)
 8023fde:	781b      	ldrb	r3, [r3, #0]
 8023fe0:	429a      	cmp	r2, r3
 8023fe2:	d004      	beq.n	8023fee <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8023fe4:	687b      	ldr	r3, [r7, #4]
 8023fe6:	781b      	ldrb	r3, [r3, #0]
 8023fe8:	4618      	mov	r0, r3
 8023fea:	f7ff fe85 	bl	8023cf8 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8023fee:	687b      	ldr	r3, [r7, #4]
 8023ff0:	781b      	ldrb	r3, [r3, #0]
 8023ff2:	2b03      	cmp	r3, #3
 8023ff4:	d878      	bhi.n	80240e8 <SUBGRF_SetPacketParams+0x128>
 8023ff6:	a201      	add	r2, pc, #4	; (adr r2, 8023ffc <SUBGRF_SetPacketParams+0x3c>)
 8023ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8023ffc:	0802400d 	.word	0x0802400d
 8024000:	0802409d 	.word	0x0802409d
 8024004:	08024091 	.word	0x08024091
 8024008:	0802400d 	.word	0x0802400d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 802400c:	687b      	ldr	r3, [r7, #4]
 802400e:	7a5b      	ldrb	r3, [r3, #9]
 8024010:	2bf1      	cmp	r3, #241	; 0xf1
 8024012:	d10a      	bne.n	802402a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8024014:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8024018:	f7ff fae6 	bl	80235e8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 802401c:	f248 0005 	movw	r0, #32773	; 0x8005
 8024020:	f7ff fb02 	bl	8023628 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8024024:	2302      	movs	r3, #2
 8024026:	75bb      	strb	r3, [r7, #22]
 8024028:	e011      	b.n	802404e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 802402a:	687b      	ldr	r3, [r7, #4]
 802402c:	7a5b      	ldrb	r3, [r3, #9]
 802402e:	2bf2      	cmp	r3, #242	; 0xf2
 8024030:	d10a      	bne.n	8024048 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8024032:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8024036:	f7ff fad7 	bl	80235e8 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 802403a:	f241 0021 	movw	r0, #4129	; 0x1021
 802403e:	f7ff faf3 	bl	8023628 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8024042:	2306      	movs	r3, #6
 8024044:	75bb      	strb	r3, [r7, #22]
 8024046:	e002      	b.n	802404e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8024048:	687b      	ldr	r3, [r7, #4]
 802404a:	7a5b      	ldrb	r3, [r3, #9]
 802404c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 802404e:	2309      	movs	r3, #9
 8024050:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8024052:	687b      	ldr	r3, [r7, #4]
 8024054:	885b      	ldrh	r3, [r3, #2]
 8024056:	0a1b      	lsrs	r3, r3, #8
 8024058:	b29b      	uxth	r3, r3
 802405a:	b2db      	uxtb	r3, r3
 802405c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 802405e:	687b      	ldr	r3, [r7, #4]
 8024060:	885b      	ldrh	r3, [r3, #2]
 8024062:	b2db      	uxtb	r3, r3
 8024064:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8024066:	687b      	ldr	r3, [r7, #4]
 8024068:	791b      	ldrb	r3, [r3, #4]
 802406a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 802406c:	687b      	ldr	r3, [r7, #4]
 802406e:	795b      	ldrb	r3, [r3, #5]
 8024070:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8024072:	687b      	ldr	r3, [r7, #4]
 8024074:	799b      	ldrb	r3, [r3, #6]
 8024076:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8024078:	687b      	ldr	r3, [r7, #4]
 802407a:	79db      	ldrb	r3, [r3, #7]
 802407c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 802407e:	687b      	ldr	r3, [r7, #4]
 8024080:	7a1b      	ldrb	r3, [r3, #8]
 8024082:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8024084:	7dbb      	ldrb	r3, [r7, #22]
 8024086:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8024088:	687b      	ldr	r3, [r7, #4]
 802408a:	7a9b      	ldrb	r3, [r3, #10]
 802408c:	753b      	strb	r3, [r7, #20]
        break;
 802408e:	e022      	b.n	80240d6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8024090:	2301      	movs	r3, #1
 8024092:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8024094:	687b      	ldr	r3, [r7, #4]
 8024096:	7b1b      	ldrb	r3, [r3, #12]
 8024098:	733b      	strb	r3, [r7, #12]
        break;
 802409a:	e01c      	b.n	80240d6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 802409c:	2306      	movs	r3, #6
 802409e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80240a0:	687b      	ldr	r3, [r7, #4]
 80240a2:	89db      	ldrh	r3, [r3, #14]
 80240a4:	0a1b      	lsrs	r3, r3, #8
 80240a6:	b29b      	uxth	r3, r3
 80240a8:	b2db      	uxtb	r3, r3
 80240aa:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80240ac:	687b      	ldr	r3, [r7, #4]
 80240ae:	89db      	ldrh	r3, [r3, #14]
 80240b0:	b2db      	uxtb	r3, r3
 80240b2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80240b4:	687b      	ldr	r3, [r7, #4]
 80240b6:	7c1a      	ldrb	r2, [r3, #16]
 80240b8:	4b0f      	ldr	r3, [pc, #60]	; (80240f8 <SUBGRF_SetPacketParams+0x138>)
 80240ba:	4611      	mov	r1, r2
 80240bc:	7019      	strb	r1, [r3, #0]
 80240be:	4613      	mov	r3, r2
 80240c0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80240c2:	687b      	ldr	r3, [r7, #4]
 80240c4:	7c5b      	ldrb	r3, [r3, #17]
 80240c6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80240c8:	687b      	ldr	r3, [r7, #4]
 80240ca:	7c9b      	ldrb	r3, [r3, #18]
 80240cc:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80240ce:	687b      	ldr	r3, [r7, #4]
 80240d0:	7cdb      	ldrb	r3, [r3, #19]
 80240d2:	747b      	strb	r3, [r7, #17]
        break;
 80240d4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80240d6:	7dfb      	ldrb	r3, [r7, #23]
 80240d8:	b29b      	uxth	r3, r3
 80240da:	f107 020c 	add.w	r2, r7, #12
 80240de:	218c      	movs	r1, #140	; 0x8c
 80240e0:	4806      	ldr	r0, [pc, #24]	; (80240fc <SUBGRF_SetPacketParams+0x13c>)
 80240e2:	f7e9 ff7b 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
 80240e6:	e000      	b.n	80240ea <SUBGRF_SetPacketParams+0x12a>
        return;
 80240e8:	bf00      	nop
}
 80240ea:	3718      	adds	r7, #24
 80240ec:	46bd      	mov	sp, r7
 80240ee:	bd80      	pop	{r7, pc}
 80240f0:	08027a50 	.word	0x08027a50
 80240f4:	20003e35 	.word	0x20003e35
 80240f8:	20003e36 	.word	0x20003e36
 80240fc:	20002998 	.word	0x20002998

08024100 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8024100:	b580      	push	{r7, lr}
 8024102:	b084      	sub	sp, #16
 8024104:	af00      	add	r7, sp, #0
 8024106:	4603      	mov	r3, r0
 8024108:	460a      	mov	r2, r1
 802410a:	71fb      	strb	r3, [r7, #7]
 802410c:	4613      	mov	r3, r2
 802410e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8024110:	79fb      	ldrb	r3, [r7, #7]
 8024112:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8024114:	79bb      	ldrb	r3, [r7, #6]
 8024116:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8024118:	f107 020c 	add.w	r2, r7, #12
 802411c:	2302      	movs	r3, #2
 802411e:	218f      	movs	r1, #143	; 0x8f
 8024120:	4803      	ldr	r0, [pc, #12]	; (8024130 <SUBGRF_SetBufferBaseAddress+0x30>)
 8024122:	f7e9 ff5b 	bl	800dfdc <HAL_SUBGHZ_ExecSetCmd>
}
 8024126:	bf00      	nop
 8024128:	3710      	adds	r7, #16
 802412a:	46bd      	mov	sp, r7
 802412c:	bd80      	pop	{r7, pc}
 802412e:	bf00      	nop
 8024130:	20002998 	.word	0x20002998

08024134 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8024134:	b580      	push	{r7, lr}
 8024136:	b082      	sub	sp, #8
 8024138:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 802413a:	2300      	movs	r3, #0
 802413c:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 802413e:	1d3a      	adds	r2, r7, #4
 8024140:	2301      	movs	r3, #1
 8024142:	2115      	movs	r1, #21
 8024144:	4806      	ldr	r0, [pc, #24]	; (8024160 <SUBGRF_GetRssiInst+0x2c>)
 8024146:	f7e9 ffa8 	bl	800e09a <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 802414a:	793b      	ldrb	r3, [r7, #4]
 802414c:	425b      	negs	r3, r3
 802414e:	105b      	asrs	r3, r3, #1
 8024150:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8024152:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8024156:	4618      	mov	r0, r3
 8024158:	3708      	adds	r7, #8
 802415a:	46bd      	mov	sp, r7
 802415c:	bd80      	pop	{r7, pc}
 802415e:	bf00      	nop
 8024160:	20002998 	.word	0x20002998

08024164 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8024164:	b580      	push	{r7, lr}
 8024166:	b084      	sub	sp, #16
 8024168:	af00      	add	r7, sp, #0
 802416a:	6078      	str	r0, [r7, #4]
 802416c:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 802416e:	f107 020c 	add.w	r2, r7, #12
 8024172:	2302      	movs	r3, #2
 8024174:	2113      	movs	r1, #19
 8024176:	4810      	ldr	r0, [pc, #64]	; (80241b8 <SUBGRF_GetRxBufferStatus+0x54>)
 8024178:	f7e9 ff8f 	bl	800e09a <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 802417c:	f7ff fdda 	bl	8023d34 <SUBGRF_GetPacketType>
 8024180:	4603      	mov	r3, r0
 8024182:	2b01      	cmp	r3, #1
 8024184:	d10d      	bne.n	80241a2 <SUBGRF_GetRxBufferStatus+0x3e>
 8024186:	4b0d      	ldr	r3, [pc, #52]	; (80241bc <SUBGRF_GetRxBufferStatus+0x58>)
 8024188:	781b      	ldrb	r3, [r3, #0]
 802418a:	b2db      	uxtb	r3, r3
 802418c:	2b01      	cmp	r3, #1
 802418e:	d108      	bne.n	80241a2 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8024190:	f240 7002 	movw	r0, #1794	; 0x702
 8024194:	f000 f87c 	bl	8024290 <SUBGRF_ReadRegister>
 8024198:	4603      	mov	r3, r0
 802419a:	461a      	mov	r2, r3
 802419c:	687b      	ldr	r3, [r7, #4]
 802419e:	701a      	strb	r2, [r3, #0]
 80241a0:	e002      	b.n	80241a8 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 80241a2:	7b3a      	ldrb	r2, [r7, #12]
 80241a4:	687b      	ldr	r3, [r7, #4]
 80241a6:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 80241a8:	7b7a      	ldrb	r2, [r7, #13]
 80241aa:	683b      	ldr	r3, [r7, #0]
 80241ac:	701a      	strb	r2, [r3, #0]
}
 80241ae:	bf00      	nop
 80241b0:	3710      	adds	r7, #16
 80241b2:	46bd      	mov	sp, r7
 80241b4:	bd80      	pop	{r7, pc}
 80241b6:	bf00      	nop
 80241b8:	20002998 	.word	0x20002998
 80241bc:	20003e36 	.word	0x20003e36

080241c0 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 80241c0:	b580      	push	{r7, lr}
 80241c2:	b084      	sub	sp, #16
 80241c4:	af00      	add	r7, sp, #0
 80241c6:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80241c8:	f107 020c 	add.w	r2, r7, #12
 80241cc:	2303      	movs	r3, #3
 80241ce:	2114      	movs	r1, #20
 80241d0:	4823      	ldr	r0, [pc, #140]	; (8024260 <SUBGRF_GetPacketStatus+0xa0>)
 80241d2:	f7e9 ff62 	bl	800e09a <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 80241d6:	f7ff fdad 	bl	8023d34 <SUBGRF_GetPacketType>
 80241da:	4603      	mov	r3, r0
 80241dc:	461a      	mov	r2, r3
 80241de:	687b      	ldr	r3, [r7, #4]
 80241e0:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 80241e2:	687b      	ldr	r3, [r7, #4]
 80241e4:	781b      	ldrb	r3, [r3, #0]
 80241e6:	2b00      	cmp	r3, #0
 80241e8:	d002      	beq.n	80241f0 <SUBGRF_GetPacketStatus+0x30>
 80241ea:	2b01      	cmp	r3, #1
 80241ec:	d013      	beq.n	8024216 <SUBGRF_GetPacketStatus+0x56>
 80241ee:	e02a      	b.n	8024246 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 80241f0:	7b3a      	ldrb	r2, [r7, #12]
 80241f2:	687b      	ldr	r3, [r7, #4]
 80241f4:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 80241f6:	7b7b      	ldrb	r3, [r7, #13]
 80241f8:	425b      	negs	r3, r3
 80241fa:	105b      	asrs	r3, r3, #1
 80241fc:	b25a      	sxtb	r2, r3
 80241fe:	687b      	ldr	r3, [r7, #4]
 8024200:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8024202:	7bbb      	ldrb	r3, [r7, #14]
 8024204:	425b      	negs	r3, r3
 8024206:	105b      	asrs	r3, r3, #1
 8024208:	b25a      	sxtb	r2, r3
 802420a:	687b      	ldr	r3, [r7, #4]
 802420c:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 802420e:	687b      	ldr	r3, [r7, #4]
 8024210:	2200      	movs	r2, #0
 8024212:	609a      	str	r2, [r3, #8]
            break;
 8024214:	e020      	b.n	8024258 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8024216:	7b3b      	ldrb	r3, [r7, #12]
 8024218:	425b      	negs	r3, r3
 802421a:	105b      	asrs	r3, r3, #1
 802421c:	b25a      	sxtb	r2, r3
 802421e:	687b      	ldr	r3, [r7, #4]
 8024220:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8024222:	7b7b      	ldrb	r3, [r7, #13]
 8024224:	b25b      	sxtb	r3, r3
 8024226:	3302      	adds	r3, #2
 8024228:	109b      	asrs	r3, r3, #2
 802422a:	b25a      	sxtb	r2, r3
 802422c:	687b      	ldr	r3, [r7, #4]
 802422e:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8024230:	7bbb      	ldrb	r3, [r7, #14]
 8024232:	425b      	negs	r3, r3
 8024234:	105b      	asrs	r3, r3, #1
 8024236:	b25a      	sxtb	r2, r3
 8024238:	687b      	ldr	r3, [r7, #4]
 802423a:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 802423c:	4b09      	ldr	r3, [pc, #36]	; (8024264 <SUBGRF_GetPacketStatus+0xa4>)
 802423e:	681a      	ldr	r2, [r3, #0]
 8024240:	687b      	ldr	r3, [r7, #4]
 8024242:	611a      	str	r2, [r3, #16]
            break;
 8024244:	e008      	b.n	8024258 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8024246:	2214      	movs	r2, #20
 8024248:	2100      	movs	r1, #0
 802424a:	6878      	ldr	r0, [r7, #4]
 802424c:	f000 fa2d 	bl	80246aa <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8024250:	687b      	ldr	r3, [r7, #4]
 8024252:	220f      	movs	r2, #15
 8024254:	701a      	strb	r2, [r3, #0]
            break;
 8024256:	bf00      	nop
    }
}
 8024258:	bf00      	nop
 802425a:	3710      	adds	r7, #16
 802425c:	46bd      	mov	sp, r7
 802425e:	bd80      	pop	{r7, pc}
 8024260:	20002998 	.word	0x20002998
 8024264:	20003e38 	.word	0x20003e38

08024268 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8024268:	b580      	push	{r7, lr}
 802426a:	b082      	sub	sp, #8
 802426c:	af00      	add	r7, sp, #0
 802426e:	4603      	mov	r3, r0
 8024270:	460a      	mov	r2, r1
 8024272:	80fb      	strh	r3, [r7, #6]
 8024274:	4613      	mov	r3, r2
 8024276:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8024278:	1d7a      	adds	r2, r7, #5
 802427a:	88f9      	ldrh	r1, [r7, #6]
 802427c:	2301      	movs	r3, #1
 802427e:	4803      	ldr	r0, [pc, #12]	; (802428c <SUBGRF_WriteRegister+0x24>)
 8024280:	f7e9 fdec 	bl	800de5c <HAL_SUBGHZ_WriteRegisters>
}
 8024284:	bf00      	nop
 8024286:	3708      	adds	r7, #8
 8024288:	46bd      	mov	sp, r7
 802428a:	bd80      	pop	{r7, pc}
 802428c:	20002998 	.word	0x20002998

08024290 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8024290:	b580      	push	{r7, lr}
 8024292:	b084      	sub	sp, #16
 8024294:	af00      	add	r7, sp, #0
 8024296:	4603      	mov	r3, r0
 8024298:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 802429a:	f107 020f 	add.w	r2, r7, #15
 802429e:	88f9      	ldrh	r1, [r7, #6]
 80242a0:	2301      	movs	r3, #1
 80242a2:	4804      	ldr	r0, [pc, #16]	; (80242b4 <SUBGRF_ReadRegister+0x24>)
 80242a4:	f7e9 fe39 	bl	800df1a <HAL_SUBGHZ_ReadRegisters>
    return data;
 80242a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80242aa:	4618      	mov	r0, r3
 80242ac:	3710      	adds	r7, #16
 80242ae:	46bd      	mov	sp, r7
 80242b0:	bd80      	pop	{r7, pc}
 80242b2:	bf00      	nop
 80242b4:	20002998 	.word	0x20002998

080242b8 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80242b8:	b580      	push	{r7, lr}
 80242ba:	b082      	sub	sp, #8
 80242bc:	af00      	add	r7, sp, #0
 80242be:	4603      	mov	r3, r0
 80242c0:	6039      	str	r1, [r7, #0]
 80242c2:	80fb      	strh	r3, [r7, #6]
 80242c4:	4613      	mov	r3, r2
 80242c6:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80242c8:	88bb      	ldrh	r3, [r7, #4]
 80242ca:	88f9      	ldrh	r1, [r7, #6]
 80242cc:	683a      	ldr	r2, [r7, #0]
 80242ce:	4803      	ldr	r0, [pc, #12]	; (80242dc <SUBGRF_WriteRegisters+0x24>)
 80242d0:	f7e9 fdc4 	bl	800de5c <HAL_SUBGHZ_WriteRegisters>
}
 80242d4:	bf00      	nop
 80242d6:	3708      	adds	r7, #8
 80242d8:	46bd      	mov	sp, r7
 80242da:	bd80      	pop	{r7, pc}
 80242dc:	20002998 	.word	0x20002998

080242e0 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80242e0:	b580      	push	{r7, lr}
 80242e2:	b082      	sub	sp, #8
 80242e4:	af00      	add	r7, sp, #0
 80242e6:	4603      	mov	r3, r0
 80242e8:	6039      	str	r1, [r7, #0]
 80242ea:	80fb      	strh	r3, [r7, #6]
 80242ec:	4613      	mov	r3, r2
 80242ee:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80242f0:	88bb      	ldrh	r3, [r7, #4]
 80242f2:	88f9      	ldrh	r1, [r7, #6]
 80242f4:	683a      	ldr	r2, [r7, #0]
 80242f6:	4803      	ldr	r0, [pc, #12]	; (8024304 <SUBGRF_ReadRegisters+0x24>)
 80242f8:	f7e9 fe0f 	bl	800df1a <HAL_SUBGHZ_ReadRegisters>
}
 80242fc:	bf00      	nop
 80242fe:	3708      	adds	r7, #8
 8024300:	46bd      	mov	sp, r7
 8024302:	bd80      	pop	{r7, pc}
 8024304:	20002998 	.word	0x20002998

08024308 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8024308:	b580      	push	{r7, lr}
 802430a:	b082      	sub	sp, #8
 802430c:	af00      	add	r7, sp, #0
 802430e:	4603      	mov	r3, r0
 8024310:	6039      	str	r1, [r7, #0]
 8024312:	71fb      	strb	r3, [r7, #7]
 8024314:	4613      	mov	r3, r2
 8024316:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8024318:	79bb      	ldrb	r3, [r7, #6]
 802431a:	b29b      	uxth	r3, r3
 802431c:	79f9      	ldrb	r1, [r7, #7]
 802431e:	683a      	ldr	r2, [r7, #0]
 8024320:	4803      	ldr	r0, [pc, #12]	; (8024330 <SUBGRF_WriteBuffer+0x28>)
 8024322:	f7e9 ff0e 	bl	800e142 <HAL_SUBGHZ_WriteBuffer>
}
 8024326:	bf00      	nop
 8024328:	3708      	adds	r7, #8
 802432a:	46bd      	mov	sp, r7
 802432c:	bd80      	pop	{r7, pc}
 802432e:	bf00      	nop
 8024330:	20002998 	.word	0x20002998

08024334 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8024334:	b580      	push	{r7, lr}
 8024336:	b082      	sub	sp, #8
 8024338:	af00      	add	r7, sp, #0
 802433a:	4603      	mov	r3, r0
 802433c:	6039      	str	r1, [r7, #0]
 802433e:	71fb      	strb	r3, [r7, #7]
 8024340:	4613      	mov	r3, r2
 8024342:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8024344:	79bb      	ldrb	r3, [r7, #6]
 8024346:	b29b      	uxth	r3, r3
 8024348:	79f9      	ldrb	r1, [r7, #7]
 802434a:	683a      	ldr	r2, [r7, #0]
 802434c:	4803      	ldr	r0, [pc, #12]	; (802435c <SUBGRF_ReadBuffer+0x28>)
 802434e:	f7e9 ff4b 	bl	800e1e8 <HAL_SUBGHZ_ReadBuffer>
}
 8024352:	bf00      	nop
 8024354:	3708      	adds	r7, #8
 8024356:	46bd      	mov	sp, r7
 8024358:	bd80      	pop	{r7, pc}
 802435a:	bf00      	nop
 802435c:	20002998 	.word	0x20002998

08024360 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8024360:	b580      	push	{r7, lr}
 8024362:	b084      	sub	sp, #16
 8024364:	af00      	add	r7, sp, #0
 8024366:	4603      	mov	r3, r0
 8024368:	460a      	mov	r2, r1
 802436a:	71fb      	strb	r3, [r7, #7]
 802436c:	4613      	mov	r3, r2
 802436e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8024370:	2301      	movs	r3, #1
 8024372:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8024374:	79bb      	ldrb	r3, [r7, #6]
 8024376:	2b01      	cmp	r3, #1
 8024378:	d10d      	bne.n	8024396 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 802437a:	79fb      	ldrb	r3, [r7, #7]
 802437c:	2b01      	cmp	r3, #1
 802437e:	d104      	bne.n	802438a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8024380:	2302      	movs	r3, #2
 8024382:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8024384:	2004      	movs	r0, #4
 8024386:	f000 f8df 	bl	8024548 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 802438a:	79fb      	ldrb	r3, [r7, #7]
 802438c:	2b02      	cmp	r3, #2
 802438e:	d107      	bne.n	80243a0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8024390:	2303      	movs	r3, #3
 8024392:	73fb      	strb	r3, [r7, #15]
 8024394:	e004      	b.n	80243a0 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8024396:	79bb      	ldrb	r3, [r7, #6]
 8024398:	2b00      	cmp	r3, #0
 802439a:	d101      	bne.n	80243a0 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 802439c:	2301      	movs	r3, #1
 802439e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 80243a0:	7bfb      	ldrb	r3, [r7, #15]
 80243a2:	4618      	mov	r0, r3
 80243a4:	f7ec fdf6 	bl	8010f94 <RBI_ConfigRFSwitch>
}
 80243a8:	bf00      	nop
 80243aa:	3710      	adds	r7, #16
 80243ac:	46bd      	mov	sp, r7
 80243ae:	bd80      	pop	{r7, pc}

080243b0 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 80243b0:	b580      	push	{r7, lr}
 80243b2:	b084      	sub	sp, #16
 80243b4:	af00      	add	r7, sp, #0
 80243b6:	4603      	mov	r3, r0
 80243b8:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 80243ba:	2301      	movs	r3, #1
 80243bc:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 80243be:	f7ec fe45 	bl	801104c <RBI_GetTxConfig>
 80243c2:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 80243c4:	68bb      	ldr	r3, [r7, #8]
 80243c6:	2b02      	cmp	r3, #2
 80243c8:	d016      	beq.n	80243f8 <SUBGRF_SetRfTxPower+0x48>
 80243ca:	68bb      	ldr	r3, [r7, #8]
 80243cc:	2b02      	cmp	r3, #2
 80243ce:	dc16      	bgt.n	80243fe <SUBGRF_SetRfTxPower+0x4e>
 80243d0:	68bb      	ldr	r3, [r7, #8]
 80243d2:	2b00      	cmp	r3, #0
 80243d4:	d003      	beq.n	80243de <SUBGRF_SetRfTxPower+0x2e>
 80243d6:	68bb      	ldr	r3, [r7, #8]
 80243d8:	2b01      	cmp	r3, #1
 80243da:	d00a      	beq.n	80243f2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 80243dc:	e00f      	b.n	80243fe <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 80243de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80243e2:	2b0f      	cmp	r3, #15
 80243e4:	dd02      	ble.n	80243ec <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 80243e6:	2302      	movs	r3, #2
 80243e8:	73fb      	strb	r3, [r7, #15]
            break;
 80243ea:	e009      	b.n	8024400 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 80243ec:	2301      	movs	r3, #1
 80243ee:	73fb      	strb	r3, [r7, #15]
            break;
 80243f0:	e006      	b.n	8024400 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 80243f2:	2301      	movs	r3, #1
 80243f4:	73fb      	strb	r3, [r7, #15]
            break;
 80243f6:	e003      	b.n	8024400 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 80243f8:	2302      	movs	r3, #2
 80243fa:	73fb      	strb	r3, [r7, #15]
            break;
 80243fc:	e000      	b.n	8024400 <SUBGRF_SetRfTxPower+0x50>
            break;
 80243fe:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8024400:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8024404:	7bfb      	ldrb	r3, [r7, #15]
 8024406:	2202      	movs	r2, #2
 8024408:	4618      	mov	r0, r3
 802440a:	f7ff fc9d 	bl	8023d48 <SUBGRF_SetTxParams>

    return paSelect;
 802440e:	7bfb      	ldrb	r3, [r7, #15]
}
 8024410:	4618      	mov	r0, r3
 8024412:	3710      	adds	r7, #16
 8024414:	46bd      	mov	sp, r7
 8024416:	bd80      	pop	{r7, pc}

08024418 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8024418:	b580      	push	{r7, lr}
 802441a:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 802441c:	f7ec fe1d 	bl	801105a <RBI_GetWakeUpTime>
 8024420:	4603      	mov	r3, r0
}
 8024422:	4618      	mov	r0, r3
 8024424:	bd80      	pop	{r7, pc}
	...

08024428 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8024428:	b580      	push	{r7, lr}
 802442a:	b082      	sub	sp, #8
 802442c:	af00      	add	r7, sp, #0
 802442e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8024430:	4b03      	ldr	r3, [pc, #12]	; (8024440 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8024432:	681b      	ldr	r3, [r3, #0]
 8024434:	2001      	movs	r0, #1
 8024436:	4798      	blx	r3
}
 8024438:	bf00      	nop
 802443a:	3708      	adds	r7, #8
 802443c:	46bd      	mov	sp, r7
 802443e:	bd80      	pop	{r7, pc}
 8024440:	20003e40 	.word	0x20003e40

08024444 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8024444:	b580      	push	{r7, lr}
 8024446:	b082      	sub	sp, #8
 8024448:	af00      	add	r7, sp, #0
 802444a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 802444c:	4b03      	ldr	r3, [pc, #12]	; (802445c <HAL_SUBGHZ_RxCpltCallback+0x18>)
 802444e:	681b      	ldr	r3, [r3, #0]
 8024450:	2002      	movs	r0, #2
 8024452:	4798      	blx	r3
}
 8024454:	bf00      	nop
 8024456:	3708      	adds	r7, #8
 8024458:	46bd      	mov	sp, r7
 802445a:	bd80      	pop	{r7, pc}
 802445c:	20003e40 	.word	0x20003e40

08024460 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8024460:	b580      	push	{r7, lr}
 8024462:	b082      	sub	sp, #8
 8024464:	af00      	add	r7, sp, #0
 8024466:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8024468:	4b03      	ldr	r3, [pc, #12]	; (8024478 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 802446a:	681b      	ldr	r3, [r3, #0]
 802446c:	2040      	movs	r0, #64	; 0x40
 802446e:	4798      	blx	r3
}
 8024470:	bf00      	nop
 8024472:	3708      	adds	r7, #8
 8024474:	46bd      	mov	sp, r7
 8024476:	bd80      	pop	{r7, pc}
 8024478:	20003e40 	.word	0x20003e40

0802447c <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 802447c:	b580      	push	{r7, lr}
 802447e:	b082      	sub	sp, #8
 8024480:	af00      	add	r7, sp, #0
 8024482:	6078      	str	r0, [r7, #4]
 8024484:	460b      	mov	r3, r1
 8024486:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8024488:	78fb      	ldrb	r3, [r7, #3]
 802448a:	2b00      	cmp	r3, #0
 802448c:	d002      	beq.n	8024494 <HAL_SUBGHZ_CADStatusCallback+0x18>
 802448e:	2b01      	cmp	r3, #1
 8024490:	d005      	beq.n	802449e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8024492:	e00a      	b.n	80244aa <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8024494:	4b07      	ldr	r3, [pc, #28]	; (80244b4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8024496:	681b      	ldr	r3, [r3, #0]
 8024498:	2080      	movs	r0, #128	; 0x80
 802449a:	4798      	blx	r3
            break;
 802449c:	e005      	b.n	80244aa <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 802449e:	4b05      	ldr	r3, [pc, #20]	; (80244b4 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80244a0:	681b      	ldr	r3, [r3, #0]
 80244a2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80244a6:	4798      	blx	r3
            break;
 80244a8:	bf00      	nop
    }
}
 80244aa:	bf00      	nop
 80244ac:	3708      	adds	r7, #8
 80244ae:	46bd      	mov	sp, r7
 80244b0:	bd80      	pop	{r7, pc}
 80244b2:	bf00      	nop
 80244b4:	20003e40 	.word	0x20003e40

080244b8 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80244b8:	b580      	push	{r7, lr}
 80244ba:	b082      	sub	sp, #8
 80244bc:	af00      	add	r7, sp, #0
 80244be:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 80244c0:	4b04      	ldr	r3, [pc, #16]	; (80244d4 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 80244c2:	681b      	ldr	r3, [r3, #0]
 80244c4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80244c8:	4798      	blx	r3
}
 80244ca:	bf00      	nop
 80244cc:	3708      	adds	r7, #8
 80244ce:	46bd      	mov	sp, r7
 80244d0:	bd80      	pop	{r7, pc}
 80244d2:	bf00      	nop
 80244d4:	20003e40 	.word	0x20003e40

080244d8 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80244d8:	b580      	push	{r7, lr}
 80244da:	b082      	sub	sp, #8
 80244dc:	af00      	add	r7, sp, #0
 80244de:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 80244e0:	4b03      	ldr	r3, [pc, #12]	; (80244f0 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 80244e2:	681b      	ldr	r3, [r3, #0]
 80244e4:	2020      	movs	r0, #32
 80244e6:	4798      	blx	r3
}
 80244e8:	bf00      	nop
 80244ea:	3708      	adds	r7, #8
 80244ec:	46bd      	mov	sp, r7
 80244ee:	bd80      	pop	{r7, pc}
 80244f0:	20003e40 	.word	0x20003e40

080244f4 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80244f4:	b580      	push	{r7, lr}
 80244f6:	b082      	sub	sp, #8
 80244f8:	af00      	add	r7, sp, #0
 80244fa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 80244fc:	4b03      	ldr	r3, [pc, #12]	; (802450c <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 80244fe:	681b      	ldr	r3, [r3, #0]
 8024500:	2004      	movs	r0, #4
 8024502:	4798      	blx	r3
}
 8024504:	bf00      	nop
 8024506:	3708      	adds	r7, #8
 8024508:	46bd      	mov	sp, r7
 802450a:	bd80      	pop	{r7, pc}
 802450c:	20003e40 	.word	0x20003e40

08024510 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8024510:	b580      	push	{r7, lr}
 8024512:	b082      	sub	sp, #8
 8024514:	af00      	add	r7, sp, #0
 8024516:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8024518:	4b03      	ldr	r3, [pc, #12]	; (8024528 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 802451a:	681b      	ldr	r3, [r3, #0]
 802451c:	2008      	movs	r0, #8
 802451e:	4798      	blx	r3
}
 8024520:	bf00      	nop
 8024522:	3708      	adds	r7, #8
 8024524:	46bd      	mov	sp, r7
 8024526:	bd80      	pop	{r7, pc}
 8024528:	20003e40 	.word	0x20003e40

0802452c <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 802452c:	b580      	push	{r7, lr}
 802452e:	b082      	sub	sp, #8
 8024530:	af00      	add	r7, sp, #0
 8024532:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8024534:	4b03      	ldr	r3, [pc, #12]	; (8024544 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8024536:	681b      	ldr	r3, [r3, #0]
 8024538:	2010      	movs	r0, #16
 802453a:	4798      	blx	r3
}
 802453c:	bf00      	nop
 802453e:	3708      	adds	r7, #8
 8024540:	46bd      	mov	sp, r7
 8024542:	bd80      	pop	{r7, pc}
 8024544:	20003e40 	.word	0x20003e40

08024548 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8024548:	b580      	push	{r7, lr}
 802454a:	b084      	sub	sp, #16
 802454c:	af00      	add	r7, sp, #0
 802454e:	4603      	mov	r3, r0
 8024550:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8024552:	f7ec fd90 	bl	8011076 <RBI_IsDCDC>
 8024556:	4603      	mov	r3, r0
 8024558:	2b01      	cmp	r3, #1
 802455a:	d112      	bne.n	8024582 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 802455c:	f640 1023 	movw	r0, #2339	; 0x923
 8024560:	f7ff fe96 	bl	8024290 <SUBGRF_ReadRegister>
 8024564:	4603      	mov	r3, r0
 8024566:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8024568:	7bfb      	ldrb	r3, [r7, #15]
 802456a:	f023 0306 	bic.w	r3, r3, #6
 802456e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8024570:	7bfa      	ldrb	r2, [r7, #15]
 8024572:	79fb      	ldrb	r3, [r7, #7]
 8024574:	4313      	orrs	r3, r2
 8024576:	b2db      	uxtb	r3, r3
 8024578:	4619      	mov	r1, r3
 802457a:	f640 1023 	movw	r0, #2339	; 0x923
 802457e:	f7ff fe73 	bl	8024268 <SUBGRF_WriteRegister>
  }
}
 8024582:	bf00      	nop
 8024584:	3710      	adds	r7, #16
 8024586:	46bd      	mov	sp, r7
 8024588:	bd80      	pop	{r7, pc}
	...

0802458c <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 802458c:	b480      	push	{r7}
 802458e:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8024590:	4b04      	ldr	r3, [pc, #16]	; (80245a4 <UTIL_LPM_Init+0x18>)
 8024592:	2200      	movs	r2, #0
 8024594:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8024596:	4b04      	ldr	r3, [pc, #16]	; (80245a8 <UTIL_LPM_Init+0x1c>)
 8024598:	2200      	movs	r2, #0
 802459a:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 802459c:	bf00      	nop
 802459e:	46bd      	mov	sp, r7
 80245a0:	bc80      	pop	{r7}
 80245a2:	4770      	bx	lr
 80245a4:	20003e44 	.word	0x20003e44
 80245a8:	20003e48 	.word	0x20003e48

080245ac <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80245ac:	b480      	push	{r7}
 80245ae:	b087      	sub	sp, #28
 80245b0:	af00      	add	r7, sp, #0
 80245b2:	6078      	str	r0, [r7, #4]
 80245b4:	460b      	mov	r3, r1
 80245b6:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80245b8:	f3ef 8310 	mrs	r3, PRIMASK
 80245bc:	613b      	str	r3, [r7, #16]
  return(result);
 80245be:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80245c0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80245c2:	b672      	cpsid	i
}
 80245c4:	bf00      	nop
  
  switch( state )
 80245c6:	78fb      	ldrb	r3, [r7, #3]
 80245c8:	2b00      	cmp	r3, #0
 80245ca:	d008      	beq.n	80245de <UTIL_LPM_SetStopMode+0x32>
 80245cc:	2b01      	cmp	r3, #1
 80245ce:	d10e      	bne.n	80245ee <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 80245d0:	4b0d      	ldr	r3, [pc, #52]	; (8024608 <UTIL_LPM_SetStopMode+0x5c>)
 80245d2:	681a      	ldr	r2, [r3, #0]
 80245d4:	687b      	ldr	r3, [r7, #4]
 80245d6:	4313      	orrs	r3, r2
 80245d8:	4a0b      	ldr	r2, [pc, #44]	; (8024608 <UTIL_LPM_SetStopMode+0x5c>)
 80245da:	6013      	str	r3, [r2, #0]
      break;
 80245dc:	e008      	b.n	80245f0 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 80245de:	687b      	ldr	r3, [r7, #4]
 80245e0:	43da      	mvns	r2, r3
 80245e2:	4b09      	ldr	r3, [pc, #36]	; (8024608 <UTIL_LPM_SetStopMode+0x5c>)
 80245e4:	681b      	ldr	r3, [r3, #0]
 80245e6:	4013      	ands	r3, r2
 80245e8:	4a07      	ldr	r2, [pc, #28]	; (8024608 <UTIL_LPM_SetStopMode+0x5c>)
 80245ea:	6013      	str	r3, [r2, #0]
      break;
 80245ec:	e000      	b.n	80245f0 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 80245ee:	bf00      	nop
 80245f0:	697b      	ldr	r3, [r7, #20]
 80245f2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80245f4:	68fb      	ldr	r3, [r7, #12]
 80245f6:	f383 8810 	msr	PRIMASK, r3
}
 80245fa:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80245fc:	bf00      	nop
 80245fe:	371c      	adds	r7, #28
 8024600:	46bd      	mov	sp, r7
 8024602:	bc80      	pop	{r7}
 8024604:	4770      	bx	lr
 8024606:	bf00      	nop
 8024608:	20003e44 	.word	0x20003e44

0802460c <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 802460c:	b480      	push	{r7}
 802460e:	b087      	sub	sp, #28
 8024610:	af00      	add	r7, sp, #0
 8024612:	6078      	str	r0, [r7, #4]
 8024614:	460b      	mov	r3, r1
 8024616:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8024618:	f3ef 8310 	mrs	r3, PRIMASK
 802461c:	613b      	str	r3, [r7, #16]
  return(result);
 802461e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8024620:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8024622:	b672      	cpsid	i
}
 8024624:	bf00      	nop
  
  switch(state)
 8024626:	78fb      	ldrb	r3, [r7, #3]
 8024628:	2b00      	cmp	r3, #0
 802462a:	d008      	beq.n	802463e <UTIL_LPM_SetOffMode+0x32>
 802462c:	2b01      	cmp	r3, #1
 802462e:	d10e      	bne.n	802464e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8024630:	4b0d      	ldr	r3, [pc, #52]	; (8024668 <UTIL_LPM_SetOffMode+0x5c>)
 8024632:	681a      	ldr	r2, [r3, #0]
 8024634:	687b      	ldr	r3, [r7, #4]
 8024636:	4313      	orrs	r3, r2
 8024638:	4a0b      	ldr	r2, [pc, #44]	; (8024668 <UTIL_LPM_SetOffMode+0x5c>)
 802463a:	6013      	str	r3, [r2, #0]
      break;
 802463c:	e008      	b.n	8024650 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 802463e:	687b      	ldr	r3, [r7, #4]
 8024640:	43da      	mvns	r2, r3
 8024642:	4b09      	ldr	r3, [pc, #36]	; (8024668 <UTIL_LPM_SetOffMode+0x5c>)
 8024644:	681b      	ldr	r3, [r3, #0]
 8024646:	4013      	ands	r3, r2
 8024648:	4a07      	ldr	r2, [pc, #28]	; (8024668 <UTIL_LPM_SetOffMode+0x5c>)
 802464a:	6013      	str	r3, [r2, #0]
      break;
 802464c:	e000      	b.n	8024650 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 802464e:	bf00      	nop
 8024650:	697b      	ldr	r3, [r7, #20]
 8024652:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8024654:	68fb      	ldr	r3, [r7, #12]
 8024656:	f383 8810 	msr	PRIMASK, r3
}
 802465a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 802465c:	bf00      	nop
 802465e:	371c      	adds	r7, #28
 8024660:	46bd      	mov	sp, r7
 8024662:	bc80      	pop	{r7}
 8024664:	4770      	bx	lr
 8024666:	bf00      	nop
 8024668:	20003e48 	.word	0x20003e48

0802466c <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 802466c:	b480      	push	{r7}
 802466e:	b087      	sub	sp, #28
 8024670:	af00      	add	r7, sp, #0
 8024672:	60f8      	str	r0, [r7, #12]
 8024674:	60b9      	str	r1, [r7, #8]
 8024676:	4613      	mov	r3, r2
 8024678:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 802467a:	68fb      	ldr	r3, [r7, #12]
 802467c:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 802467e:	68bb      	ldr	r3, [r7, #8]
 8024680:	613b      	str	r3, [r7, #16]

  while( size-- )
 8024682:	e007      	b.n	8024694 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8024684:	693a      	ldr	r2, [r7, #16]
 8024686:	1c53      	adds	r3, r2, #1
 8024688:	613b      	str	r3, [r7, #16]
 802468a:	697b      	ldr	r3, [r7, #20]
 802468c:	1c59      	adds	r1, r3, #1
 802468e:	6179      	str	r1, [r7, #20]
 8024690:	7812      	ldrb	r2, [r2, #0]
 8024692:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8024694:	88fb      	ldrh	r3, [r7, #6]
 8024696:	1e5a      	subs	r2, r3, #1
 8024698:	80fa      	strh	r2, [r7, #6]
 802469a:	2b00      	cmp	r3, #0
 802469c:	d1f2      	bne.n	8024684 <UTIL_MEM_cpy_8+0x18>
    }
}
 802469e:	bf00      	nop
 80246a0:	bf00      	nop
 80246a2:	371c      	adds	r7, #28
 80246a4:	46bd      	mov	sp, r7
 80246a6:	bc80      	pop	{r7}
 80246a8:	4770      	bx	lr

080246aa <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 80246aa:	b480      	push	{r7}
 80246ac:	b085      	sub	sp, #20
 80246ae:	af00      	add	r7, sp, #0
 80246b0:	6078      	str	r0, [r7, #4]
 80246b2:	460b      	mov	r3, r1
 80246b4:	70fb      	strb	r3, [r7, #3]
 80246b6:	4613      	mov	r3, r2
 80246b8:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 80246ba:	687b      	ldr	r3, [r7, #4]
 80246bc:	60fb      	str	r3, [r7, #12]
  while( size-- )
 80246be:	e004      	b.n	80246ca <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 80246c0:	68fb      	ldr	r3, [r7, #12]
 80246c2:	1c5a      	adds	r2, r3, #1
 80246c4:	60fa      	str	r2, [r7, #12]
 80246c6:	78fa      	ldrb	r2, [r7, #3]
 80246c8:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80246ca:	883b      	ldrh	r3, [r7, #0]
 80246cc:	1e5a      	subs	r2, r3, #1
 80246ce:	803a      	strh	r2, [r7, #0]
 80246d0:	2b00      	cmp	r3, #0
 80246d2:	d1f5      	bne.n	80246c0 <UTIL_MEM_set_8+0x16>
  }
}
 80246d4:	bf00      	nop
 80246d6:	bf00      	nop
 80246d8:	3714      	adds	r7, #20
 80246da:	46bd      	mov	sp, r7
 80246dc:	bc80      	pop	{r7}
 80246de:	4770      	bx	lr

080246e0 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 80246e0:	b082      	sub	sp, #8
 80246e2:	b480      	push	{r7}
 80246e4:	b087      	sub	sp, #28
 80246e6:	af00      	add	r7, sp, #0
 80246e8:	60f8      	str	r0, [r7, #12]
 80246ea:	1d38      	adds	r0, r7, #4
 80246ec:	e880 0006 	stmia.w	r0, {r1, r2}
 80246f0:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 80246f2:	2300      	movs	r3, #0
 80246f4:	613b      	str	r3, [r7, #16]
 80246f6:	2300      	movs	r3, #0
 80246f8:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 80246fa:	687a      	ldr	r2, [r7, #4]
 80246fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80246fe:	4413      	add	r3, r2
 8024700:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8024702:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8024706:	b29a      	uxth	r2, r3
 8024708:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 802470c:	b29b      	uxth	r3, r3
 802470e:	4413      	add	r3, r2
 8024710:	b29b      	uxth	r3, r3
 8024712:	b21b      	sxth	r3, r3
 8024714:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 8024716:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 802471a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 802471e:	db0a      	blt.n	8024736 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 8024720:	693b      	ldr	r3, [r7, #16]
 8024722:	3301      	adds	r3, #1
 8024724:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8024726:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 802472a:	b29b      	uxth	r3, r3
 802472c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8024730:	b29b      	uxth	r3, r3
 8024732:	b21b      	sxth	r3, r3
 8024734:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8024736:	68fb      	ldr	r3, [r7, #12]
 8024738:	461a      	mov	r2, r3
 802473a:	f107 0310 	add.w	r3, r7, #16
 802473e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8024742:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8024746:	68f8      	ldr	r0, [r7, #12]
 8024748:	371c      	adds	r7, #28
 802474a:	46bd      	mov	sp, r7
 802474c:	bc80      	pop	{r7}
 802474e:	b002      	add	sp, #8
 8024750:	4770      	bx	lr

08024752 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 8024752:	b082      	sub	sp, #8
 8024754:	b480      	push	{r7}
 8024756:	b087      	sub	sp, #28
 8024758:	af00      	add	r7, sp, #0
 802475a:	60f8      	str	r0, [r7, #12]
 802475c:	1d38      	adds	r0, r7, #4
 802475e:	e880 0006 	stmia.w	r0, {r1, r2}
 8024762:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8024764:	2300      	movs	r3, #0
 8024766:	613b      	str	r3, [r7, #16]
 8024768:	2300      	movs	r3, #0
 802476a:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 802476c:	687a      	ldr	r2, [r7, #4]
 802476e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024770:	1ad3      	subs	r3, r2, r3
 8024772:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8024774:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8024778:	b29a      	uxth	r2, r3
 802477a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 802477e:	b29b      	uxth	r3, r3
 8024780:	1ad3      	subs	r3, r2, r3
 8024782:	b29b      	uxth	r3, r3
 8024784:	b21b      	sxth	r3, r3
 8024786:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 8024788:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 802478c:	2b00      	cmp	r3, #0
 802478e:	da0a      	bge.n	80247a6 <SysTimeSub+0x54>
  {
    c.Seconds--;
 8024790:	693b      	ldr	r3, [r7, #16]
 8024792:	3b01      	subs	r3, #1
 8024794:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 8024796:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 802479a:	b29b      	uxth	r3, r3
 802479c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80247a0:	b29b      	uxth	r3, r3
 80247a2:	b21b      	sxth	r3, r3
 80247a4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 80247a6:	68fb      	ldr	r3, [r7, #12]
 80247a8:	461a      	mov	r2, r3
 80247aa:	f107 0310 	add.w	r3, r7, #16
 80247ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 80247b2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80247b6:	68f8      	ldr	r0, [r7, #12]
 80247b8:	371c      	adds	r7, #28
 80247ba:	46bd      	mov	sp, r7
 80247bc:	bc80      	pop	{r7}
 80247be:	b002      	add	sp, #8
 80247c0:	4770      	bx	lr
	...

080247c4 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 80247c4:	b580      	push	{r7, lr}
 80247c6:	b088      	sub	sp, #32
 80247c8:	af02      	add	r7, sp, #8
 80247ca:	463b      	mov	r3, r7
 80247cc:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80247d0:	2300      	movs	r3, #0
 80247d2:	60bb      	str	r3, [r7, #8]
 80247d4:	2300      	movs	r3, #0
 80247d6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80247d8:	4b10      	ldr	r3, [pc, #64]	; (802481c <SysTimeSet+0x58>)
 80247da:	691b      	ldr	r3, [r3, #16]
 80247dc:	f107 0208 	add.w	r2, r7, #8
 80247e0:	3204      	adds	r2, #4
 80247e2:	4610      	mov	r0, r2
 80247e4:	4798      	blx	r3
 80247e6:	4603      	mov	r3, r0
 80247e8:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 80247ea:	f107 0010 	add.w	r0, r7, #16
 80247ee:	68fb      	ldr	r3, [r7, #12]
 80247f0:	9300      	str	r3, [sp, #0]
 80247f2:	68bb      	ldr	r3, [r7, #8]
 80247f4:	463a      	mov	r2, r7
 80247f6:	ca06      	ldmia	r2, {r1, r2}
 80247f8:	f7ff ffab 	bl	8024752 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 80247fc:	4b07      	ldr	r3, [pc, #28]	; (802481c <SysTimeSet+0x58>)
 80247fe:	681b      	ldr	r3, [r3, #0]
 8024800:	693a      	ldr	r2, [r7, #16]
 8024802:	4610      	mov	r0, r2
 8024804:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8024806:	4b05      	ldr	r3, [pc, #20]	; (802481c <SysTimeSet+0x58>)
 8024808:	689b      	ldr	r3, [r3, #8]
 802480a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 802480e:	4610      	mov	r0, r2
 8024810:	4798      	blx	r3
}
 8024812:	bf00      	nop
 8024814:	3718      	adds	r7, #24
 8024816:	46bd      	mov	sp, r7
 8024818:	bd80      	pop	{r7, pc}
 802481a:	bf00      	nop
 802481c:	08027ba0 	.word	0x08027ba0

08024820 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8024820:	b580      	push	{r7, lr}
 8024822:	b08a      	sub	sp, #40	; 0x28
 8024824:	af02      	add	r7, sp, #8
 8024826:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8024828:	2300      	movs	r3, #0
 802482a:	61bb      	str	r3, [r7, #24]
 802482c:	2300      	movs	r3, #0
 802482e:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8024830:	2300      	movs	r3, #0
 8024832:	613b      	str	r3, [r7, #16]
 8024834:	2300      	movs	r3, #0
 8024836:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8024838:	4b14      	ldr	r3, [pc, #80]	; (802488c <SysTimeGet+0x6c>)
 802483a:	691b      	ldr	r3, [r3, #16]
 802483c:	f107 0218 	add.w	r2, r7, #24
 8024840:	3204      	adds	r2, #4
 8024842:	4610      	mov	r0, r2
 8024844:	4798      	blx	r3
 8024846:	4603      	mov	r3, r0
 8024848:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 802484a:	4b10      	ldr	r3, [pc, #64]	; (802488c <SysTimeGet+0x6c>)
 802484c:	68db      	ldr	r3, [r3, #12]
 802484e:	4798      	blx	r3
 8024850:	4603      	mov	r3, r0
 8024852:	b21b      	sxth	r3, r3
 8024854:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8024856:	4b0d      	ldr	r3, [pc, #52]	; (802488c <SysTimeGet+0x6c>)
 8024858:	685b      	ldr	r3, [r3, #4]
 802485a:	4798      	blx	r3
 802485c:	4603      	mov	r3, r0
 802485e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8024860:	f107 0010 	add.w	r0, r7, #16
 8024864:	69fb      	ldr	r3, [r7, #28]
 8024866:	9300      	str	r3, [sp, #0]
 8024868:	69bb      	ldr	r3, [r7, #24]
 802486a:	f107 0208 	add.w	r2, r7, #8
 802486e:	ca06      	ldmia	r2, {r1, r2}
 8024870:	f7ff ff36 	bl	80246e0 <SysTimeAdd>

  return sysTime;
 8024874:	687b      	ldr	r3, [r7, #4]
 8024876:	461a      	mov	r2, r3
 8024878:	f107 0310 	add.w	r3, r7, #16
 802487c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8024880:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8024884:	6878      	ldr	r0, [r7, #4]
 8024886:	3720      	adds	r7, #32
 8024888:	46bd      	mov	sp, r7
 802488a:	bd80      	pop	{r7, pc}
 802488c:	08027ba0 	.word	0x08027ba0

08024890 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8024890:	b580      	push	{r7, lr}
 8024892:	b084      	sub	sp, #16
 8024894:	af00      	add	r7, sp, #0
 8024896:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8024898:	2300      	movs	r3, #0
 802489a:	60bb      	str	r3, [r7, #8]
 802489c:	2300      	movs	r3, #0
 802489e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80248a0:	4b0a      	ldr	r3, [pc, #40]	; (80248cc <SysTimeGetMcuTime+0x3c>)
 80248a2:	691b      	ldr	r3, [r3, #16]
 80248a4:	f107 0208 	add.w	r2, r7, #8
 80248a8:	3204      	adds	r2, #4
 80248aa:	4610      	mov	r0, r2
 80248ac:	4798      	blx	r3
 80248ae:	4603      	mov	r3, r0
 80248b0:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 80248b2:	687b      	ldr	r3, [r7, #4]
 80248b4:	461a      	mov	r2, r3
 80248b6:	f107 0308 	add.w	r3, r7, #8
 80248ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80248be:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80248c2:	6878      	ldr	r0, [r7, #4]
 80248c4:	3710      	adds	r7, #16
 80248c6:	46bd      	mov	sp, r7
 80248c8:	bd80      	pop	{r7, pc}
 80248ca:	bf00      	nop
 80248cc:	08027ba0 	.word	0x08027ba0

080248d0 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 80248d0:	b480      	push	{r7}
 80248d2:	b085      	sub	sp, #20
 80248d4:	af00      	add	r7, sp, #0
 80248d6:	6078      	str	r0, [r7, #4]
  int i = 0;
 80248d8:	2300      	movs	r3, #0
 80248da:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 80248dc:	e00e      	b.n	80248fc <ee_skip_atoi+0x2c>
 80248de:	68fa      	ldr	r2, [r7, #12]
 80248e0:	4613      	mov	r3, r2
 80248e2:	009b      	lsls	r3, r3, #2
 80248e4:	4413      	add	r3, r2
 80248e6:	005b      	lsls	r3, r3, #1
 80248e8:	4618      	mov	r0, r3
 80248ea:	687b      	ldr	r3, [r7, #4]
 80248ec:	681b      	ldr	r3, [r3, #0]
 80248ee:	1c59      	adds	r1, r3, #1
 80248f0:	687a      	ldr	r2, [r7, #4]
 80248f2:	6011      	str	r1, [r2, #0]
 80248f4:	781b      	ldrb	r3, [r3, #0]
 80248f6:	4403      	add	r3, r0
 80248f8:	3b30      	subs	r3, #48	; 0x30
 80248fa:	60fb      	str	r3, [r7, #12]
 80248fc:	687b      	ldr	r3, [r7, #4]
 80248fe:	681b      	ldr	r3, [r3, #0]
 8024900:	781b      	ldrb	r3, [r3, #0]
 8024902:	2b2f      	cmp	r3, #47	; 0x2f
 8024904:	d904      	bls.n	8024910 <ee_skip_atoi+0x40>
 8024906:	687b      	ldr	r3, [r7, #4]
 8024908:	681b      	ldr	r3, [r3, #0]
 802490a:	781b      	ldrb	r3, [r3, #0]
 802490c:	2b39      	cmp	r3, #57	; 0x39
 802490e:	d9e6      	bls.n	80248de <ee_skip_atoi+0xe>
  return i;
 8024910:	68fb      	ldr	r3, [r7, #12]
}
 8024912:	4618      	mov	r0, r3
 8024914:	3714      	adds	r7, #20
 8024916:	46bd      	mov	sp, r7
 8024918:	bc80      	pop	{r7}
 802491a:	4770      	bx	lr

0802491c <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 802491c:	b480      	push	{r7}
 802491e:	b099      	sub	sp, #100	; 0x64
 8024920:	af00      	add	r7, sp, #0
 8024922:	60f8      	str	r0, [r7, #12]
 8024924:	60b9      	str	r1, [r7, #8]
 8024926:	607a      	str	r2, [r7, #4]
 8024928:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 802492a:	4b71      	ldr	r3, [pc, #452]	; (8024af0 <ee_number+0x1d4>)
 802492c:	681b      	ldr	r3, [r3, #0]
 802492e:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8024930:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8024932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8024936:	2b00      	cmp	r3, #0
 8024938:	d002      	beq.n	8024940 <ee_number+0x24>
 802493a:	4b6e      	ldr	r3, [pc, #440]	; (8024af4 <ee_number+0x1d8>)
 802493c:	681b      	ldr	r3, [r3, #0]
 802493e:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8024940:	683b      	ldr	r3, [r7, #0]
 8024942:	2b01      	cmp	r3, #1
 8024944:	dd02      	ble.n	802494c <ee_number+0x30>
 8024946:	683b      	ldr	r3, [r7, #0]
 8024948:	2b24      	cmp	r3, #36	; 0x24
 802494a:	dd01      	ble.n	8024950 <ee_number+0x34>
 802494c:	2300      	movs	r3, #0
 802494e:	e0ca      	b.n	8024ae6 <ee_number+0x1ca>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8024950:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8024952:	f003 0301 	and.w	r3, r3, #1
 8024956:	2b00      	cmp	r3, #0
 8024958:	d001      	beq.n	802495e <ee_number+0x42>
 802495a:	2330      	movs	r3, #48	; 0x30
 802495c:	e000      	b.n	8024960 <ee_number+0x44>
 802495e:	2320      	movs	r3, #32
 8024960:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8024964:	2300      	movs	r3, #0
 8024966:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 802496a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 802496c:	f003 0302 	and.w	r3, r3, #2
 8024970:	2b00      	cmp	r3, #0
 8024972:	d00b      	beq.n	802498c <ee_number+0x70>
  {
    if (num < 0)
 8024974:	687b      	ldr	r3, [r7, #4]
 8024976:	2b00      	cmp	r3, #0
 8024978:	da08      	bge.n	802498c <ee_number+0x70>
    {
      sign = '-';
 802497a:	232d      	movs	r3, #45	; 0x2d
 802497c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8024980:	687b      	ldr	r3, [r7, #4]
 8024982:	425b      	negs	r3, r3
 8024984:	607b      	str	r3, [r7, #4]
      size--;
 8024986:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8024988:	3b01      	subs	r3, #1
 802498a:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 802498c:	2300      	movs	r3, #0
 802498e:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8024990:	687b      	ldr	r3, [r7, #4]
 8024992:	2b00      	cmp	r3, #0
 8024994:	d11e      	bne.n	80249d4 <ee_number+0xb8>
    tmp[i++] = '0';
 8024996:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8024998:	1c5a      	adds	r2, r3, #1
 802499a:	657a      	str	r2, [r7, #84]	; 0x54
 802499c:	3360      	adds	r3, #96	; 0x60
 802499e:	443b      	add	r3, r7
 80249a0:	2230      	movs	r2, #48	; 0x30
 80249a2:	f803 2c50 	strb.w	r2, [r3, #-80]
 80249a6:	e018      	b.n	80249da <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 80249a8:	687b      	ldr	r3, [r7, #4]
 80249aa:	683a      	ldr	r2, [r7, #0]
 80249ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80249b0:	fb01 f202 	mul.w	r2, r1, r2
 80249b4:	1a9b      	subs	r3, r3, r2
 80249b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80249b8:	441a      	add	r2, r3
 80249ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80249bc:	1c59      	adds	r1, r3, #1
 80249be:	6579      	str	r1, [r7, #84]	; 0x54
 80249c0:	7812      	ldrb	r2, [r2, #0]
 80249c2:	3360      	adds	r3, #96	; 0x60
 80249c4:	443b      	add	r3, r7
 80249c6:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 80249ca:	687a      	ldr	r2, [r7, #4]
 80249cc:	683b      	ldr	r3, [r7, #0]
 80249ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80249d2:	607b      	str	r3, [r7, #4]
    while (num != 0)
 80249d4:	687b      	ldr	r3, [r7, #4]
 80249d6:	2b00      	cmp	r3, #0
 80249d8:	d1e6      	bne.n	80249a8 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 80249da:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80249dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80249de:	429a      	cmp	r2, r3
 80249e0:	dd01      	ble.n	80249e6 <ee_number+0xca>
 80249e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80249e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 80249e6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80249e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80249ea:	1ad3      	subs	r3, r2, r3
 80249ec:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 80249ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80249f0:	f003 0301 	and.w	r3, r3, #1
 80249f4:	2b00      	cmp	r3, #0
 80249f6:	d112      	bne.n	8024a1e <ee_number+0x102>
 80249f8:	e00c      	b.n	8024a14 <ee_number+0xf8>
 80249fa:	68fb      	ldr	r3, [r7, #12]
 80249fc:	1c5a      	adds	r2, r3, #1
 80249fe:	60fa      	str	r2, [r7, #12]
 8024a00:	2220      	movs	r2, #32
 8024a02:	701a      	strb	r2, [r3, #0]
 8024a04:	68bb      	ldr	r3, [r7, #8]
 8024a06:	3b01      	subs	r3, #1
 8024a08:	60bb      	str	r3, [r7, #8]
 8024a0a:	68bb      	ldr	r3, [r7, #8]
 8024a0c:	2b00      	cmp	r3, #0
 8024a0e:	d101      	bne.n	8024a14 <ee_number+0xf8>
 8024a10:	68fb      	ldr	r3, [r7, #12]
 8024a12:	e068      	b.n	8024ae6 <ee_number+0x1ca>
 8024a14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8024a16:	1e5a      	subs	r2, r3, #1
 8024a18:	66ba      	str	r2, [r7, #104]	; 0x68
 8024a1a:	2b00      	cmp	r3, #0
 8024a1c:	dced      	bgt.n	80249fa <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 8024a1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8024a22:	2b00      	cmp	r3, #0
 8024a24:	d01b      	beq.n	8024a5e <ee_number+0x142>
 8024a26:	68fb      	ldr	r3, [r7, #12]
 8024a28:	1c5a      	adds	r2, r3, #1
 8024a2a:	60fa      	str	r2, [r7, #12]
 8024a2c:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8024a30:	701a      	strb	r2, [r3, #0]
 8024a32:	68bb      	ldr	r3, [r7, #8]
 8024a34:	3b01      	subs	r3, #1
 8024a36:	60bb      	str	r3, [r7, #8]
 8024a38:	68bb      	ldr	r3, [r7, #8]
 8024a3a:	2b00      	cmp	r3, #0
 8024a3c:	d10f      	bne.n	8024a5e <ee_number+0x142>
 8024a3e:	68fb      	ldr	r3, [r7, #12]
 8024a40:	e051      	b.n	8024ae6 <ee_number+0x1ca>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8024a42:	68fb      	ldr	r3, [r7, #12]
 8024a44:	1c5a      	adds	r2, r3, #1
 8024a46:	60fa      	str	r2, [r7, #12]
 8024a48:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8024a4c:	701a      	strb	r2, [r3, #0]
 8024a4e:	68bb      	ldr	r3, [r7, #8]
 8024a50:	3b01      	subs	r3, #1
 8024a52:	60bb      	str	r3, [r7, #8]
 8024a54:	68bb      	ldr	r3, [r7, #8]
 8024a56:	2b00      	cmp	r3, #0
 8024a58:	d101      	bne.n	8024a5e <ee_number+0x142>
 8024a5a:	68fb      	ldr	r3, [r7, #12]
 8024a5c:	e043      	b.n	8024ae6 <ee_number+0x1ca>
 8024a5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8024a60:	1e5a      	subs	r2, r3, #1
 8024a62:	66ba      	str	r2, [r7, #104]	; 0x68
 8024a64:	2b00      	cmp	r3, #0
 8024a66:	dcec      	bgt.n	8024a42 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8024a68:	e00c      	b.n	8024a84 <ee_number+0x168>
 8024a6a:	68fb      	ldr	r3, [r7, #12]
 8024a6c:	1c5a      	adds	r2, r3, #1
 8024a6e:	60fa      	str	r2, [r7, #12]
 8024a70:	2230      	movs	r2, #48	; 0x30
 8024a72:	701a      	strb	r2, [r3, #0]
 8024a74:	68bb      	ldr	r3, [r7, #8]
 8024a76:	3b01      	subs	r3, #1
 8024a78:	60bb      	str	r3, [r7, #8]
 8024a7a:	68bb      	ldr	r3, [r7, #8]
 8024a7c:	2b00      	cmp	r3, #0
 8024a7e:	d101      	bne.n	8024a84 <ee_number+0x168>
 8024a80:	68fb      	ldr	r3, [r7, #12]
 8024a82:	e030      	b.n	8024ae6 <ee_number+0x1ca>
 8024a84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8024a86:	1e5a      	subs	r2, r3, #1
 8024a88:	66fa      	str	r2, [r7, #108]	; 0x6c
 8024a8a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8024a8c:	429a      	cmp	r2, r3
 8024a8e:	dbec      	blt.n	8024a6a <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8024a90:	e010      	b.n	8024ab4 <ee_number+0x198>
 8024a92:	68fb      	ldr	r3, [r7, #12]
 8024a94:	1c5a      	adds	r2, r3, #1
 8024a96:	60fa      	str	r2, [r7, #12]
 8024a98:	f107 0110 	add.w	r1, r7, #16
 8024a9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8024a9e:	440a      	add	r2, r1
 8024aa0:	7812      	ldrb	r2, [r2, #0]
 8024aa2:	701a      	strb	r2, [r3, #0]
 8024aa4:	68bb      	ldr	r3, [r7, #8]
 8024aa6:	3b01      	subs	r3, #1
 8024aa8:	60bb      	str	r3, [r7, #8]
 8024aaa:	68bb      	ldr	r3, [r7, #8]
 8024aac:	2b00      	cmp	r3, #0
 8024aae:	d101      	bne.n	8024ab4 <ee_number+0x198>
 8024ab0:	68fb      	ldr	r3, [r7, #12]
 8024ab2:	e018      	b.n	8024ae6 <ee_number+0x1ca>
 8024ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8024ab6:	1e5a      	subs	r2, r3, #1
 8024ab8:	657a      	str	r2, [r7, #84]	; 0x54
 8024aba:	2b00      	cmp	r3, #0
 8024abc:	dce9      	bgt.n	8024a92 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 8024abe:	e00c      	b.n	8024ada <ee_number+0x1be>
 8024ac0:	68fb      	ldr	r3, [r7, #12]
 8024ac2:	1c5a      	adds	r2, r3, #1
 8024ac4:	60fa      	str	r2, [r7, #12]
 8024ac6:	2220      	movs	r2, #32
 8024ac8:	701a      	strb	r2, [r3, #0]
 8024aca:	68bb      	ldr	r3, [r7, #8]
 8024acc:	3b01      	subs	r3, #1
 8024ace:	60bb      	str	r3, [r7, #8]
 8024ad0:	68bb      	ldr	r3, [r7, #8]
 8024ad2:	2b00      	cmp	r3, #0
 8024ad4:	d101      	bne.n	8024ada <ee_number+0x1be>
 8024ad6:	68fb      	ldr	r3, [r7, #12]
 8024ad8:	e005      	b.n	8024ae6 <ee_number+0x1ca>
 8024ada:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8024adc:	1e5a      	subs	r2, r3, #1
 8024ade:	66ba      	str	r2, [r7, #104]	; 0x68
 8024ae0:	2b00      	cmp	r3, #0
 8024ae2:	dced      	bgt.n	8024ac0 <ee_number+0x1a4>

  return str;
 8024ae4:	68fb      	ldr	r3, [r7, #12]
}
 8024ae6:	4618      	mov	r0, r3
 8024ae8:	3764      	adds	r7, #100	; 0x64
 8024aea:	46bd      	mov	sp, r7
 8024aec:	bc80      	pop	{r7}
 8024aee:	4770      	bx	lr
 8024af0:	200001d4 	.word	0x200001d4
 8024af4:	200001d8 	.word	0x200001d8

08024af8 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8024af8:	b580      	push	{r7, lr}
 8024afa:	b092      	sub	sp, #72	; 0x48
 8024afc:	af04      	add	r7, sp, #16
 8024afe:	60f8      	str	r0, [r7, #12]
 8024b00:	60b9      	str	r1, [r7, #8]
 8024b02:	607a      	str	r2, [r7, #4]
 8024b04:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8024b06:	68bb      	ldr	r3, [r7, #8]
 8024b08:	2b00      	cmp	r3, #0
 8024b0a:	dc01      	bgt.n	8024b10 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8024b0c:	2300      	movs	r3, #0
 8024b0e:	e142      	b.n	8024d96 <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8024b10:	68fb      	ldr	r3, [r7, #12]
 8024b12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8024b14:	e12a      	b.n	8024d6c <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 8024b16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8024b18:	68fb      	ldr	r3, [r7, #12]
 8024b1a:	1ad2      	subs	r2, r2, r3
 8024b1c:	68bb      	ldr	r3, [r7, #8]
 8024b1e:	3b01      	subs	r3, #1
 8024b20:	429a      	cmp	r2, r3
 8024b22:	f280 8131 	bge.w	8024d88 <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 8024b26:	687b      	ldr	r3, [r7, #4]
 8024b28:	781b      	ldrb	r3, [r3, #0]
 8024b2a:	2b25      	cmp	r3, #37	; 0x25
 8024b2c:	d006      	beq.n	8024b3c <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8024b2e:	687a      	ldr	r2, [r7, #4]
 8024b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024b32:	1c59      	adds	r1, r3, #1
 8024b34:	62f9      	str	r1, [r7, #44]	; 0x2c
 8024b36:	7812      	ldrb	r2, [r2, #0]
 8024b38:	701a      	strb	r2, [r3, #0]
      continue;
 8024b3a:	e114      	b.n	8024d66 <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8024b3c:	2300      	movs	r3, #0
 8024b3e:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8024b40:	687b      	ldr	r3, [r7, #4]
 8024b42:	3301      	adds	r3, #1
 8024b44:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 8024b46:	687b      	ldr	r3, [r7, #4]
 8024b48:	781b      	ldrb	r3, [r3, #0]
 8024b4a:	2b30      	cmp	r3, #48	; 0x30
 8024b4c:	d103      	bne.n	8024b56 <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8024b4e:	6a3b      	ldr	r3, [r7, #32]
 8024b50:	f043 0301 	orr.w	r3, r3, #1
 8024b54:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8024b56:	f04f 33ff 	mov.w	r3, #4294967295
 8024b5a:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8024b5c:	687b      	ldr	r3, [r7, #4]
 8024b5e:	781b      	ldrb	r3, [r3, #0]
 8024b60:	2b2f      	cmp	r3, #47	; 0x2f
 8024b62:	d908      	bls.n	8024b76 <tiny_vsnprintf_like+0x7e>
 8024b64:	687b      	ldr	r3, [r7, #4]
 8024b66:	781b      	ldrb	r3, [r3, #0]
 8024b68:	2b39      	cmp	r3, #57	; 0x39
 8024b6a:	d804      	bhi.n	8024b76 <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8024b6c:	1d3b      	adds	r3, r7, #4
 8024b6e:	4618      	mov	r0, r3
 8024b70:	f7ff feae 	bl	80248d0 <ee_skip_atoi>
 8024b74:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 8024b76:	f04f 33ff 	mov.w	r3, #4294967295
 8024b7a:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8024b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8024b80:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 8024b82:	230a      	movs	r3, #10
 8024b84:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 8024b86:	687b      	ldr	r3, [r7, #4]
 8024b88:	781b      	ldrb	r3, [r3, #0]
 8024b8a:	3b58      	subs	r3, #88	; 0x58
 8024b8c:	2b20      	cmp	r3, #32
 8024b8e:	f200 8094 	bhi.w	8024cba <tiny_vsnprintf_like+0x1c2>
 8024b92:	a201      	add	r2, pc, #4	; (adr r2, 8024b98 <tiny_vsnprintf_like+0xa0>)
 8024b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8024b98:	08024ca3 	.word	0x08024ca3
 8024b9c:	08024cbb 	.word	0x08024cbb
 8024ba0:	08024cbb 	.word	0x08024cbb
 8024ba4:	08024cbb 	.word	0x08024cbb
 8024ba8:	08024cbb 	.word	0x08024cbb
 8024bac:	08024cbb 	.word	0x08024cbb
 8024bb0:	08024cbb 	.word	0x08024cbb
 8024bb4:	08024cbb 	.word	0x08024cbb
 8024bb8:	08024cbb 	.word	0x08024cbb
 8024bbc:	08024cbb 	.word	0x08024cbb
 8024bc0:	08024cbb 	.word	0x08024cbb
 8024bc4:	08024c27 	.word	0x08024c27
 8024bc8:	08024cb1 	.word	0x08024cb1
 8024bcc:	08024cbb 	.word	0x08024cbb
 8024bd0:	08024cbb 	.word	0x08024cbb
 8024bd4:	08024cbb 	.word	0x08024cbb
 8024bd8:	08024cbb 	.word	0x08024cbb
 8024bdc:	08024cb1 	.word	0x08024cb1
 8024be0:	08024cbb 	.word	0x08024cbb
 8024be4:	08024cbb 	.word	0x08024cbb
 8024be8:	08024cbb 	.word	0x08024cbb
 8024bec:	08024cbb 	.word	0x08024cbb
 8024bf0:	08024cbb 	.word	0x08024cbb
 8024bf4:	08024cbb 	.word	0x08024cbb
 8024bf8:	08024cbb 	.word	0x08024cbb
 8024bfc:	08024cbb 	.word	0x08024cbb
 8024c00:	08024cbb 	.word	0x08024cbb
 8024c04:	08024c47 	.word	0x08024c47
 8024c08:	08024cbb 	.word	0x08024cbb
 8024c0c:	08024d07 	.word	0x08024d07
 8024c10:	08024cbb 	.word	0x08024cbb
 8024c14:	08024cbb 	.word	0x08024cbb
 8024c18:	08024cab 	.word	0x08024cab
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8024c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024c1e:	1c5a      	adds	r2, r3, #1
 8024c20:	62fa      	str	r2, [r7, #44]	; 0x2c
 8024c22:	2220      	movs	r2, #32
 8024c24:	701a      	strb	r2, [r3, #0]
 8024c26:	69fb      	ldr	r3, [r7, #28]
 8024c28:	3b01      	subs	r3, #1
 8024c2a:	61fb      	str	r3, [r7, #28]
 8024c2c:	69fb      	ldr	r3, [r7, #28]
 8024c2e:	2b00      	cmp	r3, #0
 8024c30:	dcf4      	bgt.n	8024c1c <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 8024c32:	683b      	ldr	r3, [r7, #0]
 8024c34:	1d1a      	adds	r2, r3, #4
 8024c36:	603a      	str	r2, [r7, #0]
 8024c38:	6819      	ldr	r1, [r3, #0]
 8024c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024c3c:	1c5a      	adds	r2, r3, #1
 8024c3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8024c40:	b2ca      	uxtb	r2, r1
 8024c42:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8024c44:	e08f      	b.n	8024d66 <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 8024c46:	683b      	ldr	r3, [r7, #0]
 8024c48:	1d1a      	adds	r2, r3, #4
 8024c4a:	603a      	str	r2, [r7, #0]
 8024c4c:	681b      	ldr	r3, [r3, #0]
 8024c4e:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 8024c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8024c52:	2b00      	cmp	r3, #0
 8024c54:	d101      	bne.n	8024c5a <tiny_vsnprintf_like+0x162>
 8024c56:	4b52      	ldr	r3, [pc, #328]	; (8024da0 <tiny_vsnprintf_like+0x2a8>)
 8024c58:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8024c5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8024c5c:	f7db fa90 	bl	8000180 <strlen>
 8024c60:	4603      	mov	r3, r0
 8024c62:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8024c64:	e004      	b.n	8024c70 <tiny_vsnprintf_like+0x178>
 8024c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024c68:	1c5a      	adds	r2, r3, #1
 8024c6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8024c6c:	2220      	movs	r2, #32
 8024c6e:	701a      	strb	r2, [r3, #0]
 8024c70:	69fb      	ldr	r3, [r7, #28]
 8024c72:	1e5a      	subs	r2, r3, #1
 8024c74:	61fa      	str	r2, [r7, #28]
 8024c76:	693a      	ldr	r2, [r7, #16]
 8024c78:	429a      	cmp	r2, r3
 8024c7a:	dbf4      	blt.n	8024c66 <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8024c7c:	2300      	movs	r3, #0
 8024c7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8024c80:	e00a      	b.n	8024c98 <tiny_vsnprintf_like+0x1a0>
 8024c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8024c84:	1c53      	adds	r3, r2, #1
 8024c86:	627b      	str	r3, [r7, #36]	; 0x24
 8024c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024c8a:	1c59      	adds	r1, r3, #1
 8024c8c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8024c8e:	7812      	ldrb	r2, [r2, #0]
 8024c90:	701a      	strb	r2, [r3, #0]
 8024c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8024c94:	3301      	adds	r3, #1
 8024c96:	62bb      	str	r3, [r7, #40]	; 0x28
 8024c98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8024c9a:	693b      	ldr	r3, [r7, #16]
 8024c9c:	429a      	cmp	r2, r3
 8024c9e:	dbf0      	blt.n	8024c82 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8024ca0:	e061      	b.n	8024d66 <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8024ca2:	6a3b      	ldr	r3, [r7, #32]
 8024ca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8024ca8:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8024caa:	2310      	movs	r3, #16
 8024cac:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8024cae:	e02d      	b.n	8024d0c <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8024cb0:	6a3b      	ldr	r3, [r7, #32]
 8024cb2:	f043 0302 	orr.w	r3, r3, #2
 8024cb6:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8024cb8:	e025      	b.n	8024d06 <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8024cba:	687b      	ldr	r3, [r7, #4]
 8024cbc:	781b      	ldrb	r3, [r3, #0]
 8024cbe:	2b25      	cmp	r3, #37	; 0x25
 8024cc0:	d004      	beq.n	8024ccc <tiny_vsnprintf_like+0x1d4>
 8024cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024cc4:	1c5a      	adds	r2, r3, #1
 8024cc6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8024cc8:	2225      	movs	r2, #37	; 0x25
 8024cca:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8024ccc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8024cce:	68fb      	ldr	r3, [r7, #12]
 8024cd0:	1ad2      	subs	r2, r2, r3
 8024cd2:	68bb      	ldr	r3, [r7, #8]
 8024cd4:	3b01      	subs	r3, #1
 8024cd6:	429a      	cmp	r2, r3
 8024cd8:	da17      	bge.n	8024d0a <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8024cda:	687b      	ldr	r3, [r7, #4]
 8024cdc:	781b      	ldrb	r3, [r3, #0]
 8024cde:	2b00      	cmp	r3, #0
 8024ce0:	d006      	beq.n	8024cf0 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 8024ce2:	687a      	ldr	r2, [r7, #4]
 8024ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024ce6:	1c59      	adds	r1, r3, #1
 8024ce8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8024cea:	7812      	ldrb	r2, [r2, #0]
 8024cec:	701a      	strb	r2, [r3, #0]
 8024cee:	e002      	b.n	8024cf6 <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8024cf0:	687b      	ldr	r3, [r7, #4]
 8024cf2:	3b01      	subs	r3, #1
 8024cf4:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 8024cf6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8024cf8:	68fb      	ldr	r3, [r7, #12]
 8024cfa:	1ad2      	subs	r2, r2, r3
 8024cfc:	68bb      	ldr	r3, [r7, #8]
 8024cfe:	3b01      	subs	r3, #1
 8024d00:	429a      	cmp	r2, r3
 8024d02:	db2f      	blt.n	8024d64 <tiny_vsnprintf_like+0x26c>
 8024d04:	e002      	b.n	8024d0c <tiny_vsnprintf_like+0x214>
        break;
 8024d06:	bf00      	nop
 8024d08:	e000      	b.n	8024d0c <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 8024d0a:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 8024d0c:	697b      	ldr	r3, [r7, #20]
 8024d0e:	2b6c      	cmp	r3, #108	; 0x6c
 8024d10:	d105      	bne.n	8024d1e <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 8024d12:	683b      	ldr	r3, [r7, #0]
 8024d14:	1d1a      	adds	r2, r3, #4
 8024d16:	603a      	str	r2, [r7, #0]
 8024d18:	681b      	ldr	r3, [r3, #0]
 8024d1a:	637b      	str	r3, [r7, #52]	; 0x34
 8024d1c:	e00f      	b.n	8024d3e <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 8024d1e:	6a3b      	ldr	r3, [r7, #32]
 8024d20:	f003 0302 	and.w	r3, r3, #2
 8024d24:	2b00      	cmp	r3, #0
 8024d26:	d005      	beq.n	8024d34 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 8024d28:	683b      	ldr	r3, [r7, #0]
 8024d2a:	1d1a      	adds	r2, r3, #4
 8024d2c:	603a      	str	r2, [r7, #0]
 8024d2e:	681b      	ldr	r3, [r3, #0]
 8024d30:	637b      	str	r3, [r7, #52]	; 0x34
 8024d32:	e004      	b.n	8024d3e <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 8024d34:	683b      	ldr	r3, [r7, #0]
 8024d36:	1d1a      	adds	r2, r3, #4
 8024d38:	603a      	str	r2, [r7, #0]
 8024d3a:	681b      	ldr	r3, [r3, #0]
 8024d3c:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8024d3e:	68bb      	ldr	r3, [r7, #8]
 8024d40:	1e5a      	subs	r2, r3, #1
 8024d42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8024d44:	68fb      	ldr	r3, [r7, #12]
 8024d46:	1acb      	subs	r3, r1, r3
 8024d48:	1ad1      	subs	r1, r2, r3
 8024d4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8024d4c:	6a3b      	ldr	r3, [r7, #32]
 8024d4e:	9302      	str	r3, [sp, #8]
 8024d50:	69bb      	ldr	r3, [r7, #24]
 8024d52:	9301      	str	r3, [sp, #4]
 8024d54:	69fb      	ldr	r3, [r7, #28]
 8024d56:	9300      	str	r3, [sp, #0]
 8024d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8024d5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8024d5c:	f7ff fdde 	bl	802491c <ee_number>
 8024d60:	62f8      	str	r0, [r7, #44]	; 0x2c
 8024d62:	e000      	b.n	8024d66 <tiny_vsnprintf_like+0x26e>
        continue;
 8024d64:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8024d66:	687b      	ldr	r3, [r7, #4]
 8024d68:	3301      	adds	r3, #1
 8024d6a:	607b      	str	r3, [r7, #4]
 8024d6c:	687b      	ldr	r3, [r7, #4]
 8024d6e:	781b      	ldrb	r3, [r3, #0]
 8024d70:	2b00      	cmp	r3, #0
 8024d72:	f47f aed0 	bne.w	8024b16 <tiny_vsnprintf_like+0x1e>
 8024d76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8024d78:	68fb      	ldr	r3, [r7, #12]
 8024d7a:	1ad2      	subs	r2, r2, r3
 8024d7c:	68bb      	ldr	r3, [r7, #8]
 8024d7e:	3b01      	subs	r3, #1
 8024d80:	429a      	cmp	r2, r3
 8024d82:	f6bf aec8 	bge.w	8024b16 <tiny_vsnprintf_like+0x1e>
 8024d86:	e000      	b.n	8024d8a <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 8024d88:	bf00      	nop
  }

  *str = '\0';
 8024d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8024d8c:	2200      	movs	r2, #0
 8024d8e:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8024d90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8024d92:	68fb      	ldr	r3, [r7, #12]
 8024d94:	1ad3      	subs	r3, r2, r3
}
 8024d96:	4618      	mov	r0, r3
 8024d98:	3738      	adds	r7, #56	; 0x38
 8024d9a:	46bd      	mov	sp, r7
 8024d9c:	bd80      	pop	{r7, pc}
 8024d9e:	bf00      	nop
 8024da0:	08027aac 	.word	0x08027aac

08024da4 <UTIL_SEQ_RegTask>:

  return;
}

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8024da4:	b580      	push	{r7, lr}
 8024da6:	b088      	sub	sp, #32
 8024da8:	af00      	add	r7, sp, #0
 8024daa:	60f8      	str	r0, [r7, #12]
 8024dac:	60b9      	str	r1, [r7, #8]
 8024dae:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8024db0:	f3ef 8310 	mrs	r3, PRIMASK
 8024db4:	617b      	str	r3, [r7, #20]
  return(result);
 8024db6:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8024db8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8024dba:	b672      	cpsid	i
}
 8024dbc:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8024dbe:	68f8      	ldr	r0, [r7, #12]
 8024dc0:	f000 f83e 	bl	8024e40 <SEQ_BitPosition>
 8024dc4:	4603      	mov	r3, r0
 8024dc6:	4619      	mov	r1, r3
 8024dc8:	4a06      	ldr	r2, [pc, #24]	; (8024de4 <UTIL_SEQ_RegTask+0x40>)
 8024dca:	687b      	ldr	r3, [r7, #4]
 8024dcc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8024dd0:	69fb      	ldr	r3, [r7, #28]
 8024dd2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8024dd4:	69bb      	ldr	r3, [r7, #24]
 8024dd6:	f383 8810 	msr	PRIMASK, r3
}
 8024dda:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8024ddc:	bf00      	nop
}
 8024dde:	3720      	adds	r7, #32
 8024de0:	46bd      	mov	sp, r7
 8024de2:	bd80      	pop	{r7, pc}
 8024de4:	20003e50 	.word	0x20003e50

08024de8 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8024de8:	b480      	push	{r7}
 8024dea:	b087      	sub	sp, #28
 8024dec:	af00      	add	r7, sp, #0
 8024dee:	6078      	str	r0, [r7, #4]
 8024df0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8024df2:	f3ef 8310 	mrs	r3, PRIMASK
 8024df6:	60fb      	str	r3, [r7, #12]
  return(result);
 8024df8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8024dfa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8024dfc:	b672      	cpsid	i
}
 8024dfe:	bf00      	nop

  TaskSet |= TaskId_bm;
 8024e00:	4b0d      	ldr	r3, [pc, #52]	; (8024e38 <UTIL_SEQ_SetTask+0x50>)
 8024e02:	681a      	ldr	r2, [r3, #0]
 8024e04:	687b      	ldr	r3, [r7, #4]
 8024e06:	4313      	orrs	r3, r2
 8024e08:	4a0b      	ldr	r2, [pc, #44]	; (8024e38 <UTIL_SEQ_SetTask+0x50>)
 8024e0a:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8024e0c:	4a0b      	ldr	r2, [pc, #44]	; (8024e3c <UTIL_SEQ_SetTask+0x54>)
 8024e0e:	683b      	ldr	r3, [r7, #0]
 8024e10:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8024e14:	687b      	ldr	r3, [r7, #4]
 8024e16:	431a      	orrs	r2, r3
 8024e18:	4908      	ldr	r1, [pc, #32]	; (8024e3c <UTIL_SEQ_SetTask+0x54>)
 8024e1a:	683b      	ldr	r3, [r7, #0]
 8024e1c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8024e20:	697b      	ldr	r3, [r7, #20]
 8024e22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8024e24:	693b      	ldr	r3, [r7, #16]
 8024e26:	f383 8810 	msr	PRIMASK, r3
}
 8024e2a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8024e2c:	bf00      	nop
}
 8024e2e:	371c      	adds	r7, #28
 8024e30:	46bd      	mov	sp, r7
 8024e32:	bc80      	pop	{r7}
 8024e34:	4770      	bx	lr
 8024e36:	bf00      	nop
 8024e38:	20003e4c 	.word	0x20003e4c
 8024e3c:	20003ed0 	.word	0x20003ed0

08024e40 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8024e40:	b480      	push	{r7}
 8024e42:	b085      	sub	sp, #20
 8024e44:	af00      	add	r7, sp, #0
 8024e46:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8024e48:	2300      	movs	r3, #0
 8024e4a:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 8024e4c:	687b      	ldr	r3, [r7, #4]
 8024e4e:	0c1b      	lsrs	r3, r3, #16
 8024e50:	041b      	lsls	r3, r3, #16
 8024e52:	2b00      	cmp	r3, #0
 8024e54:	d104      	bne.n	8024e60 <SEQ_BitPosition+0x20>
 8024e56:	2310      	movs	r3, #16
 8024e58:	73fb      	strb	r3, [r7, #15]
 8024e5a:	687b      	ldr	r3, [r7, #4]
 8024e5c:	041b      	lsls	r3, r3, #16
 8024e5e:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8024e60:	687b      	ldr	r3, [r7, #4]
 8024e62:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8024e66:	2b00      	cmp	r3, #0
 8024e68:	d105      	bne.n	8024e76 <SEQ_BitPosition+0x36>
 8024e6a:	7bfb      	ldrb	r3, [r7, #15]
 8024e6c:	3308      	adds	r3, #8
 8024e6e:	73fb      	strb	r3, [r7, #15]
 8024e70:	687b      	ldr	r3, [r7, #4]
 8024e72:	021b      	lsls	r3, r3, #8
 8024e74:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8024e76:	687b      	ldr	r3, [r7, #4]
 8024e78:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8024e7c:	2b00      	cmp	r3, #0
 8024e7e:	d105      	bne.n	8024e8c <SEQ_BitPosition+0x4c>
 8024e80:	7bfb      	ldrb	r3, [r7, #15]
 8024e82:	3304      	adds	r3, #4
 8024e84:	73fb      	strb	r3, [r7, #15]
 8024e86:	687b      	ldr	r3, [r7, #4]
 8024e88:	011b      	lsls	r3, r3, #4
 8024e8a:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 8024e8c:	687b      	ldr	r3, [r7, #4]
 8024e8e:	0f1b      	lsrs	r3, r3, #28
 8024e90:	4a06      	ldr	r2, [pc, #24]	; (8024eac <SEQ_BitPosition+0x6c>)
 8024e92:	5cd2      	ldrb	r2, [r2, r3]
 8024e94:	7bfb      	ldrb	r3, [r7, #15]
 8024e96:	4413      	add	r3, r2
 8024e98:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 8024e9a:	7bfb      	ldrb	r3, [r7, #15]
 8024e9c:	f1c3 031f 	rsb	r3, r3, #31
 8024ea0:	b2db      	uxtb	r3, r3
}
 8024ea2:	4618      	mov	r0, r3
 8024ea4:	3714      	adds	r7, #20
 8024ea6:	46bd      	mov	sp, r7
 8024ea8:	bc80      	pop	{r7}
 8024eaa:	4770      	bx	lr
 8024eac:	080285c4 	.word	0x080285c4

08024eb0 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8024eb0:	b580      	push	{r7, lr}
 8024eb2:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8024eb4:	4b04      	ldr	r3, [pc, #16]	; (8024ec8 <UTIL_TIMER_Init+0x18>)
 8024eb6:	2200      	movs	r2, #0
 8024eb8:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8024eba:	4b04      	ldr	r3, [pc, #16]	; (8024ecc <UTIL_TIMER_Init+0x1c>)
 8024ebc:	681b      	ldr	r3, [r3, #0]
 8024ebe:	4798      	blx	r3
 8024ec0:	4603      	mov	r3, r0
}
 8024ec2:	4618      	mov	r0, r3
 8024ec4:	bd80      	pop	{r7, pc}
 8024ec6:	bf00      	nop
 8024ec8:	20003ee0 	.word	0x20003ee0
 8024ecc:	08027b74 	.word	0x08027b74

08024ed0 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8024ed0:	b580      	push	{r7, lr}
 8024ed2:	b084      	sub	sp, #16
 8024ed4:	af00      	add	r7, sp, #0
 8024ed6:	60f8      	str	r0, [r7, #12]
 8024ed8:	60b9      	str	r1, [r7, #8]
 8024eda:	603b      	str	r3, [r7, #0]
 8024edc:	4613      	mov	r3, r2
 8024ede:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8024ee0:	68fb      	ldr	r3, [r7, #12]
 8024ee2:	2b00      	cmp	r3, #0
 8024ee4:	d023      	beq.n	8024f2e <UTIL_TIMER_Create+0x5e>
 8024ee6:	683b      	ldr	r3, [r7, #0]
 8024ee8:	2b00      	cmp	r3, #0
 8024eea:	d020      	beq.n	8024f2e <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8024eec:	68fb      	ldr	r3, [r7, #12]
 8024eee:	2200      	movs	r2, #0
 8024ef0:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8024ef2:	4b11      	ldr	r3, [pc, #68]	; (8024f38 <UTIL_TIMER_Create+0x68>)
 8024ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8024ef6:	68b8      	ldr	r0, [r7, #8]
 8024ef8:	4798      	blx	r3
 8024efa:	4602      	mov	r2, r0
 8024efc:	68fb      	ldr	r3, [r7, #12]
 8024efe:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8024f00:	68fb      	ldr	r3, [r7, #12]
 8024f02:	2200      	movs	r2, #0
 8024f04:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 8024f06:	68fb      	ldr	r3, [r7, #12]
 8024f08:	2200      	movs	r2, #0
 8024f0a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8024f0c:	68fb      	ldr	r3, [r7, #12]
 8024f0e:	2200      	movs	r2, #0
 8024f10:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 8024f12:	68fb      	ldr	r3, [r7, #12]
 8024f14:	683a      	ldr	r2, [r7, #0]
 8024f16:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8024f18:	68fb      	ldr	r3, [r7, #12]
 8024f1a:	69ba      	ldr	r2, [r7, #24]
 8024f1c:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 8024f1e:	68fb      	ldr	r3, [r7, #12]
 8024f20:	79fa      	ldrb	r2, [r7, #7]
 8024f22:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 8024f24:	68fb      	ldr	r3, [r7, #12]
 8024f26:	2200      	movs	r2, #0
 8024f28:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 8024f2a:	2300      	movs	r3, #0
 8024f2c:	e000      	b.n	8024f30 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 8024f2e:	2301      	movs	r3, #1
  }
}
 8024f30:	4618      	mov	r0, r3
 8024f32:	3710      	adds	r7, #16
 8024f34:	46bd      	mov	sp, r7
 8024f36:	bd80      	pop	{r7, pc}
 8024f38:	08027b74 	.word	0x08027b74

08024f3c <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 8024f3c:	b580      	push	{r7, lr}
 8024f3e:	b08a      	sub	sp, #40	; 0x28
 8024f40:	af00      	add	r7, sp, #0
 8024f42:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8024f44:	2300      	movs	r3, #0
 8024f46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8024f4a:	687b      	ldr	r3, [r7, #4]
 8024f4c:	2b00      	cmp	r3, #0
 8024f4e:	d056      	beq.n	8024ffe <UTIL_TIMER_Start+0xc2>
 8024f50:	6878      	ldr	r0, [r7, #4]
 8024f52:	f000 f9a9 	bl	80252a8 <TimerExists>
 8024f56:	4603      	mov	r3, r0
 8024f58:	f083 0301 	eor.w	r3, r3, #1
 8024f5c:	b2db      	uxtb	r3, r3
 8024f5e:	2b00      	cmp	r3, #0
 8024f60:	d04d      	beq.n	8024ffe <UTIL_TIMER_Start+0xc2>
 8024f62:	687b      	ldr	r3, [r7, #4]
 8024f64:	7a5b      	ldrb	r3, [r3, #9]
 8024f66:	2b00      	cmp	r3, #0
 8024f68:	d149      	bne.n	8024ffe <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8024f6a:	f3ef 8310 	mrs	r3, PRIMASK
 8024f6e:	613b      	str	r3, [r7, #16]
  return(result);
 8024f70:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8024f72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8024f74:	b672      	cpsid	i
}
 8024f76:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8024f78:	687b      	ldr	r3, [r7, #4]
 8024f7a:	685b      	ldr	r3, [r3, #4]
 8024f7c:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8024f7e:	4b24      	ldr	r3, [pc, #144]	; (8025010 <UTIL_TIMER_Start+0xd4>)
 8024f80:	6a1b      	ldr	r3, [r3, #32]
 8024f82:	4798      	blx	r3
 8024f84:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8024f86:	6a3a      	ldr	r2, [r7, #32]
 8024f88:	69bb      	ldr	r3, [r7, #24]
 8024f8a:	429a      	cmp	r2, r3
 8024f8c:	d201      	bcs.n	8024f92 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 8024f8e:	69bb      	ldr	r3, [r7, #24]
 8024f90:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8024f92:	687b      	ldr	r3, [r7, #4]
 8024f94:	6a3a      	ldr	r2, [r7, #32]
 8024f96:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8024f98:	687b      	ldr	r3, [r7, #4]
 8024f9a:	2200      	movs	r2, #0
 8024f9c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8024f9e:	687b      	ldr	r3, [r7, #4]
 8024fa0:	2201      	movs	r2, #1
 8024fa2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8024fa4:	687b      	ldr	r3, [r7, #4]
 8024fa6:	2200      	movs	r2, #0
 8024fa8:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8024faa:	4b1a      	ldr	r3, [pc, #104]	; (8025014 <UTIL_TIMER_Start+0xd8>)
 8024fac:	681b      	ldr	r3, [r3, #0]
 8024fae:	2b00      	cmp	r3, #0
 8024fb0:	d106      	bne.n	8024fc0 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 8024fb2:	4b17      	ldr	r3, [pc, #92]	; (8025010 <UTIL_TIMER_Start+0xd4>)
 8024fb4:	691b      	ldr	r3, [r3, #16]
 8024fb6:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8024fb8:	6878      	ldr	r0, [r7, #4]
 8024fba:	f000 f9eb 	bl	8025394 <TimerInsertNewHeadTimer>
 8024fbe:	e017      	b.n	8024ff0 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8024fc0:	4b13      	ldr	r3, [pc, #76]	; (8025010 <UTIL_TIMER_Start+0xd4>)
 8024fc2:	699b      	ldr	r3, [r3, #24]
 8024fc4:	4798      	blx	r3
 8024fc6:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8024fc8:	687b      	ldr	r3, [r7, #4]
 8024fca:	681a      	ldr	r2, [r3, #0]
 8024fcc:	697b      	ldr	r3, [r7, #20]
 8024fce:	441a      	add	r2, r3
 8024fd0:	687b      	ldr	r3, [r7, #4]
 8024fd2:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8024fd4:	687b      	ldr	r3, [r7, #4]
 8024fd6:	681a      	ldr	r2, [r3, #0]
 8024fd8:	4b0e      	ldr	r3, [pc, #56]	; (8025014 <UTIL_TIMER_Start+0xd8>)
 8024fda:	681b      	ldr	r3, [r3, #0]
 8024fdc:	681b      	ldr	r3, [r3, #0]
 8024fde:	429a      	cmp	r2, r3
 8024fe0:	d203      	bcs.n	8024fea <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 8024fe2:	6878      	ldr	r0, [r7, #4]
 8024fe4:	f000 f9d6 	bl	8025394 <TimerInsertNewHeadTimer>
 8024fe8:	e002      	b.n	8024ff0 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8024fea:	6878      	ldr	r0, [r7, #4]
 8024fec:	f000 f9a2 	bl	8025334 <TimerInsertTimer>
 8024ff0:	69fb      	ldr	r3, [r7, #28]
 8024ff2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8024ff4:	68fb      	ldr	r3, [r7, #12]
 8024ff6:	f383 8810 	msr	PRIMASK, r3
}
 8024ffa:	bf00      	nop
  {
 8024ffc:	e002      	b.n	8025004 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8024ffe:	2301      	movs	r3, #1
 8025000:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8025004:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8025008:	4618      	mov	r0, r3
 802500a:	3728      	adds	r7, #40	; 0x28
 802500c:	46bd      	mov	sp, r7
 802500e:	bd80      	pop	{r7, pc}
 8025010:	08027b74 	.word	0x08027b74
 8025014:	20003ee0 	.word	0x20003ee0

08025018 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8025018:	b580      	push	{r7, lr}
 802501a:	b088      	sub	sp, #32
 802501c:	af00      	add	r7, sp, #0
 802501e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8025020:	2300      	movs	r3, #0
 8025022:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 8025024:	687b      	ldr	r3, [r7, #4]
 8025026:	2b00      	cmp	r3, #0
 8025028:	d05b      	beq.n	80250e2 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802502a:	f3ef 8310 	mrs	r3, PRIMASK
 802502e:	60fb      	str	r3, [r7, #12]
  return(result);
 8025030:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8025032:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8025034:	b672      	cpsid	i
}
 8025036:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8025038:	4b2d      	ldr	r3, [pc, #180]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 802503a:	681b      	ldr	r3, [r3, #0]
 802503c:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 802503e:	4b2c      	ldr	r3, [pc, #176]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 8025040:	681b      	ldr	r3, [r3, #0]
 8025042:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 8025044:	687b      	ldr	r3, [r7, #4]
 8025046:	2201      	movs	r2, #1
 8025048:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 802504a:	4b29      	ldr	r3, [pc, #164]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 802504c:	681b      	ldr	r3, [r3, #0]
 802504e:	2b00      	cmp	r3, #0
 8025050:	d041      	beq.n	80250d6 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 8025052:	687b      	ldr	r3, [r7, #4]
 8025054:	2200      	movs	r2, #0
 8025056:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8025058:	4b25      	ldr	r3, [pc, #148]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 802505a:	681b      	ldr	r3, [r3, #0]
 802505c:	687a      	ldr	r2, [r7, #4]
 802505e:	429a      	cmp	r2, r3
 8025060:	d134      	bne.n	80250cc <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 8025062:	4b23      	ldr	r3, [pc, #140]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 8025064:	681b      	ldr	r3, [r3, #0]
 8025066:	2200      	movs	r2, #0
 8025068:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 802506a:	4b21      	ldr	r3, [pc, #132]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 802506c:	681b      	ldr	r3, [r3, #0]
 802506e:	695b      	ldr	r3, [r3, #20]
 8025070:	2b00      	cmp	r3, #0
 8025072:	d00a      	beq.n	802508a <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8025074:	4b1e      	ldr	r3, [pc, #120]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 8025076:	681b      	ldr	r3, [r3, #0]
 8025078:	695b      	ldr	r3, [r3, #20]
 802507a:	4a1d      	ldr	r2, [pc, #116]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 802507c:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 802507e:	4b1c      	ldr	r3, [pc, #112]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 8025080:	681b      	ldr	r3, [r3, #0]
 8025082:	4618      	mov	r0, r3
 8025084:	f000 f92c 	bl	80252e0 <TimerSetTimeout>
 8025088:	e023      	b.n	80250d2 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 802508a:	4b1a      	ldr	r3, [pc, #104]	; (80250f4 <UTIL_TIMER_Stop+0xdc>)
 802508c:	68db      	ldr	r3, [r3, #12]
 802508e:	4798      	blx	r3
            TimerListHead = NULL;
 8025090:	4b17      	ldr	r3, [pc, #92]	; (80250f0 <UTIL_TIMER_Stop+0xd8>)
 8025092:	2200      	movs	r2, #0
 8025094:	601a      	str	r2, [r3, #0]
 8025096:	e01c      	b.n	80250d2 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8025098:	697a      	ldr	r2, [r7, #20]
 802509a:	687b      	ldr	r3, [r7, #4]
 802509c:	429a      	cmp	r2, r3
 802509e:	d110      	bne.n	80250c2 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 80250a0:	697b      	ldr	r3, [r7, #20]
 80250a2:	695b      	ldr	r3, [r3, #20]
 80250a4:	2b00      	cmp	r3, #0
 80250a6:	d006      	beq.n	80250b6 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 80250a8:	697b      	ldr	r3, [r7, #20]
 80250aa:	695b      	ldr	r3, [r3, #20]
 80250ac:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80250ae:	69bb      	ldr	r3, [r7, #24]
 80250b0:	697a      	ldr	r2, [r7, #20]
 80250b2:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 80250b4:	e00d      	b.n	80250d2 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 80250b6:	2300      	movs	r3, #0
 80250b8:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80250ba:	69bb      	ldr	r3, [r7, #24]
 80250bc:	697a      	ldr	r2, [r7, #20]
 80250be:	615a      	str	r2, [r3, #20]
            break;
 80250c0:	e007      	b.n	80250d2 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 80250c2:	697b      	ldr	r3, [r7, #20]
 80250c4:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 80250c6:	697b      	ldr	r3, [r7, #20]
 80250c8:	695b      	ldr	r3, [r3, #20]
 80250ca:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 80250cc:	697b      	ldr	r3, [r7, #20]
 80250ce:	2b00      	cmp	r3, #0
 80250d0:	d1e2      	bne.n	8025098 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 80250d2:	2300      	movs	r3, #0
 80250d4:	77fb      	strb	r3, [r7, #31]
 80250d6:	693b      	ldr	r3, [r7, #16]
 80250d8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80250da:	68bb      	ldr	r3, [r7, #8]
 80250dc:	f383 8810 	msr	PRIMASK, r3
}
 80250e0:	e001      	b.n	80250e6 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 80250e2:	2301      	movs	r3, #1
 80250e4:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80250e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80250e8:	4618      	mov	r0, r3
 80250ea:	3720      	adds	r7, #32
 80250ec:	46bd      	mov	sp, r7
 80250ee:	bd80      	pop	{r7, pc}
 80250f0:	20003ee0 	.word	0x20003ee0
 80250f4:	08027b74 	.word	0x08027b74

080250f8 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 80250f8:	b580      	push	{r7, lr}
 80250fa:	b084      	sub	sp, #16
 80250fc:	af00      	add	r7, sp, #0
 80250fe:	6078      	str	r0, [r7, #4]
 8025100:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8025102:	2300      	movs	r3, #0
 8025104:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 8025106:	687b      	ldr	r3, [r7, #4]
 8025108:	2b00      	cmp	r3, #0
 802510a:	d102      	bne.n	8025112 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 802510c:	2301      	movs	r3, #1
 802510e:	73fb      	strb	r3, [r7, #15]
 8025110:	e014      	b.n	802513c <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8025112:	4b0d      	ldr	r3, [pc, #52]	; (8025148 <UTIL_TIMER_SetPeriod+0x50>)
 8025114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025116:	6838      	ldr	r0, [r7, #0]
 8025118:	4798      	blx	r3
 802511a:	4602      	mov	r2, r0
 802511c:	687b      	ldr	r3, [r7, #4]
 802511e:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8025120:	6878      	ldr	r0, [r7, #4]
 8025122:	f000 f8c1 	bl	80252a8 <TimerExists>
 8025126:	4603      	mov	r3, r0
 8025128:	2b00      	cmp	r3, #0
 802512a:	d007      	beq.n	802513c <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 802512c:	6878      	ldr	r0, [r7, #4]
 802512e:	f7ff ff73 	bl	8025018 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8025132:	6878      	ldr	r0, [r7, #4]
 8025134:	f7ff ff02 	bl	8024f3c <UTIL_TIMER_Start>
 8025138:	4603      	mov	r3, r0
 802513a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 802513c:	7bfb      	ldrb	r3, [r7, #15]
}
 802513e:	4618      	mov	r0, r3
 8025140:	3710      	adds	r7, #16
 8025142:	46bd      	mov	sp, r7
 8025144:	bd80      	pop	{r7, pc}
 8025146:	bf00      	nop
 8025148:	08027b74 	.word	0x08027b74

0802514c <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 802514c:	b590      	push	{r4, r7, lr}
 802514e:	b089      	sub	sp, #36	; 0x24
 8025150:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8025152:	f3ef 8310 	mrs	r3, PRIMASK
 8025156:	60bb      	str	r3, [r7, #8]
  return(result);
 8025158:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 802515a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 802515c:	b672      	cpsid	i
}
 802515e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8025160:	4b38      	ldr	r3, [pc, #224]	; (8025244 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8025162:	695b      	ldr	r3, [r3, #20]
 8025164:	4798      	blx	r3
 8025166:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8025168:	4b36      	ldr	r3, [pc, #216]	; (8025244 <UTIL_TIMER_IRQ_Handler+0xf8>)
 802516a:	691b      	ldr	r3, [r3, #16]
 802516c:	4798      	blx	r3
 802516e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8025170:	693a      	ldr	r2, [r7, #16]
 8025172:	697b      	ldr	r3, [r7, #20]
 8025174:	1ad3      	subs	r3, r2, r3
 8025176:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8025178:	4b33      	ldr	r3, [pc, #204]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802517a:	681b      	ldr	r3, [r3, #0]
 802517c:	2b00      	cmp	r3, #0
 802517e:	d037      	beq.n	80251f0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 8025180:	4b31      	ldr	r3, [pc, #196]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8025182:	681b      	ldr	r3, [r3, #0]
 8025184:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 8025186:	69fb      	ldr	r3, [r7, #28]
 8025188:	681b      	ldr	r3, [r3, #0]
 802518a:	68fa      	ldr	r2, [r7, #12]
 802518c:	429a      	cmp	r2, r3
 802518e:	d206      	bcs.n	802519e <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 8025190:	69fb      	ldr	r3, [r7, #28]
 8025192:	681a      	ldr	r2, [r3, #0]
 8025194:	68fb      	ldr	r3, [r7, #12]
 8025196:	1ad2      	subs	r2, r2, r3
 8025198:	69fb      	ldr	r3, [r7, #28]
 802519a:	601a      	str	r2, [r3, #0]
 802519c:	e002      	b.n	80251a4 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 802519e:	69fb      	ldr	r3, [r7, #28]
 80251a0:	2200      	movs	r2, #0
 80251a2:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 80251a4:	69fb      	ldr	r3, [r7, #28]
 80251a6:	695b      	ldr	r3, [r3, #20]
 80251a8:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 80251aa:	69fb      	ldr	r3, [r7, #28]
 80251ac:	2b00      	cmp	r3, #0
 80251ae:	d1ea      	bne.n	8025186 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80251b0:	e01e      	b.n	80251f0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 80251b2:	4b25      	ldr	r3, [pc, #148]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80251b4:	681b      	ldr	r3, [r3, #0]
 80251b6:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 80251b8:	4b23      	ldr	r3, [pc, #140]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80251ba:	681b      	ldr	r3, [r3, #0]
 80251bc:	695b      	ldr	r3, [r3, #20]
 80251be:	4a22      	ldr	r2, [pc, #136]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80251c0:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 80251c2:	69fb      	ldr	r3, [r7, #28]
 80251c4:	2200      	movs	r2, #0
 80251c6:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 80251c8:	69fb      	ldr	r3, [r7, #28]
 80251ca:	2200      	movs	r2, #0
 80251cc:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 80251ce:	69fb      	ldr	r3, [r7, #28]
 80251d0:	68db      	ldr	r3, [r3, #12]
 80251d2:	69fa      	ldr	r2, [r7, #28]
 80251d4:	6912      	ldr	r2, [r2, #16]
 80251d6:	4610      	mov	r0, r2
 80251d8:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 80251da:	69fb      	ldr	r3, [r7, #28]
 80251dc:	7adb      	ldrb	r3, [r3, #11]
 80251de:	2b01      	cmp	r3, #1
 80251e0:	d106      	bne.n	80251f0 <UTIL_TIMER_IRQ_Handler+0xa4>
 80251e2:	69fb      	ldr	r3, [r7, #28]
 80251e4:	7a9b      	ldrb	r3, [r3, #10]
 80251e6:	2b00      	cmp	r3, #0
 80251e8:	d102      	bne.n	80251f0 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 80251ea:	69f8      	ldr	r0, [r7, #28]
 80251ec:	f7ff fea6 	bl	8024f3c <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80251f0:	4b15      	ldr	r3, [pc, #84]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80251f2:	681b      	ldr	r3, [r3, #0]
 80251f4:	2b00      	cmp	r3, #0
 80251f6:	d00d      	beq.n	8025214 <UTIL_TIMER_IRQ_Handler+0xc8>
 80251f8:	4b13      	ldr	r3, [pc, #76]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80251fa:	681b      	ldr	r3, [r3, #0]
 80251fc:	681b      	ldr	r3, [r3, #0]
 80251fe:	2b00      	cmp	r3, #0
 8025200:	d0d7      	beq.n	80251b2 <UTIL_TIMER_IRQ_Handler+0x66>
 8025202:	4b11      	ldr	r3, [pc, #68]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8025204:	681b      	ldr	r3, [r3, #0]
 8025206:	681c      	ldr	r4, [r3, #0]
 8025208:	4b0e      	ldr	r3, [pc, #56]	; (8025244 <UTIL_TIMER_IRQ_Handler+0xf8>)
 802520a:	699b      	ldr	r3, [r3, #24]
 802520c:	4798      	blx	r3
 802520e:	4603      	mov	r3, r0
 8025210:	429c      	cmp	r4, r3
 8025212:	d3ce      	bcc.n	80251b2 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8025214:	4b0c      	ldr	r3, [pc, #48]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8025216:	681b      	ldr	r3, [r3, #0]
 8025218:	2b00      	cmp	r3, #0
 802521a:	d009      	beq.n	8025230 <UTIL_TIMER_IRQ_Handler+0xe4>
 802521c:	4b0a      	ldr	r3, [pc, #40]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802521e:	681b      	ldr	r3, [r3, #0]
 8025220:	7a1b      	ldrb	r3, [r3, #8]
 8025222:	2b00      	cmp	r3, #0
 8025224:	d104      	bne.n	8025230 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 8025226:	4b08      	ldr	r3, [pc, #32]	; (8025248 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8025228:	681b      	ldr	r3, [r3, #0]
 802522a:	4618      	mov	r0, r3
 802522c:	f000 f858 	bl	80252e0 <TimerSetTimeout>
 8025230:	69bb      	ldr	r3, [r7, #24]
 8025232:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8025234:	687b      	ldr	r3, [r7, #4]
 8025236:	f383 8810 	msr	PRIMASK, r3
}
 802523a:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 802523c:	bf00      	nop
 802523e:	3724      	adds	r7, #36	; 0x24
 8025240:	46bd      	mov	sp, r7
 8025242:	bd90      	pop	{r4, r7, pc}
 8025244:	08027b74 	.word	0x08027b74
 8025248:	20003ee0 	.word	0x20003ee0

0802524c <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 802524c:	b580      	push	{r7, lr}
 802524e:	b082      	sub	sp, #8
 8025250:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8025252:	4b06      	ldr	r3, [pc, #24]	; (802526c <UTIL_TIMER_GetCurrentTime+0x20>)
 8025254:	69db      	ldr	r3, [r3, #28]
 8025256:	4798      	blx	r3
 8025258:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 802525a:	4b04      	ldr	r3, [pc, #16]	; (802526c <UTIL_TIMER_GetCurrentTime+0x20>)
 802525c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802525e:	6878      	ldr	r0, [r7, #4]
 8025260:	4798      	blx	r3
 8025262:	4603      	mov	r3, r0
}
 8025264:	4618      	mov	r0, r3
 8025266:	3708      	adds	r7, #8
 8025268:	46bd      	mov	sp, r7
 802526a:	bd80      	pop	{r7, pc}
 802526c:	08027b74 	.word	0x08027b74

08025270 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8025270:	b580      	push	{r7, lr}
 8025272:	b084      	sub	sp, #16
 8025274:	af00      	add	r7, sp, #0
 8025276:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8025278:	4b0a      	ldr	r3, [pc, #40]	; (80252a4 <UTIL_TIMER_GetElapsedTime+0x34>)
 802527a:	69db      	ldr	r3, [r3, #28]
 802527c:	4798      	blx	r3
 802527e:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8025280:	4b08      	ldr	r3, [pc, #32]	; (80252a4 <UTIL_TIMER_GetElapsedTime+0x34>)
 8025282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8025284:	6878      	ldr	r0, [r7, #4]
 8025286:	4798      	blx	r3
 8025288:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 802528a:	4b06      	ldr	r3, [pc, #24]	; (80252a4 <UTIL_TIMER_GetElapsedTime+0x34>)
 802528c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802528e:	68f9      	ldr	r1, [r7, #12]
 8025290:	68ba      	ldr	r2, [r7, #8]
 8025292:	1a8a      	subs	r2, r1, r2
 8025294:	4610      	mov	r0, r2
 8025296:	4798      	blx	r3
 8025298:	4603      	mov	r3, r0
}
 802529a:	4618      	mov	r0, r3
 802529c:	3710      	adds	r7, #16
 802529e:	46bd      	mov	sp, r7
 80252a0:	bd80      	pop	{r7, pc}
 80252a2:	bf00      	nop
 80252a4:	08027b74 	.word	0x08027b74

080252a8 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 80252a8:	b480      	push	{r7}
 80252aa:	b085      	sub	sp, #20
 80252ac:	af00      	add	r7, sp, #0
 80252ae:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80252b0:	4b0a      	ldr	r3, [pc, #40]	; (80252dc <TimerExists+0x34>)
 80252b2:	681b      	ldr	r3, [r3, #0]
 80252b4:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 80252b6:	e008      	b.n	80252ca <TimerExists+0x22>
  {
    if( cur == TimerObject )
 80252b8:	68fa      	ldr	r2, [r7, #12]
 80252ba:	687b      	ldr	r3, [r7, #4]
 80252bc:	429a      	cmp	r2, r3
 80252be:	d101      	bne.n	80252c4 <TimerExists+0x1c>
    {
      return true;
 80252c0:	2301      	movs	r3, #1
 80252c2:	e006      	b.n	80252d2 <TimerExists+0x2a>
    }
    cur = cur->Next;
 80252c4:	68fb      	ldr	r3, [r7, #12]
 80252c6:	695b      	ldr	r3, [r3, #20]
 80252c8:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 80252ca:	68fb      	ldr	r3, [r7, #12]
 80252cc:	2b00      	cmp	r3, #0
 80252ce:	d1f3      	bne.n	80252b8 <TimerExists+0x10>
  }
  return false;
 80252d0:	2300      	movs	r3, #0
}
 80252d2:	4618      	mov	r0, r3
 80252d4:	3714      	adds	r7, #20
 80252d6:	46bd      	mov	sp, r7
 80252d8:	bc80      	pop	{r7}
 80252da:	4770      	bx	lr
 80252dc:	20003ee0 	.word	0x20003ee0

080252e0 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 80252e0:	b590      	push	{r4, r7, lr}
 80252e2:	b085      	sub	sp, #20
 80252e4:	af00      	add	r7, sp, #0
 80252e6:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 80252e8:	4b11      	ldr	r3, [pc, #68]	; (8025330 <TimerSetTimeout+0x50>)
 80252ea:	6a1b      	ldr	r3, [r3, #32]
 80252ec:	4798      	blx	r3
 80252ee:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 80252f0:	687b      	ldr	r3, [r7, #4]
 80252f2:	2201      	movs	r2, #1
 80252f4:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 80252f6:	687b      	ldr	r3, [r7, #4]
 80252f8:	681c      	ldr	r4, [r3, #0]
 80252fa:	4b0d      	ldr	r3, [pc, #52]	; (8025330 <TimerSetTimeout+0x50>)
 80252fc:	699b      	ldr	r3, [r3, #24]
 80252fe:	4798      	blx	r3
 8025300:	4602      	mov	r2, r0
 8025302:	68fb      	ldr	r3, [r7, #12]
 8025304:	4413      	add	r3, r2
 8025306:	429c      	cmp	r4, r3
 8025308:	d207      	bcs.n	802531a <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 802530a:	4b09      	ldr	r3, [pc, #36]	; (8025330 <TimerSetTimeout+0x50>)
 802530c:	699b      	ldr	r3, [r3, #24]
 802530e:	4798      	blx	r3
 8025310:	4602      	mov	r2, r0
 8025312:	68fb      	ldr	r3, [r7, #12]
 8025314:	441a      	add	r2, r3
 8025316:	687b      	ldr	r3, [r7, #4]
 8025318:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 802531a:	4b05      	ldr	r3, [pc, #20]	; (8025330 <TimerSetTimeout+0x50>)
 802531c:	689b      	ldr	r3, [r3, #8]
 802531e:	687a      	ldr	r2, [r7, #4]
 8025320:	6812      	ldr	r2, [r2, #0]
 8025322:	4610      	mov	r0, r2
 8025324:	4798      	blx	r3
}
 8025326:	bf00      	nop
 8025328:	3714      	adds	r7, #20
 802532a:	46bd      	mov	sp, r7
 802532c:	bd90      	pop	{r4, r7, pc}
 802532e:	bf00      	nop
 8025330:	08027b74 	.word	0x08027b74

08025334 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8025334:	b480      	push	{r7}
 8025336:	b085      	sub	sp, #20
 8025338:	af00      	add	r7, sp, #0
 802533a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 802533c:	4b14      	ldr	r3, [pc, #80]	; (8025390 <TimerInsertTimer+0x5c>)
 802533e:	681b      	ldr	r3, [r3, #0]
 8025340:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8025342:	4b13      	ldr	r3, [pc, #76]	; (8025390 <TimerInsertTimer+0x5c>)
 8025344:	681b      	ldr	r3, [r3, #0]
 8025346:	695b      	ldr	r3, [r3, #20]
 8025348:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 802534a:	e012      	b.n	8025372 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 802534c:	687b      	ldr	r3, [r7, #4]
 802534e:	681a      	ldr	r2, [r3, #0]
 8025350:	68bb      	ldr	r3, [r7, #8]
 8025352:	681b      	ldr	r3, [r3, #0]
 8025354:	429a      	cmp	r2, r3
 8025356:	d905      	bls.n	8025364 <TimerInsertTimer+0x30>
    {
        cur = next;
 8025358:	68bb      	ldr	r3, [r7, #8]
 802535a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 802535c:	68bb      	ldr	r3, [r7, #8]
 802535e:	695b      	ldr	r3, [r3, #20]
 8025360:	60bb      	str	r3, [r7, #8]
 8025362:	e006      	b.n	8025372 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8025364:	68fb      	ldr	r3, [r7, #12]
 8025366:	687a      	ldr	r2, [r7, #4]
 8025368:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 802536a:	687b      	ldr	r3, [r7, #4]
 802536c:	68ba      	ldr	r2, [r7, #8]
 802536e:	615a      	str	r2, [r3, #20]
        return;
 8025370:	e009      	b.n	8025386 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8025372:	68fb      	ldr	r3, [r7, #12]
 8025374:	695b      	ldr	r3, [r3, #20]
 8025376:	2b00      	cmp	r3, #0
 8025378:	d1e8      	bne.n	802534c <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 802537a:	68fb      	ldr	r3, [r7, #12]
 802537c:	687a      	ldr	r2, [r7, #4]
 802537e:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8025380:	687b      	ldr	r3, [r7, #4]
 8025382:	2200      	movs	r2, #0
 8025384:	615a      	str	r2, [r3, #20]
}
 8025386:	3714      	adds	r7, #20
 8025388:	46bd      	mov	sp, r7
 802538a:	bc80      	pop	{r7}
 802538c:	4770      	bx	lr
 802538e:	bf00      	nop
 8025390:	20003ee0 	.word	0x20003ee0

08025394 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8025394:	b580      	push	{r7, lr}
 8025396:	b084      	sub	sp, #16
 8025398:	af00      	add	r7, sp, #0
 802539a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 802539c:	4b0b      	ldr	r3, [pc, #44]	; (80253cc <TimerInsertNewHeadTimer+0x38>)
 802539e:	681b      	ldr	r3, [r3, #0]
 80253a0:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 80253a2:	68fb      	ldr	r3, [r7, #12]
 80253a4:	2b00      	cmp	r3, #0
 80253a6:	d002      	beq.n	80253ae <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 80253a8:	68fb      	ldr	r3, [r7, #12]
 80253aa:	2200      	movs	r2, #0
 80253ac:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 80253ae:	687b      	ldr	r3, [r7, #4]
 80253b0:	68fa      	ldr	r2, [r7, #12]
 80253b2:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 80253b4:	4a05      	ldr	r2, [pc, #20]	; (80253cc <TimerInsertNewHeadTimer+0x38>)
 80253b6:	687b      	ldr	r3, [r7, #4]
 80253b8:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 80253ba:	4b04      	ldr	r3, [pc, #16]	; (80253cc <TimerInsertNewHeadTimer+0x38>)
 80253bc:	681b      	ldr	r3, [r3, #0]
 80253be:	4618      	mov	r0, r3
 80253c0:	f7ff ff8e 	bl	80252e0 <TimerSetTimeout>
}
 80253c4:	bf00      	nop
 80253c6:	3710      	adds	r7, #16
 80253c8:	46bd      	mov	sp, r7
 80253ca:	bd80      	pop	{r7, pc}
 80253cc:	20003ee0 	.word	0x20003ee0

080253d0 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 80253d0:	b580      	push	{r7, lr}
 80253d2:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 80253d4:	2218      	movs	r2, #24
 80253d6:	2100      	movs	r1, #0
 80253d8:	4807      	ldr	r0, [pc, #28]	; (80253f8 <UTIL_ADV_TRACE_Init+0x28>)
 80253da:	f7ff f966 	bl	80246aa <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 80253de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80253e2:	2100      	movs	r1, #0
 80253e4:	4805      	ldr	r0, [pc, #20]	; (80253fc <UTIL_ADV_TRACE_Init+0x2c>)
 80253e6:	f7ff f960 	bl	80246aa <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 80253ea:	4b05      	ldr	r3, [pc, #20]	; (8025400 <UTIL_ADV_TRACE_Init+0x30>)
 80253ec:	681b      	ldr	r3, [r3, #0]
 80253ee:	4805      	ldr	r0, [pc, #20]	; (8025404 <UTIL_ADV_TRACE_Init+0x34>)
 80253f0:	4798      	blx	r3
 80253f2:	4603      	mov	r3, r0
}
 80253f4:	4618      	mov	r0, r3
 80253f6:	bd80      	pop	{r7, pc}
 80253f8:	20003ee4 	.word	0x20003ee4
 80253fc:	20003efc 	.word	0x20003efc
 8025400:	08027bb4 	.word	0x08027bb4
 8025404:	0802564d 	.word	0x0802564d

08025408 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8025408:	b408      	push	{r3}
 802540a:	b580      	push	{r7, lr}
 802540c:	b08d      	sub	sp, #52	; 0x34
 802540e:	af00      	add	r7, sp, #0
 8025410:	60f8      	str	r0, [r7, #12]
 8025412:	60b9      	str	r1, [r7, #8]
 8025414:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 8025416:	2300      	movs	r3, #0
 8025418:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 802541a:	2300      	movs	r3, #0
 802541c:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 802541e:	4b37      	ldr	r3, [pc, #220]	; (80254fc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 8025420:	7a1b      	ldrb	r3, [r3, #8]
 8025422:	461a      	mov	r2, r3
 8025424:	68fb      	ldr	r3, [r7, #12]
 8025426:	4293      	cmp	r3, r2
 8025428:	d902      	bls.n	8025430 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 802542a:	f06f 0304 	mvn.w	r3, #4
 802542e:	e05e      	b.n	80254ee <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8025430:	4b32      	ldr	r3, [pc, #200]	; (80254fc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 8025432:	68da      	ldr	r2, [r3, #12]
 8025434:	68bb      	ldr	r3, [r7, #8]
 8025436:	4013      	ands	r3, r2
 8025438:	68ba      	ldr	r2, [r7, #8]
 802543a:	429a      	cmp	r2, r3
 802543c:	d002      	beq.n	8025444 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 802543e:	f06f 0305 	mvn.w	r3, #5
 8025442:	e054      	b.n	80254ee <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8025444:	4b2d      	ldr	r3, [pc, #180]	; (80254fc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 8025446:	685b      	ldr	r3, [r3, #4]
 8025448:	2b00      	cmp	r3, #0
 802544a:	d00a      	beq.n	8025462 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 802544c:	687b      	ldr	r3, [r7, #4]
 802544e:	2b00      	cmp	r3, #0
 8025450:	d007      	beq.n	8025462 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8025452:	4b2a      	ldr	r3, [pc, #168]	; (80254fc <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 8025454:	685b      	ldr	r3, [r3, #4]
 8025456:	f107 0116 	add.w	r1, r7, #22
 802545a:	f107 0218 	add.w	r2, r7, #24
 802545e:	4610      	mov	r0, r2
 8025460:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 8025462:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8025466:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8025468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 802546a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 802546c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8025470:	4823      	ldr	r0, [pc, #140]	; (8025500 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8025472:	f7ff fb41 	bl	8024af8 <tiny_vsnprintf_like>
 8025476:	4603      	mov	r3, r0
 8025478:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 802547a:	f000 f9ed 	bl	8025858 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 802547e:	8afa      	ldrh	r2, [r7, #22]
 8025480:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8025482:	4413      	add	r3, r2
 8025484:	b29b      	uxth	r3, r3
 8025486:	f107 0214 	add.w	r2, r7, #20
 802548a:	4611      	mov	r1, r2
 802548c:	4618      	mov	r0, r3
 802548e:	f000 f965 	bl	802575c <TRACE_AllocateBufer>
 8025492:	4603      	mov	r3, r0
 8025494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8025498:	d025      	beq.n	80254e6 <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 802549a:	2300      	movs	r3, #0
 802549c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 802549e:	e00e      	b.n	80254be <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 80254a0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80254a2:	8aba      	ldrh	r2, [r7, #20]
 80254a4:	3330      	adds	r3, #48	; 0x30
 80254a6:	443b      	add	r3, r7
 80254a8:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 80254ac:	4b15      	ldr	r3, [pc, #84]	; (8025504 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 80254ae:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 80254b0:	8abb      	ldrh	r3, [r7, #20]
 80254b2:	3301      	adds	r3, #1
 80254b4:	b29b      	uxth	r3, r3
 80254b6:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 80254b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80254ba:	3301      	adds	r3, #1
 80254bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80254be:	8afb      	ldrh	r3, [r7, #22]
 80254c0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80254c2:	429a      	cmp	r2, r3
 80254c4:	d3ec      	bcc.n	80254a0 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80254c6:	8abb      	ldrh	r3, [r7, #20]
 80254c8:	461a      	mov	r2, r3
 80254ca:	4b0e      	ldr	r3, [pc, #56]	; (8025504 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 80254cc:	18d0      	adds	r0, r2, r3
 80254ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80254d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80254d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80254d6:	f7ff fb0f 	bl	8024af8 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 80254da:	f000 f9db 	bl	8025894 <TRACE_UnLock>

    return TRACE_Send();
 80254de:	f000 f831 	bl	8025544 <TRACE_Send>
 80254e2:	4603      	mov	r3, r0
 80254e4:	e003      	b.n	80254ee <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 80254e6:	f000 f9d5 	bl	8025894 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 80254ea:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 80254ee:	4618      	mov	r0, r3
 80254f0:	3734      	adds	r7, #52	; 0x34
 80254f2:	46bd      	mov	sp, r7
 80254f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80254f8:	b001      	add	sp, #4
 80254fa:	4770      	bx	lr
 80254fc:	20003ee4 	.word	0x20003ee4
 8025500:	200040fc 	.word	0x200040fc
 8025504:	20003efc 	.word	0x20003efc

08025508 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 8025508:	b480      	push	{r7}
 802550a:	b083      	sub	sp, #12
 802550c:	af00      	add	r7, sp, #0
 802550e:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 8025510:	4a03      	ldr	r2, [pc, #12]	; (8025520 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 8025512:	687b      	ldr	r3, [r7, #4]
 8025514:	6053      	str	r3, [r2, #4]
}
 8025516:	bf00      	nop
 8025518:	370c      	adds	r7, #12
 802551a:	46bd      	mov	sp, r7
 802551c:	bc80      	pop	{r7}
 802551e:	4770      	bx	lr
 8025520:	20003ee4 	.word	0x20003ee4

08025524 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8025524:	b480      	push	{r7}
 8025526:	b083      	sub	sp, #12
 8025528:	af00      	add	r7, sp, #0
 802552a:	4603      	mov	r3, r0
 802552c:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 802552e:	4a04      	ldr	r2, [pc, #16]	; (8025540 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8025530:	79fb      	ldrb	r3, [r7, #7]
 8025532:	7213      	strb	r3, [r2, #8]
}
 8025534:	bf00      	nop
 8025536:	370c      	adds	r7, #12
 8025538:	46bd      	mov	sp, r7
 802553a:	bc80      	pop	{r7}
 802553c:	4770      	bx	lr
 802553e:	bf00      	nop
 8025540:	20003ee4 	.word	0x20003ee4

08025544 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8025544:	b580      	push	{r7, lr}
 8025546:	b088      	sub	sp, #32
 8025548:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 802554a:	2300      	movs	r3, #0
 802554c:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 802554e:	2300      	movs	r3, #0
 8025550:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8025552:	f3ef 8310 	mrs	r3, PRIMASK
 8025556:	613b      	str	r3, [r7, #16]
  return(result);
 8025558:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 802555a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 802555c:	b672      	cpsid	i
}
 802555e:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 8025560:	f000 f9b6 	bl	80258d0 <TRACE_IsLocked>
 8025564:	4603      	mov	r3, r0
 8025566:	2b00      	cmp	r3, #0
 8025568:	d15d      	bne.n	8025626 <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 802556a:	f000 f975 	bl	8025858 <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 802556e:	4b34      	ldr	r3, [pc, #208]	; (8025640 <TRACE_Send+0xfc>)
 8025570:	8a1a      	ldrh	r2, [r3, #16]
 8025572:	4b33      	ldr	r3, [pc, #204]	; (8025640 <TRACE_Send+0xfc>)
 8025574:	8a5b      	ldrh	r3, [r3, #18]
 8025576:	429a      	cmp	r2, r3
 8025578:	d04d      	beq.n	8025616 <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 802557a:	4b31      	ldr	r3, [pc, #196]	; (8025640 <TRACE_Send+0xfc>)
 802557c:	789b      	ldrb	r3, [r3, #2]
 802557e:	2b01      	cmp	r3, #1
 8025580:	d117      	bne.n	80255b2 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8025582:	4b2f      	ldr	r3, [pc, #188]	; (8025640 <TRACE_Send+0xfc>)
 8025584:	881a      	ldrh	r2, [r3, #0]
 8025586:	4b2e      	ldr	r3, [pc, #184]	; (8025640 <TRACE_Send+0xfc>)
 8025588:	8a1b      	ldrh	r3, [r3, #16]
 802558a:	1ad3      	subs	r3, r2, r3
 802558c:	b29a      	uxth	r2, r3
 802558e:	4b2c      	ldr	r3, [pc, #176]	; (8025640 <TRACE_Send+0xfc>)
 8025590:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8025592:	4b2b      	ldr	r3, [pc, #172]	; (8025640 <TRACE_Send+0xfc>)
 8025594:	2202      	movs	r2, #2
 8025596:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8025598:	4b29      	ldr	r3, [pc, #164]	; (8025640 <TRACE_Send+0xfc>)
 802559a:	2200      	movs	r2, #0
 802559c:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 802559e:	4b28      	ldr	r3, [pc, #160]	; (8025640 <TRACE_Send+0xfc>)
 80255a0:	8a9b      	ldrh	r3, [r3, #20]
 80255a2:	2b00      	cmp	r3, #0
 80255a4:	d105      	bne.n	80255b2 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80255a6:	4b26      	ldr	r3, [pc, #152]	; (8025640 <TRACE_Send+0xfc>)
 80255a8:	2200      	movs	r2, #0
 80255aa:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 80255ac:	4b24      	ldr	r3, [pc, #144]	; (8025640 <TRACE_Send+0xfc>)
 80255ae:	2200      	movs	r2, #0
 80255b0:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80255b2:	4b23      	ldr	r3, [pc, #140]	; (8025640 <TRACE_Send+0xfc>)
 80255b4:	789b      	ldrb	r3, [r3, #2]
 80255b6:	2b00      	cmp	r3, #0
 80255b8:	d115      	bne.n	80255e6 <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80255ba:	4b21      	ldr	r3, [pc, #132]	; (8025640 <TRACE_Send+0xfc>)
 80255bc:	8a5a      	ldrh	r2, [r3, #18]
 80255be:	4b20      	ldr	r3, [pc, #128]	; (8025640 <TRACE_Send+0xfc>)
 80255c0:	8a1b      	ldrh	r3, [r3, #16]
 80255c2:	429a      	cmp	r2, r3
 80255c4:	d908      	bls.n	80255d8 <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80255c6:	4b1e      	ldr	r3, [pc, #120]	; (8025640 <TRACE_Send+0xfc>)
 80255c8:	8a5a      	ldrh	r2, [r3, #18]
 80255ca:	4b1d      	ldr	r3, [pc, #116]	; (8025640 <TRACE_Send+0xfc>)
 80255cc:	8a1b      	ldrh	r3, [r3, #16]
 80255ce:	1ad3      	subs	r3, r2, r3
 80255d0:	b29a      	uxth	r2, r3
 80255d2:	4b1b      	ldr	r3, [pc, #108]	; (8025640 <TRACE_Send+0xfc>)
 80255d4:	829a      	strh	r2, [r3, #20]
 80255d6:	e006      	b.n	80255e6 <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80255d8:	4b19      	ldr	r3, [pc, #100]	; (8025640 <TRACE_Send+0xfc>)
 80255da:	8a1b      	ldrh	r3, [r3, #16]
 80255dc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80255e0:	b29a      	uxth	r2, r3
 80255e2:	4b17      	ldr	r3, [pc, #92]	; (8025640 <TRACE_Send+0xfc>)
 80255e4:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 80255e6:	4b16      	ldr	r3, [pc, #88]	; (8025640 <TRACE_Send+0xfc>)
 80255e8:	8a1b      	ldrh	r3, [r3, #16]
 80255ea:	461a      	mov	r2, r3
 80255ec:	4b15      	ldr	r3, [pc, #84]	; (8025644 <TRACE_Send+0x100>)
 80255ee:	4413      	add	r3, r2
 80255f0:	61bb      	str	r3, [r7, #24]
 80255f2:	697b      	ldr	r3, [r7, #20]
 80255f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80255f6:	68fb      	ldr	r3, [r7, #12]
 80255f8:	f383 8810 	msr	PRIMASK, r3
}
 80255fc:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 80255fe:	f7e0 ff47 	bl	8006490 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8025602:	4b11      	ldr	r3, [pc, #68]	; (8025648 <TRACE_Send+0x104>)
 8025604:	68db      	ldr	r3, [r3, #12]
 8025606:	4a0e      	ldr	r2, [pc, #56]	; (8025640 <TRACE_Send+0xfc>)
 8025608:	8a92      	ldrh	r2, [r2, #20]
 802560a:	4611      	mov	r1, r2
 802560c:	69b8      	ldr	r0, [r7, #24]
 802560e:	4798      	blx	r3
 8025610:	4603      	mov	r3, r0
 8025612:	77fb      	strb	r3, [r7, #31]
 8025614:	e00d      	b.n	8025632 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 8025616:	f000 f93d 	bl	8025894 <TRACE_UnLock>
 802561a:	697b      	ldr	r3, [r7, #20]
 802561c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802561e:	68bb      	ldr	r3, [r7, #8]
 8025620:	f383 8810 	msr	PRIMASK, r3
}
 8025624:	e005      	b.n	8025632 <TRACE_Send+0xee>
 8025626:	697b      	ldr	r3, [r7, #20]
 8025628:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802562a:	687b      	ldr	r3, [r7, #4]
 802562c:	f383 8810 	msr	PRIMASK, r3
}
 8025630:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 8025632:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8025636:	4618      	mov	r0, r3
 8025638:	3720      	adds	r7, #32
 802563a:	46bd      	mov	sp, r7
 802563c:	bd80      	pop	{r7, pc}
 802563e:	bf00      	nop
 8025640:	20003ee4 	.word	0x20003ee4
 8025644:	20003efc 	.word	0x20003efc
 8025648:	08027bb4 	.word	0x08027bb4

0802564c <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 802564c:	b580      	push	{r7, lr}
 802564e:	b086      	sub	sp, #24
 8025650:	af00      	add	r7, sp, #0
 8025652:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8025654:	f3ef 8310 	mrs	r3, PRIMASK
 8025658:	613b      	str	r3, [r7, #16]
  return(result);
 802565a:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 802565c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 802565e:	b672      	cpsid	i
}
 8025660:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8025662:	4b3b      	ldr	r3, [pc, #236]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 8025664:	789b      	ldrb	r3, [r3, #2]
 8025666:	2b02      	cmp	r3, #2
 8025668:	d106      	bne.n	8025678 <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 802566a:	4b39      	ldr	r3, [pc, #228]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 802566c:	2200      	movs	r2, #0
 802566e:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 8025670:	4b37      	ldr	r3, [pc, #220]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 8025672:	2200      	movs	r2, #0
 8025674:	821a      	strh	r2, [r3, #16]
 8025676:	e00a      	b.n	802568e <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8025678:	4b35      	ldr	r3, [pc, #212]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 802567a:	8a1a      	ldrh	r2, [r3, #16]
 802567c:	4b34      	ldr	r3, [pc, #208]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 802567e:	8a9b      	ldrh	r3, [r3, #20]
 8025680:	4413      	add	r3, r2
 8025682:	b29b      	uxth	r3, r3
 8025684:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8025688:	b29a      	uxth	r2, r3
 802568a:	4b31      	ldr	r3, [pc, #196]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 802568c:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 802568e:	4b30      	ldr	r3, [pc, #192]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 8025690:	8a1a      	ldrh	r2, [r3, #16]
 8025692:	4b2f      	ldr	r3, [pc, #188]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 8025694:	8a5b      	ldrh	r3, [r3, #18]
 8025696:	429a      	cmp	r2, r3
 8025698:	d04b      	beq.n	8025732 <TRACE_TxCpltCallback+0xe6>
 802569a:	4b2d      	ldr	r3, [pc, #180]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 802569c:	8adb      	ldrh	r3, [r3, #22]
 802569e:	2b01      	cmp	r3, #1
 80256a0:	d147      	bne.n	8025732 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 80256a2:	4b2b      	ldr	r3, [pc, #172]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256a4:	789b      	ldrb	r3, [r3, #2]
 80256a6:	2b01      	cmp	r3, #1
 80256a8:	d117      	bne.n	80256da <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 80256aa:	4b29      	ldr	r3, [pc, #164]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256ac:	881a      	ldrh	r2, [r3, #0]
 80256ae:	4b28      	ldr	r3, [pc, #160]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256b0:	8a1b      	ldrh	r3, [r3, #16]
 80256b2:	1ad3      	subs	r3, r2, r3
 80256b4:	b29a      	uxth	r2, r3
 80256b6:	4b26      	ldr	r3, [pc, #152]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256b8:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80256ba:	4b25      	ldr	r3, [pc, #148]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256bc:	2202      	movs	r2, #2
 80256be:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 80256c0:	4b23      	ldr	r3, [pc, #140]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256c2:	2200      	movs	r2, #0
 80256c4:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 80256c6:	4b22      	ldr	r3, [pc, #136]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256c8:	8a9b      	ldrh	r3, [r3, #20]
 80256ca:	2b00      	cmp	r3, #0
 80256cc:	d105      	bne.n	80256da <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80256ce:	4b20      	ldr	r3, [pc, #128]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256d0:	2200      	movs	r2, #0
 80256d2:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 80256d4:	4b1e      	ldr	r3, [pc, #120]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256d6:	2200      	movs	r2, #0
 80256d8:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 80256da:	4b1d      	ldr	r3, [pc, #116]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256dc:	789b      	ldrb	r3, [r3, #2]
 80256de:	2b00      	cmp	r3, #0
 80256e0:	d115      	bne.n	802570e <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80256e2:	4b1b      	ldr	r3, [pc, #108]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256e4:	8a5a      	ldrh	r2, [r3, #18]
 80256e6:	4b1a      	ldr	r3, [pc, #104]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256e8:	8a1b      	ldrh	r3, [r3, #16]
 80256ea:	429a      	cmp	r2, r3
 80256ec:	d908      	bls.n	8025700 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80256ee:	4b18      	ldr	r3, [pc, #96]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256f0:	8a5a      	ldrh	r2, [r3, #18]
 80256f2:	4b17      	ldr	r3, [pc, #92]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256f4:	8a1b      	ldrh	r3, [r3, #16]
 80256f6:	1ad3      	subs	r3, r2, r3
 80256f8:	b29a      	uxth	r2, r3
 80256fa:	4b15      	ldr	r3, [pc, #84]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 80256fc:	829a      	strh	r2, [r3, #20]
 80256fe:	e006      	b.n	802570e <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8025700:	4b13      	ldr	r3, [pc, #76]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 8025702:	8a1b      	ldrh	r3, [r3, #16]
 8025704:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8025708:	b29a      	uxth	r2, r3
 802570a:	4b11      	ldr	r3, [pc, #68]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 802570c:	829a      	strh	r2, [r3, #20]
 802570e:	697b      	ldr	r3, [r7, #20]
 8025710:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8025712:	68fb      	ldr	r3, [r7, #12]
 8025714:	f383 8810 	msr	PRIMASK, r3
}
 8025718:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 802571a:	4b0e      	ldr	r3, [pc, #56]	; (8025754 <TRACE_TxCpltCallback+0x108>)
 802571c:	68db      	ldr	r3, [r3, #12]
 802571e:	4a0c      	ldr	r2, [pc, #48]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 8025720:	8a12      	ldrh	r2, [r2, #16]
 8025722:	4611      	mov	r1, r2
 8025724:	4a0c      	ldr	r2, [pc, #48]	; (8025758 <TRACE_TxCpltCallback+0x10c>)
 8025726:	440a      	add	r2, r1
 8025728:	4909      	ldr	r1, [pc, #36]	; (8025750 <TRACE_TxCpltCallback+0x104>)
 802572a:	8a89      	ldrh	r1, [r1, #20]
 802572c:	4610      	mov	r0, r2
 802572e:	4798      	blx	r3
 8025730:	e00a      	b.n	8025748 <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 8025732:	f7e0 feb5 	bl	80064a0 <UTIL_ADV_TRACE_PostSendHook>
 8025736:	697b      	ldr	r3, [r7, #20]
 8025738:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802573a:	68bb      	ldr	r3, [r7, #8]
 802573c:	f383 8810 	msr	PRIMASK, r3
}
 8025740:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 8025742:	f000 f8a7 	bl	8025894 <TRACE_UnLock>
  }
}
 8025746:	bf00      	nop
 8025748:	bf00      	nop
 802574a:	3718      	adds	r7, #24
 802574c:	46bd      	mov	sp, r7
 802574e:	bd80      	pop	{r7, pc}
 8025750:	20003ee4 	.word	0x20003ee4
 8025754:	08027bb4 	.word	0x08027bb4
 8025758:	20003efc 	.word	0x20003efc

0802575c <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 802575c:	b480      	push	{r7}
 802575e:	b087      	sub	sp, #28
 8025760:	af00      	add	r7, sp, #0
 8025762:	4603      	mov	r3, r0
 8025764:	6039      	str	r1, [r7, #0]
 8025766:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 8025768:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802576c:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802576e:	f3ef 8310 	mrs	r3, PRIMASK
 8025772:	60fb      	str	r3, [r7, #12]
  return(result);
 8025774:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8025776:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8025778:	b672      	cpsid	i
}
 802577a:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 802577c:	4b35      	ldr	r3, [pc, #212]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 802577e:	8a5a      	ldrh	r2, [r3, #18]
 8025780:	4b34      	ldr	r3, [pc, #208]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 8025782:	8a1b      	ldrh	r3, [r3, #16]
 8025784:	429a      	cmp	r2, r3
 8025786:	d11b      	bne.n	80257c0 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8025788:	4b32      	ldr	r3, [pc, #200]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 802578a:	8a5b      	ldrh	r3, [r3, #18]
 802578c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8025790:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8025792:	88fa      	ldrh	r2, [r7, #6]
 8025794:	8afb      	ldrh	r3, [r7, #22]
 8025796:	429a      	cmp	r2, r3
 8025798:	d33a      	bcc.n	8025810 <TRACE_AllocateBufer+0xb4>
 802579a:	4b2e      	ldr	r3, [pc, #184]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 802579c:	8a1b      	ldrh	r3, [r3, #16]
 802579e:	88fa      	ldrh	r2, [r7, #6]
 80257a0:	429a      	cmp	r2, r3
 80257a2:	d235      	bcs.n	8025810 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80257a4:	4b2b      	ldr	r3, [pc, #172]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257a6:	2201      	movs	r2, #1
 80257a8:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80257aa:	4b2a      	ldr	r3, [pc, #168]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257ac:	8a5a      	ldrh	r2, [r3, #18]
 80257ae:	4b29      	ldr	r3, [pc, #164]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257b0:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80257b2:	4b28      	ldr	r3, [pc, #160]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257b4:	8a1b      	ldrh	r3, [r3, #16]
 80257b6:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 80257b8:	4b26      	ldr	r3, [pc, #152]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257ba:	2200      	movs	r2, #0
 80257bc:	825a      	strh	r2, [r3, #18]
 80257be:	e027      	b.n	8025810 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80257c0:	4b24      	ldr	r3, [pc, #144]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257c2:	8a5a      	ldrh	r2, [r3, #18]
 80257c4:	4b23      	ldr	r3, [pc, #140]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257c6:	8a1b      	ldrh	r3, [r3, #16]
 80257c8:	429a      	cmp	r2, r3
 80257ca:	d91b      	bls.n	8025804 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80257cc:	4b21      	ldr	r3, [pc, #132]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257ce:	8a5b      	ldrh	r3, [r3, #18]
 80257d0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80257d4:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 80257d6:	88fa      	ldrh	r2, [r7, #6]
 80257d8:	8afb      	ldrh	r3, [r7, #22]
 80257da:	429a      	cmp	r2, r3
 80257dc:	d318      	bcc.n	8025810 <TRACE_AllocateBufer+0xb4>
 80257de:	4b1d      	ldr	r3, [pc, #116]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257e0:	8a1b      	ldrh	r3, [r3, #16]
 80257e2:	88fa      	ldrh	r2, [r7, #6]
 80257e4:	429a      	cmp	r2, r3
 80257e6:	d213      	bcs.n	8025810 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80257e8:	4b1a      	ldr	r3, [pc, #104]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257ea:	2201      	movs	r2, #1
 80257ec:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80257ee:	4b19      	ldr	r3, [pc, #100]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257f0:	8a5a      	ldrh	r2, [r3, #18]
 80257f2:	4b18      	ldr	r3, [pc, #96]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257f4:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80257f6:	4b17      	ldr	r3, [pc, #92]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257f8:	8a1b      	ldrh	r3, [r3, #16]
 80257fa:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 80257fc:	4b15      	ldr	r3, [pc, #84]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 80257fe:	2200      	movs	r2, #0
 8025800:	825a      	strh	r2, [r3, #18]
 8025802:	e005      	b.n	8025810 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8025804:	4b13      	ldr	r3, [pc, #76]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 8025806:	8a1a      	ldrh	r2, [r3, #16]
 8025808:	4b12      	ldr	r3, [pc, #72]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 802580a:	8a5b      	ldrh	r3, [r3, #18]
 802580c:	1ad3      	subs	r3, r2, r3
 802580e:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 8025810:	8afa      	ldrh	r2, [r7, #22]
 8025812:	88fb      	ldrh	r3, [r7, #6]
 8025814:	429a      	cmp	r2, r3
 8025816:	d90f      	bls.n	8025838 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8025818:	4b0e      	ldr	r3, [pc, #56]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 802581a:	8a5a      	ldrh	r2, [r3, #18]
 802581c:	683b      	ldr	r3, [r7, #0]
 802581e:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8025820:	4b0c      	ldr	r3, [pc, #48]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 8025822:	8a5a      	ldrh	r2, [r3, #18]
 8025824:	88fb      	ldrh	r3, [r7, #6]
 8025826:	4413      	add	r3, r2
 8025828:	b29b      	uxth	r3, r3
 802582a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 802582e:	b29a      	uxth	r2, r3
 8025830:	4b08      	ldr	r3, [pc, #32]	; (8025854 <TRACE_AllocateBufer+0xf8>)
 8025832:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8025834:	2300      	movs	r3, #0
 8025836:	82bb      	strh	r3, [r7, #20]
 8025838:	693b      	ldr	r3, [r7, #16]
 802583a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802583c:	68bb      	ldr	r3, [r7, #8]
 802583e:	f383 8810 	msr	PRIMASK, r3
}
 8025842:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 8025844:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8025848:	4618      	mov	r0, r3
 802584a:	371c      	adds	r7, #28
 802584c:	46bd      	mov	sp, r7
 802584e:	bc80      	pop	{r7}
 8025850:	4770      	bx	lr
 8025852:	bf00      	nop
 8025854:	20003ee4 	.word	0x20003ee4

08025858 <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 8025858:	b480      	push	{r7}
 802585a:	b085      	sub	sp, #20
 802585c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802585e:	f3ef 8310 	mrs	r3, PRIMASK
 8025862:	607b      	str	r3, [r7, #4]
  return(result);
 8025864:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8025866:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8025868:	b672      	cpsid	i
}
 802586a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 802586c:	4b08      	ldr	r3, [pc, #32]	; (8025890 <TRACE_Lock+0x38>)
 802586e:	8adb      	ldrh	r3, [r3, #22]
 8025870:	3301      	adds	r3, #1
 8025872:	b29a      	uxth	r2, r3
 8025874:	4b06      	ldr	r3, [pc, #24]	; (8025890 <TRACE_Lock+0x38>)
 8025876:	82da      	strh	r2, [r3, #22]
 8025878:	68fb      	ldr	r3, [r7, #12]
 802587a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802587c:	68bb      	ldr	r3, [r7, #8]
 802587e:	f383 8810 	msr	PRIMASK, r3
}
 8025882:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8025884:	bf00      	nop
 8025886:	3714      	adds	r7, #20
 8025888:	46bd      	mov	sp, r7
 802588a:	bc80      	pop	{r7}
 802588c:	4770      	bx	lr
 802588e:	bf00      	nop
 8025890:	20003ee4 	.word	0x20003ee4

08025894 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 8025894:	b480      	push	{r7}
 8025896:	b085      	sub	sp, #20
 8025898:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802589a:	f3ef 8310 	mrs	r3, PRIMASK
 802589e:	607b      	str	r3, [r7, #4]
  return(result);
 80258a0:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80258a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80258a4:	b672      	cpsid	i
}
 80258a6:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 80258a8:	4b08      	ldr	r3, [pc, #32]	; (80258cc <TRACE_UnLock+0x38>)
 80258aa:	8adb      	ldrh	r3, [r3, #22]
 80258ac:	3b01      	subs	r3, #1
 80258ae:	b29a      	uxth	r2, r3
 80258b0:	4b06      	ldr	r3, [pc, #24]	; (80258cc <TRACE_UnLock+0x38>)
 80258b2:	82da      	strh	r2, [r3, #22]
 80258b4:	68fb      	ldr	r3, [r7, #12]
 80258b6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80258b8:	68bb      	ldr	r3, [r7, #8]
 80258ba:	f383 8810 	msr	PRIMASK, r3
}
 80258be:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80258c0:	bf00      	nop
 80258c2:	3714      	adds	r7, #20
 80258c4:	46bd      	mov	sp, r7
 80258c6:	bc80      	pop	{r7}
 80258c8:	4770      	bx	lr
 80258ca:	bf00      	nop
 80258cc:	20003ee4 	.word	0x20003ee4

080258d0 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 80258d0:	b480      	push	{r7}
 80258d2:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 80258d4:	4b05      	ldr	r3, [pc, #20]	; (80258ec <TRACE_IsLocked+0x1c>)
 80258d6:	8adb      	ldrh	r3, [r3, #22]
 80258d8:	2b00      	cmp	r3, #0
 80258da:	bf14      	ite	ne
 80258dc:	2301      	movne	r3, #1
 80258de:	2300      	moveq	r3, #0
 80258e0:	b2db      	uxtb	r3, r3
}
 80258e2:	4618      	mov	r0, r3
 80258e4:	46bd      	mov	sp, r7
 80258e6:	bc80      	pop	{r7}
 80258e8:	4770      	bx	lr
 80258ea:	bf00      	nop
 80258ec:	20003ee4 	.word	0x20003ee4

080258f0 <floor>:
 80258f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80258f4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80258f8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80258fc:	2e13      	cmp	r6, #19
 80258fe:	4602      	mov	r2, r0
 8025900:	460b      	mov	r3, r1
 8025902:	4607      	mov	r7, r0
 8025904:	460c      	mov	r4, r1
 8025906:	4605      	mov	r5, r0
 8025908:	dc33      	bgt.n	8025972 <floor+0x82>
 802590a:	2e00      	cmp	r6, #0
 802590c:	da14      	bge.n	8025938 <floor+0x48>
 802590e:	a334      	add	r3, pc, #208	; (adr r3, 80259e0 <floor+0xf0>)
 8025910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8025914:	f7da fc92 	bl	800023c <__adddf3>
 8025918:	2200      	movs	r2, #0
 802591a:	2300      	movs	r3, #0
 802591c:	f7db f8d4 	bl	8000ac8 <__aeabi_dcmpgt>
 8025920:	b138      	cbz	r0, 8025932 <floor+0x42>
 8025922:	2c00      	cmp	r4, #0
 8025924:	da58      	bge.n	80259d8 <floor+0xe8>
 8025926:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 802592a:	431d      	orrs	r5, r3
 802592c:	d001      	beq.n	8025932 <floor+0x42>
 802592e:	4c2e      	ldr	r4, [pc, #184]	; (80259e8 <floor+0xf8>)
 8025930:	2500      	movs	r5, #0
 8025932:	4623      	mov	r3, r4
 8025934:	462f      	mov	r7, r5
 8025936:	e025      	b.n	8025984 <floor+0x94>
 8025938:	4a2c      	ldr	r2, [pc, #176]	; (80259ec <floor+0xfc>)
 802593a:	fa42 f806 	asr.w	r8, r2, r6
 802593e:	ea01 0208 	and.w	r2, r1, r8
 8025942:	4302      	orrs	r2, r0
 8025944:	d01e      	beq.n	8025984 <floor+0x94>
 8025946:	a326      	add	r3, pc, #152	; (adr r3, 80259e0 <floor+0xf0>)
 8025948:	e9d3 2300 	ldrd	r2, r3, [r3]
 802594c:	f7da fc76 	bl	800023c <__adddf3>
 8025950:	2200      	movs	r2, #0
 8025952:	2300      	movs	r3, #0
 8025954:	f7db f8b8 	bl	8000ac8 <__aeabi_dcmpgt>
 8025958:	2800      	cmp	r0, #0
 802595a:	d0ea      	beq.n	8025932 <floor+0x42>
 802595c:	2c00      	cmp	r4, #0
 802595e:	bfbe      	ittt	lt
 8025960:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8025964:	fa43 f606 	asrlt.w	r6, r3, r6
 8025968:	19a4      	addlt	r4, r4, r6
 802596a:	ea24 0408 	bic.w	r4, r4, r8
 802596e:	2500      	movs	r5, #0
 8025970:	e7df      	b.n	8025932 <floor+0x42>
 8025972:	2e33      	cmp	r6, #51	; 0x33
 8025974:	dd0a      	ble.n	802598c <floor+0x9c>
 8025976:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 802597a:	d103      	bne.n	8025984 <floor+0x94>
 802597c:	f7da fc5e 	bl	800023c <__adddf3>
 8025980:	4607      	mov	r7, r0
 8025982:	460b      	mov	r3, r1
 8025984:	4638      	mov	r0, r7
 8025986:	4619      	mov	r1, r3
 8025988:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802598c:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8025990:	f04f 32ff 	mov.w	r2, #4294967295
 8025994:	fa22 f808 	lsr.w	r8, r2, r8
 8025998:	ea18 0f00 	tst.w	r8, r0
 802599c:	d0f2      	beq.n	8025984 <floor+0x94>
 802599e:	a310      	add	r3, pc, #64	; (adr r3, 80259e0 <floor+0xf0>)
 80259a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80259a4:	f7da fc4a 	bl	800023c <__adddf3>
 80259a8:	2200      	movs	r2, #0
 80259aa:	2300      	movs	r3, #0
 80259ac:	f7db f88c 	bl	8000ac8 <__aeabi_dcmpgt>
 80259b0:	2800      	cmp	r0, #0
 80259b2:	d0be      	beq.n	8025932 <floor+0x42>
 80259b4:	2c00      	cmp	r4, #0
 80259b6:	da02      	bge.n	80259be <floor+0xce>
 80259b8:	2e14      	cmp	r6, #20
 80259ba:	d103      	bne.n	80259c4 <floor+0xd4>
 80259bc:	3401      	adds	r4, #1
 80259be:	ea25 0508 	bic.w	r5, r5, r8
 80259c2:	e7b6      	b.n	8025932 <floor+0x42>
 80259c4:	2301      	movs	r3, #1
 80259c6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80259ca:	fa03 f606 	lsl.w	r6, r3, r6
 80259ce:	4435      	add	r5, r6
 80259d0:	42bd      	cmp	r5, r7
 80259d2:	bf38      	it	cc
 80259d4:	18e4      	addcc	r4, r4, r3
 80259d6:	e7f2      	b.n	80259be <floor+0xce>
 80259d8:	2500      	movs	r5, #0
 80259da:	462c      	mov	r4, r5
 80259dc:	e7a9      	b.n	8025932 <floor+0x42>
 80259de:	bf00      	nop
 80259e0:	8800759c 	.word	0x8800759c
 80259e4:	7e37e43c 	.word	0x7e37e43c
 80259e8:	bff00000 	.word	0xbff00000
 80259ec:	000fffff 	.word	0x000fffff

080259f0 <__errno>:
 80259f0:	4b01      	ldr	r3, [pc, #4]	; (80259f8 <__errno+0x8>)
 80259f2:	6818      	ldr	r0, [r3, #0]
 80259f4:	4770      	bx	lr
 80259f6:	bf00      	nop
 80259f8:	200001dc 	.word	0x200001dc

080259fc <__libc_init_array>:
 80259fc:	b570      	push	{r4, r5, r6, lr}
 80259fe:	4d0d      	ldr	r5, [pc, #52]	; (8025a34 <__libc_init_array+0x38>)
 8025a00:	4c0d      	ldr	r4, [pc, #52]	; (8025a38 <__libc_init_array+0x3c>)
 8025a02:	1b64      	subs	r4, r4, r5
 8025a04:	10a4      	asrs	r4, r4, #2
 8025a06:	2600      	movs	r6, #0
 8025a08:	42a6      	cmp	r6, r4
 8025a0a:	d109      	bne.n	8025a20 <__libc_init_array+0x24>
 8025a0c:	4d0b      	ldr	r5, [pc, #44]	; (8025a3c <__libc_init_array+0x40>)
 8025a0e:	4c0c      	ldr	r4, [pc, #48]	; (8025a40 <__libc_init_array+0x44>)
 8025a10:	f001 fa44 	bl	8026e9c <_init>
 8025a14:	1b64      	subs	r4, r4, r5
 8025a16:	10a4      	asrs	r4, r4, #2
 8025a18:	2600      	movs	r6, #0
 8025a1a:	42a6      	cmp	r6, r4
 8025a1c:	d105      	bne.n	8025a2a <__libc_init_array+0x2e>
 8025a1e:	bd70      	pop	{r4, r5, r6, pc}
 8025a20:	f855 3b04 	ldr.w	r3, [r5], #4
 8025a24:	4798      	blx	r3
 8025a26:	3601      	adds	r6, #1
 8025a28:	e7ee      	b.n	8025a08 <__libc_init_array+0xc>
 8025a2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8025a2e:	4798      	blx	r3
 8025a30:	3601      	adds	r6, #1
 8025a32:	e7f2      	b.n	8025a1a <__libc_init_array+0x1e>
 8025a34:	08028774 	.word	0x08028774
 8025a38:	08028774 	.word	0x08028774
 8025a3c:	08028774 	.word	0x08028774
 8025a40:	0802877c 	.word	0x0802877c

08025a44 <memset>:
 8025a44:	4402      	add	r2, r0
 8025a46:	4603      	mov	r3, r0
 8025a48:	4293      	cmp	r3, r2
 8025a4a:	d100      	bne.n	8025a4e <memset+0xa>
 8025a4c:	4770      	bx	lr
 8025a4e:	f803 1b01 	strb.w	r1, [r3], #1
 8025a52:	e7f9      	b.n	8025a48 <memset+0x4>

08025a54 <iprintf>:
 8025a54:	b40f      	push	{r0, r1, r2, r3}
 8025a56:	4b0a      	ldr	r3, [pc, #40]	; (8025a80 <iprintf+0x2c>)
 8025a58:	b513      	push	{r0, r1, r4, lr}
 8025a5a:	681c      	ldr	r4, [r3, #0]
 8025a5c:	b124      	cbz	r4, 8025a68 <iprintf+0x14>
 8025a5e:	69a3      	ldr	r3, [r4, #24]
 8025a60:	b913      	cbnz	r3, 8025a68 <iprintf+0x14>
 8025a62:	4620      	mov	r0, r4
 8025a64:	f000 fa7a 	bl	8025f5c <__sinit>
 8025a68:	ab05      	add	r3, sp, #20
 8025a6a:	9a04      	ldr	r2, [sp, #16]
 8025a6c:	68a1      	ldr	r1, [r4, #8]
 8025a6e:	9301      	str	r3, [sp, #4]
 8025a70:	4620      	mov	r0, r4
 8025a72:	f000 fddb 	bl	802662c <_vfiprintf_r>
 8025a76:	b002      	add	sp, #8
 8025a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8025a7c:	b004      	add	sp, #16
 8025a7e:	4770      	bx	lr
 8025a80:	200001dc 	.word	0x200001dc

08025a84 <_puts_r>:
 8025a84:	b570      	push	{r4, r5, r6, lr}
 8025a86:	460e      	mov	r6, r1
 8025a88:	4605      	mov	r5, r0
 8025a8a:	b118      	cbz	r0, 8025a94 <_puts_r+0x10>
 8025a8c:	6983      	ldr	r3, [r0, #24]
 8025a8e:	b90b      	cbnz	r3, 8025a94 <_puts_r+0x10>
 8025a90:	f000 fa64 	bl	8025f5c <__sinit>
 8025a94:	69ab      	ldr	r3, [r5, #24]
 8025a96:	68ac      	ldr	r4, [r5, #8]
 8025a98:	b913      	cbnz	r3, 8025aa0 <_puts_r+0x1c>
 8025a9a:	4628      	mov	r0, r5
 8025a9c:	f000 fa5e 	bl	8025f5c <__sinit>
 8025aa0:	4b2c      	ldr	r3, [pc, #176]	; (8025b54 <_puts_r+0xd0>)
 8025aa2:	429c      	cmp	r4, r3
 8025aa4:	d120      	bne.n	8025ae8 <_puts_r+0x64>
 8025aa6:	686c      	ldr	r4, [r5, #4]
 8025aa8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8025aaa:	07db      	lsls	r3, r3, #31
 8025aac:	d405      	bmi.n	8025aba <_puts_r+0x36>
 8025aae:	89a3      	ldrh	r3, [r4, #12]
 8025ab0:	0598      	lsls	r0, r3, #22
 8025ab2:	d402      	bmi.n	8025aba <_puts_r+0x36>
 8025ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8025ab6:	f000 faef 	bl	8026098 <__retarget_lock_acquire_recursive>
 8025aba:	89a3      	ldrh	r3, [r4, #12]
 8025abc:	0719      	lsls	r1, r3, #28
 8025abe:	d51d      	bpl.n	8025afc <_puts_r+0x78>
 8025ac0:	6923      	ldr	r3, [r4, #16]
 8025ac2:	b1db      	cbz	r3, 8025afc <_puts_r+0x78>
 8025ac4:	3e01      	subs	r6, #1
 8025ac6:	68a3      	ldr	r3, [r4, #8]
 8025ac8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8025acc:	3b01      	subs	r3, #1
 8025ace:	60a3      	str	r3, [r4, #8]
 8025ad0:	bb39      	cbnz	r1, 8025b22 <_puts_r+0x9e>
 8025ad2:	2b00      	cmp	r3, #0
 8025ad4:	da38      	bge.n	8025b48 <_puts_r+0xc4>
 8025ad6:	4622      	mov	r2, r4
 8025ad8:	210a      	movs	r1, #10
 8025ada:	4628      	mov	r0, r5
 8025adc:	f000 f868 	bl	8025bb0 <__swbuf_r>
 8025ae0:	3001      	adds	r0, #1
 8025ae2:	d011      	beq.n	8025b08 <_puts_r+0x84>
 8025ae4:	250a      	movs	r5, #10
 8025ae6:	e011      	b.n	8025b0c <_puts_r+0x88>
 8025ae8:	4b1b      	ldr	r3, [pc, #108]	; (8025b58 <_puts_r+0xd4>)
 8025aea:	429c      	cmp	r4, r3
 8025aec:	d101      	bne.n	8025af2 <_puts_r+0x6e>
 8025aee:	68ac      	ldr	r4, [r5, #8]
 8025af0:	e7da      	b.n	8025aa8 <_puts_r+0x24>
 8025af2:	4b1a      	ldr	r3, [pc, #104]	; (8025b5c <_puts_r+0xd8>)
 8025af4:	429c      	cmp	r4, r3
 8025af6:	bf08      	it	eq
 8025af8:	68ec      	ldreq	r4, [r5, #12]
 8025afa:	e7d5      	b.n	8025aa8 <_puts_r+0x24>
 8025afc:	4621      	mov	r1, r4
 8025afe:	4628      	mov	r0, r5
 8025b00:	f000 f8a8 	bl	8025c54 <__swsetup_r>
 8025b04:	2800      	cmp	r0, #0
 8025b06:	d0dd      	beq.n	8025ac4 <_puts_r+0x40>
 8025b08:	f04f 35ff 	mov.w	r5, #4294967295
 8025b0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8025b0e:	07da      	lsls	r2, r3, #31
 8025b10:	d405      	bmi.n	8025b1e <_puts_r+0x9a>
 8025b12:	89a3      	ldrh	r3, [r4, #12]
 8025b14:	059b      	lsls	r3, r3, #22
 8025b16:	d402      	bmi.n	8025b1e <_puts_r+0x9a>
 8025b18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8025b1a:	f000 fabe 	bl	802609a <__retarget_lock_release_recursive>
 8025b1e:	4628      	mov	r0, r5
 8025b20:	bd70      	pop	{r4, r5, r6, pc}
 8025b22:	2b00      	cmp	r3, #0
 8025b24:	da04      	bge.n	8025b30 <_puts_r+0xac>
 8025b26:	69a2      	ldr	r2, [r4, #24]
 8025b28:	429a      	cmp	r2, r3
 8025b2a:	dc06      	bgt.n	8025b3a <_puts_r+0xb6>
 8025b2c:	290a      	cmp	r1, #10
 8025b2e:	d004      	beq.n	8025b3a <_puts_r+0xb6>
 8025b30:	6823      	ldr	r3, [r4, #0]
 8025b32:	1c5a      	adds	r2, r3, #1
 8025b34:	6022      	str	r2, [r4, #0]
 8025b36:	7019      	strb	r1, [r3, #0]
 8025b38:	e7c5      	b.n	8025ac6 <_puts_r+0x42>
 8025b3a:	4622      	mov	r2, r4
 8025b3c:	4628      	mov	r0, r5
 8025b3e:	f000 f837 	bl	8025bb0 <__swbuf_r>
 8025b42:	3001      	adds	r0, #1
 8025b44:	d1bf      	bne.n	8025ac6 <_puts_r+0x42>
 8025b46:	e7df      	b.n	8025b08 <_puts_r+0x84>
 8025b48:	6823      	ldr	r3, [r4, #0]
 8025b4a:	250a      	movs	r5, #10
 8025b4c:	1c5a      	adds	r2, r3, #1
 8025b4e:	6022      	str	r2, [r4, #0]
 8025b50:	701d      	strb	r5, [r3, #0]
 8025b52:	e7db      	b.n	8025b0c <_puts_r+0x88>
 8025b54:	080285f8 	.word	0x080285f8
 8025b58:	08028618 	.word	0x08028618
 8025b5c:	080285d8 	.word	0x080285d8

08025b60 <puts>:
 8025b60:	4b02      	ldr	r3, [pc, #8]	; (8025b6c <puts+0xc>)
 8025b62:	4601      	mov	r1, r0
 8025b64:	6818      	ldr	r0, [r3, #0]
 8025b66:	f7ff bf8d 	b.w	8025a84 <_puts_r>
 8025b6a:	bf00      	nop
 8025b6c:	200001dc 	.word	0x200001dc

08025b70 <siprintf>:
 8025b70:	b40e      	push	{r1, r2, r3}
 8025b72:	b500      	push	{lr}
 8025b74:	b09c      	sub	sp, #112	; 0x70
 8025b76:	ab1d      	add	r3, sp, #116	; 0x74
 8025b78:	9002      	str	r0, [sp, #8]
 8025b7a:	9006      	str	r0, [sp, #24]
 8025b7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8025b80:	4809      	ldr	r0, [pc, #36]	; (8025ba8 <siprintf+0x38>)
 8025b82:	9107      	str	r1, [sp, #28]
 8025b84:	9104      	str	r1, [sp, #16]
 8025b86:	4909      	ldr	r1, [pc, #36]	; (8025bac <siprintf+0x3c>)
 8025b88:	f853 2b04 	ldr.w	r2, [r3], #4
 8025b8c:	9105      	str	r1, [sp, #20]
 8025b8e:	6800      	ldr	r0, [r0, #0]
 8025b90:	9301      	str	r3, [sp, #4]
 8025b92:	a902      	add	r1, sp, #8
 8025b94:	f000 fc22 	bl	80263dc <_svfiprintf_r>
 8025b98:	9b02      	ldr	r3, [sp, #8]
 8025b9a:	2200      	movs	r2, #0
 8025b9c:	701a      	strb	r2, [r3, #0]
 8025b9e:	b01c      	add	sp, #112	; 0x70
 8025ba0:	f85d eb04 	ldr.w	lr, [sp], #4
 8025ba4:	b003      	add	sp, #12
 8025ba6:	4770      	bx	lr
 8025ba8:	200001dc 	.word	0x200001dc
 8025bac:	ffff0208 	.word	0xffff0208

08025bb0 <__swbuf_r>:
 8025bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025bb2:	460e      	mov	r6, r1
 8025bb4:	4614      	mov	r4, r2
 8025bb6:	4605      	mov	r5, r0
 8025bb8:	b118      	cbz	r0, 8025bc2 <__swbuf_r+0x12>
 8025bba:	6983      	ldr	r3, [r0, #24]
 8025bbc:	b90b      	cbnz	r3, 8025bc2 <__swbuf_r+0x12>
 8025bbe:	f000 f9cd 	bl	8025f5c <__sinit>
 8025bc2:	4b21      	ldr	r3, [pc, #132]	; (8025c48 <__swbuf_r+0x98>)
 8025bc4:	429c      	cmp	r4, r3
 8025bc6:	d12b      	bne.n	8025c20 <__swbuf_r+0x70>
 8025bc8:	686c      	ldr	r4, [r5, #4]
 8025bca:	69a3      	ldr	r3, [r4, #24]
 8025bcc:	60a3      	str	r3, [r4, #8]
 8025bce:	89a3      	ldrh	r3, [r4, #12]
 8025bd0:	071a      	lsls	r2, r3, #28
 8025bd2:	d52f      	bpl.n	8025c34 <__swbuf_r+0x84>
 8025bd4:	6923      	ldr	r3, [r4, #16]
 8025bd6:	b36b      	cbz	r3, 8025c34 <__swbuf_r+0x84>
 8025bd8:	6923      	ldr	r3, [r4, #16]
 8025bda:	6820      	ldr	r0, [r4, #0]
 8025bdc:	1ac0      	subs	r0, r0, r3
 8025bde:	6963      	ldr	r3, [r4, #20]
 8025be0:	b2f6      	uxtb	r6, r6
 8025be2:	4283      	cmp	r3, r0
 8025be4:	4637      	mov	r7, r6
 8025be6:	dc04      	bgt.n	8025bf2 <__swbuf_r+0x42>
 8025be8:	4621      	mov	r1, r4
 8025bea:	4628      	mov	r0, r5
 8025bec:	f000 f922 	bl	8025e34 <_fflush_r>
 8025bf0:	bb30      	cbnz	r0, 8025c40 <__swbuf_r+0x90>
 8025bf2:	68a3      	ldr	r3, [r4, #8]
 8025bf4:	3b01      	subs	r3, #1
 8025bf6:	60a3      	str	r3, [r4, #8]
 8025bf8:	6823      	ldr	r3, [r4, #0]
 8025bfa:	1c5a      	adds	r2, r3, #1
 8025bfc:	6022      	str	r2, [r4, #0]
 8025bfe:	701e      	strb	r6, [r3, #0]
 8025c00:	6963      	ldr	r3, [r4, #20]
 8025c02:	3001      	adds	r0, #1
 8025c04:	4283      	cmp	r3, r0
 8025c06:	d004      	beq.n	8025c12 <__swbuf_r+0x62>
 8025c08:	89a3      	ldrh	r3, [r4, #12]
 8025c0a:	07db      	lsls	r3, r3, #31
 8025c0c:	d506      	bpl.n	8025c1c <__swbuf_r+0x6c>
 8025c0e:	2e0a      	cmp	r6, #10
 8025c10:	d104      	bne.n	8025c1c <__swbuf_r+0x6c>
 8025c12:	4621      	mov	r1, r4
 8025c14:	4628      	mov	r0, r5
 8025c16:	f000 f90d 	bl	8025e34 <_fflush_r>
 8025c1a:	b988      	cbnz	r0, 8025c40 <__swbuf_r+0x90>
 8025c1c:	4638      	mov	r0, r7
 8025c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025c20:	4b0a      	ldr	r3, [pc, #40]	; (8025c4c <__swbuf_r+0x9c>)
 8025c22:	429c      	cmp	r4, r3
 8025c24:	d101      	bne.n	8025c2a <__swbuf_r+0x7a>
 8025c26:	68ac      	ldr	r4, [r5, #8]
 8025c28:	e7cf      	b.n	8025bca <__swbuf_r+0x1a>
 8025c2a:	4b09      	ldr	r3, [pc, #36]	; (8025c50 <__swbuf_r+0xa0>)
 8025c2c:	429c      	cmp	r4, r3
 8025c2e:	bf08      	it	eq
 8025c30:	68ec      	ldreq	r4, [r5, #12]
 8025c32:	e7ca      	b.n	8025bca <__swbuf_r+0x1a>
 8025c34:	4621      	mov	r1, r4
 8025c36:	4628      	mov	r0, r5
 8025c38:	f000 f80c 	bl	8025c54 <__swsetup_r>
 8025c3c:	2800      	cmp	r0, #0
 8025c3e:	d0cb      	beq.n	8025bd8 <__swbuf_r+0x28>
 8025c40:	f04f 37ff 	mov.w	r7, #4294967295
 8025c44:	e7ea      	b.n	8025c1c <__swbuf_r+0x6c>
 8025c46:	bf00      	nop
 8025c48:	080285f8 	.word	0x080285f8
 8025c4c:	08028618 	.word	0x08028618
 8025c50:	080285d8 	.word	0x080285d8

08025c54 <__swsetup_r>:
 8025c54:	4b32      	ldr	r3, [pc, #200]	; (8025d20 <__swsetup_r+0xcc>)
 8025c56:	b570      	push	{r4, r5, r6, lr}
 8025c58:	681d      	ldr	r5, [r3, #0]
 8025c5a:	4606      	mov	r6, r0
 8025c5c:	460c      	mov	r4, r1
 8025c5e:	b125      	cbz	r5, 8025c6a <__swsetup_r+0x16>
 8025c60:	69ab      	ldr	r3, [r5, #24]
 8025c62:	b913      	cbnz	r3, 8025c6a <__swsetup_r+0x16>
 8025c64:	4628      	mov	r0, r5
 8025c66:	f000 f979 	bl	8025f5c <__sinit>
 8025c6a:	4b2e      	ldr	r3, [pc, #184]	; (8025d24 <__swsetup_r+0xd0>)
 8025c6c:	429c      	cmp	r4, r3
 8025c6e:	d10f      	bne.n	8025c90 <__swsetup_r+0x3c>
 8025c70:	686c      	ldr	r4, [r5, #4]
 8025c72:	89a3      	ldrh	r3, [r4, #12]
 8025c74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8025c78:	0719      	lsls	r1, r3, #28
 8025c7a:	d42c      	bmi.n	8025cd6 <__swsetup_r+0x82>
 8025c7c:	06dd      	lsls	r5, r3, #27
 8025c7e:	d411      	bmi.n	8025ca4 <__swsetup_r+0x50>
 8025c80:	2309      	movs	r3, #9
 8025c82:	6033      	str	r3, [r6, #0]
 8025c84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8025c88:	81a3      	strh	r3, [r4, #12]
 8025c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8025c8e:	e03e      	b.n	8025d0e <__swsetup_r+0xba>
 8025c90:	4b25      	ldr	r3, [pc, #148]	; (8025d28 <__swsetup_r+0xd4>)
 8025c92:	429c      	cmp	r4, r3
 8025c94:	d101      	bne.n	8025c9a <__swsetup_r+0x46>
 8025c96:	68ac      	ldr	r4, [r5, #8]
 8025c98:	e7eb      	b.n	8025c72 <__swsetup_r+0x1e>
 8025c9a:	4b24      	ldr	r3, [pc, #144]	; (8025d2c <__swsetup_r+0xd8>)
 8025c9c:	429c      	cmp	r4, r3
 8025c9e:	bf08      	it	eq
 8025ca0:	68ec      	ldreq	r4, [r5, #12]
 8025ca2:	e7e6      	b.n	8025c72 <__swsetup_r+0x1e>
 8025ca4:	0758      	lsls	r0, r3, #29
 8025ca6:	d512      	bpl.n	8025cce <__swsetup_r+0x7a>
 8025ca8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8025caa:	b141      	cbz	r1, 8025cbe <__swsetup_r+0x6a>
 8025cac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8025cb0:	4299      	cmp	r1, r3
 8025cb2:	d002      	beq.n	8025cba <__swsetup_r+0x66>
 8025cb4:	4630      	mov	r0, r6
 8025cb6:	f000 fa57 	bl	8026168 <_free_r>
 8025cba:	2300      	movs	r3, #0
 8025cbc:	6363      	str	r3, [r4, #52]	; 0x34
 8025cbe:	89a3      	ldrh	r3, [r4, #12]
 8025cc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8025cc4:	81a3      	strh	r3, [r4, #12]
 8025cc6:	2300      	movs	r3, #0
 8025cc8:	6063      	str	r3, [r4, #4]
 8025cca:	6923      	ldr	r3, [r4, #16]
 8025ccc:	6023      	str	r3, [r4, #0]
 8025cce:	89a3      	ldrh	r3, [r4, #12]
 8025cd0:	f043 0308 	orr.w	r3, r3, #8
 8025cd4:	81a3      	strh	r3, [r4, #12]
 8025cd6:	6923      	ldr	r3, [r4, #16]
 8025cd8:	b94b      	cbnz	r3, 8025cee <__swsetup_r+0x9a>
 8025cda:	89a3      	ldrh	r3, [r4, #12]
 8025cdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8025ce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8025ce4:	d003      	beq.n	8025cee <__swsetup_r+0x9a>
 8025ce6:	4621      	mov	r1, r4
 8025ce8:	4630      	mov	r0, r6
 8025cea:	f000 f9fd 	bl	80260e8 <__smakebuf_r>
 8025cee:	89a0      	ldrh	r0, [r4, #12]
 8025cf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8025cf4:	f010 0301 	ands.w	r3, r0, #1
 8025cf8:	d00a      	beq.n	8025d10 <__swsetup_r+0xbc>
 8025cfa:	2300      	movs	r3, #0
 8025cfc:	60a3      	str	r3, [r4, #8]
 8025cfe:	6963      	ldr	r3, [r4, #20]
 8025d00:	425b      	negs	r3, r3
 8025d02:	61a3      	str	r3, [r4, #24]
 8025d04:	6923      	ldr	r3, [r4, #16]
 8025d06:	b943      	cbnz	r3, 8025d1a <__swsetup_r+0xc6>
 8025d08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8025d0c:	d1ba      	bne.n	8025c84 <__swsetup_r+0x30>
 8025d0e:	bd70      	pop	{r4, r5, r6, pc}
 8025d10:	0781      	lsls	r1, r0, #30
 8025d12:	bf58      	it	pl
 8025d14:	6963      	ldrpl	r3, [r4, #20]
 8025d16:	60a3      	str	r3, [r4, #8]
 8025d18:	e7f4      	b.n	8025d04 <__swsetup_r+0xb0>
 8025d1a:	2000      	movs	r0, #0
 8025d1c:	e7f7      	b.n	8025d0e <__swsetup_r+0xba>
 8025d1e:	bf00      	nop
 8025d20:	200001dc 	.word	0x200001dc
 8025d24:	080285f8 	.word	0x080285f8
 8025d28:	08028618 	.word	0x08028618
 8025d2c:	080285d8 	.word	0x080285d8

08025d30 <__sflush_r>:
 8025d30:	898a      	ldrh	r2, [r1, #12]
 8025d32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025d34:	4605      	mov	r5, r0
 8025d36:	0710      	lsls	r0, r2, #28
 8025d38:	460c      	mov	r4, r1
 8025d3a:	d457      	bmi.n	8025dec <__sflush_r+0xbc>
 8025d3c:	684b      	ldr	r3, [r1, #4]
 8025d3e:	2b00      	cmp	r3, #0
 8025d40:	dc04      	bgt.n	8025d4c <__sflush_r+0x1c>
 8025d42:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8025d44:	2b00      	cmp	r3, #0
 8025d46:	dc01      	bgt.n	8025d4c <__sflush_r+0x1c>
 8025d48:	2000      	movs	r0, #0
 8025d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025d4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8025d4e:	2e00      	cmp	r6, #0
 8025d50:	d0fa      	beq.n	8025d48 <__sflush_r+0x18>
 8025d52:	2300      	movs	r3, #0
 8025d54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8025d58:	682f      	ldr	r7, [r5, #0]
 8025d5a:	602b      	str	r3, [r5, #0]
 8025d5c:	d032      	beq.n	8025dc4 <__sflush_r+0x94>
 8025d5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8025d60:	89a3      	ldrh	r3, [r4, #12]
 8025d62:	075a      	lsls	r2, r3, #29
 8025d64:	d505      	bpl.n	8025d72 <__sflush_r+0x42>
 8025d66:	6863      	ldr	r3, [r4, #4]
 8025d68:	1ac0      	subs	r0, r0, r3
 8025d6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8025d6c:	b10b      	cbz	r3, 8025d72 <__sflush_r+0x42>
 8025d6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8025d70:	1ac0      	subs	r0, r0, r3
 8025d72:	2300      	movs	r3, #0
 8025d74:	4602      	mov	r2, r0
 8025d76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8025d78:	6a21      	ldr	r1, [r4, #32]
 8025d7a:	4628      	mov	r0, r5
 8025d7c:	47b0      	blx	r6
 8025d7e:	1c43      	adds	r3, r0, #1
 8025d80:	89a3      	ldrh	r3, [r4, #12]
 8025d82:	d106      	bne.n	8025d92 <__sflush_r+0x62>
 8025d84:	6829      	ldr	r1, [r5, #0]
 8025d86:	291d      	cmp	r1, #29
 8025d88:	d82c      	bhi.n	8025de4 <__sflush_r+0xb4>
 8025d8a:	4a29      	ldr	r2, [pc, #164]	; (8025e30 <__sflush_r+0x100>)
 8025d8c:	40ca      	lsrs	r2, r1
 8025d8e:	07d6      	lsls	r6, r2, #31
 8025d90:	d528      	bpl.n	8025de4 <__sflush_r+0xb4>
 8025d92:	2200      	movs	r2, #0
 8025d94:	6062      	str	r2, [r4, #4]
 8025d96:	04d9      	lsls	r1, r3, #19
 8025d98:	6922      	ldr	r2, [r4, #16]
 8025d9a:	6022      	str	r2, [r4, #0]
 8025d9c:	d504      	bpl.n	8025da8 <__sflush_r+0x78>
 8025d9e:	1c42      	adds	r2, r0, #1
 8025da0:	d101      	bne.n	8025da6 <__sflush_r+0x76>
 8025da2:	682b      	ldr	r3, [r5, #0]
 8025da4:	b903      	cbnz	r3, 8025da8 <__sflush_r+0x78>
 8025da6:	6560      	str	r0, [r4, #84]	; 0x54
 8025da8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8025daa:	602f      	str	r7, [r5, #0]
 8025dac:	2900      	cmp	r1, #0
 8025dae:	d0cb      	beq.n	8025d48 <__sflush_r+0x18>
 8025db0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8025db4:	4299      	cmp	r1, r3
 8025db6:	d002      	beq.n	8025dbe <__sflush_r+0x8e>
 8025db8:	4628      	mov	r0, r5
 8025dba:	f000 f9d5 	bl	8026168 <_free_r>
 8025dbe:	2000      	movs	r0, #0
 8025dc0:	6360      	str	r0, [r4, #52]	; 0x34
 8025dc2:	e7c2      	b.n	8025d4a <__sflush_r+0x1a>
 8025dc4:	6a21      	ldr	r1, [r4, #32]
 8025dc6:	2301      	movs	r3, #1
 8025dc8:	4628      	mov	r0, r5
 8025dca:	47b0      	blx	r6
 8025dcc:	1c41      	adds	r1, r0, #1
 8025dce:	d1c7      	bne.n	8025d60 <__sflush_r+0x30>
 8025dd0:	682b      	ldr	r3, [r5, #0]
 8025dd2:	2b00      	cmp	r3, #0
 8025dd4:	d0c4      	beq.n	8025d60 <__sflush_r+0x30>
 8025dd6:	2b1d      	cmp	r3, #29
 8025dd8:	d001      	beq.n	8025dde <__sflush_r+0xae>
 8025dda:	2b16      	cmp	r3, #22
 8025ddc:	d101      	bne.n	8025de2 <__sflush_r+0xb2>
 8025dde:	602f      	str	r7, [r5, #0]
 8025de0:	e7b2      	b.n	8025d48 <__sflush_r+0x18>
 8025de2:	89a3      	ldrh	r3, [r4, #12]
 8025de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8025de8:	81a3      	strh	r3, [r4, #12]
 8025dea:	e7ae      	b.n	8025d4a <__sflush_r+0x1a>
 8025dec:	690f      	ldr	r7, [r1, #16]
 8025dee:	2f00      	cmp	r7, #0
 8025df0:	d0aa      	beq.n	8025d48 <__sflush_r+0x18>
 8025df2:	0793      	lsls	r3, r2, #30
 8025df4:	680e      	ldr	r6, [r1, #0]
 8025df6:	bf08      	it	eq
 8025df8:	694b      	ldreq	r3, [r1, #20]
 8025dfa:	600f      	str	r7, [r1, #0]
 8025dfc:	bf18      	it	ne
 8025dfe:	2300      	movne	r3, #0
 8025e00:	1bf6      	subs	r6, r6, r7
 8025e02:	608b      	str	r3, [r1, #8]
 8025e04:	2e00      	cmp	r6, #0
 8025e06:	dd9f      	ble.n	8025d48 <__sflush_r+0x18>
 8025e08:	6a21      	ldr	r1, [r4, #32]
 8025e0a:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8025e0e:	4633      	mov	r3, r6
 8025e10:	463a      	mov	r2, r7
 8025e12:	4628      	mov	r0, r5
 8025e14:	47e0      	blx	ip
 8025e16:	2800      	cmp	r0, #0
 8025e18:	dc06      	bgt.n	8025e28 <__sflush_r+0xf8>
 8025e1a:	89a3      	ldrh	r3, [r4, #12]
 8025e1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8025e20:	81a3      	strh	r3, [r4, #12]
 8025e22:	f04f 30ff 	mov.w	r0, #4294967295
 8025e26:	e790      	b.n	8025d4a <__sflush_r+0x1a>
 8025e28:	4407      	add	r7, r0
 8025e2a:	1a36      	subs	r6, r6, r0
 8025e2c:	e7ea      	b.n	8025e04 <__sflush_r+0xd4>
 8025e2e:	bf00      	nop
 8025e30:	20400001 	.word	0x20400001

08025e34 <_fflush_r>:
 8025e34:	b538      	push	{r3, r4, r5, lr}
 8025e36:	690b      	ldr	r3, [r1, #16]
 8025e38:	4605      	mov	r5, r0
 8025e3a:	460c      	mov	r4, r1
 8025e3c:	b913      	cbnz	r3, 8025e44 <_fflush_r+0x10>
 8025e3e:	2500      	movs	r5, #0
 8025e40:	4628      	mov	r0, r5
 8025e42:	bd38      	pop	{r3, r4, r5, pc}
 8025e44:	b118      	cbz	r0, 8025e4e <_fflush_r+0x1a>
 8025e46:	6983      	ldr	r3, [r0, #24]
 8025e48:	b90b      	cbnz	r3, 8025e4e <_fflush_r+0x1a>
 8025e4a:	f000 f887 	bl	8025f5c <__sinit>
 8025e4e:	4b14      	ldr	r3, [pc, #80]	; (8025ea0 <_fflush_r+0x6c>)
 8025e50:	429c      	cmp	r4, r3
 8025e52:	d11b      	bne.n	8025e8c <_fflush_r+0x58>
 8025e54:	686c      	ldr	r4, [r5, #4]
 8025e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8025e5a:	2b00      	cmp	r3, #0
 8025e5c:	d0ef      	beq.n	8025e3e <_fflush_r+0xa>
 8025e5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8025e60:	07d0      	lsls	r0, r2, #31
 8025e62:	d404      	bmi.n	8025e6e <_fflush_r+0x3a>
 8025e64:	0599      	lsls	r1, r3, #22
 8025e66:	d402      	bmi.n	8025e6e <_fflush_r+0x3a>
 8025e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8025e6a:	f000 f915 	bl	8026098 <__retarget_lock_acquire_recursive>
 8025e6e:	4628      	mov	r0, r5
 8025e70:	4621      	mov	r1, r4
 8025e72:	f7ff ff5d 	bl	8025d30 <__sflush_r>
 8025e76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8025e78:	07da      	lsls	r2, r3, #31
 8025e7a:	4605      	mov	r5, r0
 8025e7c:	d4e0      	bmi.n	8025e40 <_fflush_r+0xc>
 8025e7e:	89a3      	ldrh	r3, [r4, #12]
 8025e80:	059b      	lsls	r3, r3, #22
 8025e82:	d4dd      	bmi.n	8025e40 <_fflush_r+0xc>
 8025e84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8025e86:	f000 f908 	bl	802609a <__retarget_lock_release_recursive>
 8025e8a:	e7d9      	b.n	8025e40 <_fflush_r+0xc>
 8025e8c:	4b05      	ldr	r3, [pc, #20]	; (8025ea4 <_fflush_r+0x70>)
 8025e8e:	429c      	cmp	r4, r3
 8025e90:	d101      	bne.n	8025e96 <_fflush_r+0x62>
 8025e92:	68ac      	ldr	r4, [r5, #8]
 8025e94:	e7df      	b.n	8025e56 <_fflush_r+0x22>
 8025e96:	4b04      	ldr	r3, [pc, #16]	; (8025ea8 <_fflush_r+0x74>)
 8025e98:	429c      	cmp	r4, r3
 8025e9a:	bf08      	it	eq
 8025e9c:	68ec      	ldreq	r4, [r5, #12]
 8025e9e:	e7da      	b.n	8025e56 <_fflush_r+0x22>
 8025ea0:	080285f8 	.word	0x080285f8
 8025ea4:	08028618 	.word	0x08028618
 8025ea8:	080285d8 	.word	0x080285d8

08025eac <std>:
 8025eac:	2300      	movs	r3, #0
 8025eae:	b510      	push	{r4, lr}
 8025eb0:	4604      	mov	r4, r0
 8025eb2:	e9c0 3300 	strd	r3, r3, [r0]
 8025eb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8025eba:	6083      	str	r3, [r0, #8]
 8025ebc:	8181      	strh	r1, [r0, #12]
 8025ebe:	6643      	str	r3, [r0, #100]	; 0x64
 8025ec0:	81c2      	strh	r2, [r0, #14]
 8025ec2:	6183      	str	r3, [r0, #24]
 8025ec4:	4619      	mov	r1, r3
 8025ec6:	2208      	movs	r2, #8
 8025ec8:	305c      	adds	r0, #92	; 0x5c
 8025eca:	f7ff fdbb 	bl	8025a44 <memset>
 8025ece:	4b05      	ldr	r3, [pc, #20]	; (8025ee4 <std+0x38>)
 8025ed0:	6263      	str	r3, [r4, #36]	; 0x24
 8025ed2:	4b05      	ldr	r3, [pc, #20]	; (8025ee8 <std+0x3c>)
 8025ed4:	62a3      	str	r3, [r4, #40]	; 0x28
 8025ed6:	4b05      	ldr	r3, [pc, #20]	; (8025eec <std+0x40>)
 8025ed8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8025eda:	4b05      	ldr	r3, [pc, #20]	; (8025ef0 <std+0x44>)
 8025edc:	6224      	str	r4, [r4, #32]
 8025ede:	6323      	str	r3, [r4, #48]	; 0x30
 8025ee0:	bd10      	pop	{r4, pc}
 8025ee2:	bf00      	nop
 8025ee4:	08026bd5 	.word	0x08026bd5
 8025ee8:	08026bf7 	.word	0x08026bf7
 8025eec:	08026c2f 	.word	0x08026c2f
 8025ef0:	08026c53 	.word	0x08026c53

08025ef4 <_cleanup_r>:
 8025ef4:	4901      	ldr	r1, [pc, #4]	; (8025efc <_cleanup_r+0x8>)
 8025ef6:	f000 b8af 	b.w	8026058 <_fwalk_reent>
 8025efa:	bf00      	nop
 8025efc:	08025e35 	.word	0x08025e35

08025f00 <__sfmoreglue>:
 8025f00:	b570      	push	{r4, r5, r6, lr}
 8025f02:	2268      	movs	r2, #104	; 0x68
 8025f04:	1e4d      	subs	r5, r1, #1
 8025f06:	4355      	muls	r5, r2
 8025f08:	460e      	mov	r6, r1
 8025f0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8025f0e:	f000 f995 	bl	802623c <_malloc_r>
 8025f12:	4604      	mov	r4, r0
 8025f14:	b140      	cbz	r0, 8025f28 <__sfmoreglue+0x28>
 8025f16:	2100      	movs	r1, #0
 8025f18:	e9c0 1600 	strd	r1, r6, [r0]
 8025f1c:	300c      	adds	r0, #12
 8025f1e:	60a0      	str	r0, [r4, #8]
 8025f20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8025f24:	f7ff fd8e 	bl	8025a44 <memset>
 8025f28:	4620      	mov	r0, r4
 8025f2a:	bd70      	pop	{r4, r5, r6, pc}

08025f2c <__sfp_lock_acquire>:
 8025f2c:	4801      	ldr	r0, [pc, #4]	; (8025f34 <__sfp_lock_acquire+0x8>)
 8025f2e:	f000 b8b3 	b.w	8026098 <__retarget_lock_acquire_recursive>
 8025f32:	bf00      	nop
 8025f34:	200041fd 	.word	0x200041fd

08025f38 <__sfp_lock_release>:
 8025f38:	4801      	ldr	r0, [pc, #4]	; (8025f40 <__sfp_lock_release+0x8>)
 8025f3a:	f000 b8ae 	b.w	802609a <__retarget_lock_release_recursive>
 8025f3e:	bf00      	nop
 8025f40:	200041fd 	.word	0x200041fd

08025f44 <__sinit_lock_acquire>:
 8025f44:	4801      	ldr	r0, [pc, #4]	; (8025f4c <__sinit_lock_acquire+0x8>)
 8025f46:	f000 b8a7 	b.w	8026098 <__retarget_lock_acquire_recursive>
 8025f4a:	bf00      	nop
 8025f4c:	200041fe 	.word	0x200041fe

08025f50 <__sinit_lock_release>:
 8025f50:	4801      	ldr	r0, [pc, #4]	; (8025f58 <__sinit_lock_release+0x8>)
 8025f52:	f000 b8a2 	b.w	802609a <__retarget_lock_release_recursive>
 8025f56:	bf00      	nop
 8025f58:	200041fe 	.word	0x200041fe

08025f5c <__sinit>:
 8025f5c:	b510      	push	{r4, lr}
 8025f5e:	4604      	mov	r4, r0
 8025f60:	f7ff fff0 	bl	8025f44 <__sinit_lock_acquire>
 8025f64:	69a3      	ldr	r3, [r4, #24]
 8025f66:	b11b      	cbz	r3, 8025f70 <__sinit+0x14>
 8025f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8025f6c:	f7ff bff0 	b.w	8025f50 <__sinit_lock_release>
 8025f70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8025f74:	6523      	str	r3, [r4, #80]	; 0x50
 8025f76:	4b13      	ldr	r3, [pc, #76]	; (8025fc4 <__sinit+0x68>)
 8025f78:	4a13      	ldr	r2, [pc, #76]	; (8025fc8 <__sinit+0x6c>)
 8025f7a:	681b      	ldr	r3, [r3, #0]
 8025f7c:	62a2      	str	r2, [r4, #40]	; 0x28
 8025f7e:	42a3      	cmp	r3, r4
 8025f80:	bf04      	itt	eq
 8025f82:	2301      	moveq	r3, #1
 8025f84:	61a3      	streq	r3, [r4, #24]
 8025f86:	4620      	mov	r0, r4
 8025f88:	f000 f820 	bl	8025fcc <__sfp>
 8025f8c:	6060      	str	r0, [r4, #4]
 8025f8e:	4620      	mov	r0, r4
 8025f90:	f000 f81c 	bl	8025fcc <__sfp>
 8025f94:	60a0      	str	r0, [r4, #8]
 8025f96:	4620      	mov	r0, r4
 8025f98:	f000 f818 	bl	8025fcc <__sfp>
 8025f9c:	2200      	movs	r2, #0
 8025f9e:	60e0      	str	r0, [r4, #12]
 8025fa0:	2104      	movs	r1, #4
 8025fa2:	6860      	ldr	r0, [r4, #4]
 8025fa4:	f7ff ff82 	bl	8025eac <std>
 8025fa8:	68a0      	ldr	r0, [r4, #8]
 8025faa:	2201      	movs	r2, #1
 8025fac:	2109      	movs	r1, #9
 8025fae:	f7ff ff7d 	bl	8025eac <std>
 8025fb2:	68e0      	ldr	r0, [r4, #12]
 8025fb4:	2202      	movs	r2, #2
 8025fb6:	2112      	movs	r1, #18
 8025fb8:	f7ff ff78 	bl	8025eac <std>
 8025fbc:	2301      	movs	r3, #1
 8025fbe:	61a3      	str	r3, [r4, #24]
 8025fc0:	e7d2      	b.n	8025f68 <__sinit+0xc>
 8025fc2:	bf00      	nop
 8025fc4:	080285d4 	.word	0x080285d4
 8025fc8:	08025ef5 	.word	0x08025ef5

08025fcc <__sfp>:
 8025fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025fce:	4607      	mov	r7, r0
 8025fd0:	f7ff ffac 	bl	8025f2c <__sfp_lock_acquire>
 8025fd4:	4b1e      	ldr	r3, [pc, #120]	; (8026050 <__sfp+0x84>)
 8025fd6:	681e      	ldr	r6, [r3, #0]
 8025fd8:	69b3      	ldr	r3, [r6, #24]
 8025fda:	b913      	cbnz	r3, 8025fe2 <__sfp+0x16>
 8025fdc:	4630      	mov	r0, r6
 8025fde:	f7ff ffbd 	bl	8025f5c <__sinit>
 8025fe2:	3648      	adds	r6, #72	; 0x48
 8025fe4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8025fe8:	3b01      	subs	r3, #1
 8025fea:	d503      	bpl.n	8025ff4 <__sfp+0x28>
 8025fec:	6833      	ldr	r3, [r6, #0]
 8025fee:	b30b      	cbz	r3, 8026034 <__sfp+0x68>
 8025ff0:	6836      	ldr	r6, [r6, #0]
 8025ff2:	e7f7      	b.n	8025fe4 <__sfp+0x18>
 8025ff4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8025ff8:	b9d5      	cbnz	r5, 8026030 <__sfp+0x64>
 8025ffa:	4b16      	ldr	r3, [pc, #88]	; (8026054 <__sfp+0x88>)
 8025ffc:	60e3      	str	r3, [r4, #12]
 8025ffe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8026002:	6665      	str	r5, [r4, #100]	; 0x64
 8026004:	f000 f847 	bl	8026096 <__retarget_lock_init_recursive>
 8026008:	f7ff ff96 	bl	8025f38 <__sfp_lock_release>
 802600c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8026010:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8026014:	6025      	str	r5, [r4, #0]
 8026016:	61a5      	str	r5, [r4, #24]
 8026018:	2208      	movs	r2, #8
 802601a:	4629      	mov	r1, r5
 802601c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8026020:	f7ff fd10 	bl	8025a44 <memset>
 8026024:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8026028:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 802602c:	4620      	mov	r0, r4
 802602e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8026030:	3468      	adds	r4, #104	; 0x68
 8026032:	e7d9      	b.n	8025fe8 <__sfp+0x1c>
 8026034:	2104      	movs	r1, #4
 8026036:	4638      	mov	r0, r7
 8026038:	f7ff ff62 	bl	8025f00 <__sfmoreglue>
 802603c:	4604      	mov	r4, r0
 802603e:	6030      	str	r0, [r6, #0]
 8026040:	2800      	cmp	r0, #0
 8026042:	d1d5      	bne.n	8025ff0 <__sfp+0x24>
 8026044:	f7ff ff78 	bl	8025f38 <__sfp_lock_release>
 8026048:	230c      	movs	r3, #12
 802604a:	603b      	str	r3, [r7, #0]
 802604c:	e7ee      	b.n	802602c <__sfp+0x60>
 802604e:	bf00      	nop
 8026050:	080285d4 	.word	0x080285d4
 8026054:	ffff0001 	.word	0xffff0001

08026058 <_fwalk_reent>:
 8026058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 802605c:	4606      	mov	r6, r0
 802605e:	4688      	mov	r8, r1
 8026060:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8026064:	2700      	movs	r7, #0
 8026066:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802606a:	f1b9 0901 	subs.w	r9, r9, #1
 802606e:	d505      	bpl.n	802607c <_fwalk_reent+0x24>
 8026070:	6824      	ldr	r4, [r4, #0]
 8026072:	2c00      	cmp	r4, #0
 8026074:	d1f7      	bne.n	8026066 <_fwalk_reent+0xe>
 8026076:	4638      	mov	r0, r7
 8026078:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802607c:	89ab      	ldrh	r3, [r5, #12]
 802607e:	2b01      	cmp	r3, #1
 8026080:	d907      	bls.n	8026092 <_fwalk_reent+0x3a>
 8026082:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8026086:	3301      	adds	r3, #1
 8026088:	d003      	beq.n	8026092 <_fwalk_reent+0x3a>
 802608a:	4629      	mov	r1, r5
 802608c:	4630      	mov	r0, r6
 802608e:	47c0      	blx	r8
 8026090:	4307      	orrs	r7, r0
 8026092:	3568      	adds	r5, #104	; 0x68
 8026094:	e7e9      	b.n	802606a <_fwalk_reent+0x12>

08026096 <__retarget_lock_init_recursive>:
 8026096:	4770      	bx	lr

08026098 <__retarget_lock_acquire_recursive>:
 8026098:	4770      	bx	lr

0802609a <__retarget_lock_release_recursive>:
 802609a:	4770      	bx	lr

0802609c <__swhatbuf_r>:
 802609c:	b570      	push	{r4, r5, r6, lr}
 802609e:	460e      	mov	r6, r1
 80260a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80260a4:	2900      	cmp	r1, #0
 80260a6:	b096      	sub	sp, #88	; 0x58
 80260a8:	4614      	mov	r4, r2
 80260aa:	461d      	mov	r5, r3
 80260ac:	da08      	bge.n	80260c0 <__swhatbuf_r+0x24>
 80260ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80260b2:	2200      	movs	r2, #0
 80260b4:	602a      	str	r2, [r5, #0]
 80260b6:	061a      	lsls	r2, r3, #24
 80260b8:	d410      	bmi.n	80260dc <__swhatbuf_r+0x40>
 80260ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80260be:	e00e      	b.n	80260de <__swhatbuf_r+0x42>
 80260c0:	466a      	mov	r2, sp
 80260c2:	f000 fded 	bl	8026ca0 <_fstat_r>
 80260c6:	2800      	cmp	r0, #0
 80260c8:	dbf1      	blt.n	80260ae <__swhatbuf_r+0x12>
 80260ca:	9a01      	ldr	r2, [sp, #4]
 80260cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80260d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80260d4:	425a      	negs	r2, r3
 80260d6:	415a      	adcs	r2, r3
 80260d8:	602a      	str	r2, [r5, #0]
 80260da:	e7ee      	b.n	80260ba <__swhatbuf_r+0x1e>
 80260dc:	2340      	movs	r3, #64	; 0x40
 80260de:	2000      	movs	r0, #0
 80260e0:	6023      	str	r3, [r4, #0]
 80260e2:	b016      	add	sp, #88	; 0x58
 80260e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080260e8 <__smakebuf_r>:
 80260e8:	898b      	ldrh	r3, [r1, #12]
 80260ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80260ec:	079d      	lsls	r5, r3, #30
 80260ee:	4606      	mov	r6, r0
 80260f0:	460c      	mov	r4, r1
 80260f2:	d507      	bpl.n	8026104 <__smakebuf_r+0x1c>
 80260f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80260f8:	6023      	str	r3, [r4, #0]
 80260fa:	6123      	str	r3, [r4, #16]
 80260fc:	2301      	movs	r3, #1
 80260fe:	6163      	str	r3, [r4, #20]
 8026100:	b002      	add	sp, #8
 8026102:	bd70      	pop	{r4, r5, r6, pc}
 8026104:	ab01      	add	r3, sp, #4
 8026106:	466a      	mov	r2, sp
 8026108:	f7ff ffc8 	bl	802609c <__swhatbuf_r>
 802610c:	9900      	ldr	r1, [sp, #0]
 802610e:	4605      	mov	r5, r0
 8026110:	4630      	mov	r0, r6
 8026112:	f000 f893 	bl	802623c <_malloc_r>
 8026116:	b948      	cbnz	r0, 802612c <__smakebuf_r+0x44>
 8026118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802611c:	059a      	lsls	r2, r3, #22
 802611e:	d4ef      	bmi.n	8026100 <__smakebuf_r+0x18>
 8026120:	f023 0303 	bic.w	r3, r3, #3
 8026124:	f043 0302 	orr.w	r3, r3, #2
 8026128:	81a3      	strh	r3, [r4, #12]
 802612a:	e7e3      	b.n	80260f4 <__smakebuf_r+0xc>
 802612c:	4b0d      	ldr	r3, [pc, #52]	; (8026164 <__smakebuf_r+0x7c>)
 802612e:	62b3      	str	r3, [r6, #40]	; 0x28
 8026130:	89a3      	ldrh	r3, [r4, #12]
 8026132:	6020      	str	r0, [r4, #0]
 8026134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8026138:	81a3      	strh	r3, [r4, #12]
 802613a:	9b00      	ldr	r3, [sp, #0]
 802613c:	6163      	str	r3, [r4, #20]
 802613e:	9b01      	ldr	r3, [sp, #4]
 8026140:	6120      	str	r0, [r4, #16]
 8026142:	b15b      	cbz	r3, 802615c <__smakebuf_r+0x74>
 8026144:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8026148:	4630      	mov	r0, r6
 802614a:	f000 fdbb 	bl	8026cc4 <_isatty_r>
 802614e:	b128      	cbz	r0, 802615c <__smakebuf_r+0x74>
 8026150:	89a3      	ldrh	r3, [r4, #12]
 8026152:	f023 0303 	bic.w	r3, r3, #3
 8026156:	f043 0301 	orr.w	r3, r3, #1
 802615a:	81a3      	strh	r3, [r4, #12]
 802615c:	89a0      	ldrh	r0, [r4, #12]
 802615e:	4305      	orrs	r5, r0
 8026160:	81a5      	strh	r5, [r4, #12]
 8026162:	e7cd      	b.n	8026100 <__smakebuf_r+0x18>
 8026164:	08025ef5 	.word	0x08025ef5

08026168 <_free_r>:
 8026168:	b538      	push	{r3, r4, r5, lr}
 802616a:	4605      	mov	r5, r0
 802616c:	2900      	cmp	r1, #0
 802616e:	d041      	beq.n	80261f4 <_free_r+0x8c>
 8026170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8026174:	1f0c      	subs	r4, r1, #4
 8026176:	2b00      	cmp	r3, #0
 8026178:	bfb8      	it	lt
 802617a:	18e4      	addlt	r4, r4, r3
 802617c:	f000 fdec 	bl	8026d58 <__malloc_lock>
 8026180:	4a1d      	ldr	r2, [pc, #116]	; (80261f8 <_free_r+0x90>)
 8026182:	6813      	ldr	r3, [r2, #0]
 8026184:	b933      	cbnz	r3, 8026194 <_free_r+0x2c>
 8026186:	6063      	str	r3, [r4, #4]
 8026188:	6014      	str	r4, [r2, #0]
 802618a:	4628      	mov	r0, r5
 802618c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8026190:	f000 bde8 	b.w	8026d64 <__malloc_unlock>
 8026194:	42a3      	cmp	r3, r4
 8026196:	d908      	bls.n	80261aa <_free_r+0x42>
 8026198:	6820      	ldr	r0, [r4, #0]
 802619a:	1821      	adds	r1, r4, r0
 802619c:	428b      	cmp	r3, r1
 802619e:	bf01      	itttt	eq
 80261a0:	6819      	ldreq	r1, [r3, #0]
 80261a2:	685b      	ldreq	r3, [r3, #4]
 80261a4:	1809      	addeq	r1, r1, r0
 80261a6:	6021      	streq	r1, [r4, #0]
 80261a8:	e7ed      	b.n	8026186 <_free_r+0x1e>
 80261aa:	461a      	mov	r2, r3
 80261ac:	685b      	ldr	r3, [r3, #4]
 80261ae:	b10b      	cbz	r3, 80261b4 <_free_r+0x4c>
 80261b0:	42a3      	cmp	r3, r4
 80261b2:	d9fa      	bls.n	80261aa <_free_r+0x42>
 80261b4:	6811      	ldr	r1, [r2, #0]
 80261b6:	1850      	adds	r0, r2, r1
 80261b8:	42a0      	cmp	r0, r4
 80261ba:	d10b      	bne.n	80261d4 <_free_r+0x6c>
 80261bc:	6820      	ldr	r0, [r4, #0]
 80261be:	4401      	add	r1, r0
 80261c0:	1850      	adds	r0, r2, r1
 80261c2:	4283      	cmp	r3, r0
 80261c4:	6011      	str	r1, [r2, #0]
 80261c6:	d1e0      	bne.n	802618a <_free_r+0x22>
 80261c8:	6818      	ldr	r0, [r3, #0]
 80261ca:	685b      	ldr	r3, [r3, #4]
 80261cc:	6053      	str	r3, [r2, #4]
 80261ce:	4401      	add	r1, r0
 80261d0:	6011      	str	r1, [r2, #0]
 80261d2:	e7da      	b.n	802618a <_free_r+0x22>
 80261d4:	d902      	bls.n	80261dc <_free_r+0x74>
 80261d6:	230c      	movs	r3, #12
 80261d8:	602b      	str	r3, [r5, #0]
 80261da:	e7d6      	b.n	802618a <_free_r+0x22>
 80261dc:	6820      	ldr	r0, [r4, #0]
 80261de:	1821      	adds	r1, r4, r0
 80261e0:	428b      	cmp	r3, r1
 80261e2:	bf04      	itt	eq
 80261e4:	6819      	ldreq	r1, [r3, #0]
 80261e6:	685b      	ldreq	r3, [r3, #4]
 80261e8:	6063      	str	r3, [r4, #4]
 80261ea:	bf04      	itt	eq
 80261ec:	1809      	addeq	r1, r1, r0
 80261ee:	6021      	streq	r1, [r4, #0]
 80261f0:	6054      	str	r4, [r2, #4]
 80261f2:	e7ca      	b.n	802618a <_free_r+0x22>
 80261f4:	bd38      	pop	{r3, r4, r5, pc}
 80261f6:	bf00      	nop
 80261f8:	20004200 	.word	0x20004200

080261fc <sbrk_aligned>:
 80261fc:	b570      	push	{r4, r5, r6, lr}
 80261fe:	4e0e      	ldr	r6, [pc, #56]	; (8026238 <sbrk_aligned+0x3c>)
 8026200:	460c      	mov	r4, r1
 8026202:	6831      	ldr	r1, [r6, #0]
 8026204:	4605      	mov	r5, r0
 8026206:	b911      	cbnz	r1, 802620e <sbrk_aligned+0x12>
 8026208:	f000 fcd4 	bl	8026bb4 <_sbrk_r>
 802620c:	6030      	str	r0, [r6, #0]
 802620e:	4621      	mov	r1, r4
 8026210:	4628      	mov	r0, r5
 8026212:	f000 fccf 	bl	8026bb4 <_sbrk_r>
 8026216:	1c43      	adds	r3, r0, #1
 8026218:	d00a      	beq.n	8026230 <sbrk_aligned+0x34>
 802621a:	1cc4      	adds	r4, r0, #3
 802621c:	f024 0403 	bic.w	r4, r4, #3
 8026220:	42a0      	cmp	r0, r4
 8026222:	d007      	beq.n	8026234 <sbrk_aligned+0x38>
 8026224:	1a21      	subs	r1, r4, r0
 8026226:	4628      	mov	r0, r5
 8026228:	f000 fcc4 	bl	8026bb4 <_sbrk_r>
 802622c:	3001      	adds	r0, #1
 802622e:	d101      	bne.n	8026234 <sbrk_aligned+0x38>
 8026230:	f04f 34ff 	mov.w	r4, #4294967295
 8026234:	4620      	mov	r0, r4
 8026236:	bd70      	pop	{r4, r5, r6, pc}
 8026238:	20004204 	.word	0x20004204

0802623c <_malloc_r>:
 802623c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026240:	1ccd      	adds	r5, r1, #3
 8026242:	f025 0503 	bic.w	r5, r5, #3
 8026246:	3508      	adds	r5, #8
 8026248:	2d0c      	cmp	r5, #12
 802624a:	bf38      	it	cc
 802624c:	250c      	movcc	r5, #12
 802624e:	2d00      	cmp	r5, #0
 8026250:	4607      	mov	r7, r0
 8026252:	db01      	blt.n	8026258 <_malloc_r+0x1c>
 8026254:	42a9      	cmp	r1, r5
 8026256:	d905      	bls.n	8026264 <_malloc_r+0x28>
 8026258:	230c      	movs	r3, #12
 802625a:	603b      	str	r3, [r7, #0]
 802625c:	2600      	movs	r6, #0
 802625e:	4630      	mov	r0, r6
 8026260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026264:	4e2e      	ldr	r6, [pc, #184]	; (8026320 <_malloc_r+0xe4>)
 8026266:	f000 fd77 	bl	8026d58 <__malloc_lock>
 802626a:	6833      	ldr	r3, [r6, #0]
 802626c:	461c      	mov	r4, r3
 802626e:	bb34      	cbnz	r4, 80262be <_malloc_r+0x82>
 8026270:	4629      	mov	r1, r5
 8026272:	4638      	mov	r0, r7
 8026274:	f7ff ffc2 	bl	80261fc <sbrk_aligned>
 8026278:	1c43      	adds	r3, r0, #1
 802627a:	4604      	mov	r4, r0
 802627c:	d14d      	bne.n	802631a <_malloc_r+0xde>
 802627e:	6834      	ldr	r4, [r6, #0]
 8026280:	4626      	mov	r6, r4
 8026282:	2e00      	cmp	r6, #0
 8026284:	d140      	bne.n	8026308 <_malloc_r+0xcc>
 8026286:	6823      	ldr	r3, [r4, #0]
 8026288:	4631      	mov	r1, r6
 802628a:	4638      	mov	r0, r7
 802628c:	eb04 0803 	add.w	r8, r4, r3
 8026290:	f000 fc90 	bl	8026bb4 <_sbrk_r>
 8026294:	4580      	cmp	r8, r0
 8026296:	d13a      	bne.n	802630e <_malloc_r+0xd2>
 8026298:	6821      	ldr	r1, [r4, #0]
 802629a:	3503      	adds	r5, #3
 802629c:	1a6d      	subs	r5, r5, r1
 802629e:	f025 0503 	bic.w	r5, r5, #3
 80262a2:	3508      	adds	r5, #8
 80262a4:	2d0c      	cmp	r5, #12
 80262a6:	bf38      	it	cc
 80262a8:	250c      	movcc	r5, #12
 80262aa:	4629      	mov	r1, r5
 80262ac:	4638      	mov	r0, r7
 80262ae:	f7ff ffa5 	bl	80261fc <sbrk_aligned>
 80262b2:	3001      	adds	r0, #1
 80262b4:	d02b      	beq.n	802630e <_malloc_r+0xd2>
 80262b6:	6823      	ldr	r3, [r4, #0]
 80262b8:	442b      	add	r3, r5
 80262ba:	6023      	str	r3, [r4, #0]
 80262bc:	e00e      	b.n	80262dc <_malloc_r+0xa0>
 80262be:	6822      	ldr	r2, [r4, #0]
 80262c0:	1b52      	subs	r2, r2, r5
 80262c2:	d41e      	bmi.n	8026302 <_malloc_r+0xc6>
 80262c4:	2a0b      	cmp	r2, #11
 80262c6:	d916      	bls.n	80262f6 <_malloc_r+0xba>
 80262c8:	1961      	adds	r1, r4, r5
 80262ca:	42a3      	cmp	r3, r4
 80262cc:	6025      	str	r5, [r4, #0]
 80262ce:	bf18      	it	ne
 80262d0:	6059      	strne	r1, [r3, #4]
 80262d2:	6863      	ldr	r3, [r4, #4]
 80262d4:	bf08      	it	eq
 80262d6:	6031      	streq	r1, [r6, #0]
 80262d8:	5162      	str	r2, [r4, r5]
 80262da:	604b      	str	r3, [r1, #4]
 80262dc:	4638      	mov	r0, r7
 80262de:	f104 060b 	add.w	r6, r4, #11
 80262e2:	f000 fd3f 	bl	8026d64 <__malloc_unlock>
 80262e6:	f026 0607 	bic.w	r6, r6, #7
 80262ea:	1d23      	adds	r3, r4, #4
 80262ec:	1af2      	subs	r2, r6, r3
 80262ee:	d0b6      	beq.n	802625e <_malloc_r+0x22>
 80262f0:	1b9b      	subs	r3, r3, r6
 80262f2:	50a3      	str	r3, [r4, r2]
 80262f4:	e7b3      	b.n	802625e <_malloc_r+0x22>
 80262f6:	6862      	ldr	r2, [r4, #4]
 80262f8:	42a3      	cmp	r3, r4
 80262fa:	bf0c      	ite	eq
 80262fc:	6032      	streq	r2, [r6, #0]
 80262fe:	605a      	strne	r2, [r3, #4]
 8026300:	e7ec      	b.n	80262dc <_malloc_r+0xa0>
 8026302:	4623      	mov	r3, r4
 8026304:	6864      	ldr	r4, [r4, #4]
 8026306:	e7b2      	b.n	802626e <_malloc_r+0x32>
 8026308:	4634      	mov	r4, r6
 802630a:	6876      	ldr	r6, [r6, #4]
 802630c:	e7b9      	b.n	8026282 <_malloc_r+0x46>
 802630e:	230c      	movs	r3, #12
 8026310:	603b      	str	r3, [r7, #0]
 8026312:	4638      	mov	r0, r7
 8026314:	f000 fd26 	bl	8026d64 <__malloc_unlock>
 8026318:	e7a1      	b.n	802625e <_malloc_r+0x22>
 802631a:	6025      	str	r5, [r4, #0]
 802631c:	e7de      	b.n	80262dc <_malloc_r+0xa0>
 802631e:	bf00      	nop
 8026320:	20004200 	.word	0x20004200

08026324 <__ssputs_r>:
 8026324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8026328:	688e      	ldr	r6, [r1, #8]
 802632a:	429e      	cmp	r6, r3
 802632c:	4682      	mov	sl, r0
 802632e:	460c      	mov	r4, r1
 8026330:	4690      	mov	r8, r2
 8026332:	461f      	mov	r7, r3
 8026334:	d838      	bhi.n	80263a8 <__ssputs_r+0x84>
 8026336:	898a      	ldrh	r2, [r1, #12]
 8026338:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802633c:	d032      	beq.n	80263a4 <__ssputs_r+0x80>
 802633e:	6825      	ldr	r5, [r4, #0]
 8026340:	6909      	ldr	r1, [r1, #16]
 8026342:	eba5 0901 	sub.w	r9, r5, r1
 8026346:	6965      	ldr	r5, [r4, #20]
 8026348:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 802634c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8026350:	3301      	adds	r3, #1
 8026352:	444b      	add	r3, r9
 8026354:	106d      	asrs	r5, r5, #1
 8026356:	429d      	cmp	r5, r3
 8026358:	bf38      	it	cc
 802635a:	461d      	movcc	r5, r3
 802635c:	0553      	lsls	r3, r2, #21
 802635e:	d531      	bpl.n	80263c4 <__ssputs_r+0xa0>
 8026360:	4629      	mov	r1, r5
 8026362:	f7ff ff6b 	bl	802623c <_malloc_r>
 8026366:	4606      	mov	r6, r0
 8026368:	b950      	cbnz	r0, 8026380 <__ssputs_r+0x5c>
 802636a:	230c      	movs	r3, #12
 802636c:	f8ca 3000 	str.w	r3, [sl]
 8026370:	89a3      	ldrh	r3, [r4, #12]
 8026372:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8026376:	81a3      	strh	r3, [r4, #12]
 8026378:	f04f 30ff 	mov.w	r0, #4294967295
 802637c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8026380:	6921      	ldr	r1, [r4, #16]
 8026382:	464a      	mov	r2, r9
 8026384:	f000 fcc0 	bl	8026d08 <memcpy>
 8026388:	89a3      	ldrh	r3, [r4, #12]
 802638a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 802638e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8026392:	81a3      	strh	r3, [r4, #12]
 8026394:	6126      	str	r6, [r4, #16]
 8026396:	6165      	str	r5, [r4, #20]
 8026398:	444e      	add	r6, r9
 802639a:	eba5 0509 	sub.w	r5, r5, r9
 802639e:	6026      	str	r6, [r4, #0]
 80263a0:	60a5      	str	r5, [r4, #8]
 80263a2:	463e      	mov	r6, r7
 80263a4:	42be      	cmp	r6, r7
 80263a6:	d900      	bls.n	80263aa <__ssputs_r+0x86>
 80263a8:	463e      	mov	r6, r7
 80263aa:	6820      	ldr	r0, [r4, #0]
 80263ac:	4632      	mov	r2, r6
 80263ae:	4641      	mov	r1, r8
 80263b0:	f000 fcb8 	bl	8026d24 <memmove>
 80263b4:	68a3      	ldr	r3, [r4, #8]
 80263b6:	1b9b      	subs	r3, r3, r6
 80263b8:	60a3      	str	r3, [r4, #8]
 80263ba:	6823      	ldr	r3, [r4, #0]
 80263bc:	4433      	add	r3, r6
 80263be:	6023      	str	r3, [r4, #0]
 80263c0:	2000      	movs	r0, #0
 80263c2:	e7db      	b.n	802637c <__ssputs_r+0x58>
 80263c4:	462a      	mov	r2, r5
 80263c6:	f000 fcd3 	bl	8026d70 <_realloc_r>
 80263ca:	4606      	mov	r6, r0
 80263cc:	2800      	cmp	r0, #0
 80263ce:	d1e1      	bne.n	8026394 <__ssputs_r+0x70>
 80263d0:	6921      	ldr	r1, [r4, #16]
 80263d2:	4650      	mov	r0, sl
 80263d4:	f7ff fec8 	bl	8026168 <_free_r>
 80263d8:	e7c7      	b.n	802636a <__ssputs_r+0x46>
	...

080263dc <_svfiprintf_r>:
 80263dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80263e0:	4698      	mov	r8, r3
 80263e2:	898b      	ldrh	r3, [r1, #12]
 80263e4:	061b      	lsls	r3, r3, #24
 80263e6:	b09d      	sub	sp, #116	; 0x74
 80263e8:	4607      	mov	r7, r0
 80263ea:	460d      	mov	r5, r1
 80263ec:	4614      	mov	r4, r2
 80263ee:	d50e      	bpl.n	802640e <_svfiprintf_r+0x32>
 80263f0:	690b      	ldr	r3, [r1, #16]
 80263f2:	b963      	cbnz	r3, 802640e <_svfiprintf_r+0x32>
 80263f4:	2140      	movs	r1, #64	; 0x40
 80263f6:	f7ff ff21 	bl	802623c <_malloc_r>
 80263fa:	6028      	str	r0, [r5, #0]
 80263fc:	6128      	str	r0, [r5, #16]
 80263fe:	b920      	cbnz	r0, 802640a <_svfiprintf_r+0x2e>
 8026400:	230c      	movs	r3, #12
 8026402:	603b      	str	r3, [r7, #0]
 8026404:	f04f 30ff 	mov.w	r0, #4294967295
 8026408:	e0d1      	b.n	80265ae <_svfiprintf_r+0x1d2>
 802640a:	2340      	movs	r3, #64	; 0x40
 802640c:	616b      	str	r3, [r5, #20]
 802640e:	2300      	movs	r3, #0
 8026410:	9309      	str	r3, [sp, #36]	; 0x24
 8026412:	2320      	movs	r3, #32
 8026414:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8026418:	f8cd 800c 	str.w	r8, [sp, #12]
 802641c:	2330      	movs	r3, #48	; 0x30
 802641e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80265c8 <_svfiprintf_r+0x1ec>
 8026422:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8026426:	f04f 0901 	mov.w	r9, #1
 802642a:	4623      	mov	r3, r4
 802642c:	469a      	mov	sl, r3
 802642e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8026432:	b10a      	cbz	r2, 8026438 <_svfiprintf_r+0x5c>
 8026434:	2a25      	cmp	r2, #37	; 0x25
 8026436:	d1f9      	bne.n	802642c <_svfiprintf_r+0x50>
 8026438:	ebba 0b04 	subs.w	fp, sl, r4
 802643c:	d00b      	beq.n	8026456 <_svfiprintf_r+0x7a>
 802643e:	465b      	mov	r3, fp
 8026440:	4622      	mov	r2, r4
 8026442:	4629      	mov	r1, r5
 8026444:	4638      	mov	r0, r7
 8026446:	f7ff ff6d 	bl	8026324 <__ssputs_r>
 802644a:	3001      	adds	r0, #1
 802644c:	f000 80aa 	beq.w	80265a4 <_svfiprintf_r+0x1c8>
 8026450:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8026452:	445a      	add	r2, fp
 8026454:	9209      	str	r2, [sp, #36]	; 0x24
 8026456:	f89a 3000 	ldrb.w	r3, [sl]
 802645a:	2b00      	cmp	r3, #0
 802645c:	f000 80a2 	beq.w	80265a4 <_svfiprintf_r+0x1c8>
 8026460:	2300      	movs	r3, #0
 8026462:	f04f 32ff 	mov.w	r2, #4294967295
 8026466:	e9cd 2305 	strd	r2, r3, [sp, #20]
 802646a:	f10a 0a01 	add.w	sl, sl, #1
 802646e:	9304      	str	r3, [sp, #16]
 8026470:	9307      	str	r3, [sp, #28]
 8026472:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8026476:	931a      	str	r3, [sp, #104]	; 0x68
 8026478:	4654      	mov	r4, sl
 802647a:	2205      	movs	r2, #5
 802647c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026480:	4851      	ldr	r0, [pc, #324]	; (80265c8 <_svfiprintf_r+0x1ec>)
 8026482:	f7d9 fe85 	bl	8000190 <memchr>
 8026486:	9a04      	ldr	r2, [sp, #16]
 8026488:	b9d8      	cbnz	r0, 80264c2 <_svfiprintf_r+0xe6>
 802648a:	06d0      	lsls	r0, r2, #27
 802648c:	bf44      	itt	mi
 802648e:	2320      	movmi	r3, #32
 8026490:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8026494:	0711      	lsls	r1, r2, #28
 8026496:	bf44      	itt	mi
 8026498:	232b      	movmi	r3, #43	; 0x2b
 802649a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802649e:	f89a 3000 	ldrb.w	r3, [sl]
 80264a2:	2b2a      	cmp	r3, #42	; 0x2a
 80264a4:	d015      	beq.n	80264d2 <_svfiprintf_r+0xf6>
 80264a6:	9a07      	ldr	r2, [sp, #28]
 80264a8:	4654      	mov	r4, sl
 80264aa:	2000      	movs	r0, #0
 80264ac:	f04f 0c0a 	mov.w	ip, #10
 80264b0:	4621      	mov	r1, r4
 80264b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80264b6:	3b30      	subs	r3, #48	; 0x30
 80264b8:	2b09      	cmp	r3, #9
 80264ba:	d94e      	bls.n	802655a <_svfiprintf_r+0x17e>
 80264bc:	b1b0      	cbz	r0, 80264ec <_svfiprintf_r+0x110>
 80264be:	9207      	str	r2, [sp, #28]
 80264c0:	e014      	b.n	80264ec <_svfiprintf_r+0x110>
 80264c2:	eba0 0308 	sub.w	r3, r0, r8
 80264c6:	fa09 f303 	lsl.w	r3, r9, r3
 80264ca:	4313      	orrs	r3, r2
 80264cc:	9304      	str	r3, [sp, #16]
 80264ce:	46a2      	mov	sl, r4
 80264d0:	e7d2      	b.n	8026478 <_svfiprintf_r+0x9c>
 80264d2:	9b03      	ldr	r3, [sp, #12]
 80264d4:	1d19      	adds	r1, r3, #4
 80264d6:	681b      	ldr	r3, [r3, #0]
 80264d8:	9103      	str	r1, [sp, #12]
 80264da:	2b00      	cmp	r3, #0
 80264dc:	bfbb      	ittet	lt
 80264de:	425b      	neglt	r3, r3
 80264e0:	f042 0202 	orrlt.w	r2, r2, #2
 80264e4:	9307      	strge	r3, [sp, #28]
 80264e6:	9307      	strlt	r3, [sp, #28]
 80264e8:	bfb8      	it	lt
 80264ea:	9204      	strlt	r2, [sp, #16]
 80264ec:	7823      	ldrb	r3, [r4, #0]
 80264ee:	2b2e      	cmp	r3, #46	; 0x2e
 80264f0:	d10c      	bne.n	802650c <_svfiprintf_r+0x130>
 80264f2:	7863      	ldrb	r3, [r4, #1]
 80264f4:	2b2a      	cmp	r3, #42	; 0x2a
 80264f6:	d135      	bne.n	8026564 <_svfiprintf_r+0x188>
 80264f8:	9b03      	ldr	r3, [sp, #12]
 80264fa:	1d1a      	adds	r2, r3, #4
 80264fc:	681b      	ldr	r3, [r3, #0]
 80264fe:	9203      	str	r2, [sp, #12]
 8026500:	2b00      	cmp	r3, #0
 8026502:	bfb8      	it	lt
 8026504:	f04f 33ff 	movlt.w	r3, #4294967295
 8026508:	3402      	adds	r4, #2
 802650a:	9305      	str	r3, [sp, #20]
 802650c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80265cc <_svfiprintf_r+0x1f0>
 8026510:	7821      	ldrb	r1, [r4, #0]
 8026512:	2203      	movs	r2, #3
 8026514:	4650      	mov	r0, sl
 8026516:	f7d9 fe3b 	bl	8000190 <memchr>
 802651a:	b140      	cbz	r0, 802652e <_svfiprintf_r+0x152>
 802651c:	2340      	movs	r3, #64	; 0x40
 802651e:	eba0 000a 	sub.w	r0, r0, sl
 8026522:	fa03 f000 	lsl.w	r0, r3, r0
 8026526:	9b04      	ldr	r3, [sp, #16]
 8026528:	4303      	orrs	r3, r0
 802652a:	3401      	adds	r4, #1
 802652c:	9304      	str	r3, [sp, #16]
 802652e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026532:	4827      	ldr	r0, [pc, #156]	; (80265d0 <_svfiprintf_r+0x1f4>)
 8026534:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8026538:	2206      	movs	r2, #6
 802653a:	f7d9 fe29 	bl	8000190 <memchr>
 802653e:	2800      	cmp	r0, #0
 8026540:	d038      	beq.n	80265b4 <_svfiprintf_r+0x1d8>
 8026542:	4b24      	ldr	r3, [pc, #144]	; (80265d4 <_svfiprintf_r+0x1f8>)
 8026544:	bb1b      	cbnz	r3, 802658e <_svfiprintf_r+0x1b2>
 8026546:	9b03      	ldr	r3, [sp, #12]
 8026548:	3307      	adds	r3, #7
 802654a:	f023 0307 	bic.w	r3, r3, #7
 802654e:	3308      	adds	r3, #8
 8026550:	9303      	str	r3, [sp, #12]
 8026552:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8026554:	4433      	add	r3, r6
 8026556:	9309      	str	r3, [sp, #36]	; 0x24
 8026558:	e767      	b.n	802642a <_svfiprintf_r+0x4e>
 802655a:	fb0c 3202 	mla	r2, ip, r2, r3
 802655e:	460c      	mov	r4, r1
 8026560:	2001      	movs	r0, #1
 8026562:	e7a5      	b.n	80264b0 <_svfiprintf_r+0xd4>
 8026564:	2300      	movs	r3, #0
 8026566:	3401      	adds	r4, #1
 8026568:	9305      	str	r3, [sp, #20]
 802656a:	4619      	mov	r1, r3
 802656c:	f04f 0c0a 	mov.w	ip, #10
 8026570:	4620      	mov	r0, r4
 8026572:	f810 2b01 	ldrb.w	r2, [r0], #1
 8026576:	3a30      	subs	r2, #48	; 0x30
 8026578:	2a09      	cmp	r2, #9
 802657a:	d903      	bls.n	8026584 <_svfiprintf_r+0x1a8>
 802657c:	2b00      	cmp	r3, #0
 802657e:	d0c5      	beq.n	802650c <_svfiprintf_r+0x130>
 8026580:	9105      	str	r1, [sp, #20]
 8026582:	e7c3      	b.n	802650c <_svfiprintf_r+0x130>
 8026584:	fb0c 2101 	mla	r1, ip, r1, r2
 8026588:	4604      	mov	r4, r0
 802658a:	2301      	movs	r3, #1
 802658c:	e7f0      	b.n	8026570 <_svfiprintf_r+0x194>
 802658e:	ab03      	add	r3, sp, #12
 8026590:	9300      	str	r3, [sp, #0]
 8026592:	462a      	mov	r2, r5
 8026594:	4b10      	ldr	r3, [pc, #64]	; (80265d8 <_svfiprintf_r+0x1fc>)
 8026596:	a904      	add	r1, sp, #16
 8026598:	4638      	mov	r0, r7
 802659a:	f3af 8000 	nop.w
 802659e:	1c42      	adds	r2, r0, #1
 80265a0:	4606      	mov	r6, r0
 80265a2:	d1d6      	bne.n	8026552 <_svfiprintf_r+0x176>
 80265a4:	89ab      	ldrh	r3, [r5, #12]
 80265a6:	065b      	lsls	r3, r3, #25
 80265a8:	f53f af2c 	bmi.w	8026404 <_svfiprintf_r+0x28>
 80265ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80265ae:	b01d      	add	sp, #116	; 0x74
 80265b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80265b4:	ab03      	add	r3, sp, #12
 80265b6:	9300      	str	r3, [sp, #0]
 80265b8:	462a      	mov	r2, r5
 80265ba:	4b07      	ldr	r3, [pc, #28]	; (80265d8 <_svfiprintf_r+0x1fc>)
 80265bc:	a904      	add	r1, sp, #16
 80265be:	4638      	mov	r0, r7
 80265c0:	f000 f9d2 	bl	8026968 <_printf_i>
 80265c4:	e7eb      	b.n	802659e <_svfiprintf_r+0x1c2>
 80265c6:	bf00      	nop
 80265c8:	08028638 	.word	0x08028638
 80265cc:	0802863e 	.word	0x0802863e
 80265d0:	08028642 	.word	0x08028642
 80265d4:	00000000 	.word	0x00000000
 80265d8:	08026325 	.word	0x08026325

080265dc <__sfputc_r>:
 80265dc:	6893      	ldr	r3, [r2, #8]
 80265de:	3b01      	subs	r3, #1
 80265e0:	2b00      	cmp	r3, #0
 80265e2:	b410      	push	{r4}
 80265e4:	6093      	str	r3, [r2, #8]
 80265e6:	da07      	bge.n	80265f8 <__sfputc_r+0x1c>
 80265e8:	6994      	ldr	r4, [r2, #24]
 80265ea:	42a3      	cmp	r3, r4
 80265ec:	db01      	blt.n	80265f2 <__sfputc_r+0x16>
 80265ee:	290a      	cmp	r1, #10
 80265f0:	d102      	bne.n	80265f8 <__sfputc_r+0x1c>
 80265f2:	bc10      	pop	{r4}
 80265f4:	f7ff badc 	b.w	8025bb0 <__swbuf_r>
 80265f8:	6813      	ldr	r3, [r2, #0]
 80265fa:	1c58      	adds	r0, r3, #1
 80265fc:	6010      	str	r0, [r2, #0]
 80265fe:	7019      	strb	r1, [r3, #0]
 8026600:	4608      	mov	r0, r1
 8026602:	bc10      	pop	{r4}
 8026604:	4770      	bx	lr

08026606 <__sfputs_r>:
 8026606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026608:	4606      	mov	r6, r0
 802660a:	460f      	mov	r7, r1
 802660c:	4614      	mov	r4, r2
 802660e:	18d5      	adds	r5, r2, r3
 8026610:	42ac      	cmp	r4, r5
 8026612:	d101      	bne.n	8026618 <__sfputs_r+0x12>
 8026614:	2000      	movs	r0, #0
 8026616:	e007      	b.n	8026628 <__sfputs_r+0x22>
 8026618:	f814 1b01 	ldrb.w	r1, [r4], #1
 802661c:	463a      	mov	r2, r7
 802661e:	4630      	mov	r0, r6
 8026620:	f7ff ffdc 	bl	80265dc <__sfputc_r>
 8026624:	1c43      	adds	r3, r0, #1
 8026626:	d1f3      	bne.n	8026610 <__sfputs_r+0xa>
 8026628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0802662c <_vfiprintf_r>:
 802662c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8026630:	460d      	mov	r5, r1
 8026632:	b09d      	sub	sp, #116	; 0x74
 8026634:	4614      	mov	r4, r2
 8026636:	4698      	mov	r8, r3
 8026638:	4606      	mov	r6, r0
 802663a:	b118      	cbz	r0, 8026644 <_vfiprintf_r+0x18>
 802663c:	6983      	ldr	r3, [r0, #24]
 802663e:	b90b      	cbnz	r3, 8026644 <_vfiprintf_r+0x18>
 8026640:	f7ff fc8c 	bl	8025f5c <__sinit>
 8026644:	4b89      	ldr	r3, [pc, #548]	; (802686c <_vfiprintf_r+0x240>)
 8026646:	429d      	cmp	r5, r3
 8026648:	d11b      	bne.n	8026682 <_vfiprintf_r+0x56>
 802664a:	6875      	ldr	r5, [r6, #4]
 802664c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802664e:	07d9      	lsls	r1, r3, #31
 8026650:	d405      	bmi.n	802665e <_vfiprintf_r+0x32>
 8026652:	89ab      	ldrh	r3, [r5, #12]
 8026654:	059a      	lsls	r2, r3, #22
 8026656:	d402      	bmi.n	802665e <_vfiprintf_r+0x32>
 8026658:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802665a:	f7ff fd1d 	bl	8026098 <__retarget_lock_acquire_recursive>
 802665e:	89ab      	ldrh	r3, [r5, #12]
 8026660:	071b      	lsls	r3, r3, #28
 8026662:	d501      	bpl.n	8026668 <_vfiprintf_r+0x3c>
 8026664:	692b      	ldr	r3, [r5, #16]
 8026666:	b9eb      	cbnz	r3, 80266a4 <_vfiprintf_r+0x78>
 8026668:	4629      	mov	r1, r5
 802666a:	4630      	mov	r0, r6
 802666c:	f7ff faf2 	bl	8025c54 <__swsetup_r>
 8026670:	b1c0      	cbz	r0, 80266a4 <_vfiprintf_r+0x78>
 8026672:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8026674:	07dc      	lsls	r4, r3, #31
 8026676:	d50e      	bpl.n	8026696 <_vfiprintf_r+0x6a>
 8026678:	f04f 30ff 	mov.w	r0, #4294967295
 802667c:	b01d      	add	sp, #116	; 0x74
 802667e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8026682:	4b7b      	ldr	r3, [pc, #492]	; (8026870 <_vfiprintf_r+0x244>)
 8026684:	429d      	cmp	r5, r3
 8026686:	d101      	bne.n	802668c <_vfiprintf_r+0x60>
 8026688:	68b5      	ldr	r5, [r6, #8]
 802668a:	e7df      	b.n	802664c <_vfiprintf_r+0x20>
 802668c:	4b79      	ldr	r3, [pc, #484]	; (8026874 <_vfiprintf_r+0x248>)
 802668e:	429d      	cmp	r5, r3
 8026690:	bf08      	it	eq
 8026692:	68f5      	ldreq	r5, [r6, #12]
 8026694:	e7da      	b.n	802664c <_vfiprintf_r+0x20>
 8026696:	89ab      	ldrh	r3, [r5, #12]
 8026698:	0598      	lsls	r0, r3, #22
 802669a:	d4ed      	bmi.n	8026678 <_vfiprintf_r+0x4c>
 802669c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802669e:	f7ff fcfc 	bl	802609a <__retarget_lock_release_recursive>
 80266a2:	e7e9      	b.n	8026678 <_vfiprintf_r+0x4c>
 80266a4:	2300      	movs	r3, #0
 80266a6:	9309      	str	r3, [sp, #36]	; 0x24
 80266a8:	2320      	movs	r3, #32
 80266aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80266ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80266b2:	2330      	movs	r3, #48	; 0x30
 80266b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8026878 <_vfiprintf_r+0x24c>
 80266b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80266bc:	f04f 0901 	mov.w	r9, #1
 80266c0:	4623      	mov	r3, r4
 80266c2:	469a      	mov	sl, r3
 80266c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80266c8:	b10a      	cbz	r2, 80266ce <_vfiprintf_r+0xa2>
 80266ca:	2a25      	cmp	r2, #37	; 0x25
 80266cc:	d1f9      	bne.n	80266c2 <_vfiprintf_r+0x96>
 80266ce:	ebba 0b04 	subs.w	fp, sl, r4
 80266d2:	d00b      	beq.n	80266ec <_vfiprintf_r+0xc0>
 80266d4:	465b      	mov	r3, fp
 80266d6:	4622      	mov	r2, r4
 80266d8:	4629      	mov	r1, r5
 80266da:	4630      	mov	r0, r6
 80266dc:	f7ff ff93 	bl	8026606 <__sfputs_r>
 80266e0:	3001      	adds	r0, #1
 80266e2:	f000 80aa 	beq.w	802683a <_vfiprintf_r+0x20e>
 80266e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80266e8:	445a      	add	r2, fp
 80266ea:	9209      	str	r2, [sp, #36]	; 0x24
 80266ec:	f89a 3000 	ldrb.w	r3, [sl]
 80266f0:	2b00      	cmp	r3, #0
 80266f2:	f000 80a2 	beq.w	802683a <_vfiprintf_r+0x20e>
 80266f6:	2300      	movs	r3, #0
 80266f8:	f04f 32ff 	mov.w	r2, #4294967295
 80266fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8026700:	f10a 0a01 	add.w	sl, sl, #1
 8026704:	9304      	str	r3, [sp, #16]
 8026706:	9307      	str	r3, [sp, #28]
 8026708:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802670c:	931a      	str	r3, [sp, #104]	; 0x68
 802670e:	4654      	mov	r4, sl
 8026710:	2205      	movs	r2, #5
 8026712:	f814 1b01 	ldrb.w	r1, [r4], #1
 8026716:	4858      	ldr	r0, [pc, #352]	; (8026878 <_vfiprintf_r+0x24c>)
 8026718:	f7d9 fd3a 	bl	8000190 <memchr>
 802671c:	9a04      	ldr	r2, [sp, #16]
 802671e:	b9d8      	cbnz	r0, 8026758 <_vfiprintf_r+0x12c>
 8026720:	06d1      	lsls	r1, r2, #27
 8026722:	bf44      	itt	mi
 8026724:	2320      	movmi	r3, #32
 8026726:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 802672a:	0713      	lsls	r3, r2, #28
 802672c:	bf44      	itt	mi
 802672e:	232b      	movmi	r3, #43	; 0x2b
 8026730:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8026734:	f89a 3000 	ldrb.w	r3, [sl]
 8026738:	2b2a      	cmp	r3, #42	; 0x2a
 802673a:	d015      	beq.n	8026768 <_vfiprintf_r+0x13c>
 802673c:	9a07      	ldr	r2, [sp, #28]
 802673e:	4654      	mov	r4, sl
 8026740:	2000      	movs	r0, #0
 8026742:	f04f 0c0a 	mov.w	ip, #10
 8026746:	4621      	mov	r1, r4
 8026748:	f811 3b01 	ldrb.w	r3, [r1], #1
 802674c:	3b30      	subs	r3, #48	; 0x30
 802674e:	2b09      	cmp	r3, #9
 8026750:	d94e      	bls.n	80267f0 <_vfiprintf_r+0x1c4>
 8026752:	b1b0      	cbz	r0, 8026782 <_vfiprintf_r+0x156>
 8026754:	9207      	str	r2, [sp, #28]
 8026756:	e014      	b.n	8026782 <_vfiprintf_r+0x156>
 8026758:	eba0 0308 	sub.w	r3, r0, r8
 802675c:	fa09 f303 	lsl.w	r3, r9, r3
 8026760:	4313      	orrs	r3, r2
 8026762:	9304      	str	r3, [sp, #16]
 8026764:	46a2      	mov	sl, r4
 8026766:	e7d2      	b.n	802670e <_vfiprintf_r+0xe2>
 8026768:	9b03      	ldr	r3, [sp, #12]
 802676a:	1d19      	adds	r1, r3, #4
 802676c:	681b      	ldr	r3, [r3, #0]
 802676e:	9103      	str	r1, [sp, #12]
 8026770:	2b00      	cmp	r3, #0
 8026772:	bfbb      	ittet	lt
 8026774:	425b      	neglt	r3, r3
 8026776:	f042 0202 	orrlt.w	r2, r2, #2
 802677a:	9307      	strge	r3, [sp, #28]
 802677c:	9307      	strlt	r3, [sp, #28]
 802677e:	bfb8      	it	lt
 8026780:	9204      	strlt	r2, [sp, #16]
 8026782:	7823      	ldrb	r3, [r4, #0]
 8026784:	2b2e      	cmp	r3, #46	; 0x2e
 8026786:	d10c      	bne.n	80267a2 <_vfiprintf_r+0x176>
 8026788:	7863      	ldrb	r3, [r4, #1]
 802678a:	2b2a      	cmp	r3, #42	; 0x2a
 802678c:	d135      	bne.n	80267fa <_vfiprintf_r+0x1ce>
 802678e:	9b03      	ldr	r3, [sp, #12]
 8026790:	1d1a      	adds	r2, r3, #4
 8026792:	681b      	ldr	r3, [r3, #0]
 8026794:	9203      	str	r2, [sp, #12]
 8026796:	2b00      	cmp	r3, #0
 8026798:	bfb8      	it	lt
 802679a:	f04f 33ff 	movlt.w	r3, #4294967295
 802679e:	3402      	adds	r4, #2
 80267a0:	9305      	str	r3, [sp, #20]
 80267a2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 802687c <_vfiprintf_r+0x250>
 80267a6:	7821      	ldrb	r1, [r4, #0]
 80267a8:	2203      	movs	r2, #3
 80267aa:	4650      	mov	r0, sl
 80267ac:	f7d9 fcf0 	bl	8000190 <memchr>
 80267b0:	b140      	cbz	r0, 80267c4 <_vfiprintf_r+0x198>
 80267b2:	2340      	movs	r3, #64	; 0x40
 80267b4:	eba0 000a 	sub.w	r0, r0, sl
 80267b8:	fa03 f000 	lsl.w	r0, r3, r0
 80267bc:	9b04      	ldr	r3, [sp, #16]
 80267be:	4303      	orrs	r3, r0
 80267c0:	3401      	adds	r4, #1
 80267c2:	9304      	str	r3, [sp, #16]
 80267c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80267c8:	482d      	ldr	r0, [pc, #180]	; (8026880 <_vfiprintf_r+0x254>)
 80267ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80267ce:	2206      	movs	r2, #6
 80267d0:	f7d9 fcde 	bl	8000190 <memchr>
 80267d4:	2800      	cmp	r0, #0
 80267d6:	d03f      	beq.n	8026858 <_vfiprintf_r+0x22c>
 80267d8:	4b2a      	ldr	r3, [pc, #168]	; (8026884 <_vfiprintf_r+0x258>)
 80267da:	bb1b      	cbnz	r3, 8026824 <_vfiprintf_r+0x1f8>
 80267dc:	9b03      	ldr	r3, [sp, #12]
 80267de:	3307      	adds	r3, #7
 80267e0:	f023 0307 	bic.w	r3, r3, #7
 80267e4:	3308      	adds	r3, #8
 80267e6:	9303      	str	r3, [sp, #12]
 80267e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80267ea:	443b      	add	r3, r7
 80267ec:	9309      	str	r3, [sp, #36]	; 0x24
 80267ee:	e767      	b.n	80266c0 <_vfiprintf_r+0x94>
 80267f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80267f4:	460c      	mov	r4, r1
 80267f6:	2001      	movs	r0, #1
 80267f8:	e7a5      	b.n	8026746 <_vfiprintf_r+0x11a>
 80267fa:	2300      	movs	r3, #0
 80267fc:	3401      	adds	r4, #1
 80267fe:	9305      	str	r3, [sp, #20]
 8026800:	4619      	mov	r1, r3
 8026802:	f04f 0c0a 	mov.w	ip, #10
 8026806:	4620      	mov	r0, r4
 8026808:	f810 2b01 	ldrb.w	r2, [r0], #1
 802680c:	3a30      	subs	r2, #48	; 0x30
 802680e:	2a09      	cmp	r2, #9
 8026810:	d903      	bls.n	802681a <_vfiprintf_r+0x1ee>
 8026812:	2b00      	cmp	r3, #0
 8026814:	d0c5      	beq.n	80267a2 <_vfiprintf_r+0x176>
 8026816:	9105      	str	r1, [sp, #20]
 8026818:	e7c3      	b.n	80267a2 <_vfiprintf_r+0x176>
 802681a:	fb0c 2101 	mla	r1, ip, r1, r2
 802681e:	4604      	mov	r4, r0
 8026820:	2301      	movs	r3, #1
 8026822:	e7f0      	b.n	8026806 <_vfiprintf_r+0x1da>
 8026824:	ab03      	add	r3, sp, #12
 8026826:	9300      	str	r3, [sp, #0]
 8026828:	462a      	mov	r2, r5
 802682a:	4b17      	ldr	r3, [pc, #92]	; (8026888 <_vfiprintf_r+0x25c>)
 802682c:	a904      	add	r1, sp, #16
 802682e:	4630      	mov	r0, r6
 8026830:	f3af 8000 	nop.w
 8026834:	4607      	mov	r7, r0
 8026836:	1c78      	adds	r0, r7, #1
 8026838:	d1d6      	bne.n	80267e8 <_vfiprintf_r+0x1bc>
 802683a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802683c:	07d9      	lsls	r1, r3, #31
 802683e:	d405      	bmi.n	802684c <_vfiprintf_r+0x220>
 8026840:	89ab      	ldrh	r3, [r5, #12]
 8026842:	059a      	lsls	r2, r3, #22
 8026844:	d402      	bmi.n	802684c <_vfiprintf_r+0x220>
 8026846:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8026848:	f7ff fc27 	bl	802609a <__retarget_lock_release_recursive>
 802684c:	89ab      	ldrh	r3, [r5, #12]
 802684e:	065b      	lsls	r3, r3, #25
 8026850:	f53f af12 	bmi.w	8026678 <_vfiprintf_r+0x4c>
 8026854:	9809      	ldr	r0, [sp, #36]	; 0x24
 8026856:	e711      	b.n	802667c <_vfiprintf_r+0x50>
 8026858:	ab03      	add	r3, sp, #12
 802685a:	9300      	str	r3, [sp, #0]
 802685c:	462a      	mov	r2, r5
 802685e:	4b0a      	ldr	r3, [pc, #40]	; (8026888 <_vfiprintf_r+0x25c>)
 8026860:	a904      	add	r1, sp, #16
 8026862:	4630      	mov	r0, r6
 8026864:	f000 f880 	bl	8026968 <_printf_i>
 8026868:	e7e4      	b.n	8026834 <_vfiprintf_r+0x208>
 802686a:	bf00      	nop
 802686c:	080285f8 	.word	0x080285f8
 8026870:	08028618 	.word	0x08028618
 8026874:	080285d8 	.word	0x080285d8
 8026878:	08028638 	.word	0x08028638
 802687c:	0802863e 	.word	0x0802863e
 8026880:	08028642 	.word	0x08028642
 8026884:	00000000 	.word	0x00000000
 8026888:	08026607 	.word	0x08026607

0802688c <_printf_common>:
 802688c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8026890:	4616      	mov	r6, r2
 8026892:	4699      	mov	r9, r3
 8026894:	688a      	ldr	r2, [r1, #8]
 8026896:	690b      	ldr	r3, [r1, #16]
 8026898:	f8dd 8020 	ldr.w	r8, [sp, #32]
 802689c:	4293      	cmp	r3, r2
 802689e:	bfb8      	it	lt
 80268a0:	4613      	movlt	r3, r2
 80268a2:	6033      	str	r3, [r6, #0]
 80268a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80268a8:	4607      	mov	r7, r0
 80268aa:	460c      	mov	r4, r1
 80268ac:	b10a      	cbz	r2, 80268b2 <_printf_common+0x26>
 80268ae:	3301      	adds	r3, #1
 80268b0:	6033      	str	r3, [r6, #0]
 80268b2:	6823      	ldr	r3, [r4, #0]
 80268b4:	0699      	lsls	r1, r3, #26
 80268b6:	bf42      	ittt	mi
 80268b8:	6833      	ldrmi	r3, [r6, #0]
 80268ba:	3302      	addmi	r3, #2
 80268bc:	6033      	strmi	r3, [r6, #0]
 80268be:	6825      	ldr	r5, [r4, #0]
 80268c0:	f015 0506 	ands.w	r5, r5, #6
 80268c4:	d106      	bne.n	80268d4 <_printf_common+0x48>
 80268c6:	f104 0a19 	add.w	sl, r4, #25
 80268ca:	68e3      	ldr	r3, [r4, #12]
 80268cc:	6832      	ldr	r2, [r6, #0]
 80268ce:	1a9b      	subs	r3, r3, r2
 80268d0:	42ab      	cmp	r3, r5
 80268d2:	dc26      	bgt.n	8026922 <_printf_common+0x96>
 80268d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80268d8:	1e13      	subs	r3, r2, #0
 80268da:	6822      	ldr	r2, [r4, #0]
 80268dc:	bf18      	it	ne
 80268de:	2301      	movne	r3, #1
 80268e0:	0692      	lsls	r2, r2, #26
 80268e2:	d42b      	bmi.n	802693c <_printf_common+0xb0>
 80268e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80268e8:	4649      	mov	r1, r9
 80268ea:	4638      	mov	r0, r7
 80268ec:	47c0      	blx	r8
 80268ee:	3001      	adds	r0, #1
 80268f0:	d01e      	beq.n	8026930 <_printf_common+0xa4>
 80268f2:	6823      	ldr	r3, [r4, #0]
 80268f4:	68e5      	ldr	r5, [r4, #12]
 80268f6:	6832      	ldr	r2, [r6, #0]
 80268f8:	f003 0306 	and.w	r3, r3, #6
 80268fc:	2b04      	cmp	r3, #4
 80268fe:	bf08      	it	eq
 8026900:	1aad      	subeq	r5, r5, r2
 8026902:	68a3      	ldr	r3, [r4, #8]
 8026904:	6922      	ldr	r2, [r4, #16]
 8026906:	bf0c      	ite	eq
 8026908:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802690c:	2500      	movne	r5, #0
 802690e:	4293      	cmp	r3, r2
 8026910:	bfc4      	itt	gt
 8026912:	1a9b      	subgt	r3, r3, r2
 8026914:	18ed      	addgt	r5, r5, r3
 8026916:	2600      	movs	r6, #0
 8026918:	341a      	adds	r4, #26
 802691a:	42b5      	cmp	r5, r6
 802691c:	d11a      	bne.n	8026954 <_printf_common+0xc8>
 802691e:	2000      	movs	r0, #0
 8026920:	e008      	b.n	8026934 <_printf_common+0xa8>
 8026922:	2301      	movs	r3, #1
 8026924:	4652      	mov	r2, sl
 8026926:	4649      	mov	r1, r9
 8026928:	4638      	mov	r0, r7
 802692a:	47c0      	blx	r8
 802692c:	3001      	adds	r0, #1
 802692e:	d103      	bne.n	8026938 <_printf_common+0xac>
 8026930:	f04f 30ff 	mov.w	r0, #4294967295
 8026934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8026938:	3501      	adds	r5, #1
 802693a:	e7c6      	b.n	80268ca <_printf_common+0x3e>
 802693c:	18e1      	adds	r1, r4, r3
 802693e:	1c5a      	adds	r2, r3, #1
 8026940:	2030      	movs	r0, #48	; 0x30
 8026942:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8026946:	4422      	add	r2, r4
 8026948:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 802694c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8026950:	3302      	adds	r3, #2
 8026952:	e7c7      	b.n	80268e4 <_printf_common+0x58>
 8026954:	2301      	movs	r3, #1
 8026956:	4622      	mov	r2, r4
 8026958:	4649      	mov	r1, r9
 802695a:	4638      	mov	r0, r7
 802695c:	47c0      	blx	r8
 802695e:	3001      	adds	r0, #1
 8026960:	d0e6      	beq.n	8026930 <_printf_common+0xa4>
 8026962:	3601      	adds	r6, #1
 8026964:	e7d9      	b.n	802691a <_printf_common+0x8e>
	...

08026968 <_printf_i>:
 8026968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802696c:	7e0f      	ldrb	r7, [r1, #24]
 802696e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8026970:	2f78      	cmp	r7, #120	; 0x78
 8026972:	4691      	mov	r9, r2
 8026974:	4680      	mov	r8, r0
 8026976:	460c      	mov	r4, r1
 8026978:	469a      	mov	sl, r3
 802697a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 802697e:	d807      	bhi.n	8026990 <_printf_i+0x28>
 8026980:	2f62      	cmp	r7, #98	; 0x62
 8026982:	d80a      	bhi.n	802699a <_printf_i+0x32>
 8026984:	2f00      	cmp	r7, #0
 8026986:	f000 80d8 	beq.w	8026b3a <_printf_i+0x1d2>
 802698a:	2f58      	cmp	r7, #88	; 0x58
 802698c:	f000 80a3 	beq.w	8026ad6 <_printf_i+0x16e>
 8026990:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8026994:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8026998:	e03a      	b.n	8026a10 <_printf_i+0xa8>
 802699a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 802699e:	2b15      	cmp	r3, #21
 80269a0:	d8f6      	bhi.n	8026990 <_printf_i+0x28>
 80269a2:	a101      	add	r1, pc, #4	; (adr r1, 80269a8 <_printf_i+0x40>)
 80269a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80269a8:	08026a01 	.word	0x08026a01
 80269ac:	08026a15 	.word	0x08026a15
 80269b0:	08026991 	.word	0x08026991
 80269b4:	08026991 	.word	0x08026991
 80269b8:	08026991 	.word	0x08026991
 80269bc:	08026991 	.word	0x08026991
 80269c0:	08026a15 	.word	0x08026a15
 80269c4:	08026991 	.word	0x08026991
 80269c8:	08026991 	.word	0x08026991
 80269cc:	08026991 	.word	0x08026991
 80269d0:	08026991 	.word	0x08026991
 80269d4:	08026b21 	.word	0x08026b21
 80269d8:	08026a45 	.word	0x08026a45
 80269dc:	08026b03 	.word	0x08026b03
 80269e0:	08026991 	.word	0x08026991
 80269e4:	08026991 	.word	0x08026991
 80269e8:	08026b43 	.word	0x08026b43
 80269ec:	08026991 	.word	0x08026991
 80269f0:	08026a45 	.word	0x08026a45
 80269f4:	08026991 	.word	0x08026991
 80269f8:	08026991 	.word	0x08026991
 80269fc:	08026b0b 	.word	0x08026b0b
 8026a00:	682b      	ldr	r3, [r5, #0]
 8026a02:	1d1a      	adds	r2, r3, #4
 8026a04:	681b      	ldr	r3, [r3, #0]
 8026a06:	602a      	str	r2, [r5, #0]
 8026a08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8026a0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8026a10:	2301      	movs	r3, #1
 8026a12:	e0a3      	b.n	8026b5c <_printf_i+0x1f4>
 8026a14:	6820      	ldr	r0, [r4, #0]
 8026a16:	6829      	ldr	r1, [r5, #0]
 8026a18:	0606      	lsls	r6, r0, #24
 8026a1a:	f101 0304 	add.w	r3, r1, #4
 8026a1e:	d50a      	bpl.n	8026a36 <_printf_i+0xce>
 8026a20:	680e      	ldr	r6, [r1, #0]
 8026a22:	602b      	str	r3, [r5, #0]
 8026a24:	2e00      	cmp	r6, #0
 8026a26:	da03      	bge.n	8026a30 <_printf_i+0xc8>
 8026a28:	232d      	movs	r3, #45	; 0x2d
 8026a2a:	4276      	negs	r6, r6
 8026a2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8026a30:	485e      	ldr	r0, [pc, #376]	; (8026bac <_printf_i+0x244>)
 8026a32:	230a      	movs	r3, #10
 8026a34:	e019      	b.n	8026a6a <_printf_i+0x102>
 8026a36:	680e      	ldr	r6, [r1, #0]
 8026a38:	602b      	str	r3, [r5, #0]
 8026a3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8026a3e:	bf18      	it	ne
 8026a40:	b236      	sxthne	r6, r6
 8026a42:	e7ef      	b.n	8026a24 <_printf_i+0xbc>
 8026a44:	682b      	ldr	r3, [r5, #0]
 8026a46:	6820      	ldr	r0, [r4, #0]
 8026a48:	1d19      	adds	r1, r3, #4
 8026a4a:	6029      	str	r1, [r5, #0]
 8026a4c:	0601      	lsls	r1, r0, #24
 8026a4e:	d501      	bpl.n	8026a54 <_printf_i+0xec>
 8026a50:	681e      	ldr	r6, [r3, #0]
 8026a52:	e002      	b.n	8026a5a <_printf_i+0xf2>
 8026a54:	0646      	lsls	r6, r0, #25
 8026a56:	d5fb      	bpl.n	8026a50 <_printf_i+0xe8>
 8026a58:	881e      	ldrh	r6, [r3, #0]
 8026a5a:	4854      	ldr	r0, [pc, #336]	; (8026bac <_printf_i+0x244>)
 8026a5c:	2f6f      	cmp	r7, #111	; 0x6f
 8026a5e:	bf0c      	ite	eq
 8026a60:	2308      	moveq	r3, #8
 8026a62:	230a      	movne	r3, #10
 8026a64:	2100      	movs	r1, #0
 8026a66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8026a6a:	6865      	ldr	r5, [r4, #4]
 8026a6c:	60a5      	str	r5, [r4, #8]
 8026a6e:	2d00      	cmp	r5, #0
 8026a70:	bfa2      	ittt	ge
 8026a72:	6821      	ldrge	r1, [r4, #0]
 8026a74:	f021 0104 	bicge.w	r1, r1, #4
 8026a78:	6021      	strge	r1, [r4, #0]
 8026a7a:	b90e      	cbnz	r6, 8026a80 <_printf_i+0x118>
 8026a7c:	2d00      	cmp	r5, #0
 8026a7e:	d04d      	beq.n	8026b1c <_printf_i+0x1b4>
 8026a80:	4615      	mov	r5, r2
 8026a82:	fbb6 f1f3 	udiv	r1, r6, r3
 8026a86:	fb03 6711 	mls	r7, r3, r1, r6
 8026a8a:	5dc7      	ldrb	r7, [r0, r7]
 8026a8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8026a90:	4637      	mov	r7, r6
 8026a92:	42bb      	cmp	r3, r7
 8026a94:	460e      	mov	r6, r1
 8026a96:	d9f4      	bls.n	8026a82 <_printf_i+0x11a>
 8026a98:	2b08      	cmp	r3, #8
 8026a9a:	d10b      	bne.n	8026ab4 <_printf_i+0x14c>
 8026a9c:	6823      	ldr	r3, [r4, #0]
 8026a9e:	07de      	lsls	r6, r3, #31
 8026aa0:	d508      	bpl.n	8026ab4 <_printf_i+0x14c>
 8026aa2:	6923      	ldr	r3, [r4, #16]
 8026aa4:	6861      	ldr	r1, [r4, #4]
 8026aa6:	4299      	cmp	r1, r3
 8026aa8:	bfde      	ittt	le
 8026aaa:	2330      	movle	r3, #48	; 0x30
 8026aac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8026ab0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8026ab4:	1b52      	subs	r2, r2, r5
 8026ab6:	6122      	str	r2, [r4, #16]
 8026ab8:	f8cd a000 	str.w	sl, [sp]
 8026abc:	464b      	mov	r3, r9
 8026abe:	aa03      	add	r2, sp, #12
 8026ac0:	4621      	mov	r1, r4
 8026ac2:	4640      	mov	r0, r8
 8026ac4:	f7ff fee2 	bl	802688c <_printf_common>
 8026ac8:	3001      	adds	r0, #1
 8026aca:	d14c      	bne.n	8026b66 <_printf_i+0x1fe>
 8026acc:	f04f 30ff 	mov.w	r0, #4294967295
 8026ad0:	b004      	add	sp, #16
 8026ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8026ad6:	4835      	ldr	r0, [pc, #212]	; (8026bac <_printf_i+0x244>)
 8026ad8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8026adc:	6829      	ldr	r1, [r5, #0]
 8026ade:	6823      	ldr	r3, [r4, #0]
 8026ae0:	f851 6b04 	ldr.w	r6, [r1], #4
 8026ae4:	6029      	str	r1, [r5, #0]
 8026ae6:	061d      	lsls	r5, r3, #24
 8026ae8:	d514      	bpl.n	8026b14 <_printf_i+0x1ac>
 8026aea:	07df      	lsls	r7, r3, #31
 8026aec:	bf44      	itt	mi
 8026aee:	f043 0320 	orrmi.w	r3, r3, #32
 8026af2:	6023      	strmi	r3, [r4, #0]
 8026af4:	b91e      	cbnz	r6, 8026afe <_printf_i+0x196>
 8026af6:	6823      	ldr	r3, [r4, #0]
 8026af8:	f023 0320 	bic.w	r3, r3, #32
 8026afc:	6023      	str	r3, [r4, #0]
 8026afe:	2310      	movs	r3, #16
 8026b00:	e7b0      	b.n	8026a64 <_printf_i+0xfc>
 8026b02:	6823      	ldr	r3, [r4, #0]
 8026b04:	f043 0320 	orr.w	r3, r3, #32
 8026b08:	6023      	str	r3, [r4, #0]
 8026b0a:	2378      	movs	r3, #120	; 0x78
 8026b0c:	4828      	ldr	r0, [pc, #160]	; (8026bb0 <_printf_i+0x248>)
 8026b0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8026b12:	e7e3      	b.n	8026adc <_printf_i+0x174>
 8026b14:	0659      	lsls	r1, r3, #25
 8026b16:	bf48      	it	mi
 8026b18:	b2b6      	uxthmi	r6, r6
 8026b1a:	e7e6      	b.n	8026aea <_printf_i+0x182>
 8026b1c:	4615      	mov	r5, r2
 8026b1e:	e7bb      	b.n	8026a98 <_printf_i+0x130>
 8026b20:	682b      	ldr	r3, [r5, #0]
 8026b22:	6826      	ldr	r6, [r4, #0]
 8026b24:	6961      	ldr	r1, [r4, #20]
 8026b26:	1d18      	adds	r0, r3, #4
 8026b28:	6028      	str	r0, [r5, #0]
 8026b2a:	0635      	lsls	r5, r6, #24
 8026b2c:	681b      	ldr	r3, [r3, #0]
 8026b2e:	d501      	bpl.n	8026b34 <_printf_i+0x1cc>
 8026b30:	6019      	str	r1, [r3, #0]
 8026b32:	e002      	b.n	8026b3a <_printf_i+0x1d2>
 8026b34:	0670      	lsls	r0, r6, #25
 8026b36:	d5fb      	bpl.n	8026b30 <_printf_i+0x1c8>
 8026b38:	8019      	strh	r1, [r3, #0]
 8026b3a:	2300      	movs	r3, #0
 8026b3c:	6123      	str	r3, [r4, #16]
 8026b3e:	4615      	mov	r5, r2
 8026b40:	e7ba      	b.n	8026ab8 <_printf_i+0x150>
 8026b42:	682b      	ldr	r3, [r5, #0]
 8026b44:	1d1a      	adds	r2, r3, #4
 8026b46:	602a      	str	r2, [r5, #0]
 8026b48:	681d      	ldr	r5, [r3, #0]
 8026b4a:	6862      	ldr	r2, [r4, #4]
 8026b4c:	2100      	movs	r1, #0
 8026b4e:	4628      	mov	r0, r5
 8026b50:	f7d9 fb1e 	bl	8000190 <memchr>
 8026b54:	b108      	cbz	r0, 8026b5a <_printf_i+0x1f2>
 8026b56:	1b40      	subs	r0, r0, r5
 8026b58:	6060      	str	r0, [r4, #4]
 8026b5a:	6863      	ldr	r3, [r4, #4]
 8026b5c:	6123      	str	r3, [r4, #16]
 8026b5e:	2300      	movs	r3, #0
 8026b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8026b64:	e7a8      	b.n	8026ab8 <_printf_i+0x150>
 8026b66:	6923      	ldr	r3, [r4, #16]
 8026b68:	462a      	mov	r2, r5
 8026b6a:	4649      	mov	r1, r9
 8026b6c:	4640      	mov	r0, r8
 8026b6e:	47d0      	blx	sl
 8026b70:	3001      	adds	r0, #1
 8026b72:	d0ab      	beq.n	8026acc <_printf_i+0x164>
 8026b74:	6823      	ldr	r3, [r4, #0]
 8026b76:	079b      	lsls	r3, r3, #30
 8026b78:	d413      	bmi.n	8026ba2 <_printf_i+0x23a>
 8026b7a:	68e0      	ldr	r0, [r4, #12]
 8026b7c:	9b03      	ldr	r3, [sp, #12]
 8026b7e:	4298      	cmp	r0, r3
 8026b80:	bfb8      	it	lt
 8026b82:	4618      	movlt	r0, r3
 8026b84:	e7a4      	b.n	8026ad0 <_printf_i+0x168>
 8026b86:	2301      	movs	r3, #1
 8026b88:	4632      	mov	r2, r6
 8026b8a:	4649      	mov	r1, r9
 8026b8c:	4640      	mov	r0, r8
 8026b8e:	47d0      	blx	sl
 8026b90:	3001      	adds	r0, #1
 8026b92:	d09b      	beq.n	8026acc <_printf_i+0x164>
 8026b94:	3501      	adds	r5, #1
 8026b96:	68e3      	ldr	r3, [r4, #12]
 8026b98:	9903      	ldr	r1, [sp, #12]
 8026b9a:	1a5b      	subs	r3, r3, r1
 8026b9c:	42ab      	cmp	r3, r5
 8026b9e:	dcf2      	bgt.n	8026b86 <_printf_i+0x21e>
 8026ba0:	e7eb      	b.n	8026b7a <_printf_i+0x212>
 8026ba2:	2500      	movs	r5, #0
 8026ba4:	f104 0619 	add.w	r6, r4, #25
 8026ba8:	e7f5      	b.n	8026b96 <_printf_i+0x22e>
 8026baa:	bf00      	nop
 8026bac:	08028649 	.word	0x08028649
 8026bb0:	0802865a 	.word	0x0802865a

08026bb4 <_sbrk_r>:
 8026bb4:	b538      	push	{r3, r4, r5, lr}
 8026bb6:	4d06      	ldr	r5, [pc, #24]	; (8026bd0 <_sbrk_r+0x1c>)
 8026bb8:	2300      	movs	r3, #0
 8026bba:	4604      	mov	r4, r0
 8026bbc:	4608      	mov	r0, r1
 8026bbe:	602b      	str	r3, [r5, #0]
 8026bc0:	f7df fd9e 	bl	8006700 <_sbrk>
 8026bc4:	1c43      	adds	r3, r0, #1
 8026bc6:	d102      	bne.n	8026bce <_sbrk_r+0x1a>
 8026bc8:	682b      	ldr	r3, [r5, #0]
 8026bca:	b103      	cbz	r3, 8026bce <_sbrk_r+0x1a>
 8026bcc:	6023      	str	r3, [r4, #0]
 8026bce:	bd38      	pop	{r3, r4, r5, pc}
 8026bd0:	20004208 	.word	0x20004208

08026bd4 <__sread>:
 8026bd4:	b510      	push	{r4, lr}
 8026bd6:	460c      	mov	r4, r1
 8026bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026bdc:	f000 f8f8 	bl	8026dd0 <_read_r>
 8026be0:	2800      	cmp	r0, #0
 8026be2:	bfab      	itete	ge
 8026be4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8026be6:	89a3      	ldrhlt	r3, [r4, #12]
 8026be8:	181b      	addge	r3, r3, r0
 8026bea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8026bee:	bfac      	ite	ge
 8026bf0:	6563      	strge	r3, [r4, #84]	; 0x54
 8026bf2:	81a3      	strhlt	r3, [r4, #12]
 8026bf4:	bd10      	pop	{r4, pc}

08026bf6 <__swrite>:
 8026bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026bfa:	461f      	mov	r7, r3
 8026bfc:	898b      	ldrh	r3, [r1, #12]
 8026bfe:	05db      	lsls	r3, r3, #23
 8026c00:	4605      	mov	r5, r0
 8026c02:	460c      	mov	r4, r1
 8026c04:	4616      	mov	r6, r2
 8026c06:	d505      	bpl.n	8026c14 <__swrite+0x1e>
 8026c08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026c0c:	2302      	movs	r3, #2
 8026c0e:	2200      	movs	r2, #0
 8026c10:	f000 f868 	bl	8026ce4 <_lseek_r>
 8026c14:	89a3      	ldrh	r3, [r4, #12]
 8026c16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8026c1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8026c1e:	81a3      	strh	r3, [r4, #12]
 8026c20:	4632      	mov	r2, r6
 8026c22:	463b      	mov	r3, r7
 8026c24:	4628      	mov	r0, r5
 8026c26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8026c2a:	f000 b817 	b.w	8026c5c <_write_r>

08026c2e <__sseek>:
 8026c2e:	b510      	push	{r4, lr}
 8026c30:	460c      	mov	r4, r1
 8026c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026c36:	f000 f855 	bl	8026ce4 <_lseek_r>
 8026c3a:	1c43      	adds	r3, r0, #1
 8026c3c:	89a3      	ldrh	r3, [r4, #12]
 8026c3e:	bf15      	itete	ne
 8026c40:	6560      	strne	r0, [r4, #84]	; 0x54
 8026c42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8026c46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8026c4a:	81a3      	strheq	r3, [r4, #12]
 8026c4c:	bf18      	it	ne
 8026c4e:	81a3      	strhne	r3, [r4, #12]
 8026c50:	bd10      	pop	{r4, pc}

08026c52 <__sclose>:
 8026c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8026c56:	f000 b813 	b.w	8026c80 <_close_r>
	...

08026c5c <_write_r>:
 8026c5c:	b538      	push	{r3, r4, r5, lr}
 8026c5e:	4d07      	ldr	r5, [pc, #28]	; (8026c7c <_write_r+0x20>)
 8026c60:	4604      	mov	r4, r0
 8026c62:	4608      	mov	r0, r1
 8026c64:	4611      	mov	r1, r2
 8026c66:	2200      	movs	r2, #0
 8026c68:	602a      	str	r2, [r5, #0]
 8026c6a:	461a      	mov	r2, r3
 8026c6c:	f7df fcfc 	bl	8006668 <_write>
 8026c70:	1c43      	adds	r3, r0, #1
 8026c72:	d102      	bne.n	8026c7a <_write_r+0x1e>
 8026c74:	682b      	ldr	r3, [r5, #0]
 8026c76:	b103      	cbz	r3, 8026c7a <_write_r+0x1e>
 8026c78:	6023      	str	r3, [r4, #0]
 8026c7a:	bd38      	pop	{r3, r4, r5, pc}
 8026c7c:	20004208 	.word	0x20004208

08026c80 <_close_r>:
 8026c80:	b538      	push	{r3, r4, r5, lr}
 8026c82:	4d06      	ldr	r5, [pc, #24]	; (8026c9c <_close_r+0x1c>)
 8026c84:	2300      	movs	r3, #0
 8026c86:	4604      	mov	r4, r0
 8026c88:	4608      	mov	r0, r1
 8026c8a:	602b      	str	r3, [r5, #0]
 8026c8c:	f7df fd08 	bl	80066a0 <_close>
 8026c90:	1c43      	adds	r3, r0, #1
 8026c92:	d102      	bne.n	8026c9a <_close_r+0x1a>
 8026c94:	682b      	ldr	r3, [r5, #0]
 8026c96:	b103      	cbz	r3, 8026c9a <_close_r+0x1a>
 8026c98:	6023      	str	r3, [r4, #0]
 8026c9a:	bd38      	pop	{r3, r4, r5, pc}
 8026c9c:	20004208 	.word	0x20004208

08026ca0 <_fstat_r>:
 8026ca0:	b538      	push	{r3, r4, r5, lr}
 8026ca2:	4d07      	ldr	r5, [pc, #28]	; (8026cc0 <_fstat_r+0x20>)
 8026ca4:	2300      	movs	r3, #0
 8026ca6:	4604      	mov	r4, r0
 8026ca8:	4608      	mov	r0, r1
 8026caa:	4611      	mov	r1, r2
 8026cac:	602b      	str	r3, [r5, #0]
 8026cae:	f7df fd02 	bl	80066b6 <_fstat>
 8026cb2:	1c43      	adds	r3, r0, #1
 8026cb4:	d102      	bne.n	8026cbc <_fstat_r+0x1c>
 8026cb6:	682b      	ldr	r3, [r5, #0]
 8026cb8:	b103      	cbz	r3, 8026cbc <_fstat_r+0x1c>
 8026cba:	6023      	str	r3, [r4, #0]
 8026cbc:	bd38      	pop	{r3, r4, r5, pc}
 8026cbe:	bf00      	nop
 8026cc0:	20004208 	.word	0x20004208

08026cc4 <_isatty_r>:
 8026cc4:	b538      	push	{r3, r4, r5, lr}
 8026cc6:	4d06      	ldr	r5, [pc, #24]	; (8026ce0 <_isatty_r+0x1c>)
 8026cc8:	2300      	movs	r3, #0
 8026cca:	4604      	mov	r4, r0
 8026ccc:	4608      	mov	r0, r1
 8026cce:	602b      	str	r3, [r5, #0]
 8026cd0:	f7df fd00 	bl	80066d4 <_isatty>
 8026cd4:	1c43      	adds	r3, r0, #1
 8026cd6:	d102      	bne.n	8026cde <_isatty_r+0x1a>
 8026cd8:	682b      	ldr	r3, [r5, #0]
 8026cda:	b103      	cbz	r3, 8026cde <_isatty_r+0x1a>
 8026cdc:	6023      	str	r3, [r4, #0]
 8026cde:	bd38      	pop	{r3, r4, r5, pc}
 8026ce0:	20004208 	.word	0x20004208

08026ce4 <_lseek_r>:
 8026ce4:	b538      	push	{r3, r4, r5, lr}
 8026ce6:	4d07      	ldr	r5, [pc, #28]	; (8026d04 <_lseek_r+0x20>)
 8026ce8:	4604      	mov	r4, r0
 8026cea:	4608      	mov	r0, r1
 8026cec:	4611      	mov	r1, r2
 8026cee:	2200      	movs	r2, #0
 8026cf0:	602a      	str	r2, [r5, #0]
 8026cf2:	461a      	mov	r2, r3
 8026cf4:	f7df fcf8 	bl	80066e8 <_lseek>
 8026cf8:	1c43      	adds	r3, r0, #1
 8026cfa:	d102      	bne.n	8026d02 <_lseek_r+0x1e>
 8026cfc:	682b      	ldr	r3, [r5, #0]
 8026cfe:	b103      	cbz	r3, 8026d02 <_lseek_r+0x1e>
 8026d00:	6023      	str	r3, [r4, #0]
 8026d02:	bd38      	pop	{r3, r4, r5, pc}
 8026d04:	20004208 	.word	0x20004208

08026d08 <memcpy>:
 8026d08:	440a      	add	r2, r1
 8026d0a:	4291      	cmp	r1, r2
 8026d0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8026d10:	d100      	bne.n	8026d14 <memcpy+0xc>
 8026d12:	4770      	bx	lr
 8026d14:	b510      	push	{r4, lr}
 8026d16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8026d1a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8026d1e:	4291      	cmp	r1, r2
 8026d20:	d1f9      	bne.n	8026d16 <memcpy+0xe>
 8026d22:	bd10      	pop	{r4, pc}

08026d24 <memmove>:
 8026d24:	4288      	cmp	r0, r1
 8026d26:	b510      	push	{r4, lr}
 8026d28:	eb01 0402 	add.w	r4, r1, r2
 8026d2c:	d902      	bls.n	8026d34 <memmove+0x10>
 8026d2e:	4284      	cmp	r4, r0
 8026d30:	4623      	mov	r3, r4
 8026d32:	d807      	bhi.n	8026d44 <memmove+0x20>
 8026d34:	1e43      	subs	r3, r0, #1
 8026d36:	42a1      	cmp	r1, r4
 8026d38:	d008      	beq.n	8026d4c <memmove+0x28>
 8026d3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8026d3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8026d42:	e7f8      	b.n	8026d36 <memmove+0x12>
 8026d44:	4402      	add	r2, r0
 8026d46:	4601      	mov	r1, r0
 8026d48:	428a      	cmp	r2, r1
 8026d4a:	d100      	bne.n	8026d4e <memmove+0x2a>
 8026d4c:	bd10      	pop	{r4, pc}
 8026d4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8026d52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8026d56:	e7f7      	b.n	8026d48 <memmove+0x24>

08026d58 <__malloc_lock>:
 8026d58:	4801      	ldr	r0, [pc, #4]	; (8026d60 <__malloc_lock+0x8>)
 8026d5a:	f7ff b99d 	b.w	8026098 <__retarget_lock_acquire_recursive>
 8026d5e:	bf00      	nop
 8026d60:	200041fc 	.word	0x200041fc

08026d64 <__malloc_unlock>:
 8026d64:	4801      	ldr	r0, [pc, #4]	; (8026d6c <__malloc_unlock+0x8>)
 8026d66:	f7ff b998 	b.w	802609a <__retarget_lock_release_recursive>
 8026d6a:	bf00      	nop
 8026d6c:	200041fc 	.word	0x200041fc

08026d70 <_realloc_r>:
 8026d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8026d74:	4680      	mov	r8, r0
 8026d76:	4614      	mov	r4, r2
 8026d78:	460e      	mov	r6, r1
 8026d7a:	b921      	cbnz	r1, 8026d86 <_realloc_r+0x16>
 8026d7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8026d80:	4611      	mov	r1, r2
 8026d82:	f7ff ba5b 	b.w	802623c <_malloc_r>
 8026d86:	b92a      	cbnz	r2, 8026d94 <_realloc_r+0x24>
 8026d88:	f7ff f9ee 	bl	8026168 <_free_r>
 8026d8c:	4625      	mov	r5, r4
 8026d8e:	4628      	mov	r0, r5
 8026d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8026d94:	f000 f82e 	bl	8026df4 <_malloc_usable_size_r>
 8026d98:	4284      	cmp	r4, r0
 8026d9a:	4607      	mov	r7, r0
 8026d9c:	d802      	bhi.n	8026da4 <_realloc_r+0x34>
 8026d9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8026da2:	d812      	bhi.n	8026dca <_realloc_r+0x5a>
 8026da4:	4621      	mov	r1, r4
 8026da6:	4640      	mov	r0, r8
 8026da8:	f7ff fa48 	bl	802623c <_malloc_r>
 8026dac:	4605      	mov	r5, r0
 8026dae:	2800      	cmp	r0, #0
 8026db0:	d0ed      	beq.n	8026d8e <_realloc_r+0x1e>
 8026db2:	42bc      	cmp	r4, r7
 8026db4:	4622      	mov	r2, r4
 8026db6:	4631      	mov	r1, r6
 8026db8:	bf28      	it	cs
 8026dba:	463a      	movcs	r2, r7
 8026dbc:	f7ff ffa4 	bl	8026d08 <memcpy>
 8026dc0:	4631      	mov	r1, r6
 8026dc2:	4640      	mov	r0, r8
 8026dc4:	f7ff f9d0 	bl	8026168 <_free_r>
 8026dc8:	e7e1      	b.n	8026d8e <_realloc_r+0x1e>
 8026dca:	4635      	mov	r5, r6
 8026dcc:	e7df      	b.n	8026d8e <_realloc_r+0x1e>
	...

08026dd0 <_read_r>:
 8026dd0:	b538      	push	{r3, r4, r5, lr}
 8026dd2:	4d07      	ldr	r5, [pc, #28]	; (8026df0 <_read_r+0x20>)
 8026dd4:	4604      	mov	r4, r0
 8026dd6:	4608      	mov	r0, r1
 8026dd8:	4611      	mov	r1, r2
 8026dda:	2200      	movs	r2, #0
 8026ddc:	602a      	str	r2, [r5, #0]
 8026dde:	461a      	mov	r2, r3
 8026de0:	f7df fc25 	bl	800662e <_read>
 8026de4:	1c43      	adds	r3, r0, #1
 8026de6:	d102      	bne.n	8026dee <_read_r+0x1e>
 8026de8:	682b      	ldr	r3, [r5, #0]
 8026dea:	b103      	cbz	r3, 8026dee <_read_r+0x1e>
 8026dec:	6023      	str	r3, [r4, #0]
 8026dee:	bd38      	pop	{r3, r4, r5, pc}
 8026df0:	20004208 	.word	0x20004208

08026df4 <_malloc_usable_size_r>:
 8026df4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8026df8:	1f18      	subs	r0, r3, #4
 8026dfa:	2b00      	cmp	r3, #0
 8026dfc:	bfbc      	itt	lt
 8026dfe:	580b      	ldrlt	r3, [r1, r0]
 8026e00:	18c0      	addlt	r0, r0, r3
 8026e02:	4770      	bx	lr

08026e04 <abort>:
 8026e04:	b508      	push	{r3, lr}
 8026e06:	2006      	movs	r0, #6
 8026e08:	f000 f82c 	bl	8026e64 <raise>
 8026e0c:	2001      	movs	r0, #1
 8026e0e:	f7df fc04 	bl	800661a <_exit>

08026e12 <_raise_r>:
 8026e12:	291f      	cmp	r1, #31
 8026e14:	b538      	push	{r3, r4, r5, lr}
 8026e16:	4604      	mov	r4, r0
 8026e18:	460d      	mov	r5, r1
 8026e1a:	d904      	bls.n	8026e26 <_raise_r+0x14>
 8026e1c:	2316      	movs	r3, #22
 8026e1e:	6003      	str	r3, [r0, #0]
 8026e20:	f04f 30ff 	mov.w	r0, #4294967295
 8026e24:	bd38      	pop	{r3, r4, r5, pc}
 8026e26:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8026e28:	b112      	cbz	r2, 8026e30 <_raise_r+0x1e>
 8026e2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8026e2e:	b94b      	cbnz	r3, 8026e44 <_raise_r+0x32>
 8026e30:	4620      	mov	r0, r4
 8026e32:	f000 f831 	bl	8026e98 <_getpid_r>
 8026e36:	462a      	mov	r2, r5
 8026e38:	4601      	mov	r1, r0
 8026e3a:	4620      	mov	r0, r4
 8026e3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8026e40:	f000 b818 	b.w	8026e74 <_kill_r>
 8026e44:	2b01      	cmp	r3, #1
 8026e46:	d00a      	beq.n	8026e5e <_raise_r+0x4c>
 8026e48:	1c59      	adds	r1, r3, #1
 8026e4a:	d103      	bne.n	8026e54 <_raise_r+0x42>
 8026e4c:	2316      	movs	r3, #22
 8026e4e:	6003      	str	r3, [r0, #0]
 8026e50:	2001      	movs	r0, #1
 8026e52:	e7e7      	b.n	8026e24 <_raise_r+0x12>
 8026e54:	2400      	movs	r4, #0
 8026e56:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8026e5a:	4628      	mov	r0, r5
 8026e5c:	4798      	blx	r3
 8026e5e:	2000      	movs	r0, #0
 8026e60:	e7e0      	b.n	8026e24 <_raise_r+0x12>
	...

08026e64 <raise>:
 8026e64:	4b02      	ldr	r3, [pc, #8]	; (8026e70 <raise+0xc>)
 8026e66:	4601      	mov	r1, r0
 8026e68:	6818      	ldr	r0, [r3, #0]
 8026e6a:	f7ff bfd2 	b.w	8026e12 <_raise_r>
 8026e6e:	bf00      	nop
 8026e70:	200001dc 	.word	0x200001dc

08026e74 <_kill_r>:
 8026e74:	b538      	push	{r3, r4, r5, lr}
 8026e76:	4d07      	ldr	r5, [pc, #28]	; (8026e94 <_kill_r+0x20>)
 8026e78:	2300      	movs	r3, #0
 8026e7a:	4604      	mov	r4, r0
 8026e7c:	4608      	mov	r0, r1
 8026e7e:	4611      	mov	r1, r2
 8026e80:	602b      	str	r3, [r5, #0]
 8026e82:	f7df fbba 	bl	80065fa <_kill>
 8026e86:	1c43      	adds	r3, r0, #1
 8026e88:	d102      	bne.n	8026e90 <_kill_r+0x1c>
 8026e8a:	682b      	ldr	r3, [r5, #0]
 8026e8c:	b103      	cbz	r3, 8026e90 <_kill_r+0x1c>
 8026e8e:	6023      	str	r3, [r4, #0]
 8026e90:	bd38      	pop	{r3, r4, r5, pc}
 8026e92:	bf00      	nop
 8026e94:	20004208 	.word	0x20004208

08026e98 <_getpid_r>:
 8026e98:	f7df bba8 	b.w	80065ec <_getpid>

08026e9c <_init>:
 8026e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026e9e:	bf00      	nop
 8026ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8026ea2:	bc08      	pop	{r3}
 8026ea4:	469e      	mov	lr, r3
 8026ea6:	4770      	bx	lr

08026ea8 <_fini>:
 8026ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8026eaa:	bf00      	nop
 8026eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8026eae:	bc08      	pop	{r3}
 8026eb0:	469e      	mov	lr, r3
 8026eb2:	4770      	bx	lr
