<?xml version="1.0"?>
<top type="jericho">
    <registers>
        <reg name="CMIC_MMU_COSLC_COUNT_ADDR" no_read="1"/>
        <reg name="CMIC_MMU_COSLC_COUNT_DATA" no_read="1"/>
        <reg name="CMIC_CMC0_FSCHAN_DATA32" no_read="1"/>
        <reg name="CMIC_CMC0_FSCHAN_DATA64_LO" no_read="1"/>
        <reg name="CMIC_FSCHAN_DATA32" no_read="1"/>
        <reg name="CMIC_FSCHAN_DATA64_LO" no_read="1"/>
        <reg name="CMIC_CMC1_FSCHAN_DATA32" no_read="1"/>
        <reg name="CMIC_CMC1_FSCHAN_DATA64_LO" no_read="1"/>
        <reg name="CMIC_CMC2_FSCHAN_DATA32" no_read="1"/>
        <reg name="CMIC_CMC2_FSCHAN_DATA64_LO" no_read="1"/>
        <reg name="CMIC_TS_FREQ_CTRL_LOWER" no_read="1"/>
        <reg name="CMIC_TS_FREQ_CTRL_UPPER" no_read="1"/>
        <reg name="CMIC_BROADSYNC_REF_CLK_GEN_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_CAPTURE_STATUS_1" no_read="1"/>
        <reg name="CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INTERRUPT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INTERRUPT_STATUS" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INTERRUPT_CLR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TM" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_COUNTER_CONFIG_SELECT" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS0_COUNTER_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS0_FREQ_CTRL_FRAC" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS1_COUNTER_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS1_FREQ_CTRL_FRAC" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TIME_CAPTURE_MODE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_FIFO_STATUS" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_0_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_1_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_2_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_3_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_4_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPER" no_read="1"/>
        <reg name="CMIC_TIMESYNC_GPIO_5_INPUT_DIVISOR" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TIMESYNC_TIME_CAPTURE_CONTROL" no_read="1"/>
        <reg name="CMICTXCOSMASK" no_read="1"/>
        <reg name="CMIC_BS_CLK_CTRL" no_read="1"/>
        <reg name="CMIC_BS_CONFIG" no_read="1"/>
        <reg name="CMIC_BS_HEARTBEAT_CTRL" no_read="1"/>
        <reg name="CMIC_BS_HEARTBEAT_DOWN_DURATION" no_read="1"/>
        <reg name="CMIC_BS_HEARTBEAT_UP_DURATION" no_read="1"/>
        <reg name="CMIC_BS_INITIAL_CRC" no_read="1"/>
        <reg name="CMIC_BS_INPUT_TIME_0" no_read="1"/>
        <reg name="CMIC_BS_INPUT_TIME_1" no_read="1"/>
        <reg name="CMIC_BS_INPUT_TIME_2" no_read="1"/>
        <reg name="CMIC_BS_OFFSET_ADJUST_0" no_read="1"/>
        <reg name="CMIC_BS_OFFSET_ADJUST_1" no_read="1"/>
        <reg name="CMIC_BS_OUTPUT_TIME_0" no_read="1"/>
        <reg name="CMIC_BS_OUTPUT_TIME_1" no_read="1"/>
        <reg name="CMIC_BS_OUTPUT_TIME_2" no_read="1"/>
        <reg name="CMIC_BS_REF_CLK_GEN_CTRL" no_read="1"/>
        <reg name="CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS" no_read="1"/>
        <reg name="CMIC_TS_CAPTURE_STATUS" no_read="1"/>
        <reg name="CMIC_TS_CAPTURE_STATUS_CLR" no_read="1"/>
        <reg name="CMIC_TS_FIFO_STATUS" no_read="1"/>
        <reg name="CMIC_TS_INPUT_TIME_FIFO_ID" no_read="1"/>
        <reg name="CMIC_TS_INPUT_TIME_FIFO_TS" no_read="1"/>
        <reg name="CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_LCPLL_CLK_COUNT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_TIME_CAPTURE_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_1_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_2_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_3_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_4_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_5_UP_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_DOWN_EVENT_CTRL" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_OUTPUT_ENABLE" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_PHASE_ADJUST" no_read="1"/>
        <reg name="CMIC_TS_GPIO_6_UP_EVENT_CTRL" no_read="1"/>
        <reg name="FDR_ENABLE_DYNAMIC_MEMORY_ACCESS" no_read="1"/>
        <reg name="FMAC_ENABLE_DYNAMIC_MEMORY_ACCESS" no_read="1"/>
        <reg name="NBIH_ENABLE_DYNAMIC_MEMORY_ACCESS" no_read="1"/>
        <reg name="NBIL_ENABLE_DYNAMIC_MEMORY_ACCESS" no_read="1"/>
        <reg name="FDR_INDIRECT_COMMAND_ADDRESS" no_read="1"/>
        <reg name="FMAC_INDIRECT_COMMAND_ADDRESS" no_read="1"/>
        <reg name="NBIH_INDIRECT_COMMAND_ADDRESS" no_read="1"/>
        <reg name="NBIL_INDIRECT_COMMAND_ADDRESS" no_read="1"/>
        <reg name="FDR_INDIRECT_COMMAND_DATA_INCREMENT" no_read="1"/>
        <reg name="FMAC_INDIRECT_COMMAND_DATA_INCREMENT" no_read="1"/>
        <reg name="NBIH_INDIRECT_COMMAND_DATA_INCREMENT" no_read="1"/>
        <reg name="NBIL_INDIRECT_COMMAND_DATA_INCREMENT" no_read="1"/>
        <reg name="FDR_INDIRECT_COMMAND_WIDE_MEM" no_read="1"/>
        <reg name="FMAC_INDIRECT_COMMAND_WIDE_MEM" no_read="1"/>
        <reg name="NBIH_INDIRECT_COMMAND_WIDE_MEM" no_read="1"/>
        <reg name="NBIL_INDIRECT_COMMAND_WIDE_MEM" no_read="1"/>
        <reg name="FDR_INDIRECT_FORCE_BUBBLE" no_read="1"/>
        <reg name="FMAC_INDIRECT_FORCE_BUBBLE" no_read="1"/>
        <reg name="NBIH_INDIRECT_FORCE_BUBBLE" no_read="1"/>
        <reg name="NBIL_INDIRECT_FORCE_BUBBLE" no_read="1"/>
<!-- Unknown errors -->
        <reg name="CLPORT_SGNDET_EARLYCRS" no_read="1"/>
        <reg name="EDB_PAR_ERR_INITIATE" no_read="1"/>
        <reg name="MACSEC_PROG_TX_CRC" no_read="1"/>
        <reg name="MAC_PFC_CTRL" no_read="1"/>
        <reg name="MAC_PFC_REFRESH_CTRL" no_read="1"/>
        <reg name="SFD_OFFSET" no_read="1"/>
<!-- additional regs r/w test at tr 3 failed on emulation -->
        <reg name="IHB_INTERRUPT_MASK_REGISTER" no_read="1"/>
        <reg name="IHP_VTT_PROGRAM_ENCOUNTERED" no_read="1"/>
        <reg name="ILKN_PMH_ECC_INTERRUPT_REGISTER_TEST" no_read="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND_WR_DATA" no_read="1"/>
        <reg name="ILKN_PMH_INDIRECT_COMMAND" no_read="1"/>
        <reg name="ILKN_PMH_INTERRUPT_REGISTER_TEST" no_read="1"/>
        <reg name="ILKN_PML_ECC_INTERRUPT_REGISTER_TEST" no_read="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND_WR_DATA" no_read="1"/>
        <reg name="ILKN_PML_INDIRECT_COMMAND" no_read="1"/>
        <reg name="ILKN_PML_INTERRUPT_REGISTER_TEST" no_read="1"/>
        <reg name="ILKN_SLE_RX_CFG" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_0" no_read="1"/>
        <reg name="ILKN_SLE_RX_ERRINS_0" no_read="1"/>
        <reg name="ILKN_SLE_RX_LANE" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_ERR_HIGH" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_ERR_LOW" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_PARITY" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_PKT_LOW" no_read="1"/>
        <reg name="ILKN_SLE_TX_CFG" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_0" no_read="1"/>
        <reg name="ILKN_SLE_TX_ERRINS_0" no_read="1"/>
        <reg name="ILKN_SLE_TX_LANE" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_ERR_HIGH" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_ERR_LOW" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_PARITY" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_PKT_LOW" no_read="1"/>
        <reg name="ILKN_SLE_RX_AFIFO_WM" no_read="1"/>
        <reg name="ILKN_SLE_RX_BURST" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_ACC" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_INBAND_DYN" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_INBAND" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_OUTBAND_DYN" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_OUTBAND" no_read="1"/>
        <reg name="ILKN_SLE_RX_CAL_WT" no_read="1"/>
        <reg name="ILKN_SLE_RX_CTL" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_1" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_3" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_HOLD_0" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_HOLD_1" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_HOLD_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_DEBUG_HOLD_3" no_read="1"/>
        <reg name="ILKN_SLE_RX_ERRINS_1" no_read="1"/>
        <reg name="ILKN_SLE_RX_ERRINS_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_ERRINS_3" no_read="1"/>
        <reg name="ILKN_SLE_RX_EXT_INT_2_ND_MASK" no_read="1"/>
        <reg name="ILKN_SLE_RX_EXT_INT_FORCE" no_read="1"/>
        <reg name="ILKN_SLE_RX_EXT_INT_MASK" no_read="1"/>
        <reg name="ILKN_SLE_RX_FCOB_RETRANSMIT_SLOT_DY" no_read="1"/>
        <reg name="ILKN_SLE_RX_FCOB_RETRANSMIT_SLOT" no_read="1"/>
        <reg name="ILKN_SLE_RX_INT_2_ND_MASK" no_read="1"/>
        <reg name="ILKN_SLE_RX_INT_FORCE" no_read="1"/>
        <reg name="ILKN_SLE_RX_INT_MASK" no_read="1"/>
        <reg name="ILKN_SLE_RX_LANE_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_METAFRAME" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_14_10" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_19_15" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_24_20" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_29_25" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_34_30" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_39_35" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_44_40" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_47_45" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_4_0" no_read="1"/>
        <reg name="ILKN_SLE_RX_REMAP_LANE_9_5" no_read="1"/>
        <reg name="ILKN_SLE_RX_RETRANSMIT_CONFIG" no_read="1"/>
        <reg name="ILKN_SLE_RX_RETRANSMIT_TIME_CONFIG_2" no_read="1"/>
        <reg name="ILKN_SLE_RX_RETRANSMIT_TIME_CONFIG" no_read="1"/>
        <reg name="ILKN_SLE_RX_SEGMENT_ENABLE" no_read="1"/>
        <reg name="ILKN_SLE_RX_SERDES_TEST_CNTL" no_read="1"/>
        <reg name="ILKN_SLE_RX_SERDES_TEST_PATTERNA" no_read="1"/>
        <reg name="ILKN_SLE_RX_SERDES_TEST_PATTERNB" no_read="1"/>
        <reg name="ILKN_SLE_RX_SERDES_TEST_PATTERNC" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_ACC" no_read="1"/>
        <reg name="ILKN_SLE_RX_STATS_WT_BYTE_LOW" no_read="1"/>
        <reg name="ILKN_SLE_TX_AFIFO_WM" no_read="1"/>
        <reg name="ILKN_SLE_TX_BURST" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_ACC" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_INBAND_DYN" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_INBAND" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_OUTBAND_DYN" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_OUTBAND" no_read="1"/>
        <reg name="ILKN_SLE_TX_CAL_WT" no_read="1"/>
        <reg name="ILKN_SLE_TX_CTL" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_1" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_2" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_3" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_HOLD_0" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_HOLD_1" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_HOLD_2" no_read="1"/>
        <reg name="ILKN_SLE_TX_DEBUG_HOLD_3" no_read="1"/>
        <reg name="ILKN_SLE_TX_ERRINS_1" no_read="1"/>
        <reg name="ILKN_SLE_TX_ERRINS_2" no_read="1"/>
        <reg name="ILKN_SLE_TX_ERRINS_3" no_read="1"/>
        <reg name="ILKN_SLE_TX_FCOB_RETRANSMIT_SLOT_DY" no_read="1"/>
        <reg name="ILKN_SLE_TX_FCOB_RETRANSMIT_SLOT" no_read="1"/>
        <reg name="ILKN_SLE_TX_FIFO_CFG" no_read="1"/>
        <reg name="ILKN_SLE_TX_INT_2_ND_MASK" no_read="1"/>
        <reg name="ILKN_SLE_TX_INT_FORCE" no_read="1"/>
        <reg name="ILKN_SLE_TX_INT_MASK" no_read="1"/>
        <reg name="ILKN_SLE_TX_LANE_2" no_read="1"/>
        <reg name="ILKN_SLE_TX_METAFRAME" no_read="1"/>
        <reg name="ILKN_SLE_TX_RATE_1" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_14_10" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_19_15" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_24_20" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_29_25" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_34_30" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_39_35" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_44_40" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_47_45" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_4_0" no_read="1"/>
        <reg name="ILKN_SLE_TX_REMAP_LANE_9_5" no_read="1"/>
        <reg name="ILKN_SLE_TX_RETRANSMIT_CONFIG" no_read="1"/>
        <reg name="ILKN_SLE_TX_SEGMENT_ENABLE" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_AFIFO_STALL_SEL" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_TEST_CNTL" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_TEST_PATTERNA" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_TEST_PATTERNB" no_read="1"/>
        <reg name="ILKN_SLE_TX_SERDES_TEST_PATTERNC" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_ACC" no_read="1"/>
        <reg name="ILKN_SLE_TX_STATS_WT_BYTE_LOW" no_read="1"/>
<!-- tr3 emulation reg=CFC_INTERRUPT_MASK_REGISTERr,value=0x55501,expected0x55555 -->
        <reg name="CFC_INTERRUPT_MASK_REGISTER" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_ERR_1B_INITIATE" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_ERR_1B_MONITOR_MEM_MASK" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_ERR_2B_INITIATE" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_ERR_2B_MONITOR_MEM_MASK" no_read="1"/>
        <reg name="MESH_TOPOLOGY_GLOBAL_MEM_OPTIONS" no_read="1"/>
        <reg name="MESH_TOPOLOGY_RESERVED_MTCP" no_read="1"/>
<!-- Dana Ziman (Block Owner) : "The NBIL/NBIH in Jericho has no indirect access." -->
        <reg name="NBIH_INDIRECT_COMMAND_RD_DATA" no_read="1"/>
        <reg name="NBIL_INDIRECT_COMMAND_RD_DATA" no_read="1"/>
<!-- Uri Amit (Block Owner) : "FDR, FMAC and MESH_TOPOLOGY in Jericho has no indirect access." -->
        <reg name="FDR_INDIRECT_COMMAND_RD_DATA" no_read="1"/>
        <reg name="FMAC_INDIRECT_COMMAND_RD_DATA" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_1B_ERR_CNT" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ECC_2B_ERR_CNT" no_read="1"/>
        <reg name="MESH_TOPOLOGY_ERROR_INITIATION_DATA" no_read="1"/>
        <reg name="MESH_TOPOLOGY_PARITY_ERR_CNT" no_read="1"/>
    </registers>
    <memories>
        <mem name="MMU_DRAM_ADDRESS_SPACE" no_read="1"/>
<!-- src/soc/common/mem.c[9409]_soc_mem_read_schan_msg_send unit 0:soc_mem_read: Mem(XXXXXXXXX) invalid S-Channel reply, expected READ_MEMORY_ACK:, opcode 8 -->
        <mem name="EGQ_QP_CBM" no_read="1"/>
        <mem name="EGQ_TCG_CBM" no_read="1"/>
<!-- src/soc/common/mem.c[9409]_soc_mem_read_schan_msg_send unit 0:soc_mem_read: Mem(XXXXXXXXX) invalid S-Channel reply, expected READ_MEMORY_ACK:, opcode 7 /> -->
        <mem name="SER_ACC_TYPE_MAP" no_read="1"/>
        <mem name="SER_MEMORY" no_read="1"/>
        <mem name="SER_RESULT_0" no_read="1"/>
        <mem name="SER_RESULT_1" no_read="1"/>
        <mem name="SER_RESULT_DATA_0" no_read="1"/>
        <mem name="SER_RESULT_DATA_1" no_read="1"/>
        <mem name="SER_RESULT_EXPECTED_0" no_read="1"/>
        <mem name="SER_RESULT_EXPECTED_1" no_read="1"/>
<!-- [bcmDPC]src/soc/dcmn/dcmn_intr_corr_act_func.c[1025]dcmn_interrupt_print_info -->
        <mem name="IDR_MEM_7_INTERNAL"/>
        <mem name="IQM_MEM_1400000"/>
        <mem name="IRE_MEM_2_INTERNAL" no_read="1"/>
        <mem name="IRE_MEM_7_INTERNAL" no_read="1"/>
        <mem name="IRE_MEM_8_INTERNAL" no_read="1"/>
 </memories>
</top>
