
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1032477                       # Simulator instruction rate (inst/s)
host_mem_usage                              201487736                       # Number of bytes of host memory used
host_op_rate                                  1163971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2778.54                       # Real time elapsed on the host
host_tick_rate                              382431173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2868776889                       # Number of instructions simulated
sim_ops                                    3234136552                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       548070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1096095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 171411306                       # Number of branches fetched
system.switch_cpus.committedInsts           868776888                       # Number of instructions committed
system.switch_cpus.committedOps             986379098                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200322                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200322                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    265629168                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    255959243                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    137733427                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            19423681                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     797338708                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            797338708                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1347127280                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    702287277                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           195040550                       # Number of load instructions
system.switch_cpus.num_mem_refs             327442294                       # number of memory refs
system.switch_cpus.num_store_insts          132401744                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     153990269                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            153990269                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    206848215                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    123138345                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         553271356     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3641490      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        20105266      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        13296447      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         5473126      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       18131336      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     21821089      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         3054057      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       18934016      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1208695      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        195040550     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       132401744     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          986379172                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1911020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3822040                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            374                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             547241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       295548                       # Transaction distribution
system.membus.trans_dist::CleanEvict           252478                       # Transaction distribution
system.membus.trans_dist::ReadExReq               828                       # Transaction distribution
system.membus.trans_dist::ReadExResp              828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        547241                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       822764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       821400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1644164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1644164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     54037760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     53945216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    107982976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               107982976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            548069                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  548069    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              548069                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1981260566                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1978026432                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5216476161                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1910068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1022156                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1437037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              952                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             952                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1910068                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5733060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5733060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    337616384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337616384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          548173                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37830144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2459193                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000172                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013099                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2458771     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    422      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2459193                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2805772824                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3984476700                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     35106048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          35106048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     18931712                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       18931712                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       274266                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             274266                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       147904                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            147904                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     33037891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             33037891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      17816413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            17816413                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      17816413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     33037891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            50854304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    295808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    547419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000906035052                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        16513                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        16513                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1240840                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            279451                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     274266                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    147904                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   548532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  295808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1113                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            41839                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            37269                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            38002                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            36346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            35902                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            39014                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            38026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            31418                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            27762                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            25036                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           29689                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           29542                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           32467                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           31043                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           35989                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           38075                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            20704                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16078                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            17588                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            17204                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            17348                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            20684                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            20076                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            19284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            16974                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            15188                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           19352                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           19004                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           18841                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           15990                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           19010                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           22454                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 12037674822                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2737095000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            22301781072                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21989.87                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40739.87                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  276768                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 143436                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.56                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               48.49                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               548532                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              295808                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 273730                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 273689                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 15763                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 15773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 16522                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 16523                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 16517                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 16515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 16514                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 16516                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 16516                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 16515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 16515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 16514                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 16514                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 16514                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 16513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 16513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 16513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 16513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       422993                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   127.577865                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   124.712180                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    29.057363                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127        28408      6.72%      6.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       381760     90.25%     96.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255         2199      0.52%     97.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319         9553      2.26%     99.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383          236      0.06%     99.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447          727      0.17%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511           19      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575           72      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-959            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       422993                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        16513                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     33.150064                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.411788                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.775682                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              3      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            53      0.32%      0.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          288      1.74%      2.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          868      5.26%      7.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         1604      9.71%     17.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         2255     13.66%     30.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2543     15.40%     46.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2424     14.68%     60.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         2082     12.61%     73.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         1599      9.68%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         1037      6.28%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          729      4.41%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          436      2.64%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          272      1.65%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          156      0.94%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           71      0.43%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           45      0.27%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           18      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           16      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           10      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        16513                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        16513                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.911888                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.906609                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.420438                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             742      4.49%      4.49% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               9      0.05%      4.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           15739     95.31%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               9      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              13      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        16513                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              35034816                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  71232                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               18929856                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               35106048                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            18931712                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       32.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       17.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    33.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    17.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.40                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062596350479                       # Total gap between requests
system.mem_ctrls0.avgGap                   2516986.88                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     35034816                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     18929856                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 32970855.763364899904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 17814666.182270448655                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       548532                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       295808                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  22301781072                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24513790176245                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40657.21                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  82870612.61                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1418753700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           754081680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1782165420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         766363860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    176740692870                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    259203027840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      524545620810                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       493.643752                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 672044472694                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 355072602224                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1601423460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           851176755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         2126406240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         777602520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    201444919230                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    238397901600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      529079965245                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       497.910970                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 617717310314                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 409399764604                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     35046784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          35046784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     18898432                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       18898432                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       273803                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             273803                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       147644                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            147644                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     32982119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             32982119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      17785093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            17785093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      17785093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     32982119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            50767212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    295288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    546517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000946190488                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        16483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        16483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1239233                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            278996                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     273803                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    147644                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   547606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  295288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1089                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            42042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            37883                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            37282                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            36177                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            36222                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            39354                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            37924                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            31268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            27274                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            24623                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           28885                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           29557                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           33337                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           31264                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           35599                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           37826                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            21146                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            16320                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            16708                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            17040                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            17772                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            21068                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            20226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            18988                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            16524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            14828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           18882                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           19163                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           19316                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           15886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           19256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           22138                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.05                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 12016033640                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2732585000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            22263227390                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21986.57                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40736.57                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  276168                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 143283                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.53                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               48.52                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               547606                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              295288                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 273283                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 273234                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 15744                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 15760                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 16486                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 16488                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 16485                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 16485                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 16485                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 16485                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 16484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 16484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 16484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 16484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 16484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 16484                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 16483                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 16483                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 16483                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 16483                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    19                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       422327                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   127.564167                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   124.659495                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    29.521297                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        28646      6.78%      6.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       382989     90.69%     97.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         9810      2.32%     99.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          767      0.18%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           87      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       422327                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        16483                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     33.154948                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.396944                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.790529                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              8      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            54      0.33%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          304      1.84%      2.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          862      5.23%      7.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         1613      9.79%     17.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2195     13.32%     30.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         2508     15.22%     45.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2428     14.73%     60.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         2098     12.73%     73.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         1589      9.64%     82.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         1099      6.67%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          708      4.30%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          442      2.68%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          257      1.56%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          154      0.93%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           76      0.46%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           43      0.26%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           28      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            7      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            4      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        16483                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        16483                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.913062                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.907913                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.414986                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             725      4.40%      4.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              15      0.09%      4.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           15719     95.36%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              16      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               8      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        16483                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              34977088                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  69696                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               18896704                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               35046784                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            18898432                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       32.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       17.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    32.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    17.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.40                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062590823978                       # Total gap between requests
system.mem_ctrls1.avgGap                   2521291.70                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     34977088                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     18896704                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 32916528.617433618754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 17783467.222633637488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       547606                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       295288                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  22263227390                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24510412694043                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40655.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  83005109.23                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1411235280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           750089340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1773326100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         762083460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    176454559710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    259443932160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      524475761490                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       493.578008                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 672674532872                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 354442542046                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1604179500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           852641625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2128805280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         779178960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    202021264470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    237913935360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      529180540635                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       498.005620                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 616453056256                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 410664018662                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1362951                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1362951                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1362951                       # number of overall hits
system.l2.overall_hits::total                 1362951                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       548069                       # number of demand (read+write) misses
system.l2.demand_misses::total                 548069                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       548069                       # number of overall misses
system.l2.overall_misses::total                548069                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  50122545150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50122545150                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  50122545150                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50122545150                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1911020                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1911020                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1911020                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1911020                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.286794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.286794                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.286794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.286794                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91452.983383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91452.983383                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91452.983383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91452.983383                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              295548                       # number of writebacks
system.l2.writebacks::total                    295548                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       548069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            548069                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       548069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           548069                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  45431685279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45431685279                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  45431685279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45431685279                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.286794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.286794                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.286794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.286794                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82894.097785                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82894.097785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82894.097785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82894.097785                       # average overall mshr miss latency
system.l2.replacements                         548173                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726608                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726608                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726608                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726608                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          227                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           227                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          828                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 828                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     67874673                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      67874673                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.869748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81974.242754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81974.242754                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     60802978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     60802978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.869748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73433.548309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73433.548309                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1362827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1362827                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       547241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          547241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  50054670477                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50054670477                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1910068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1910068                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.286503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.286503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91467.325140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91467.325140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       547241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       547241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  45370882301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45370882301                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.286503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.286503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82908.412018                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82908.412018                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     7423515                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    552269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.441846                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.704764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       261.569370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3833.725866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.063860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.935968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          804                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61700045                       # Number of tag accesses
system.l2.tags.data_accesses                 61700045                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    868776963                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2868981389                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    868776963                       # number of overall hits
system.cpu.icache.overall_hits::total      2868981389                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    868776963                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2868982257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    868776963                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2868982257                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    868776963                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2868981389                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    868776963                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2868982257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2868982257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3305279.097926                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      111890308891                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     111890308891                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    304982970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        979366407                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    304982970                       # number of overall hits
system.cpu.dcache.overall_hits::total       979366407                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1910987                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6608745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1910987                       # number of overall misses
system.cpu.dcache.overall_misses::total       6608745                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  66042052242                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  66042052242                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  66042052242                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  66042052242                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    306893957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    985975152                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    306893957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    985975152                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006227                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006703                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006227                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006703                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34559.132135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9993.130654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34559.132135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9993.130654                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2978468                       # number of writebacks
system.cpu.dcache.writebacks::total           2978468                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1910987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1910987                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1910987                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1910987                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  64448289084                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  64448289084                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  64448289084                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  64448289084                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006227                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006227                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001938                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33725.132135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33725.132135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33725.132135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33725.132135                       # average overall mshr miss latency
system.cpu.dcache.replacements                6608621                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    183460898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       567801219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1910035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5855520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  65971106781                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  65971106781                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    185370933                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    573656739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34539.213565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11266.481334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1910035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1910035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  64378137591                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64378137591                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33705.213565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33705.213565                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    121522072                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      411565188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          952                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753225                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     70945461                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70945461                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    121523024                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    412318413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74522.543067                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    94.188936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          952                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          952                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     70151493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70151493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73688.543067                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73688.543067                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     10878687                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     33563830                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           33                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       363624                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       363624                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     10878720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     33563962                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11018.909091                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2754.727273                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       336102                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       336102                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10184.909091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10184.909091                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     10878720                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     33563962                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     10878720                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     33563962                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1053103076                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6608877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.346751                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.650678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.348636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584573                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33705907309                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33705907309                       # Number of data accesses

---------- End Simulation Statistics   ----------
