*----------------------------------------------------------------------------------------
*	Innovus 16.12-s051_1 (64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Apr-20 02:21:32 (2020-Apr-20 06:21:32 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: closed_loop_current_controller_v1
*
*	Liberty Libraries used: 
*	        typical_view: /home/sparclab/a/das60/TECHNOLOGY/FROM_MOSIS/TSMC/65nm/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn65lp_200a/tcbn65lptc_ccs.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        1.2 
*
*       Power View : typical_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile /home/sparclab/a/ghosh69/march_20_tapeout/current_source_controller/logs/timingReports/closed_loop_current_controller_v1_postCTS.power
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.63278600 	   74.8311%
Total Switching Power:       0.21279986 	   25.1650%
Total Leakage Power:         0.00003341 	    0.0040%
Total Power:                 0.84561927 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.5075     0.03263   1.887e-05      0.5401       63.88 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                    0.08104      0.1037   1.342e-05      0.1847       21.84 
Clock (Combinational)            0.04425     0.07651   1.113e-06      0.1208       14.28 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.6328      0.2128   3.341e-05      0.8456         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.2     0.6328      0.2128   3.341e-05      0.8456         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
CLK                              0.04425     0.07651   1.113e-06      0.1208       14.28 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.04425     0.07651   1.113e-06      0.1208       14.28 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_CLK_G0_L1_1 (CKBD4): 	   0.04149 
* 		Highest Leakage Power: u_osc_counter/add_26/U1_1_6 (HA1D0): 	 3.796e-07 
* 		Total Cap: 	9.88608e-13 F
* 		Total instances in design:   245
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

Total leakage power = 3.34092e-05 mW
 Cell usage statistics:  
 Library tcbn65lptc_ccs , 245 cells ( 100.000000%) , 3.34092e-05 mW ( 100.000000%  ) 
 