Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Jan 18 10:37:13 2017

Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].
   ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].
   ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].
   ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].
   ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].
   ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].
   ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].
   ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].
   ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].
   ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].
   ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].
   ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].
   ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].
   ram_tdp2_inst
   of frag REGCLKAU connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].
   ram_tdp2_inst_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].
   ram_tdp2_inst
   of frag REGCLKAL connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].
   ram_tdp2_inst_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_7/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   XLXI_7/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_7/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   XLXI_7/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_7/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   XLXI_7/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_7/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   XLXI_7/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
   .gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram
   .r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_r
   egBank
   of frag RDRCLKU connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_r
   egBank_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/pcie/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_r
   egBank
   of frag RDRCLKL connected to power/ground net
   XLXI_8/pcie/pcie_ep0/pcie_blk_if/ll_bridge/rx_bridge/fifo_inst/oq_fifo/Mram_r
   egBank_RDRCLKL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address
   of frag RDRCLKU connected to power/ground net
   XLXI_8/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address_RDRCLKU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   XLXI_8/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address
   of frag RDRCLKL connected to power/ground net
   XLXI_8/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address_RDRCLKL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 23 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:e1b541a9) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 23 IOs, 22 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:e1b541a9) REAL time: 26 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:485d443c) REAL time: 26 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:3b91d448) REAL time: 26 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:3b91d448) REAL time: 1 mins 15 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:3b91d448) REAL time: 1 mins 15 secs 

Phase 7.2  Initial Clock and IO Placement
......
...........
WARNING:Place:644 - A clock IOB clock component is not placed at an optimal
   clock IOB site. The clock IOB component <dco_p> is placed at site <Y33>. The
   clock IO site can use the fast path between the IO and the Clock buffer/GCLK
   if the IOB is placed in the master Clock IOB Site. This is normally an ERROR
   but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <dco_p.PAD>
   allowing your design to continue. This constraint disables all clock placer
   rules related to the specified COMP.PIN. The use of this override is highly
   discouraged as it may lead to very poor timing results. It is recommended
   that this error condition be corrected in the design.
Phase 7.2  Initial Clock and IO Placement (Checksum:9c44d01f) REAL time: 1 mins 17 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:9c44d01f) REAL time: 1 mins 17 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:9c44d01f) REAL time: 1 mins 17 secs 

Phase 10.3  Local Placement Optimization
.......
Phase 10.3  Local Placement Optimization (Checksum:897d850f) REAL time: 1 mins 17 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:897d850f) REAL time: 1 mins 17 secs 

Phase 12.8  Global Placement
............................................................................................
............................
............................................................................
.....................................
................
................
Phase 12.8  Global Placement (Checksum:f3dc581) REAL time: 1 mins 33 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:f3dc581) REAL time: 1 mins 33 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:f3dc581) REAL time: 1 mins 34 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:c0735a85) REAL time: 1 mins 51 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:c0735a85) REAL time: 1 mins 51 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:c0735a85) REAL time: 1 mins 52 secs 

Total REAL time to Placer completion: 1 mins 52 secs 
Total CPU  time to Placer completion: 1 mins 48 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:1841 - One or more GTPs are being used in this design.
   Evaluate the SelectIO-To-GTP Crosstalk section of the Virtex-5 RocketIO GTP
   Transceiver User Guide to ensure that the design SelectIO usage meets the
   guidelines to minimize the impact on GTP performance. 
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_8/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/icdrreset<0> is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:968 - Issue with pin connections and/or configuration on
   block:<XLXI_4/DCM_clk>:<DCM_ADV_DCM_ADV>.  For VARIABLE or DIRECT phase
   shifting the phase shift pins PSEN PSCLK and PSDONE should be connected to
   active signals.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 5,326 out of  69,120    7%
    Number used as Flip Flops:               5,325
    Number used as Latches:                      1
  Number of Slice LUTs:                      4,815 out of  69,120    6%
    Number used as logic:                    4,396 out of  69,120    6%
      Number using O6 output only:           3,527
      Number using O5 output only:             351
      Number using O5 and O6:                  518
    Number used as Memory:                     389 out of  17,920    2%
      Number used as Dual Port RAM:            237
        Number using O6 output only:           110
        Number using O5 output only:             8
        Number using O5 and O6:                119
      Number used as Shift Register:           152
        Number using O6 output only:           152
    Number used as exclusive route-thru:        30
  Number of route-thrus:                       392
    Number using O6 output only:               380
    Number using O5 output only:                12

Slice Logic Distribution:
  Number of occupied Slices:                 2,547 out of  17,280   14%
  Number of LUT Flip Flop pairs used:        7,044
    Number with an unused Flip Flop:         1,718 out of   7,044   24%
    Number with an unused LUT:               2,229 out of   7,044   31%
    Number of fully used LUT-FF pairs:       3,097 out of   7,044   43%
    Number of unique control sets:             385
    Number of slice register sites lost
      to control set restrictions:             774 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        23 out of     640    3%
    Number of LOCed IOBs:                       22 out of      23   95%
    IOB Flip Flops:                              6
    Number of bonded IPADs:                      4
      Number of LOCed IPADs:                     2 out of       4   50%
    Number of bonded OPADs:                      2

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       9 out of     148    6%
    Number using BlockRAM only:                  9
    Total primitives used:
      Number of 36k BlockRAM used:               9
    Total Memory used (KB):                    324 out of   5,328    6%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        7
  Number of BUFDSs:                              1 out of       8   12%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                             2 out of      64    3%
  Number of GTP_DUALs:                           1 out of       8   12%
    Number of LOCed GTP_DUALs:                   1 out of       1  100%
  Number of PCIEs:                               1 out of       1  100%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.63

Peak Memory Usage:  749 MB
Total REAL time to MAP completion:  1 mins 57 secs 
Total CPU time to MAP completion:   1 mins 53 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
