

================================================================
== Vitis HLS Report for 'axi_stream_counter'
================================================================
* Date:           Sun Jun 12 13:07:56 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        axi_stream_counter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     23|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      34|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |add_ln5_fu_35_p2  |         +|   0|  0|  39|          32|           1|
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2   |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|  43|          34|           3|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  14|          3|    1|          3|
    |counter_output_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  23|          5|    2|          5|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   2|   0|    2|          0|
    |counterValue  |  32|   0|   32|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  34|   0|   34|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_local_block         |  out|    1|  ap_ctrl_hs|  axi_stream_counter|  return value|
|ap_local_deadlock      |  out|    1|  ap_ctrl_hs|  axi_stream_counter|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  axi_stream_counter|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  axi_stream_counter|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  axi_stream_counter|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  axi_stream_counter|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  axi_stream_counter|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  axi_stream_counter|  return value|
|ap_return              |  out|   32|  ap_ctrl_hs|  axi_stream_counter|  return value|
|counter_output_TDATA   |  out|   32|        axis|      counter_output|       pointer|
|counter_output_TVALID  |  out|    1|        axis|      counter_output|       pointer|
|counter_output_TREADY  |   in|    1|        axis|      counter_output|       pointer|
+-----------------------+-----+-----+------------+--------------------+--------------+

