#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Apr 16 13:58:43 2019
# Process ID: 40228
# Current directory: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24620 C:\Users\admin\Desktop\SDHW-PAU-FPGA-CTRL-I\CTRL.xpr
# Log file: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/vivado.log
# Journal file: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 892.949 ; gain = 218.980
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:25]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:26]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:43]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.value_delay_default
Compiling module xil_defaultlib.tb_value_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_value_delay_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim/xsim.dir/tb_value_delay_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 14:02:22 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1003.594 ; gain = 84.676
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1003.594 ; gain = 97.008
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1003.594 ; gain = 100.188
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sync_deb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sync_deb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/deb_ns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deb_ns
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sim_1/new/tb_sync_deb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sync_deb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sync_deb_behav xil_defaultlib.tb_sync_deb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/deb_ns.v" Line 6. Module deb_ns(RST_V=1'b1,FREQ=25000000,T_NS=100) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync(RST_V=1)
Compiling module xil_defaultlib.deb_ns(RST_V=1'b1,FREQ=25000000,...
Compiling module xil_defaultlib.tb_sync_deb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sync_deb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim/xsim.dir/tb_sync_deb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 14:12:22 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sync_deb_behav -key {Behavioral:sim_1:Functional:tb_sync_deb} -tclbatch {tb_sync_deb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_sync_deb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sync_deb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.570 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_value_delay [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:25]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:26]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:43]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
ERROR: [VRFC 10-1221] part-select of memory o_r is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v:61]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v:61]
ERROR: [VRFC 10-2787] module tb_value_delay ignored due to previous errors [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:25]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:26]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:43]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.value_delay_default
Compiling module xil_defaultlib.tb_value_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_value_delay_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:37 . Memory (MB): peak = 1131.246 ; gain = 124.676
xsim: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1131.246 ; gain = 124.676
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1131.246 ; gain = 124.676
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:25]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:26]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:43]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.value_delay_default
Compiling module xil_defaultlib.tb_value_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_value_delay_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1138.176 ; gain = 0.000
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1138.176 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1138.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:25]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:26]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:43]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.value_delay_default
Compiling module xil_defaultlib.tb_value_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_value_delay_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1138.176 ; gain = 0.000
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1138.176 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1138.176 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:25]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:26]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:43]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.value_delay_default
Compiling module xil_defaultlib.tb_value_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_value_delay_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1147.188 ; gain = 9.012
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1147.188 ; gain = 9.012
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1147.188 ; gain = 9.012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1176.016 ; gain = 24.109
xsim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1176.016 ; gain = 24.109
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1176.016 ; gain = 24.109
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_amp_ctrl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_amp_ctrl' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_amp_ctrl_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/i2cMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2cMaster
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/amp_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module amp_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/tb_amp_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_amp_ctrl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_amp_ctrl_behav xil_defaultlib.tb_amp_ctrl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2cMaster(SYS_FREQ=10000000,I2C_...
Compiling module xil_defaultlib.amp_ctrl(SYS_FREQ=10000000,I2C_F...
Compiling module xil_defaultlib.tb_amp_ctrl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_amp_ctrl_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim/xsim.dir/tb_amp_ctrl_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 14:37:50 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_amp_ctrl_behav -key {Behavioral:sim_1:Functional:tb_amp_ctrl} -tclbatch {tb_amp_ctrl.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_amp_ctrl.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_amp_ctrl_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1176.016 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 16 14:46:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Tue Apr 16 14:46:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
set_property top CTRL_FPGA [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 16 14:57:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Tue Apr 16 14:57:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 16 15:28:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Tue Apr 16 15:28:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1993 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tftg256-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.039 ; gain = 20.426
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.039 ; gain = 20.426
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 134 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2142.945 ; gain = 966.930
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2356.551 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 16 15:50:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Tue Apr 16 15:50:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1932 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.551 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 134 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2356.551 ; gain = 0.000
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2457.016 ; gain = 31.617
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 16 16:12:59 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Tue Apr 16 16:12:59 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Apr 16 16:33:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Tue Apr 16 16:33:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 09:55:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 09:55:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 11:03:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 11:03:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2457.016 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2457.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 134 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2457.016 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 11:10:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 11:32:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 11:32:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 2198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2567.895 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2567.895 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2567.895 ; gain = 52.449
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sim_1/new/tb_sync_deb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/src/tb_amp_ctrl.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 11:44:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 13:44:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 13:44:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 13:45:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 13:45:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 13:46:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 13:46:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 2271 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2640.383 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2640.383 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2640.383 ; gain = 42.352
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 13:56:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
close_design
set_property top tb_value_delay [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:22]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:23]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.value_delay_default
Compiling module xil_defaultlib.tb_value_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_value_delay_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2664.891 ; gain = 0.000
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 14:34:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 14:34:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 14:35:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 14:35:23 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 14:36:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 14:36:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:22]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:23]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.value_delay_default
Compiling module xil_defaultlib.tb_value_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_value_delay_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim/xsim.dir/tb_value_delay_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 17 14:40:19 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2664.891 ; gain = 0.000
run all
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2666.633 ; gain = 1.742
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2666.633 ; gain = 1.742
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 134 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2666.633 ; gain = 1.742
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 14:57:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 14:57:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Wed Apr 17 14:59:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Wed Apr 17 14:59:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 17 15:21:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1

launch_runs impl_1 -jobs 6
[Thu Apr 18 11:05:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Thu Apr 18 11:05:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 18 11:11:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_value_delay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_value_delay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module value_delay
WARNING: [VRFC 10-1315] redeclaration of ansi port irq_valid is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:22]
WARNING: [VRFC 10-1315] redeclaration of ansi port reg_value_limit is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:23]
WARNING: [VRFC 10-1315] redeclaration of ansi port o is not allowed [C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/value_delay.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.srcs/sources_1/new/tb_value_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_value_delay
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8e975666224a4d019cbc84acf3880afa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_value_delay_behav xil_defaultlib.tb_value_delay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.value_delay_default
Compiling module xil_defaultlib.tb_value_delay
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_value_delay_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_value_delay_behav -key {Behavioral:sim_1:Functional:tb_value_delay} -tclbatch {tb_value_delay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_value_delay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_value_delay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.574 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 14:21:49 2019...
