# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 6
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-10.10"
module \always01
  attribute \src "dut.sv:1.17-1.22"
  wire input 1 \clock
  attribute \src "dut.sv:1.24-1.29"
  wire input 2 \reset
  attribute \src "dut.sv:1.31-1.36"
  wire width 4 output 3 \count
  wire width 64 $auto$expression.cpp:1949:import_operation$2
  wire width 64 $auto$rtlil.cc:3474:Mux$5
  cell $add $add$dut.sv:8$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \count
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1949:import_operation$2
  end
  cell $mux $mux$dut.sv:8$4
    parameter \WIDTH 64
    connect \A $auto$expression.cpp:1949:import_operation$2
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \S \reset
    connect \Y $auto$rtlil.cc:3474:Mux$5
  end
  attribute \src "dut.sv:7.1-8.34"
  attribute \always_ff 1
  process $proc$dut.sv:7$1
    sync posedge \clock
      update \count $auto$rtlil.cc:3474:Mux$5 [3:0]
  end
end
