## sarasa



### CRC 18 bit SMPTE

This module calculate the 18 bits CRC define the SMPTE-292M (HD-SDI) standards. It is design with the polynomial *x^18+x^5+x^4+1*. The module has one clock of latency. The `crc_clr` input must be asserted with the first word of a new calculation.

### sarasa



---------------------------------------------------------------------
