# Reading D:/Application/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do custom_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Application/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/DSD_coursework/mul {D:/DSD_coursework/mul/lpm_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:03 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD_coursework/mul" D:/DSD_coursework/mul/lpm_1.v 
# -- Compiling module lpm_1
# 
# Top level modules:
# 	lpm_1
# End time: 15:17:03 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/DSD_coursework/mul/db {D:/DSD_coursework/mul/db/mult_b8n.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:03 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD_coursework/mul/db" D:/DSD_coursework/mul/db/mult_b8n.v 
# -- Compiling module mult_b8n
# 
# Top level modules:
# 	mult_b8n
# End time: 15:17:03 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/DSD_coursework/mul {D:/DSD_coursework/mul/testbench_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:03 on Feb 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/DSD_coursework/mul" D:/DSD_coursework/mul/testbench_1.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:17:03 on Feb 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 15:17:03 on Feb 13,2024
# Loading work.tb
# Loading work.lpm_1
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# ** Warning: (vsim-3015) D:/DSD_coursework/mul/lpm_1.v(51): [PCDPC] - Port size (64) does not match connection size (32) for port 'result'. The port definition is at: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v(2994).
#    Time: 0 ps  Iteration: 0  Instance: /tb/unit/lpm_mult_component File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/220model.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting Simulation >> 
#                   40<< Simulation Complete >>
# ** Note: $stop    : D:/DSD_coursework/mul/testbench_1.v(53)
#    Time: 40 ns  Iteration: 0  Instance: /tb
# Break in Module tb at D:/DSD_coursework/mul/testbench_1.v line 53
# End time: 15:17:17 on Feb 13,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 1
