<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/broadcom/netxtreme2-5.2.50/bnx2-2.0.8b/src/cnic_defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_2eb02fd92a965ecd821875a0a052753b.html">broadcom</a>      </li>
      <li class="navelem"><a class="el" href="dir_0a4992c25a025ec51f35cbf57fa02bf7.html">netxtreme2-5.2.50</a>      </li>
      <li class="navelem"><a class="el" href="dir_d94352c6020f4a4a3e3e416ff14cc181.html">bnx2-2.0.8b</a>      </li>
      <li class="navelem"><a class="el" href="dir_9f298fa21914ce9c277e605185f41295.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">cnic_defs.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 <span class="comment">/* cnic.c: Broadcom CNIC core network driver.</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2006-2009 Broadcom Corporation</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This program is free software; you can redistribute it and/or modify</span>
<a name="l00007"></a>00007 <span class="comment"> * it under the terms of the GNU General Public License as published by</span>
<a name="l00008"></a>00008 <span class="comment"> * the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> */</span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 <span class="preprocessor">#ifndef CNIC_DEFS_H</span>
<a name="l00013"></a>00013 <span class="preprocessor"></span><span class="preprocessor">#define CNIC_DEFS_H</span>
<a name="l00014"></a>00014 <span class="preprocessor"></span>
<a name="l00015"></a>00015 <span class="comment">/* KWQ (kernel work queue) request op codes */</span>
<a name="l00016"></a>00016 <span class="preprocessor">#define L2_KWQE_OPCODE_VALUE_FLUSH                  (4)</span>
<a name="l00017"></a>00017 <span class="preprocessor"></span>
<a name="l00018"></a>00018 <span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_CONNECT1               (50)</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_CONNECT2               (51)</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_CONNECT3               (52)</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_RESET                  (53)</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_CLOSE                  (54)</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_UPDATE_SECRET          (60)</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_INIT_ULP               (61)</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span>
<a name="l00026"></a>00026 <span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_OFFLOAD_PG             (1)</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_UPDATE_PG              (9)</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQE_OPCODE_VALUE_UPLOAD_PG              (14)</span>
<a name="l00029"></a>00029 <span class="preprocessor"></span>
<a name="l00030"></a>00030 <span class="preprocessor">#define L5CM_RAMROD_CMD_ID_BASE         (0x80)</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_RAMROD_CMD_ID_TCP_CONNECT      (L5CM_RAMROD_CMD_ID_BASE + 3)</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_RAMROD_CMD_ID_CLOSE        (L5CM_RAMROD_CMD_ID_BASE + 12)</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_RAMROD_CMD_ID_ABORT        (L5CM_RAMROD_CMD_ID_BASE + 13)</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_RAMROD_CMD_ID_SEARCHER_DELETE  (L5CM_RAMROD_CMD_ID_BASE + 14)</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_RAMROD_CMD_ID_TERMINATE_OFFLOAD    (L5CM_RAMROD_CMD_ID_BASE + 15)</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span>
<a name="l00037"></a>00037 <span class="comment">/* KCQ (kernel completion queue) response op codes */</span>
<a name="l00038"></a>00038 <span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_CLOSE_COMP             (53)</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_RESET_COMP             (54)</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_FW_TCP_UPDATE          (55)</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_CONNECT_COMPLETE       (56)</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_RESET_RECEIVED         (57)</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_CLOSE_RECEIVED         (58)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_INIT_ULP               (61)</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_OFFLOAD_PG             (1)</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_UPDATE_PG              (9)</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_OPCODE_VALUE_UPLOAD_PG              (14)</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span>
<a name="l00050"></a>00050 <span class="comment">/* KCQ (kernel completion queue) completion status */</span>
<a name="l00051"></a>00051 <span class="preprocessor">#define L4_KCQE_COMPLETION_STATUS_SUCCESS           (0)</span>
<a name="l00052"></a>00052 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_COMPLETION_STATUS_TIMEOUT        (0x93)</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00054"></a>00054 <span class="preprocessor">#define L4_KCQE_COMPLETION_STATUS_CTX_ALLOC_FAIL (0x83)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQE_COMPLETION_STATUS_OFFLOADED_PG   (0x89)</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="preprocessor">#define L4_LAYER_CODE (4)</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span><span class="preprocessor">#define L2_LAYER_CODE (2)</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00060"></a>00060 <span class="comment">/*</span>
<a name="l00061"></a>00061 <span class="comment"> * L4 KCQ CQE</span>
<a name="l00062"></a>00062 <span class="comment"> */</span>
<a name="l00063"></a><a class="code" href="structl4__kcq.html">00063</a> <span class="keyword">struct </span><a class="code" href="structl4__kcq.html">l4_kcq</a> {
<a name="l00064"></a>00064     u32 cid;
<a name="l00065"></a>00065     u32 pg_cid;
<a name="l00066"></a>00066     u32 conn_id;
<a name="l00067"></a>00067     u32 pg_host_opaque;
<a name="l00068"></a>00068 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>    u16 status;
<a name="l00070"></a>00070     u16 reserved1;
<a name="l00071"></a>00071 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>    u16 reserved1;
<a name="l00073"></a>00073     u16 status;
<a name="l00074"></a>00074 <span class="preprocessor">#endif</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>    u32 reserved2[2];
<a name="l00076"></a>00076 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>    u8 flags;
<a name="l00078"></a>00078 <span class="preprocessor">#define L4_KCQ_RESERVED3 (0x7&lt;&lt;0)</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_RESERVED3_SHIFT 0</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_RAMROD_COMPLETION (0x1&lt;&lt;3) </span><span class="comment">/* Everest only */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define L4_KCQ_RAMROD_COMPLETION_SHIFT 3</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_LAYER_CODE_SHIFT 4</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_RESERVED4 (0x1&lt;&lt;7)</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_RESERVED4_SHIFT 7</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>    u8 op_code;
<a name="l00087"></a>00087     u16 qe_self_seq;
<a name="l00088"></a>00088 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>    u16 qe_self_seq;
<a name="l00090"></a>00090     u8 op_code;
<a name="l00091"></a>00091     u8 flags;
<a name="l00092"></a>00092 <span class="preprocessor">#define L4_KCQ_RESERVED3 (0xF&lt;&lt;0)</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_RESERVED3_SHIFT 0</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_RAMROD_COMPLETION (0x1&lt;&lt;3) </span><span class="comment">/* Everest only */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define L4_KCQ_RAMROD_COMPLETION_SHIFT 3</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_LAYER_CODE_SHIFT 4</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_RESERVED4 (0x1&lt;&lt;7)</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_RESERVED4_SHIFT 7</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>};
<a name="l00102"></a>00102 
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <span class="comment">/*</span>
<a name="l00105"></a>00105 <span class="comment"> * L4 KCQ CQE PG upload</span>
<a name="l00106"></a>00106 <span class="comment"> */</span>
<a name="l00107"></a><a class="code" href="structl4__kcq__upload__pg.html">00107</a> <span class="keyword">struct </span><a class="code" href="structl4__kcq__upload__pg.html">l4_kcq_upload_pg</a> {
<a name="l00108"></a>00108     u32 pg_cid;
<a name="l00109"></a>00109 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>    u16 pg_status;
<a name="l00111"></a>00111     u16 pg_ipid_count;
<a name="l00112"></a>00112 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>    u16 pg_ipid_count;
<a name="l00114"></a>00114     u16 pg_status;
<a name="l00115"></a>00115 <span class="preprocessor">#endif</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>    u32 reserved1[5];
<a name="l00117"></a>00117 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>    u8 flags;
<a name="l00119"></a>00119 <span class="preprocessor">#define L4_KCQ_UPLOAD_PG_RESERVED3 (0xF&lt;&lt;0)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_RESERVED3_SHIFT 0</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_LAYER_CODE_SHIFT 4</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_RESERVED4 (0x1&lt;&lt;7)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_RESERVED4_SHIFT 7</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>    u8 op_code;
<a name="l00126"></a>00126     u16 qe_self_seq;
<a name="l00127"></a>00127 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>    u16 qe_self_seq;
<a name="l00129"></a>00129     u8 op_code;
<a name="l00130"></a>00130     u8 flags;
<a name="l00131"></a>00131 <span class="preprocessor">#define L4_KCQ_UPLOAD_PG_RESERVED3 (0xF&lt;&lt;0)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_RESERVED3_SHIFT 0</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_LAYER_CODE_SHIFT 4</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_RESERVED4 (0x1&lt;&lt;7)</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span><span class="preprocessor">#define L4_KCQ_UPLOAD_PG_RESERVED4_SHIFT 7</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>};
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 
<a name="l00141"></a>00141 <span class="comment">/*</span>
<a name="l00142"></a>00142 <span class="comment"> * Gracefully close the connection request</span>
<a name="l00143"></a>00143 <span class="comment"> */</span>
<a name="l00144"></a><a class="code" href="structl4__kwq__close__req.html">00144</a> <span class="keyword">struct </span><a class="code" href="structl4__kwq__close__req.html">l4_kwq_close_req</a> {
<a name="l00145"></a>00145 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>    u8 flags;
<a name="l00147"></a>00147 <span class="preprocessor">#define L4_KWQ_CLOSE_REQ_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_RESERVED1_SHIFT 0</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_LAYER_CODE_SHIFT 4</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>    u8 op_code;
<a name="l00154"></a>00154     u16 reserved0;
<a name="l00155"></a>00155 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>    u16 reserved0;
<a name="l00157"></a>00157     u8 op_code;
<a name="l00158"></a>00158     u8 flags;
<a name="l00159"></a>00159 <span class="preprocessor">#define L4_KWQ_CLOSE_REQ_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_RESERVED1_SHIFT 0</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_LAYER_CODE_SHIFT 4</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CLOSE_REQ_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span>    u32 cid;
<a name="l00167"></a>00167     u32 reserved2[6];
<a name="l00168"></a>00168 };
<a name="l00169"></a>00169 
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="comment">/*</span>
<a name="l00172"></a>00172 <span class="comment"> * The first request to be passed in order to establish connection in option2</span>
<a name="l00173"></a>00173 <span class="comment"> */</span>
<a name="l00174"></a><a class="code" href="structl4__kwq__connect__req1.html">00174</a> <span class="keyword">struct </span><a class="code" href="structl4__kwq__connect__req1.html">l4_kwq_connect_req1</a> {
<a name="l00175"></a>00175 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>    u8 flags;
<a name="l00177"></a>00177 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RESERVED1_SHIFT 0</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_LAYER_CODE_SHIFT 4</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>    u8 op_code;
<a name="l00184"></a>00184     u8 reserved0;
<a name="l00185"></a>00185     u8 conn_flags;
<a name="l00186"></a>00186 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE (0x1&lt;&lt;0)</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE_SHIFT 0</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_IP_V6 (0x1&lt;&lt;1)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_IP_V6_SHIFT 1</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG (0x1&lt;&lt;2)</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG_SHIFT 2</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RSRV (0x1F&lt;&lt;3)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RSRV_SHIFT 3</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>    u8 conn_flags;
<a name="l00196"></a>00196 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE (0x1&lt;&lt;0)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_IS_PG_HOST_OPAQUE_SHIFT 0</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_IP_V6 (0x1&lt;&lt;1)</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_IP_V6_SHIFT 1</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG (0x1&lt;&lt;2)</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_PASSIVE_FLAG_SHIFT 2</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RSRV (0x1F&lt;&lt;3)</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RSRV_SHIFT 3</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>    u8 reserved0;
<a name="l00205"></a>00205     u8 op_code;
<a name="l00206"></a>00206     u8 flags;
<a name="l00207"></a>00207 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RESERVED1_SHIFT 0</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_LAYER_CODE_SHIFT 4</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>    u32 cid;
<a name="l00215"></a>00215     u32 pg_cid;
<a name="l00216"></a>00216     u32 src_ip;
<a name="l00217"></a>00217     u32 dst_ip;
<a name="l00218"></a>00218 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>    u16 dst_port;
<a name="l00220"></a>00220     u16 src_port;
<a name="l00221"></a>00221 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span>    u16 src_port;
<a name="l00223"></a>00223     u16 dst_port;
<a name="l00224"></a>00224 <span class="preprocessor">#endif</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>    u8 rsrv1[3];
<a name="l00227"></a>00227     u8 tcp_flags;
<a name="l00228"></a>00228 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK (0x1&lt;&lt;0)</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK_SHIFT 0</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE (0x1&lt;&lt;1)</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE_SHIFT 1</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE (0x1&lt;&lt;2)</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE_SHIFT 2</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_TIME_STAMP (0x1&lt;&lt;3)</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_TIME_STAMP_SHIFT 3</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_SACK (0x1&lt;&lt;4)</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_SACK_SHIFT 4</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_SEG_SCALING (0x1&lt;&lt;5)</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_SEG_SCALING_SHIFT 5</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RESERVED2 (0x3&lt;&lt;6)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RESERVED2_SHIFT 6</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span>    u8 tcp_flags;
<a name="l00244"></a>00244 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK (0x1&lt;&lt;0)</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_NO_DELAY_ACK_SHIFT 0</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE (0x1&lt;&lt;1)</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_KEEP_ALIVE_SHIFT 1</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE (0x1&lt;&lt;2)</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_NAGLE_ENABLE_SHIFT 2</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_TIME_STAMP (0x1&lt;&lt;3)</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_TIME_STAMP_SHIFT 3</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_SACK (0x1&lt;&lt;4)</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_SACK_SHIFT 4</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_SEG_SCALING (0x1&lt;&lt;5)</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_SEG_SCALING_SHIFT 5</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RESERVED2 (0x3&lt;&lt;6)</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ1_RESERVED2_SHIFT 6</span>
<a name="l00258"></a>00258 <span class="preprocessor"></span>    u8 rsrv1[3];
<a name="l00259"></a>00259 <span class="preprocessor">#endif</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span>    u32 rsrv2;
<a name="l00261"></a>00261 };
<a name="l00262"></a>00262 
<a name="l00263"></a>00263 
<a name="l00264"></a>00264 <span class="comment">/*</span>
<a name="l00265"></a>00265 <span class="comment"> * The second ( optional )request to be passed in order to establish</span>
<a name="l00266"></a>00266 <span class="comment"> * connection in option2 - for IPv6 only</span>
<a name="l00267"></a>00267 <span class="comment"> */</span>
<a name="l00268"></a><a class="code" href="structl4__kwq__connect__req2.html">00268</a> <span class="keyword">struct </span><a class="code" href="structl4__kwq__connect__req2.html">l4_kwq_connect_req2</a> {
<a name="l00269"></a>00269 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>    u8 flags;
<a name="l00271"></a>00271 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_RESERVED1_SHIFT 0</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_LAYER_CODE_SHIFT 4</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span>    u8 op_code;
<a name="l00278"></a>00278     u8 reserved0;
<a name="l00279"></a>00279     u8 rsrv;
<a name="l00280"></a>00280 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span>    u8 rsrv;
<a name="l00282"></a>00282     u8 reserved0;
<a name="l00283"></a>00283     u8 op_code;
<a name="l00284"></a>00284     u8 flags;
<a name="l00285"></a>00285 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_RESERVED1_SHIFT 0</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_LAYER_CODE_SHIFT 4</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ2_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span>    u32 reserved2;
<a name="l00293"></a>00293     u32 src_ip_v6_2;
<a name="l00294"></a>00294     u32 src_ip_v6_3;
<a name="l00295"></a>00295     u32 src_ip_v6_4;
<a name="l00296"></a>00296     u32 dst_ip_v6_2;
<a name="l00297"></a>00297     u32 dst_ip_v6_3;
<a name="l00298"></a>00298     u32 dst_ip_v6_4;
<a name="l00299"></a>00299 };
<a name="l00300"></a>00300 
<a name="l00301"></a>00301 
<a name="l00302"></a>00302 <span class="comment">/*</span>
<a name="l00303"></a>00303 <span class="comment"> * The third ( and last )request to be passed in order to establish</span>
<a name="l00304"></a>00304 <span class="comment"> * connection in option2</span>
<a name="l00305"></a>00305 <span class="comment"> */</span>
<a name="l00306"></a><a class="code" href="structl4__kwq__connect__req3.html">00306</a> <span class="keyword">struct </span><a class="code" href="structl4__kwq__connect__req3.html">l4_kwq_connect_req3</a> {
<a name="l00307"></a>00307 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>    u8 flags;
<a name="l00309"></a>00309 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_RESERVED1_SHIFT 0</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_LAYER_CODE_SHIFT 4</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00314"></a>00314 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span>    u8 op_code;
<a name="l00316"></a>00316     u16 reserved0;
<a name="l00317"></a>00317 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>    u16 reserved0;
<a name="l00319"></a>00319     u8 op_code;
<a name="l00320"></a>00320     u8 flags;
<a name="l00321"></a>00321 <span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_RESERVED1_SHIFT 0</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_LAYER_CODE_SHIFT 4</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_CONNECT_REQ3_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span>    u32 ka_timeout;
<a name="l00329"></a>00329     u32 ka_interval ;
<a name="l00330"></a>00330 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span>    u8 snd_seq_scale;
<a name="l00332"></a>00332     u8 ttl;
<a name="l00333"></a>00333     u8 tos;
<a name="l00334"></a>00334     u8 ka_max_probe_count;
<a name="l00335"></a>00335 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00336"></a>00336 <span class="preprocessor"></span>    u8 ka_max_probe_count;
<a name="l00337"></a>00337     u8 tos;
<a name="l00338"></a>00338     u8 ttl;
<a name="l00339"></a>00339     u8 snd_seq_scale;
<a name="l00340"></a>00340 <span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span>    u16 pmtu;
<a name="l00343"></a>00343     u16 mss;
<a name="l00344"></a>00344 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>    u16 mss;
<a name="l00346"></a>00346     u16 pmtu;
<a name="l00347"></a>00347 <span class="preprocessor">#endif</span>
<a name="l00348"></a>00348 <span class="preprocessor"></span>    u32 rcv_buf;
<a name="l00349"></a>00349     u32 snd_buf;
<a name="l00350"></a>00350     u32 seed;
<a name="l00351"></a>00351 };
<a name="l00352"></a>00352 
<a name="l00353"></a>00353 
<a name="l00354"></a>00354 <span class="comment">/*</span>
<a name="l00355"></a>00355 <span class="comment"> * a KWQE request to offload a PG connection</span>
<a name="l00356"></a>00356 <span class="comment"> */</span>
<a name="l00357"></a><a class="code" href="structl4__kwq__offload__pg.html">00357</a> <span class="keyword">struct </span><a class="code" href="structl4__kwq__offload__pg.html">l4_kwq_offload_pg</a> {
<a name="l00358"></a>00358 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>    u8 flags;
<a name="l00360"></a>00360 <span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_RESERVED1_SHIFT 0</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_LAYER_CODE_SHIFT 4</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>    u8 op_code;
<a name="l00367"></a>00367     u16 reserved0;
<a name="l00368"></a>00368 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00369"></a>00369 <span class="preprocessor"></span>    u16 reserved0;
<a name="l00370"></a>00370     u8 op_code;
<a name="l00371"></a>00371     u8 flags;
<a name="l00372"></a>00372 <span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_RESERVED1_SHIFT 0</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_LAYER_CODE_SHIFT 4</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00379"></a>00379 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>    u8 l2hdr_nbytes;
<a name="l00381"></a>00381     u8 pg_flags;
<a name="l00382"></a>00382 <span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP (0x1&lt;&lt;0)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP_SHIFT 0</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING (0x1&lt;&lt;1)</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING_SHIFT 1</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_RESERVED2 (0x3F&lt;&lt;2)</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_RESERVED2_SHIFT 2</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>    u8 da0;
<a name="l00389"></a>00389     u8 da1;
<a name="l00390"></a>00390 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span>    u8 da1;
<a name="l00392"></a>00392     u8 da0;
<a name="l00393"></a>00393     u8 pg_flags;
<a name="l00394"></a>00394 <span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP (0x1&lt;&lt;0)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_SNAP_ENCAP_SHIFT 0</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING (0x1&lt;&lt;1)</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_VLAN_TAGGING_SHIFT 1</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_RESERVED2 (0x3F&lt;&lt;2)</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_OFFLOAD_PG_RESERVED2_SHIFT 2</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span>    u8 l2hdr_nbytes;
<a name="l00401"></a>00401 <span class="preprocessor">#endif</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>    u8 da2;
<a name="l00404"></a>00404     u8 da3;
<a name="l00405"></a>00405     u8 da4;
<a name="l00406"></a>00406     u8 da5;
<a name="l00407"></a>00407 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span>    u8 da5;
<a name="l00409"></a>00409     u8 da4;
<a name="l00410"></a>00410     u8 da3;
<a name="l00411"></a>00411     u8 da2;
<a name="l00412"></a>00412 <span class="preprocessor">#endif</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>    u8 sa0;
<a name="l00415"></a>00415     u8 sa1;
<a name="l00416"></a>00416     u8 sa2;
<a name="l00417"></a>00417     u8 sa3;
<a name="l00418"></a>00418 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span>    u8 sa3;
<a name="l00420"></a>00420     u8 sa2;
<a name="l00421"></a>00421     u8 sa1;
<a name="l00422"></a>00422     u8 sa0;
<a name="l00423"></a>00423 <span class="preprocessor">#endif</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span>    u8 sa4;
<a name="l00426"></a>00426     u8 sa5;
<a name="l00427"></a>00427     u16 etype;
<a name="l00428"></a>00428 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span>    u16 etype;
<a name="l00430"></a>00430     u8 sa5;
<a name="l00431"></a>00431     u8 sa4;
<a name="l00432"></a>00432 <span class="preprocessor">#endif</span>
<a name="l00433"></a>00433 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span>    u16 <a class="code" href="structvlan__tag.html">vlan_tag</a>;
<a name="l00435"></a>00435     u16 ipid_start;
<a name="l00436"></a>00436 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span>    u16 ipid_start;
<a name="l00438"></a>00438     u16 <a class="code" href="structvlan__tag.html">vlan_tag</a>;
<a name="l00439"></a>00439 <span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span>    u16 ipid_count;
<a name="l00442"></a>00442     u16 reserved3;
<a name="l00443"></a>00443 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span>    u16 reserved3;
<a name="l00445"></a>00445     u16 ipid_count;
<a name="l00446"></a>00446 <span class="preprocessor">#endif</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span>    u32 host_opaque;
<a name="l00448"></a>00448 };
<a name="l00449"></a>00449 
<a name="l00450"></a>00450 
<a name="l00451"></a>00451 <span class="comment">/*</span>
<a name="l00452"></a>00452 <span class="comment"> * Abortively close the connection request</span>
<a name="l00453"></a>00453 <span class="comment"> */</span>
<a name="l00454"></a><a class="code" href="structl4__kwq__reset__req.html">00454</a> <span class="keyword">struct </span><a class="code" href="structl4__kwq__reset__req.html">l4_kwq_reset_req</a> {
<a name="l00455"></a>00455 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>    u8 flags;
<a name="l00457"></a>00457 <span class="preprocessor">#define L4_KWQ_RESET_REQ_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_RESERVED1_SHIFT 0</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_LAYER_CODE_SHIFT 4</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span>    u8 op_code;
<a name="l00464"></a>00464     u16 reserved0;
<a name="l00465"></a>00465 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span>    u16 reserved0;
<a name="l00467"></a>00467     u8 op_code;
<a name="l00468"></a>00468     u8 flags;
<a name="l00469"></a>00469 <span class="preprocessor">#define L4_KWQ_RESET_REQ_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_RESERVED1_SHIFT 0</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_LAYER_CODE_SHIFT 4</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_RESET_REQ_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span>    u32 cid;
<a name="l00477"></a>00477     u32 reserved2[6];
<a name="l00478"></a>00478 };
<a name="l00479"></a>00479 
<a name="l00480"></a>00480 
<a name="l00481"></a>00481 <span class="comment">/*</span>
<a name="l00482"></a>00482 <span class="comment"> * a KWQE request to update a PG connection</span>
<a name="l00483"></a>00483 <span class="comment"> */</span>
<a name="l00484"></a><a class="code" href="structl4__kwq__update__pg.html">00484</a> <span class="keyword">struct </span><a class="code" href="structl4__kwq__update__pg.html">l4_kwq_update_pg</a> {
<a name="l00485"></a>00485 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>    u8 flags;
<a name="l00487"></a>00487 <span class="preprocessor">#define L4_KWQ_UPDATE_PG_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_RESERVED1_SHIFT 0</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_LAYER_CODE_SHIFT 4</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>    u8 opcode;
<a name="l00494"></a>00494     u16 oper16;
<a name="l00495"></a>00495 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>    u16 oper16;
<a name="l00497"></a>00497     u8 opcode;
<a name="l00498"></a>00498     u8 flags;
<a name="l00499"></a>00499 <span class="preprocessor">#define L4_KWQ_UPDATE_PG_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_RESERVED1_SHIFT 0</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_LAYER_CODE_SHIFT 4</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span>    u32 pg_cid;
<a name="l00507"></a>00507     u32 pg_host_opaque;
<a name="l00508"></a>00508 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span>    u8 pg_valids;
<a name="l00510"></a>00510 <span class="preprocessor">#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT (0x1&lt;&lt;0)</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT_SHIFT 0</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_VALIDS_DA (0x1&lt;&lt;1)</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_VALIDS_DA_SHIFT 1</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_RESERVERD2 (0x3F&lt;&lt;2)</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_RESERVERD2_SHIFT 2</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span>    u8 pg_unused_a;
<a name="l00517"></a>00517     u16 pg_ipid_count;
<a name="l00518"></a>00518 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span>    u16 pg_ipid_count;
<a name="l00520"></a>00520     u8 pg_unused_a;
<a name="l00521"></a>00521     u8 pg_valids;
<a name="l00522"></a>00522 <span class="preprocessor">#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT (0x1&lt;&lt;0)</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_VALIDS_IPID_COUNT_SHIFT 0</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_VALIDS_DA (0x1&lt;&lt;1)</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_VALIDS_DA_SHIFT 1</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_RESERVERD2 (0x3F&lt;&lt;2)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPDATE_PG_RESERVERD2_SHIFT 2</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span>    u16 reserverd3;
<a name="l00531"></a>00531     u8 da0;
<a name="l00532"></a>00532     u8 da1;
<a name="l00533"></a>00533 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span>    u8 da1;
<a name="l00535"></a>00535     u8 da0;
<a name="l00536"></a>00536     u16 reserverd3;
<a name="l00537"></a>00537 <span class="preprocessor">#endif</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>    u8 da2;
<a name="l00540"></a>00540     u8 da3;
<a name="l00541"></a>00541     u8 da4;
<a name="l00542"></a>00542     u8 da5;
<a name="l00543"></a>00543 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00544"></a>00544 <span class="preprocessor"></span>    u8 da5;
<a name="l00545"></a>00545     u8 da4;
<a name="l00546"></a>00546     u8 da3;
<a name="l00547"></a>00547     u8 da2;
<a name="l00548"></a>00548 <span class="preprocessor">#endif</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span>    u32 reserved4;
<a name="l00550"></a>00550     u32 reserved5;
<a name="l00551"></a>00551 };
<a name="l00552"></a>00552 
<a name="l00553"></a>00553 
<a name="l00554"></a>00554 <span class="comment">/*</span>
<a name="l00555"></a>00555 <span class="comment"> * a KWQE request to upload a PG or L4 context</span>
<a name="l00556"></a>00556 <span class="comment"> */</span>
<a name="l00557"></a><a class="code" href="structl4__kwq__upload.html">00557</a> <span class="keyword">struct </span><a class="code" href="structl4__kwq__upload.html">l4_kwq_upload</a> {
<a name="l00558"></a>00558 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>    u8 flags;
<a name="l00560"></a>00560 <span class="preprocessor">#define L4_KWQ_UPLOAD_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_RESERVED1_SHIFT 0</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_LAYER_CODE_SHIFT 4</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00565"></a>00565 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span>    u8 opcode;
<a name="l00567"></a>00567     u16 oper16;
<a name="l00568"></a>00568 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>    u16 oper16;
<a name="l00570"></a>00570     u8 opcode;
<a name="l00571"></a>00571     u8 flags;
<a name="l00572"></a>00572 <span class="preprocessor">#define L4_KWQ_UPLOAD_RESERVED1 (0xF&lt;&lt;0)</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_RESERVED1_SHIFT 0</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_LAYER_CODE (0x7&lt;&lt;4)</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_LAYER_CODE_SHIFT 4</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT (0x1&lt;&lt;7)</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define L4_KWQ_UPLOAD_LINKED_WITH_NEXT_SHIFT 7</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span>    u32 cid;
<a name="l00580"></a>00580     u32 reserved2[6];
<a name="l00581"></a>00581 };
<a name="l00582"></a>00582 
<a name="l00583"></a>00583 <span class="comment">/*</span>
<a name="l00584"></a>00584 <span class="comment"> * bnx2x structures</span>
<a name="l00585"></a>00585 <span class="comment"> */</span>
<a name="l00586"></a>00586 
<a name="l00587"></a>00587 <span class="comment">/*</span>
<a name="l00588"></a>00588 <span class="comment"> * iSCSI context region, used only in iSCSI</span>
<a name="l00589"></a>00589 <span class="comment"> */</span>
<a name="l00590"></a><a class="code" href="structustorm__iscsi__rq__db.html">00590</a> <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__rq__db.html">ustorm_iscsi_rq_db</a> {
<a name="l00591"></a>00591     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> pbl_base;
<a name="l00592"></a>00592     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> curr_pbe;
<a name="l00593"></a>00593 };
<a name="l00594"></a>00594 
<a name="l00595"></a>00595 <span class="comment">/*</span>
<a name="l00596"></a>00596 <span class="comment"> * iSCSI context region, used only in iSCSI</span>
<a name="l00597"></a>00597 <span class="comment"> */</span>
<a name="l00598"></a><a class="code" href="structustorm__iscsi__r2tq__db.html">00598</a> <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__r2tq__db.html">ustorm_iscsi_r2tq_db</a> {
<a name="l00599"></a>00599     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> pbl_base;
<a name="l00600"></a>00600     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> curr_pbe;
<a name="l00601"></a>00601 };
<a name="l00602"></a>00602 
<a name="l00603"></a>00603 <span class="comment">/*</span>
<a name="l00604"></a>00604 <span class="comment"> * iSCSI context region, used only in iSCSI</span>
<a name="l00605"></a>00605 <span class="comment"> */</span>
<a name="l00606"></a><a class="code" href="structustorm__iscsi__cq__db.html">00606</a> <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__cq__db.html">ustorm_iscsi_cq_db</a> {
<a name="l00607"></a>00607 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span>    u16 cq_sn;
<a name="l00609"></a>00609     u16 prod;
<a name="l00610"></a>00610 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>    u16 prod;
<a name="l00612"></a>00612     u16 cq_sn;
<a name="l00613"></a>00613 <span class="preprocessor">#endif</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> curr_pbe;
<a name="l00615"></a>00615 };
<a name="l00616"></a>00616 
<a name="l00617"></a>00617 <span class="comment">/*</span>
<a name="l00618"></a>00618 <span class="comment"> * iSCSI context region, used only in iSCSI</span>
<a name="l00619"></a>00619 <span class="comment"> */</span>
<a name="l00620"></a><a class="code" href="structrings__db.html">00620</a> <span class="keyword">struct </span><a class="code" href="structrings__db.html">rings_db</a> {
<a name="l00621"></a>00621     <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__rq__db.html">ustorm_iscsi_rq_db</a> rq;
<a name="l00622"></a>00622     <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__r2tq__db.html">ustorm_iscsi_r2tq_db</a> r2tq;
<a name="l00623"></a>00623     <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__cq__db.html">ustorm_iscsi_cq_db</a> cq[8];
<a name="l00624"></a>00624 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span>    u16 rq_prod;
<a name="l00626"></a>00626     u16 r2tq_prod;
<a name="l00627"></a>00627 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span>    u16 r2tq_prod;
<a name="l00629"></a>00629     u16 rq_prod;
<a name="l00630"></a>00630 <span class="preprocessor">#endif</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> cq_pbl_base;
<a name="l00632"></a>00632 };
<a name="l00633"></a>00633 
<a name="l00634"></a>00634 <span class="comment">/*</span>
<a name="l00635"></a>00635 <span class="comment"> * iSCSI context region, used only in iSCSI</span>
<a name="l00636"></a>00636 <span class="comment"> */</span>
<a name="l00637"></a><a class="code" href="structustorm__iscsi__placement__db.html">00637</a> <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__placement__db.html">ustorm_iscsi_placement_db</a> {
<a name="l00638"></a>00638     u32 sgl_base_lo;
<a name="l00639"></a>00639     u32 sgl_base_hi;
<a name="l00640"></a>00640     u32 local_sge_0_address_hi;
<a name="l00641"></a>00641     u32 local_sge_0_address_lo;
<a name="l00642"></a>00642 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span>    u16 curr_sge_offset;
<a name="l00644"></a>00644     u16 local_sge_0_size;
<a name="l00645"></a>00645 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span>    u16 local_sge_0_size;
<a name="l00647"></a>00647     u16 curr_sge_offset;
<a name="l00648"></a>00648 <span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span>    u32 local_sge_1_address_hi;
<a name="l00650"></a>00650     u32 local_sge_1_address_lo;
<a name="l00651"></a>00651 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00652"></a>00652 <span class="preprocessor"></span>    u16 reserved6;
<a name="l00653"></a>00653     u16 local_sge_1_size;
<a name="l00654"></a>00654 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span>    u16 local_sge_1_size;
<a name="l00656"></a>00656     u16 reserved6;
<a name="l00657"></a>00657 <span class="preprocessor">#endif</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span>    u8 sgl_size;
<a name="l00660"></a>00660     u8 local_sge_index_2b;
<a name="l00661"></a>00661     u16 reserved7;
<a name="l00662"></a>00662 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>    u16 reserved7;
<a name="l00664"></a>00664     u8 local_sge_index_2b;
<a name="l00665"></a>00665     u8 sgl_size;
<a name="l00666"></a>00666 <span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>    u32 rem_pdu;
<a name="l00668"></a>00668     u32 place_db_bitfield_1;
<a name="l00669"></a>00669 <span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_REM_PDU_PAYLOAD (0xFFFFFF&lt;&lt;0)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_REM_PDU_PAYLOAD_SHIFT 0</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_CQ_ID (0xFF&lt;&lt;24)</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_CQ_ID_SHIFT 24</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span>    u32 place_db_bitfield_2;
<a name="l00674"></a>00674 <span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_BYTES_2_TRUNCATE (0xFFFFFF&lt;&lt;0)</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_BYTES_2_TRUNCATE_SHIFT 0</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_HOST_SGE_INDEX (0xFF&lt;&lt;24)</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_HOST_SGE_INDEX_SHIFT 24</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span>    u32 nal;
<a name="l00679"></a>00679 <span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_REM_SGE_SIZE (0xFFFFFF&lt;&lt;0)</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_REM_SGE_SIZE_SHIFT 0</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_EXP_PADDING_2B (0x3&lt;&lt;24)</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_EXP_PADDING_2B_SHIFT 24</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_EXP_DIGEST_3B (0x7&lt;&lt;26)</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_EXP_DIGEST_3B_SHIFT 26</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_NAL_LEN_3B (0x7&lt;&lt;29)</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_PLACEMENT_DB_NAL_LEN_3B_SHIFT 29</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span>};
<a name="l00688"></a>00688 
<a name="l00689"></a>00689 <span class="comment">/*</span>
<a name="l00690"></a>00690 <span class="comment"> * Ustorm iSCSI Storm Context</span>
<a name="l00691"></a>00691 <span class="comment"> */</span>
<a name="l00692"></a><a class="code" href="structustorm__iscsi__st__context.html">00692</a> <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__st__context.html">ustorm_iscsi_st_context</a> {
<a name="l00693"></a>00693     u32 exp_stat_sn;
<a name="l00694"></a>00694     u32 exp_data_sn;
<a name="l00695"></a>00695     <span class="keyword">struct </span><a class="code" href="structrings__db.html">rings_db</a> ring;
<a name="l00696"></a>00696     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> task_pbl_base;
<a name="l00697"></a>00697     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> tce_phy_addr;
<a name="l00698"></a>00698     <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__placement__db.html">ustorm_iscsi_placement_db</a> place_db;
<a name="l00699"></a>00699     u32 data_rcv_seq;
<a name="l00700"></a>00700     u32 rem_rcv_len;
<a name="l00701"></a>00701 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span>    u16 hdr_itt;
<a name="l00703"></a>00703     u16 iscsi_conn_id;
<a name="l00704"></a>00704 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span>    u16 iscsi_conn_id;
<a name="l00706"></a>00706     u16 hdr_itt;
<a name="l00707"></a>00707 <span class="preprocessor">#endif</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span>    u32 nal_bytes;
<a name="l00709"></a>00709 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span>    u8 hdr_second_byte_union;
<a name="l00711"></a>00711     u8 bitfield_0;
<a name="l00712"></a>00712 <span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU (0x1&lt;&lt;0)</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU_SHIFT 0</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE (0x1&lt;&lt;1)</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE_SHIFT 1</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_RESERVED1 (0x3F&lt;&lt;2)</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_RESERVED1_SHIFT 2</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span>    u8 task_pdu_cache_index;
<a name="l00719"></a>00719     u8 task_pbe_cache_index;
<a name="l00720"></a>00720 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span>    u8 task_pbe_cache_index;
<a name="l00722"></a>00722     u8 task_pdu_cache_index;
<a name="l00723"></a>00723     u8 bitfield_0;
<a name="l00724"></a>00724 <span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU (0x1&lt;&lt;0)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_BMIDDLEOFPDU_SHIFT 0</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE (0x1&lt;&lt;1)</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_BFENCECQE_SHIFT 1</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_RESERVED1 (0x3F&lt;&lt;2)</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_RESERVED1_SHIFT 2</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span>    u8 hdr_second_byte_union;
<a name="l00731"></a>00731 <span class="preprocessor">#endif</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span>    u16 reserved3;
<a name="l00734"></a>00734     u8 reserved2;
<a name="l00735"></a>00735     u8 acDecrement;
<a name="l00736"></a>00736 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span>    u8 acDecrement;
<a name="l00738"></a>00738     u8 reserved2;
<a name="l00739"></a>00739     u16 reserved3;
<a name="l00740"></a>00740 <span class="preprocessor">#endif</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span>    u32 task_stat;
<a name="l00742"></a>00742 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span>    u8 hdr_opcode;
<a name="l00744"></a>00744     u8 num_cqs;
<a name="l00745"></a>00745     u16 reserved5;
<a name="l00746"></a>00746 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span>    u16 reserved5;
<a name="l00748"></a>00748     u8 num_cqs;
<a name="l00749"></a>00749     u8 hdr_opcode;
<a name="l00750"></a>00750 <span class="preprocessor">#endif</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span>    u32 negotiated_rx;
<a name="l00752"></a>00752 <span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_MAX_RECV_PDU_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_MAX_RECV_PDU_LENGTH_SHIFT 0</span>
<a name="l00754"></a>00754 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_MAX_OUTSTANDING_R2TS (0xFF&lt;&lt;24)</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_MAX_OUTSTANDING_R2TS_SHIFT 24</span>
<a name="l00756"></a>00756 <span class="preprocessor"></span>    u32 negotiated_rx_and_flags;
<a name="l00757"></a>00757 <span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_MAX_BURST_LENGTH (0xFFFFFF&lt;&lt;0)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_MAX_BURST_LENGTH_SHIFT 0</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_CQE_POSTED_OR_HEADER_CACHED (0x1&lt;&lt;24)</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_CQE_POSTED_OR_HEADER_CACHED_SHIFT 24</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_HDR_DIGEST_EN (0x1&lt;&lt;25)</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_HDR_DIGEST_EN_SHIFT 25</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_DATA_DIGEST_EN (0x1&lt;&lt;26)</span>
<a name="l00764"></a>00764 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_DATA_DIGEST_EN_SHIFT 26</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_PROTOCOL_ERROR (0x1&lt;&lt;27)</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_PROTOCOL_ERROR_SHIFT 27</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_TASK_VALID (0x1&lt;&lt;28)</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_TASK_VALID_SHIFT 28</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_TASK_TYPE (0x3&lt;&lt;29)</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_TASK_TYPE_SHIFT 29</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_ALL_DATA_ACKED (0x1&lt;&lt;31)</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_ST_CONTEXT_B_ALL_DATA_ACKED_SHIFT 31</span>
<a name="l00773"></a>00773 <span class="preprocessor"></span>};
<a name="l00774"></a>00774 
<a name="l00775"></a>00775 <span class="comment">/*</span>
<a name="l00776"></a>00776 <span class="comment"> * TCP context region, shared in TOE, RDMA and ISCSI</span>
<a name="l00777"></a>00777 <span class="comment"> */</span>
<a name="l00778"></a><a class="code" href="structtstorm__tcp__st__context__section.html">00778</a> <span class="keyword">struct </span><a class="code" href="structtstorm__tcp__st__context__section.html">tstorm_tcp_st_context_section</a> {
<a name="l00779"></a>00779     u32 flags1;
<a name="l00780"></a>00780 <span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_SRTT_20B (0xFFFFFF&lt;&lt;0)</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_SRTT_20B_SHIFT 0</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_PAWS_INVALID (0x1&lt;&lt;24)</span>
<a name="l00783"></a>00783 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_PAWS_INVALID_SHIFT 24</span>
<a name="l00784"></a>00784 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_TIMESTAMP_EXISTS (0x1&lt;&lt;25)</span>
<a name="l00785"></a>00785 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_TIMESTAMP_EXISTS_SHIFT 25</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_ISLE_EXISTS (0x1&lt;&lt;26)</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_ISLE_EXISTS_SHIFT 26</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_STOP_RX_PAYLOAD (0x1&lt;&lt;27)</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_STOP_RX_PAYLOAD_SHIFT 27</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_KA_ENABLED (0x1&lt;&lt;28)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_KA_ENABLED_SHIFT 28</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_FIRST_RTO_ESTIMATE (0x1&lt;&lt;29)</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_FIRST_RTO_ESTIMATE_SHIFT 29</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_MAX_SEG_RETRANSMIT_EN (0x1&lt;&lt;30)</span>
<a name="l00795"></a>00795 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_MAX_SEG_RETRANSMIT_EN_SHIFT 30</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_RESERVED3 (0x1&lt;&lt;31)</span>
<a name="l00797"></a>00797 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_RESERVED3_SHIFT 31</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span>    u32 flags2;
<a name="l00799"></a>00799 <span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_VARIATION_20B (0xFFFFFF&lt;&lt;0)</span>
<a name="l00800"></a>00800 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_RTT_VARIATION_20B_SHIFT 0</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_EN (0x1&lt;&lt;24)</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_EN_SHIFT 24</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_COUNTER_EN (0x1&lt;&lt;25)</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_DA_COUNTER_EN_SHIFT 25</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_ST_CONTEXT_SECTION_KA_PROBE_SENT (0x1&lt;&lt;26)</span>
<a name="l00806"></a>00806 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_ST_CONTEXT_SECTION_KA_PROBE_SENT_SHIFT 26</span>
<a name="l00807"></a>00807 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_ST_CONTEXT_SECTION_PERSIST_PROBE_SENT (0x1&lt;&lt;27)</span>
<a name="l00808"></a>00808 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_ST_CONTEXT_SECTION_PERSIST_PROBE_SENT_SHIFT 27</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1&lt;&lt;28)</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 28</span>
<a name="l00811"></a>00811 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1&lt;&lt;29)</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_ST_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 29</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_ST_CONTEXT_SECTION_SECOND_ISLE_DROPPED (0x1&lt;&lt;30)</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_ST_CONTEXT_SECTION_SECOND_ISLE_DROPPED_SHIFT 30</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_ST_CONTEXT_SECTION_DONT_SUPPORT_OOO (0x1&lt;&lt;31)</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_ST_CONTEXT_SECTION_DONT_SUPPORT_OOO_SHIFT 31</span>
<a name="l00817"></a>00817 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00818"></a>00818 <span class="preprocessor"></span>    u16 reserved_slowpath;
<a name="l00819"></a>00819     u8 tcp_sm_state_3b;
<a name="l00820"></a>00820     u8 rto_exp_3b;
<a name="l00821"></a>00821 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span>    u8 rto_exp_3b;
<a name="l00823"></a>00823     u8 tcp_sm_state_3b;
<a name="l00824"></a>00824     u16 reserved_slowpath;
<a name="l00825"></a>00825 <span class="preprocessor">#endif</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span>    u32 rcv_nxt;
<a name="l00827"></a>00827     u32 timestamp_recent;
<a name="l00828"></a>00828     u32 timestamp_recent_time;
<a name="l00829"></a>00829     u32 cwnd;
<a name="l00830"></a>00830     u32 ss_thresh;
<a name="l00831"></a>00831     u32 cwnd_accum;
<a name="l00832"></a>00832     u32 prev_seg_seq;
<a name="l00833"></a>00833     u32 expected_rel_seq;
<a name="l00834"></a>00834     u32 recover;
<a name="l00835"></a>00835 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span>    u8 retransmit_count;
<a name="l00837"></a>00837     u8 ka_max_probe_count;
<a name="l00838"></a>00838     u8 persist_probe_count;
<a name="l00839"></a>00839     u8 ka_probe_count;
<a name="l00840"></a>00840 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span>    u8 ka_probe_count;
<a name="l00842"></a>00842     u8 persist_probe_count;
<a name="l00843"></a>00843     u8 ka_max_probe_count;
<a name="l00844"></a>00844     u8 retransmit_count;
<a name="l00845"></a>00845 <span class="preprocessor">#endif</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span>    u8 statistics_counter_id;
<a name="l00848"></a>00848     u8 ooo_support_mode;
<a name="l00849"></a>00849     u8 snd_wnd_scale_4b;
<a name="l00850"></a>00850     u8 dup_ack_count;
<a name="l00851"></a>00851 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00852"></a>00852 <span class="preprocessor"></span>    u8 dup_ack_count;
<a name="l00853"></a>00853     u8 snd_wnd_scale_4b;
<a name="l00854"></a>00854     u8 ooo_support_mode;
<a name="l00855"></a>00855     u8 statistics_counter_id;
<a name="l00856"></a>00856 <span class="preprocessor">#endif</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span>    u32 retransmit_start_time;
<a name="l00858"></a>00858     u32 ka_timeout;
<a name="l00859"></a>00859     u32 ka_interval;
<a name="l00860"></a>00860     u32 isle_start_seq;
<a name="l00861"></a>00861     u32 isle_end_seq;
<a name="l00862"></a>00862 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span>    u16 mss;
<a name="l00864"></a>00864     u16 recent_seg_wnd;
<a name="l00865"></a>00865 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span>    u16 recent_seg_wnd;
<a name="l00867"></a>00867     u16 mss;
<a name="l00868"></a>00868 <span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span>    u32 reserved4;
<a name="l00870"></a>00870     u32 max_rt_time;
<a name="l00871"></a>00871 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span>    u16 lsb_mac_address;
<a name="l00873"></a>00873     u16 vlan_id;
<a name="l00874"></a>00874 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span>    u16 vlan_id;
<a name="l00876"></a>00876     u16 lsb_mac_address;
<a name="l00877"></a>00877 <span class="preprocessor">#endif</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span>    u32 msb_mac_address;
<a name="l00879"></a>00879     u32 reserved2;
<a name="l00880"></a>00880 };
<a name="l00881"></a>00881 
<a name="l00882"></a>00882 <span class="comment">/*</span>
<a name="l00883"></a>00883 <span class="comment"> * Termination variables</span>
<a name="l00884"></a>00884 <span class="comment"> */</span>
<a name="l00885"></a><a class="code" href="structiscsi__term__vars.html">00885</a> <span class="keyword">struct </span><a class="code" href="structiscsi__term__vars.html">iscsi_term_vars</a> {
<a name="l00886"></a>00886     u8 BitMap;
<a name="l00887"></a>00887 <span class="preprocessor">#define ISCSI_TERM_VARS_TCP_STATE (0xF&lt;&lt;0)</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_TCP_STATE_SHIFT 0</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_FIN_RECEIVED_SBIT (0x1&lt;&lt;4)</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_FIN_RECEIVED_SBIT_SHIFT 4</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT (0x1&lt;&lt;5)</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_ACK_ON_FIN_RECEIVED_SBIT_SHIFT 5</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_TERM_ON_CHIP (0x1&lt;&lt;6)</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_TERM_ON_CHIP_SHIFT 6</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_RSRV (0x1&lt;&lt;7)</span>
<a name="l00896"></a>00896 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TERM_VARS_RSRV_SHIFT 7</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span>};
<a name="l00898"></a>00898 
<a name="l00899"></a>00899 <span class="comment">/*</span>
<a name="l00900"></a>00900 <span class="comment"> * iSCSI context region, used only in iSCSI</span>
<a name="l00901"></a>00901 <span class="comment"> */</span>
<a name="l00902"></a><a class="code" href="structtstorm__iscsi__st__context__section.html">00902</a> <span class="keyword">struct </span><a class="code" href="structtstorm__iscsi__st__context__section.html">tstorm_iscsi_st_context_section</a> {
<a name="l00903"></a>00903 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00904"></a>00904 <span class="preprocessor"></span>    u16 rem_tcp_data_len;
<a name="l00905"></a>00905     u16 brb_offset;
<a name="l00906"></a>00906 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span>    u16 brb_offset;
<a name="l00908"></a>00908     u16 rem_tcp_data_len;
<a name="l00909"></a>00909 <span class="preprocessor">#endif</span>
<a name="l00910"></a>00910 <span class="preprocessor"></span>    u32 b2nh;
<a name="l00911"></a>00911 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span>    u16 rq_cons;
<a name="l00913"></a>00913     u8 flags;
<a name="l00914"></a>00914 <span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN (0x1&lt;&lt;0)</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN_SHIFT 0</span>
<a name="l00916"></a>00916 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN (0x1&lt;&lt;1)</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN_SHIFT 1</span>
<a name="l00918"></a>00918 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER (0x1&lt;&lt;2)</span>
<a name="l00919"></a>00919 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER_SHIFT 2</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE (0x1&lt;&lt;3)</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE_SHIFT 3</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS (0x1&lt;&lt;4)</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS_SHIFT 4</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_FLAGS_RSRV (0x7&lt;&lt;5)</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_FLAGS_RSRV_SHIFT 5</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span>    u8 hdr_bytes_2_fetch;
<a name="l00927"></a>00927 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span>    u8 hdr_bytes_2_fetch;
<a name="l00929"></a>00929     u8 flags;
<a name="l00930"></a>00930 <span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN (0x1&lt;&lt;0)</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_HDR_DIGEST_EN_SHIFT 0</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN (0x1&lt;&lt;1)</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DATA_DIGEST_EN_SHIFT 1</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER (0x1&lt;&lt;2)</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_PARTIAL_HEADER_SHIFT 2</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE (0x1&lt;&lt;3)</span>
<a name="l00937"></a>00937 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_FULL_FEATURE_SHIFT 3</span>
<a name="l00938"></a>00938 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS (0x1&lt;&lt;4)</span>
<a name="l00939"></a>00939 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_B_DROP_ALL_PDUS_SHIFT 4</span>
<a name="l00940"></a>00940 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_FLAGS_RSRV (0x7&lt;&lt;5)</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_ST_CONTEXT_SECTION_FLAGS_RSRV_SHIFT 5</span>
<a name="l00942"></a>00942 <span class="preprocessor"></span>    u16 rq_cons;
<a name="l00943"></a>00943 <span class="preprocessor">#endif</span>
<a name="l00944"></a>00944 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> rq_db_phy_addr;
<a name="l00945"></a>00945 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structiscsi__term__vars.html">iscsi_term_vars</a> term_vars;
<a name="l00947"></a>00947     u8 scratchpad_idx;
<a name="l00948"></a>00948     u16 iscsi_conn_id;
<a name="l00949"></a>00949 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00950"></a>00950 <span class="preprocessor"></span>    u16 iscsi_conn_id;
<a name="l00951"></a>00951     u8 scratchpad_idx;
<a name="l00952"></a>00952     <span class="keyword">struct </span><a class="code" href="structiscsi__term__vars.html">iscsi_term_vars</a> term_vars;
<a name="l00953"></a>00953 <span class="preprocessor">#endif</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span>    u32 reserved2;
<a name="l00955"></a>00955 };
<a name="l00956"></a>00956 
<a name="l00957"></a>00957 <span class="comment">/*</span>
<a name="l00958"></a>00958 <span class="comment"> * The iSCSI non-aggregative context of Tstorm</span>
<a name="l00959"></a>00959 <span class="comment"> */</span>
<a name="l00960"></a><a class="code" href="structtstorm__iscsi__st__context.html">00960</a> <span class="keyword">struct </span><a class="code" href="structtstorm__iscsi__st__context.html">tstorm_iscsi_st_context</a> {
<a name="l00961"></a>00961     <span class="keyword">struct </span><a class="code" href="structtstorm__tcp__st__context__section.html">tstorm_tcp_st_context_section</a> tcp;
<a name="l00962"></a>00962     <span class="keyword">struct </span><a class="code" href="structtstorm__iscsi__st__context__section.html">tstorm_iscsi_st_context_section</a> iscsi;
<a name="l00963"></a>00963 };
<a name="l00964"></a>00964 
<a name="l00965"></a>00965 <span class="comment">/*</span>
<a name="l00966"></a>00966 <span class="comment"> * The tcp aggregative context section of Xstorm</span>
<a name="l00967"></a>00967 <span class="comment"> */</span>
<a name="l00968"></a><a class="code" href="structxstorm__tcp__tcp__ag__context__section.html">00968</a> <span class="keyword">struct </span><a class="code" href="structxstorm__tcp__tcp__ag__context__section.html">xstorm_tcp_tcp_ag_context_section</a> {
<a name="l00969"></a>00969 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00970"></a>00970 <span class="preprocessor"></span>    u8 __tcp_agg_vars1;
<a name="l00971"></a>00971     u8 __da_cnt;
<a name="l00972"></a>00972     u16 mss;
<a name="l00973"></a>00973 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l00974"></a>00974 <span class="preprocessor"></span>    u16 mss;
<a name="l00975"></a>00975     u8 __da_cnt;
<a name="l00976"></a>00976     u8 __tcp_agg_vars1;
<a name="l00977"></a>00977 <span class="preprocessor">#endif</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span>    u32 snd_nxt;
<a name="l00979"></a>00979     u32 tx_wnd;
<a name="l00980"></a>00980     u32 snd_una;
<a name="l00981"></a>00981     u32 local_adv_wnd;
<a name="l00982"></a>00982 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span>    u8 __agg_val8_th;
<a name="l00984"></a>00984     u8 __agg_val8;
<a name="l00985"></a>00985     u16 tcp_agg_vars2;
<a name="l00986"></a>00986 <span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG (0x1&lt;&lt;0)</span>
<a name="l00987"></a>00987 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_SHIFT 0</span>
<a name="l00988"></a>00988 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED (0x1&lt;&lt;1)</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED_SHIFT 1</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE (0x1&lt;&lt;2)</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE_SHIFT 2</span>
<a name="l00992"></a>00992 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG (0x1&lt;&lt;3)</span>
<a name="l00993"></a>00993 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3</span>
<a name="l00994"></a>00994 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG (0x1&lt;&lt;4)</span>
<a name="l00995"></a>00995 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE (0x1&lt;&lt;5)</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE_SHIFT 5</span>
<a name="l00998"></a>00998 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN (0x1&lt;&lt;6)</span>
<a name="l00999"></a>00999 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN_SHIFT 6</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_CF_EN_SHIFT 7</span>
<a name="l01002"></a>01002 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN (0x1&lt;&lt;8)</span>
<a name="l01003"></a>01003 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN_SHIFT 8</span>
<a name="l01004"></a>01004 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;9)</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9</span>
<a name="l01006"></a>01006 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF (0x3&lt;&lt;10)</span>
<a name="l01007"></a>01007 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10</span>
<a name="l01008"></a>01008 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3&lt;&lt;12)</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12</span>
<a name="l01010"></a>01010 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX8_CF (0x3&lt;&lt;14)</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX8_CF_SHIFT 14</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span>    u16 tcp_agg_vars2;
<a name="l01014"></a>01014 <span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG (0x1&lt;&lt;0)</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_SHIFT 0</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED (0x1&lt;&lt;1)</span>
<a name="l01017"></a>01017 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_UNBLOCKED_SHIFT 1</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE (0x1&lt;&lt;2)</span>
<a name="l01019"></a>01019 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_TIMER_ACTIVE_SHIFT 2</span>
<a name="l01020"></a>01020 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG (0x1&lt;&lt;3)</span>
<a name="l01021"></a>01021 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_FLAG_SHIFT 3</span>
<a name="l01022"></a>01022 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG (0x1&lt;&lt;4)</span>
<a name="l01023"></a>01023 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX4_FLAG_SHIFT 4</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE (0x1&lt;&lt;5)</span>
<a name="l01025"></a>01025 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DA_ENABLE_SHIFT 5</span>
<a name="l01026"></a>01026 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN (0x1&lt;&lt;6)</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ACK_TO_FE_UPDATED_EN_SHIFT 6</span>
<a name="l01028"></a>01028 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX3_CF_EN_SHIFT 7</span>
<a name="l01030"></a>01030 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN (0x1&lt;&lt;8)</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_FIN_FLAG_EN_SHIFT 8</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;9)</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 9</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF (0x3&lt;&lt;10)</span>
<a name="l01035"></a>01035 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_SET_RTO_CF_SHIFT 10</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF (0x3&lt;&lt;12)</span>
<a name="l01037"></a>01037 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_UPDATED_CF_SHIFT 12</span>
<a name="l01038"></a>01038 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX8_CF (0x3&lt;&lt;14)</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX8_CF_SHIFT 14</span>
<a name="l01040"></a>01040 <span class="preprocessor"></span>    u8 __agg_val8;
<a name="l01041"></a>01041     u8 __agg_val8_th;
<a name="l01042"></a>01042 <span class="preprocessor">#endif</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span>    u32 ack_to_far_end;
<a name="l01044"></a>01044     u32 rto_timer;
<a name="l01045"></a>01045     u32 ka_timer;
<a name="l01046"></a>01046     u32 ts_to_echo;
<a name="l01047"></a>01047 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span>    u16 __agg_val7_th;
<a name="l01049"></a>01049     u16 __agg_val7;
<a name="l01050"></a>01050 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01051"></a>01051 <span class="preprocessor"></span>    u16 __agg_val7;
<a name="l01052"></a>01052     u16 __agg_val7_th;
<a name="l01053"></a>01053 <span class="preprocessor">#endif</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01055"></a>01055 <span class="preprocessor"></span>    u8 __tcp_agg_vars5;
<a name="l01056"></a>01056     u8 __tcp_agg_vars4;
<a name="l01057"></a>01057     u8 __tcp_agg_vars3;
<a name="l01058"></a>01058     u8 __force_pure_ack_cnt;
<a name="l01059"></a>01059 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span>    u8 __force_pure_ack_cnt;
<a name="l01061"></a>01061     u8 __tcp_agg_vars3;
<a name="l01062"></a>01062     u8 __tcp_agg_vars4;
<a name="l01063"></a>01063     u8 __tcp_agg_vars5;
<a name="l01064"></a>01064 <span class="preprocessor">#endif</span>
<a name="l01065"></a>01065 <span class="preprocessor"></span>    u32 tcp_agg_vars6;
<a name="l01066"></a>01066 <span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_CF_EN (0x1&lt;&lt;0)</span>
<a name="l01067"></a>01067 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TS_TO_ECHO_CF_EN_SHIFT 0</span>
<a name="l01068"></a>01068 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX8_CF_EN (0x1&lt;&lt;1)</span>
<a name="l01069"></a>01069 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX8_CF_EN_SHIFT 1</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_EN (0x1&lt;&lt;2)</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_EN_SHIFT 2</span>
<a name="l01072"></a>01072 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN (0x1&lt;&lt;3)</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN_SHIFT 3</span>
<a name="l01074"></a>01074 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX6_FLAG (0x1&lt;&lt;4)</span>
<a name="l01075"></a>01075 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX6_FLAG_SHIFT 4</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX7_FLAG (0x1&lt;&lt;5)</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX7_FLAG_SHIFT 5</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX5_CF (0x3&lt;&lt;6)</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX5_CF_SHIFT 6</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF (0x3&lt;&lt;8)</span>
<a name="l01081"></a>01081 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX9_CF_SHIFT 8</span>
<a name="l01082"></a>01082 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF (0x3&lt;&lt;10)</span>
<a name="l01083"></a>01083 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_SHIFT 10</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF (0x3&lt;&lt;12)</span>
<a name="l01085"></a>01085 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_SHIFT 12</span>
<a name="l01086"></a>01086 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF (0x3&lt;&lt;14)</span>
<a name="l01087"></a>01087 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_SHIFT 14</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX13_CF (0x3&lt;&lt;16)</span>
<a name="l01089"></a>01089 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX13_CF_SHIFT 16</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX14_CF (0x3&lt;&lt;18)</span>
<a name="l01091"></a>01091 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX14_CF_SHIFT 18</span>
<a name="l01092"></a>01092 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX15_CF (0x3&lt;&lt;20)</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX15_CF_SHIFT 20</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX16_CF (0x3&lt;&lt;22)</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX16_CF_SHIFT 22</span>
<a name="l01096"></a>01096 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX17_CF (0x3&lt;&lt;24)</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX17_CF_SHIFT 24</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ECE_FLAG (0x1&lt;&lt;26)</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_TCP_AG_CONTEXT_SECTION_ECE_FLAG_SHIFT 26</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED71 (0x1&lt;&lt;27)</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED71_SHIFT 27</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_FORCE_PURE_ACK_CNT_DIRTY (0x1&lt;&lt;28)</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_FORCE_PURE_ACK_CNT_DIRTY_SHIFT 28</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TCP_AUTO_STOP_FLAG (0x1&lt;&lt;29)</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_TCP_AUTO_STOP_FLAG_SHIFT 29</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DO_TS_UPDATE_FLAG (0x1&lt;&lt;30)</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_DO_TS_UPDATE_FLAG_SHIFT 30</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CANCEL_RETRANSMIT_FLAG (0x1&lt;&lt;31)</span>
<a name="l01109"></a>01109 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_TCP_AG_CONTEXT_SECTION_CANCEL_RETRANSMIT_FLAG_SHIFT 31</span>
<a name="l01110"></a>01110 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01111"></a>01111 <span class="preprocessor"></span>    u16 __agg_misc6;
<a name="l01112"></a>01112     u16 __tcp_agg_vars7;
<a name="l01113"></a>01113 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01114"></a>01114 <span class="preprocessor"></span>    u16 __tcp_agg_vars7;
<a name="l01115"></a>01115     u16 __agg_misc6;
<a name="l01116"></a>01116 <span class="preprocessor">#endif</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span>    u32 __agg_val10;
<a name="l01118"></a>01118     u32 __agg_val10_th;
<a name="l01119"></a>01119 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span>    u16 __reserved3;
<a name="l01121"></a>01121     u8 __reserved2;
<a name="l01122"></a>01122     u8 __da_only_cnt;
<a name="l01123"></a>01123 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>    u8 __da_only_cnt;
<a name="l01125"></a>01125     u8 __reserved2;
<a name="l01126"></a>01126     u16 __reserved3;
<a name="l01127"></a>01127 <span class="preprocessor">#endif</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span>};
<a name="l01129"></a>01129 
<a name="l01130"></a>01130 <span class="comment">/*</span>
<a name="l01131"></a>01131 <span class="comment"> * The iscsi aggregative context of Xstorm</span>
<a name="l01132"></a>01132 <span class="comment"> */</span>
<a name="l01133"></a><a class="code" href="structxstorm__iscsi__ag__context.html">01133</a> <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__ag__context.html">xstorm_iscsi_ag_context</a> {
<a name="l01134"></a>01134 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span>    u16 agg_val1;
<a name="l01136"></a>01136     u8 agg_vars1;
<a name="l01137"></a>01137 <span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<a name="l01145"></a>01145 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN (0x1&lt;&lt;4)</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN (0x1&lt;&lt;5)</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN_SHIFT 5</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG (0x1&lt;&lt;6)</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6</span>
<a name="l01151"></a>01151 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN (0x1&lt;&lt;7)</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7</span>
<a name="l01153"></a>01153 <span class="preprocessor"></span>    u8 <a class="code" href="structstate.html">state</a>;
<a name="l01154"></a>01154 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01155"></a>01155 <span class="preprocessor"></span>    u8 <a class="code" href="structstate.html">state</a>;
<a name="l01156"></a>01156     u8 agg_vars1;
<a name="l01157"></a>01157 <span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<a name="l01158"></a>01158 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<a name="l01159"></a>01159 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<a name="l01161"></a>01161 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<a name="l01162"></a>01162 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<a name="l01163"></a>01163 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN (0x1&lt;&lt;4)</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_MORE_TO_SEND_EN_SHIFT 4</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN (0x1&lt;&lt;5)</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_NAGLE_EN_SHIFT 5</span>
<a name="l01169"></a>01169 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG (0x1&lt;&lt;6)</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_SHIFT 6</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN (0x1&lt;&lt;7)</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_UNA_GT_NXT_EN_SHIFT 7</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>    u16 agg_val1;
<a name="l01174"></a>01174 <span class="preprocessor">#endif</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span>    u8 cdu_reserved;
<a name="l01177"></a>01177     u8 agg_vars4;
<a name="l01178"></a>01178 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_R2TQ_PROD_CF (0x3&lt;&lt;0)</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_R2TQ_PROD_CF_SHIFT 0</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX21_CF (0x3&lt;&lt;2)</span>
<a name="l01181"></a>01181 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX21_CF_SHIFT 2</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX18_CF_EN (0x1&lt;&lt;4)</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX18_CF_EN_SHIFT 4</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX19_CF_EN (0x1&lt;&lt;5)</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX19_CF_EN_SHIFT 5</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_R2TQ_PROD_CF_EN (0x1&lt;&lt;6)</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_R2TQ_PROD_CF_EN_SHIFT 6</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX21_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01189"></a>01189 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX21_CF_EN_SHIFT 7</span>
<a name="l01190"></a>01190 <span class="preprocessor"></span>    u8 agg_vars3;
<a name="l01191"></a>01191 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F&lt;&lt;0)</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX19_CF (0x3&lt;&lt;6)</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX19_CF_SHIFT 6</span>
<a name="l01195"></a>01195 <span class="preprocessor"></span>    u8 agg_vars2;
<a name="l01196"></a>01196 <span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF (0x3&lt;&lt;0)</span>
<a name="l01197"></a>01197 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_SHIFT 0</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1&lt;&lt;2)</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG (0x1&lt;&lt;3)</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG_SHIFT 3</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG (0x1&lt;&lt;4)</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG_SHIFT 4</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1 (0x3&lt;&lt;5)</span>
<a name="l01205"></a>01205 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1_SHIFT 5</span>
<a name="l01206"></a>01206 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span>    u8 agg_vars2;
<a name="l01210"></a>01210 <span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF (0x3&lt;&lt;0)</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_SHIFT 0</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN (0x1&lt;&lt;2)</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_SPARE_FLAG_EN_SHIFT 2</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG (0x1&lt;&lt;3)</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX8_FLAG_SHIFT 3</span>
<a name="l01216"></a>01216 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG (0x1&lt;&lt;4)</span>
<a name="l01217"></a>01217 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX9_FLAG_SHIFT 4</span>
<a name="l01218"></a>01218 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1 (0x3&lt;&lt;5)</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE1_SHIFT 5</span>
<a name="l01220"></a>01220 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span>    u8 agg_vars3;
<a name="l01223"></a>01223 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2 (0x3F&lt;&lt;0)</span>
<a name="l01224"></a>01224 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM2_SHIFT 0</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX19_CF (0x3&lt;&lt;6)</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX19_CF_SHIFT 6</span>
<a name="l01227"></a>01227 <span class="preprocessor"></span>    u8 agg_vars4;
<a name="l01228"></a>01228 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_R2TQ_PROD_CF (0x3&lt;&lt;0)</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_R2TQ_PROD_CF_SHIFT 0</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX21_CF (0x3&lt;&lt;2)</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX21_CF_SHIFT 2</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX18_CF_EN (0x1&lt;&lt;4)</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX18_CF_EN_SHIFT 4</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX19_CF_EN (0x1&lt;&lt;5)</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX19_CF_EN_SHIFT 5</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_R2TQ_PROD_CF_EN (0x1&lt;&lt;6)</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_R2TQ_PROD_CF_EN_SHIFT 6</span>
<a name="l01238"></a>01238 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX21_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01239"></a>01239 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX21_CF_EN_SHIFT 7</span>
<a name="l01240"></a>01240 <span class="preprocessor"></span>    u8 cdu_reserved;
<a name="l01241"></a>01241 <span class="preprocessor">#endif</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span>    u32 more_to_send;
<a name="l01243"></a>01243 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span>    u16 agg_vars5;
<a name="l01245"></a>01245 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5 (0x3&lt;&lt;0)</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5_SHIFT 0</span>
<a name="l01247"></a>01247 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F&lt;&lt;2)</span>
<a name="l01248"></a>01248 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F&lt;&lt;8)</span>
<a name="l01250"></a>01250 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8</span>
<a name="l01251"></a>01251 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2 (0x3&lt;&lt;14)</span>
<a name="l01252"></a>01252 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2_SHIFT 14</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span>    u16 sq_cons;
<a name="l01254"></a>01254 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span>    u16 sq_cons;
<a name="l01256"></a>01256     u16 agg_vars5;
<a name="l01257"></a>01257 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5 (0x3&lt;&lt;0)</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE5_SHIFT 0</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0 (0x3F&lt;&lt;2)</span>
<a name="l01260"></a>01260 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM0_SHIFT 2</span>
<a name="l01261"></a>01261 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1 (0x3F&lt;&lt;8)</span>
<a name="l01262"></a>01262 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_PHYSICAL_QUEUE_NUM1_SHIFT 8</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2 (0x3&lt;&lt;14)</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE2_SHIFT 14</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01266"></a>01266 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structxstorm__tcp__tcp__ag__context__section.html">xstorm_tcp_tcp_ag_context_section</a> tcp;
<a name="l01267"></a>01267 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01268"></a>01268 <span class="preprocessor"></span>    u16 agg_vars7;
<a name="l01269"></a>01269 <span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7&lt;&lt;0)</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0</span>
<a name="l01271"></a>01271 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG (0x1&lt;&lt;3)</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG_SHIFT 3</span>
<a name="l01273"></a>01273 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AUX18_CF (0x3&lt;&lt;4)</span>
<a name="l01274"></a>01274 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AUX18_CF_SHIFT 4</span>
<a name="l01275"></a>01275 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3 (0x3&lt;&lt;6)</span>
<a name="l01276"></a>01276 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3_SHIFT 6</span>
<a name="l01277"></a>01277 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF (0x3&lt;&lt;8)</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_SHIFT 8</span>
<a name="l01279"></a>01279 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1&lt;&lt;10)</span>
<a name="l01280"></a>01280 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10</span>
<a name="l01281"></a>01281 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;11)</span>
<a name="l01282"></a>01282 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN_SHIFT 11</span>
<a name="l01283"></a>01283 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG (0x1&lt;&lt;12)</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG_SHIFT 12</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG (0x1&lt;&lt;13)</span>
<a name="l01286"></a>01286 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG_SHIFT 13</span>
<a name="l01287"></a>01287 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG (0x1&lt;&lt;14)</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG_SHIFT 14</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX2_FLAG (0x1&lt;&lt;15)</span>
<a name="l01290"></a>01290 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX2_FLAG_SHIFT 15</span>
<a name="l01291"></a>01291 <span class="preprocessor"></span>    u8 agg_val3_th;
<a name="l01292"></a>01292     u8 agg_vars6;
<a name="l01293"></a>01293 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6 (0x7&lt;&lt;0)</span>
<a name="l01294"></a>01294 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6_SHIFT 0</span>
<a name="l01295"></a>01295 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7 (0x7&lt;&lt;3)</span>
<a name="l01296"></a>01296 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7_SHIFT 3</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4 (0x3&lt;&lt;6)</span>
<a name="l01298"></a>01298 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4_SHIFT 6</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span>    u8 agg_vars6;
<a name="l01301"></a>01301 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6 (0x7&lt;&lt;0)</span>
<a name="l01302"></a>01302 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE6_SHIFT 0</span>
<a name="l01303"></a>01303 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7 (0x7&lt;&lt;3)</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE7_SHIFT 3</span>
<a name="l01305"></a>01305 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4 (0x3&lt;&lt;6)</span>
<a name="l01306"></a>01306 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE4_SHIFT 6</span>
<a name="l01307"></a>01307 <span class="preprocessor"></span>    u8 agg_val3_th;
<a name="l01308"></a>01308     u16 agg_vars7;
<a name="l01309"></a>01309 <span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE (0x7&lt;&lt;0)</span>
<a name="l01310"></a>01310 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AGG_VAL11_DECISION_RULE_SHIFT 0</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG (0x1&lt;&lt;3)</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX13_FLAG_SHIFT 3</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AUX18_CF (0x3&lt;&lt;4)</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AUX18_CF_SHIFT 4</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3 (0x3&lt;&lt;6)</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_DECISION_RULE3_SHIFT 6</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF (0x3&lt;&lt;8)</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_SHIFT 8</span>
<a name="l01319"></a>01319 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK (0x1&lt;&lt;10)</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_COMPLETION_SEQ_DECISION_MASK_SHIFT 10</span>
<a name="l01321"></a>01321 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN (0x1&lt;&lt;11)</span>
<a name="l01322"></a>01322 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX1_CF_EN_SHIFT 11</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG (0x1&lt;&lt;12)</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX10_FLAG_SHIFT 12</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG (0x1&lt;&lt;13)</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX11_FLAG_SHIFT 13</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG (0x1&lt;&lt;14)</span>
<a name="l01328"></a>01328 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX12_FLAG_SHIFT 14</span>
<a name="l01329"></a>01329 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX2_FLAG (0x1&lt;&lt;15)</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_ISCSI_AG_CONTEXT_AUX2_FLAG_SHIFT 15</span>
<a name="l01331"></a>01331 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01333"></a>01333 <span class="preprocessor"></span>    u16 __agg_val11_th;
<a name="l01334"></a>01334     u16 __agg_val11;
<a name="l01335"></a>01335 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span>    u16 __agg_val11;
<a name="l01337"></a>01337     u16 __agg_val11_th;
<a name="l01338"></a>01338 <span class="preprocessor">#endif</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span>    u8 __reserved1;
<a name="l01341"></a>01341     u8 __agg_val6_th;
<a name="l01342"></a>01342     u16 __agg_val9;
<a name="l01343"></a>01343 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01344"></a>01344 <span class="preprocessor"></span>    u16 __agg_val9;
<a name="l01345"></a>01345     u8 __agg_val6_th;
<a name="l01346"></a>01346     u8 __reserved1;
<a name="l01347"></a>01347 <span class="preprocessor">#endif</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span>    u16 hq_prod;
<a name="l01350"></a>01350     u16 hq_cons;
<a name="l01351"></a>01351 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span>    u16 hq_cons;
<a name="l01353"></a>01353     u16 hq_prod;
<a name="l01354"></a>01354 <span class="preprocessor">#endif</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span>    u32 agg_vars8;
<a name="l01356"></a>01356 <span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC2 (0xFFFFFF&lt;&lt;0)</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC2_SHIFT 0</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC3 (0xFF&lt;&lt;24)</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_AG_CONTEXT_AGG_MISC3_SHIFT 24</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span>    u16 r2tq_prod;
<a name="l01362"></a>01362     u16 sq_prod;
<a name="l01363"></a>01363 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span>    u16 sq_prod;
<a name="l01365"></a>01365     u16 r2tq_prod;
<a name="l01366"></a>01366 <span class="preprocessor">#endif</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01368"></a>01368 <span class="preprocessor"></span>    u8 agg_val3;
<a name="l01369"></a>01369     u8 agg_val6;
<a name="l01370"></a>01370     u8 agg_val5_th;
<a name="l01371"></a>01371     u8 agg_val5;
<a name="l01372"></a>01372 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span>    u8 agg_val5;
<a name="l01374"></a>01374     u8 agg_val5_th;
<a name="l01375"></a>01375     u8 agg_val6;
<a name="l01376"></a>01376     u8 agg_val3;
<a name="l01377"></a>01377 <span class="preprocessor">#endif</span>
<a name="l01378"></a>01378 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span>    u16 __agg_misc1;
<a name="l01380"></a>01380     u16 agg_limit1;
<a name="l01381"></a>01381 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01382"></a>01382 <span class="preprocessor"></span>    u16 agg_limit1;
<a name="l01383"></a>01383     u16 __agg_misc1;
<a name="l01384"></a>01384 <span class="preprocessor">#endif</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span>    u32 hq_cons_tcp_seq;
<a name="l01386"></a>01386     u32 exp_stat_sn;
<a name="l01387"></a>01387     u32 agg_misc5;
<a name="l01388"></a>01388 };
<a name="l01389"></a>01389 
<a name="l01390"></a>01390 <span class="comment">/*</span>
<a name="l01391"></a>01391 <span class="comment"> * The tcp aggregative context section of Tstorm</span>
<a name="l01392"></a>01392 <span class="comment"> */</span>
<a name="l01393"></a><a class="code" href="structtstorm__tcp__tcp__ag__context__section.html">01393</a> <span class="keyword">struct </span><a class="code" href="structtstorm__tcp__tcp__ag__context__section.html">tstorm_tcp_tcp_ag_context_section</a> {
<a name="l01394"></a>01394     u32 __agg_val1;
<a name="l01395"></a>01395 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01396"></a>01396 <span class="preprocessor"></span>    u8 __tcp_agg_vars2;
<a name="l01397"></a>01397     u8 __agg_val3;
<a name="l01398"></a>01398     u16 __agg_val2;
<a name="l01399"></a>01399 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01400"></a>01400 <span class="preprocessor"></span>    u16 __agg_val2;
<a name="l01401"></a>01401     u8 __agg_val3;
<a name="l01402"></a>01402     u8 __tcp_agg_vars2;
<a name="l01403"></a>01403 <span class="preprocessor">#endif</span>
<a name="l01404"></a>01404 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01405"></a>01405 <span class="preprocessor"></span>    u16 __agg_val5;
<a name="l01406"></a>01406     u8 __agg_val6;
<a name="l01407"></a>01407     u8 __tcp_agg_vars3;
<a name="l01408"></a>01408 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span>    u8 __tcp_agg_vars3;
<a name="l01410"></a>01410     u8 __agg_val6;
<a name="l01411"></a>01411     u16 __agg_val5;
<a name="l01412"></a>01412 <span class="preprocessor">#endif</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span>    u32 snd_nxt;
<a name="l01414"></a>01414     u32 rtt_seq;
<a name="l01415"></a>01415     u32 rtt_time;
<a name="l01416"></a>01416     u32 __reserved66;
<a name="l01417"></a>01417     u32 wnd_right_edge;
<a name="l01418"></a>01418     u32 tcp_agg_vars1;
<a name="l01419"></a>01419 <span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_FIN_SENT_FLAG (0x1&lt;&lt;0)</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 0</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG (0x1&lt;&lt;1)</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_LAST_PACKET_FIN_FLAG_SHIFT 1</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF (0x3&lt;&lt;2)</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_SHIFT 2</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF (0x3&lt;&lt;4)</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_SHIFT 4</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_EN (0x1&lt;&lt;6)</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_WND_UPD_CF_EN_SHIFT 6</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01430"></a>01430 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TIMEOUT_CF_EN_SHIFT 7</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN (0x1&lt;&lt;8)</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_SEQ_EN_SHIFT 8</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_SND_NXT_EN (0x1&lt;&lt;9)</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_SND_NXT_EN_SHIFT 9</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG (0x1&lt;&lt;10)</span>
<a name="l01436"></a>01436 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_FLAG_SHIFT 10</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_FLAG (0x1&lt;&lt;11)</span>
<a name="l01438"></a>01438 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_FLAG_SHIFT 11</span>
<a name="l01439"></a>01439 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_EN (0x1&lt;&lt;12)</span>
<a name="l01440"></a>01440 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_EN_SHIFT 12</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_EN (0x1&lt;&lt;13)</span>
<a name="l01442"></a>01442 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_EN_SHIFT 13</span>
<a name="l01443"></a>01443 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF (0x3&lt;&lt;14)</span>
<a name="l01444"></a>01444 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX1_CF_SHIFT 14</span>
<a name="l01445"></a>01445 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF (0x3&lt;&lt;16)</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX2_CF_SHIFT 16</span>
<a name="l01447"></a>01447 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_BLOCKED (0x1&lt;&lt;18)</span>
<a name="l01448"></a>01448 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_TX_BLOCKED_SHIFT 18</span>
<a name="l01449"></a>01449 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN (0x1&lt;&lt;19)</span>
<a name="l01450"></a>01450 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX10_CF_EN_SHIFT 19</span>
<a name="l01451"></a>01451 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_EN (0x1&lt;&lt;20)</span>
<a name="l01452"></a>01452 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX11_CF_EN_SHIFT 20</span>
<a name="l01453"></a>01453 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_EN (0x1&lt;&lt;21)</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_AUX12_CF_EN_SHIFT 21</span>
<a name="l01455"></a>01455 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED1 (0x3&lt;&lt;22)</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RESERVED1_SHIFT 22</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ (0xF&lt;&lt;24)</span>
<a name="l01458"></a>01458 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_PEND_SEQ_SHIFT 24</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ (0xF&lt;&lt;28)</span>
<a name="l01460"></a>01460 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_TCP_TCP_AG_CONTEXT_SECTION_RETRANSMIT_DONE_SEQ_SHIFT 28</span>
<a name="l01461"></a>01461 <span class="preprocessor"></span>    u32 snd_max;
<a name="l01462"></a>01462     u32 snd_una;
<a name="l01463"></a>01463     u32 __reserved2;
<a name="l01464"></a>01464 };
<a name="l01465"></a>01465 
<a name="l01466"></a>01466 <span class="comment">/*</span>
<a name="l01467"></a>01467 <span class="comment"> * The iscsi aggregative context of Tstorm</span>
<a name="l01468"></a>01468 <span class="comment"> */</span>
<a name="l01469"></a><a class="code" href="structtstorm__iscsi__ag__context.html">01469</a> <span class="keyword">struct </span><a class="code" href="structtstorm__iscsi__ag__context.html">tstorm_iscsi_ag_context</a> {
<a name="l01470"></a>01470 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01471"></a>01471 <span class="preprocessor"></span>    u16 ulp_credit;
<a name="l01472"></a>01472     u8 agg_vars1;
<a name="l01473"></a>01473 <span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_CF (0x3&lt;&lt;4)</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_CF_SHIFT 4</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG (0x1&lt;&lt;6)</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG_SHIFT 6</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX4_FLAG (0x1&lt;&lt;7)</span>
<a name="l01486"></a>01486 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX4_FLAG_SHIFT 7</span>
<a name="l01487"></a>01487 <span class="preprocessor"></span>    u8 <a class="code" href="structstate.html">state</a>;
<a name="l01488"></a>01488 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01489"></a>01489 <span class="preprocessor"></span>    u8 <a class="code" href="structstate.html">state</a>;
<a name="l01490"></a>01490     u8 agg_vars1;
<a name="l01491"></a>01491 <span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<a name="l01492"></a>01492 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<a name="l01495"></a>01495 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<a name="l01497"></a>01497 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_CF (0x3&lt;&lt;4)</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_CF_SHIFT 4</span>
<a name="l01501"></a>01501 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG (0x1&lt;&lt;6)</span>
<a name="l01502"></a>01502 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX3_FLAG_SHIFT 6</span>
<a name="l01503"></a>01503 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX4_FLAG (0x1&lt;&lt;7)</span>
<a name="l01504"></a>01504 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX4_FLAG_SHIFT 7</span>
<a name="l01505"></a>01505 <span class="preprocessor"></span>    u16 ulp_credit;
<a name="l01506"></a>01506 <span class="preprocessor">#endif</span>
<a name="l01507"></a>01507 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01508"></a>01508 <span class="preprocessor"></span>    u16 __agg_val4;
<a name="l01509"></a>01509     u16 agg_vars2;
<a name="l01510"></a>01510 <span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX5_FLAG (0x1&lt;&lt;0)</span>
<a name="l01511"></a>01511 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX5_FLAG_SHIFT 0</span>
<a name="l01512"></a>01512 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_FLAG (0x1&lt;&lt;1)</span>
<a name="l01513"></a>01513 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_FLAG_SHIFT 1</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX4_CF (0x3&lt;&lt;2)</span>
<a name="l01515"></a>01515 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX4_CF_SHIFT 2</span>
<a name="l01516"></a>01516 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX5_CF (0x3&lt;&lt;4)</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX5_CF_SHIFT 4</span>
<a name="l01518"></a>01518 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF (0x3&lt;&lt;6)</span>
<a name="l01519"></a>01519 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_SHIFT 6</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF (0x3&lt;&lt;8)</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_SHIFT 8</span>
<a name="l01522"></a>01522 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG (0x1&lt;&lt;10)</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG_SHIFT 10</span>
<a name="l01524"></a>01524 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;11)</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 11</span>
<a name="l01526"></a>01526 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX4_CF_EN (0x1&lt;&lt;12)</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX4_CF_EN_SHIFT 12</span>
<a name="l01528"></a>01528 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX5_CF_EN (0x1&lt;&lt;13)</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX5_CF_EN_SHIFT 13</span>
<a name="l01530"></a>01530 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN (0x1&lt;&lt;14)</span>
<a name="l01531"></a>01531 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN_SHIFT 14</span>
<a name="l01532"></a>01532 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN (0x1&lt;&lt;15)</span>
<a name="l01533"></a>01533 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN_SHIFT 15</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span>    u16 agg_vars2;
<a name="l01536"></a>01536 <span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX5_FLAG (0x1&lt;&lt;0)</span>
<a name="l01537"></a>01537 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX5_FLAG_SHIFT 0</span>
<a name="l01538"></a>01538 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_FLAG (0x1&lt;&lt;1)</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_FLAG_SHIFT 1</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX4_CF (0x3&lt;&lt;2)</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX4_CF_SHIFT 2</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX5_CF (0x3&lt;&lt;4)</span>
<a name="l01543"></a>01543 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX5_CF_SHIFT 4</span>
<a name="l01544"></a>01544 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF (0x3&lt;&lt;6)</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_SHIFT 6</span>
<a name="l01546"></a>01546 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF (0x3&lt;&lt;8)</span>
<a name="l01547"></a>01547 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_SHIFT 8</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG (0x1&lt;&lt;10)</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="preprocessor">#define __TSTORM_ISCSI_AG_CONTEXT_AUX7_FLAG_SHIFT 10</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;11)</span>
<a name="l01551"></a>01551 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 11</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX4_CF_EN (0x1&lt;&lt;12)</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX4_CF_EN_SHIFT 12</span>
<a name="l01554"></a>01554 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX5_CF_EN (0x1&lt;&lt;13)</span>
<a name="l01555"></a>01555 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX5_CF_EN_SHIFT 13</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN (0x1&lt;&lt;14)</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX6_CF_EN_SHIFT 14</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN (0x1&lt;&lt;15)</span>
<a name="l01559"></a>01559 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_ISCSI_AG_CONTEXT_AUX7_CF_EN_SHIFT 15</span>
<a name="l01560"></a>01560 <span class="preprocessor"></span>    u16 __agg_val4;
<a name="l01561"></a>01561 <span class="preprocessor">#endif</span>
<a name="l01562"></a>01562 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structtstorm__tcp__tcp__ag__context__section.html">tstorm_tcp_tcp_ag_context_section</a> tcp;
<a name="l01563"></a>01563 };
<a name="l01564"></a>01564 
<a name="l01565"></a>01565 <span class="comment">/*</span>
<a name="l01566"></a>01566 <span class="comment"> * The iscsi aggregative context of Cstorm</span>
<a name="l01567"></a>01567 <span class="comment"> */</span>
<a name="l01568"></a><a class="code" href="structcstorm__iscsi__ag__context.html">01568</a> <span class="keyword">struct </span><a class="code" href="structcstorm__iscsi__ag__context.html">cstorm_iscsi_ag_context</a> {
<a name="l01569"></a>01569     u32 agg_vars1;
<a name="l01570"></a>01570 <span class="preprocessor">#define CSTORM_ISCSI_AG_CONTEXT_STATE (0xFF&lt;&lt;0)</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_AG_CONTEXT_STATE_SHIFT 0</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;8)</span>
<a name="l01573"></a>01573 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 8</span>
<a name="l01574"></a>01574 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;9)</span>
<a name="l01575"></a>01575 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 9</span>
<a name="l01576"></a>01576 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;10)</span>
<a name="l01577"></a>01577 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 10</span>
<a name="l01578"></a>01578 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;11)</span>
<a name="l01579"></a>01579 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 11</span>
<a name="l01580"></a>01580 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_SE_CF_EN (0x1&lt;&lt;12)</span>
<a name="l01581"></a>01581 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_SE_CF_EN_SHIFT 12</span>
<a name="l01582"></a>01582 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_INV_CF_EN (0x1&lt;&lt;13)</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED_ULP_RX_INV_CF_EN_SHIFT 13</span>
<a name="l01584"></a>01584 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION3_CF (0x3&lt;&lt;14)</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION3_CF_SHIFT 14</span>
<a name="l01586"></a>01586 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED66 (0x3&lt;&lt;16)</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED66_SHIFT 16</span>
<a name="l01588"></a>01588 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_FIN_RECEIVED_CF_EN (0x1&lt;&lt;18)</span>
<a name="l01589"></a>01589 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_FIN_RECEIVED_CF_EN_SHIFT 18</span>
<a name="l01590"></a>01590 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION0_CF_EN (0x1&lt;&lt;19)</span>
<a name="l01591"></a>01591 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION0_CF_EN_SHIFT 19</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION1_CF_EN (0x1&lt;&lt;20)</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION1_CF_EN_SHIFT 20</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION2_CF_EN (0x1&lt;&lt;21)</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION2_CF_EN_SHIFT 21</span>
<a name="l01596"></a>01596 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION3_CF_EN (0x1&lt;&lt;22)</span>
<a name="l01597"></a>01597 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_PENDING_COMPLETION3_CF_EN_SHIFT 22</span>
<a name="l01598"></a>01598 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_REL_SEQ_RULE (0x7&lt;&lt;23)</span>
<a name="l01599"></a>01599 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_REL_SEQ_RULE_SHIFT 23</span>
<a name="l01600"></a>01600 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_AG_CONTEXT_HQ_PROD_RULE (0x3&lt;&lt;26)</span>
<a name="l01601"></a>01601 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_AG_CONTEXT_HQ_PROD_RULE_SHIFT 26</span>
<a name="l01602"></a>01602 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED52 (0x3&lt;&lt;28)</span>
<a name="l01603"></a>01603 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED52_SHIFT 28</span>
<a name="l01604"></a>01604 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED53 (0x3&lt;&lt;30)</span>
<a name="l01605"></a>01605 <span class="preprocessor"></span><span class="preprocessor">#define __CSTORM_ISCSI_AG_CONTEXT_RESERVED53_SHIFT 30</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01607"></a>01607 <span class="preprocessor"></span>    u8 __aux1_th;
<a name="l01608"></a>01608     u8 __aux1_val;
<a name="l01609"></a>01609     u16 __agg_vars2;
<a name="l01610"></a>01610 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01611"></a>01611 <span class="preprocessor"></span>    u16 __agg_vars2;
<a name="l01612"></a>01612     u8 __aux1_val;
<a name="l01613"></a>01613     u8 __aux1_th;
<a name="l01614"></a>01614 <span class="preprocessor">#endif</span>
<a name="l01615"></a>01615 <span class="preprocessor"></span>    u32 rel_seq;
<a name="l01616"></a>01616     u32 rel_seq_th;
<a name="l01617"></a>01617 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span>    u16 hq_cons;
<a name="l01619"></a>01619     u16 hq_prod;
<a name="l01620"></a>01620 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span>    u16 hq_prod;
<a name="l01622"></a>01622     u16 hq_cons;
<a name="l01623"></a>01623 <span class="preprocessor">#endif</span>
<a name="l01624"></a>01624 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01625"></a>01625 <span class="preprocessor"></span>    u8 __reserved62;
<a name="l01626"></a>01626     u8 __reserved61;
<a name="l01627"></a>01627     u8 __reserved60;
<a name="l01628"></a>01628     u8 __reserved59;
<a name="l01629"></a>01629 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01630"></a>01630 <span class="preprocessor"></span>    u8 __reserved59;
<a name="l01631"></a>01631     u8 __reserved60;
<a name="l01632"></a>01632     u8 __reserved61;
<a name="l01633"></a>01633     u8 __reserved62;
<a name="l01634"></a>01634 <span class="preprocessor">#endif</span>
<a name="l01635"></a>01635 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01636"></a>01636 <span class="preprocessor"></span>    u16 __reserved64;
<a name="l01637"></a>01637     u16 __cq_u_prod0;
<a name="l01638"></a>01638 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01639"></a>01639 <span class="preprocessor"></span>    u16 __cq_u_prod0;
<a name="l01640"></a>01640     u16 __reserved64;
<a name="l01641"></a>01641 <span class="preprocessor">#endif</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span>    u32 __cq_u_prod1;
<a name="l01643"></a>01643 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span>    u16 __agg_vars3;
<a name="l01645"></a>01645     u16 __cq_u_prod2;
<a name="l01646"></a>01646 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01647"></a>01647 <span class="preprocessor"></span>    u16 __cq_u_prod2;
<a name="l01648"></a>01648     u16 __agg_vars3;
<a name="l01649"></a>01649 <span class="preprocessor">#endif</span>
<a name="l01650"></a>01650 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span>    u16 __aux2_th;
<a name="l01652"></a>01652     u16 __cq_u_prod3;
<a name="l01653"></a>01653 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span>    u16 __cq_u_prod3;
<a name="l01655"></a>01655     u16 __aux2_th;
<a name="l01656"></a>01656 <span class="preprocessor">#endif</span>
<a name="l01657"></a>01657 <span class="preprocessor"></span>};
<a name="l01658"></a>01658 
<a name="l01659"></a>01659 <span class="comment">/*</span>
<a name="l01660"></a>01660 <span class="comment"> * The iscsi aggregative context of Ustorm</span>
<a name="l01661"></a>01661 <span class="comment"> */</span>
<a name="l01662"></a><a class="code" href="structustorm__iscsi__ag__context.html">01662</a> <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__ag__context.html">ustorm_iscsi_ag_context</a> {
<a name="l01663"></a>01663 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01664"></a>01664 <span class="preprocessor"></span>    u8 __aux_counter_flags;
<a name="l01665"></a>01665     u8 agg_vars2;
<a name="l01666"></a>01666 <span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_TX_CF (0x3&lt;&lt;0)</span>
<a name="l01667"></a>01667 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_SHIFT 0</span>
<a name="l01668"></a>01668 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF (0x3&lt;&lt;2)</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_SHIFT 2</span>
<a name="l01670"></a>01670 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE (0x7&lt;&lt;4)</span>
<a name="l01671"></a>01671 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4</span>
<a name="l01672"></a>01672 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK (0x1&lt;&lt;7)</span>
<a name="l01673"></a>01673 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7</span>
<a name="l01674"></a>01674 <span class="preprocessor"></span>    u8 agg_vars1;
<a name="l01675"></a>01675 <span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<a name="l01676"></a>01676 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<a name="l01677"></a>01677 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<a name="l01678"></a>01678 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<a name="l01679"></a>01679 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<a name="l01680"></a>01680 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<a name="l01681"></a>01681 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<a name="l01682"></a>01682 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_INV_CF (0x3&lt;&lt;4)</span>
<a name="l01684"></a>01684 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_SHIFT 4</span>
<a name="l01685"></a>01685 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF (0x3&lt;&lt;6)</span>
<a name="l01686"></a>01686 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_SHIFT 6</span>
<a name="l01687"></a>01687 <span class="preprocessor"></span>    u8 <a class="code" href="structstate.html">state</a>;
<a name="l01688"></a>01688 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span>    u8 <a class="code" href="structstate.html">state</a>;
<a name="l01690"></a>01690     u8 agg_vars1;
<a name="l01691"></a>01691 <span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0 (0x1&lt;&lt;0)</span>
<a name="l01692"></a>01692 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM0_SHIFT 0</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1 (0x1&lt;&lt;1)</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM1_SHIFT 1</span>
<a name="l01695"></a>01695 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2 (0x1&lt;&lt;2)</span>
<a name="l01696"></a>01696 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM2_SHIFT 2</span>
<a name="l01697"></a>01697 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3 (0x1&lt;&lt;3)</span>
<a name="l01698"></a>01698 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_EXISTS_IN_QM3_SHIFT 3</span>
<a name="l01699"></a>01699 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_INV_CF (0x3&lt;&lt;4)</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_SHIFT 4</span>
<a name="l01701"></a>01701 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF (0x3&lt;&lt;6)</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_SHIFT 6</span>
<a name="l01703"></a>01703 <span class="preprocessor"></span>    u8 agg_vars2;
<a name="l01704"></a>01704 <span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_TX_CF (0x3&lt;&lt;0)</span>
<a name="l01705"></a>01705 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_SHIFT 0</span>
<a name="l01706"></a>01706 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF (0x3&lt;&lt;2)</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_SHIFT 2</span>
<a name="l01708"></a>01708 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE (0x7&lt;&lt;4)</span>
<a name="l01709"></a>01709 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_AGG_MISC4_RULE_SHIFT 4</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK (0x1&lt;&lt;7)</span>
<a name="l01711"></a>01711 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_MASK_SHIFT 7</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span>    u8 __aux_counter_flags;
<a name="l01713"></a>01713 <span class="preprocessor">#endif</span>
<a name="l01714"></a>01714 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span>    u8 cdu_usage;
<a name="l01716"></a>01716     u8 agg_misc2;
<a name="l01717"></a>01717     u16 __cq_local_comp_itt_val;
<a name="l01718"></a>01718 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01719"></a>01719 <span class="preprocessor"></span>    u16 __cq_local_comp_itt_val;
<a name="l01720"></a>01720     u8 agg_misc2;
<a name="l01721"></a>01721     u8 cdu_usage;
<a name="l01722"></a>01722 <span class="preprocessor">#endif</span>
<a name="l01723"></a>01723 <span class="preprocessor"></span>    u32 agg_misc4;
<a name="l01724"></a>01724 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01725"></a>01725 <span class="preprocessor"></span>    u8 agg_val3_th;
<a name="l01726"></a>01726     u8 agg_val3;
<a name="l01727"></a>01727     u16 agg_misc3;
<a name="l01728"></a>01728 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01729"></a>01729 <span class="preprocessor"></span>    u16 agg_misc3;
<a name="l01730"></a>01730     u8 agg_val3;
<a name="l01731"></a>01731     u8 agg_val3_th;
<a name="l01732"></a>01732 <span class="preprocessor">#endif</span>
<a name="l01733"></a>01733 <span class="preprocessor"></span>    u32 agg_val1;
<a name="l01734"></a>01734     u32 agg_misc4_th;
<a name="l01735"></a>01735 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span>    u16 agg_val2_th;
<a name="l01737"></a>01737     u16 agg_val2;
<a name="l01738"></a>01738 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01739"></a>01739 <span class="preprocessor"></span>    u16 agg_val2;
<a name="l01740"></a>01740     u16 agg_val2_th;
<a name="l01741"></a>01741 <span class="preprocessor">#endif</span>
<a name="l01742"></a>01742 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span>    u16 __reserved2;
<a name="l01744"></a>01744     u8 decision_rules;
<a name="l01745"></a>01745 <span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE (0x7&lt;&lt;0)</span>
<a name="l01746"></a>01746 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE_SHIFT 0</span>
<a name="l01747"></a>01747 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE (0x7&lt;&lt;3)</span>
<a name="l01748"></a>01748 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG (0x1&lt;&lt;6)</span>
<a name="l01750"></a>01750 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG_SHIFT 6</span>
<a name="l01751"></a>01751 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1 (0x1&lt;&lt;7)</span>
<a name="l01752"></a>01752 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1_SHIFT 7</span>
<a name="l01753"></a>01753 <span class="preprocessor"></span>    u8 decision_rule_enable_bits;
<a name="l01754"></a>01754 <span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN (0x1&lt;&lt;0)</span>
<a name="l01755"></a>01755 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN_SHIFT 0</span>
<a name="l01756"></a>01756 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN (0x1&lt;&lt;1)</span>
<a name="l01757"></a>01757 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN (0x1&lt;&lt;2)</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN_SHIFT 2</span>
<a name="l01760"></a>01760 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN (0x1&lt;&lt;3)</span>
<a name="l01761"></a>01761 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN_SHIFT 3</span>
<a name="l01762"></a>01762 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN (0x1&lt;&lt;4)</span>
<a name="l01763"></a>01763 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN_SHIFT 4</span>
<a name="l01764"></a>01764 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1&lt;&lt;5)</span>
<a name="l01765"></a>01765 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 5</span>
<a name="l01766"></a>01766 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;6)</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 6</span>
<a name="l01768"></a>01768 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01769"></a>01769 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
<a name="l01770"></a>01770 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01771"></a>01771 <span class="preprocessor"></span>    u8 decision_rule_enable_bits;
<a name="l01772"></a>01772 <span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN (0x1&lt;&lt;0)</span>
<a name="l01773"></a>01773 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_INV_CF_EN_SHIFT 0</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN (0x1&lt;&lt;1)</span>
<a name="l01775"></a>01775 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_COMPLETION_CF_EN_SHIFT 1</span>
<a name="l01776"></a>01776 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN (0x1&lt;&lt;2)</span>
<a name="l01777"></a>01777 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_TX_CF_EN_SHIFT 2</span>
<a name="l01778"></a>01778 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN (0x1&lt;&lt;3)</span>
<a name="l01779"></a>01779 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_TIMER_CF_EN_SHIFT 3</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN (0x1&lt;&lt;4)</span>
<a name="l01781"></a>01781 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_CQ_LOCAL_COMP_CF_EN_SHIFT 4</span>
<a name="l01782"></a>01782 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN (0x1&lt;&lt;5)</span>
<a name="l01783"></a>01783 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_QUEUES_FLUSH_Q0_CF_EN_SHIFT 5</span>
<a name="l01784"></a>01784 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN (0x1&lt;&lt;6)</span>
<a name="l01785"></a>01785 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AUX3_CF_EN_SHIFT 6</span>
<a name="l01786"></a>01786 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN (0x1&lt;&lt;7)</span>
<a name="l01787"></a>01787 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_DQ_CF_EN_SHIFT 7</span>
<a name="l01788"></a>01788 <span class="preprocessor"></span>    u8 decision_rules;
<a name="l01789"></a>01789 <span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE (0x7&lt;&lt;0)</span>
<a name="l01790"></a>01790 <span class="preprocessor"></span><span class="preprocessor">#define USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_RULE_SHIFT 0</span>
<a name="l01791"></a>01791 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE (0x7&lt;&lt;3)</span>
<a name="l01792"></a>01792 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL3_RULE_SHIFT 3</span>
<a name="l01793"></a>01793 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG (0x1&lt;&lt;6)</span>
<a name="l01794"></a>01794 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_AGG_VAL2_ARM_N_FLAG_SHIFT 6</span>
<a name="l01795"></a>01795 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1 (0x1&lt;&lt;7)</span>
<a name="l01796"></a>01796 <span class="preprocessor"></span><span class="preprocessor">#define __USTORM_ISCSI_AG_CONTEXT_RESERVED1_SHIFT 7</span>
<a name="l01797"></a>01797 <span class="preprocessor"></span>    u16 __reserved2;
<a name="l01798"></a>01798 <span class="preprocessor">#endif</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span>};
<a name="l01800"></a>01800 
<a name="l01801"></a>01801 <span class="comment">/*</span>
<a name="l01802"></a>01802 <span class="comment"> * Timers connection context</span>
<a name="l01803"></a>01803 <span class="comment"> */</span>
<a name="l01804"></a><a class="code" href="structiscsi__timers__block__context.html">01804</a> <span class="keyword">struct </span><a class="code" href="structiscsi__timers__block__context.html">iscsi_timers_block_context</a> {
<a name="l01805"></a>01805     u32 __reserved_0;
<a name="l01806"></a>01806     u32 __reserved_1;
<a name="l01807"></a>01807     u32 __reserved_2;
<a name="l01808"></a>01808     u32 flags;
<a name="l01809"></a>01809 <span class="preprocessor">#define __ISCSI_TIMERS_BLOCK_CONTEXT_NUM_OF_ACTIVE_TIMERS (0x3&lt;&lt;0)</span>
<a name="l01810"></a>01810 <span class="preprocessor"></span><span class="preprocessor">#define __ISCSI_TIMERS_BLOCK_CONTEXT_NUM_OF_ACTIVE_TIMERS_SHIFT 0</span>
<a name="l01811"></a>01811 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TIMERS_BLOCK_CONTEXT_CONN_VALID_FLG (0x1&lt;&lt;2)</span>
<a name="l01812"></a>01812 <span class="preprocessor"></span><span class="preprocessor">#define ISCSI_TIMERS_BLOCK_CONTEXT_CONN_VALID_FLG_SHIFT 2</span>
<a name="l01813"></a>01813 <span class="preprocessor"></span><span class="preprocessor">#define __ISCSI_TIMERS_BLOCK_CONTEXT_RESERVED0 (0x1FFFFFFF&lt;&lt;3)</span>
<a name="l01814"></a>01814 <span class="preprocessor"></span><span class="preprocessor">#define __ISCSI_TIMERS_BLOCK_CONTEXT_RESERVED0_SHIFT 3</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span>};
<a name="l01816"></a>01816 
<a name="l01817"></a>01817 <span class="comment">/*</span>
<a name="l01818"></a>01818 <span class="comment"> * Ethernet context section, shared in TOE, RDMA and ISCSI</span>
<a name="l01819"></a>01819 <span class="comment"> */</span>
<a name="l01820"></a><a class="code" href="structxstorm__eth__context__section.html">01820</a> <span class="keyword">struct </span><a class="code" href="structxstorm__eth__context__section.html">xstorm_eth_context_section</a> {
<a name="l01821"></a>01821 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01822"></a>01822 <span class="preprocessor"></span>    u8 remote_addr_4;
<a name="l01823"></a>01823     u8 remote_addr_5;
<a name="l01824"></a>01824     u8 local_addr_0;
<a name="l01825"></a>01825     u8 local_addr_1;
<a name="l01826"></a>01826 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span>    u8 local_addr_1;
<a name="l01828"></a>01828     u8 local_addr_0;
<a name="l01829"></a>01829     u8 remote_addr_5;
<a name="l01830"></a>01830     u8 remote_addr_4;
<a name="l01831"></a>01831 <span class="preprocessor">#endif</span>
<a name="l01832"></a>01832 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01833"></a>01833 <span class="preprocessor"></span>    u8 remote_addr_0;
<a name="l01834"></a>01834     u8 remote_addr_1;
<a name="l01835"></a>01835     u8 remote_addr_2;
<a name="l01836"></a>01836     u8 remote_addr_3;
<a name="l01837"></a>01837 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01838"></a>01838 <span class="preprocessor"></span>    u8 remote_addr_3;
<a name="l01839"></a>01839     u8 remote_addr_2;
<a name="l01840"></a>01840     u8 remote_addr_1;
<a name="l01841"></a>01841     u8 remote_addr_0;
<a name="l01842"></a>01842 <span class="preprocessor">#endif</span>
<a name="l01843"></a>01843 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span>    u16 reserved_vlan_type;
<a name="l01845"></a>01845     u16 params;
<a name="l01846"></a>01846 <span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF&lt;&lt;0)</span>
<a name="l01847"></a>01847 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0</span>
<a name="l01848"></a>01848 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_CFI (0x1&lt;&lt;12)</span>
<a name="l01849"></a>01849 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_CFI_SHIFT 12</span>
<a name="l01850"></a>01850 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY (0x7&lt;&lt;13)</span>
<a name="l01851"></a>01851 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13</span>
<a name="l01852"></a>01852 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01853"></a>01853 <span class="preprocessor"></span>    u16 params;
<a name="l01854"></a>01854 <span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID (0xFFF&lt;&lt;0)</span>
<a name="l01855"></a>01855 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_VLAN_ID_SHIFT 0</span>
<a name="l01856"></a>01856 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_CFI (0x1&lt;&lt;12)</span>
<a name="l01857"></a>01857 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_CFI_SHIFT 12</span>
<a name="l01858"></a>01858 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY (0x7&lt;&lt;13)</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ETH_CONTEXT_SECTION_PRIORITY_SHIFT 13</span>
<a name="l01860"></a>01860 <span class="preprocessor"></span>    u16 reserved_vlan_type;
<a name="l01861"></a>01861 <span class="preprocessor">#endif</span>
<a name="l01862"></a>01862 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01863"></a>01863 <span class="preprocessor"></span>    u8 local_addr_2;
<a name="l01864"></a>01864     u8 local_addr_3;
<a name="l01865"></a>01865     u8 local_addr_4;
<a name="l01866"></a>01866     u8 local_addr_5;
<a name="l01867"></a>01867 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01868"></a>01868 <span class="preprocessor"></span>    u8 local_addr_5;
<a name="l01869"></a>01869     u8 local_addr_4;
<a name="l01870"></a>01870     u8 local_addr_3;
<a name="l01871"></a>01871     u8 local_addr_2;
<a name="l01872"></a>01872 <span class="preprocessor">#endif</span>
<a name="l01873"></a>01873 <span class="preprocessor"></span>};
<a name="l01874"></a>01874 
<a name="l01875"></a>01875 <span class="comment">/*</span>
<a name="l01876"></a>01876 <span class="comment"> * IpV4 context section, shared in TOE, RDMA and ISCSI</span>
<a name="l01877"></a>01877 <span class="comment"> */</span>
<a name="l01878"></a><a class="code" href="structxstorm__ip__v4__context__section.html">01878</a> <span class="keyword">struct </span><a class="code" href="structxstorm__ip__v4__context__section.html">xstorm_ip_v4_context_section</a> {
<a name="l01879"></a>01879 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01880"></a>01880 <span class="preprocessor"></span>    u16 __pbf_hdr_cmd_rsvd_id;
<a name="l01881"></a>01881     u16 __pbf_hdr_cmd_rsvd_flags_offset;
<a name="l01882"></a>01882 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01883"></a>01883 <span class="preprocessor"></span>    u16 __pbf_hdr_cmd_rsvd_flags_offset;
<a name="l01884"></a>01884     u16 __pbf_hdr_cmd_rsvd_id;
<a name="l01885"></a>01885 <span class="preprocessor">#endif</span>
<a name="l01886"></a>01886 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01887"></a>01887 <span class="preprocessor"></span>    u8 __pbf_hdr_cmd_rsvd_ver_ihl;
<a name="l01888"></a>01888     u8 tos;
<a name="l01889"></a>01889     u16 __pbf_hdr_cmd_rsvd_length;
<a name="l01890"></a>01890 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span>    u16 __pbf_hdr_cmd_rsvd_length;
<a name="l01892"></a>01892     u8 tos;
<a name="l01893"></a>01893     u8 __pbf_hdr_cmd_rsvd_ver_ihl;
<a name="l01894"></a>01894 <span class="preprocessor">#endif</span>
<a name="l01895"></a>01895 <span class="preprocessor"></span>    u32 ip_local_addr;
<a name="l01896"></a>01896 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01897"></a>01897 <span class="preprocessor"></span>    u8 ttl;
<a name="l01898"></a>01898     u8 __pbf_hdr_cmd_rsvd_protocol;
<a name="l01899"></a>01899     u16 __pbf_hdr_cmd_rsvd_csum;
<a name="l01900"></a>01900 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span>    u16 __pbf_hdr_cmd_rsvd_csum;
<a name="l01902"></a>01902     u8 __pbf_hdr_cmd_rsvd_protocol;
<a name="l01903"></a>01903     u8 ttl;
<a name="l01904"></a>01904 <span class="preprocessor">#endif</span>
<a name="l01905"></a>01905 <span class="preprocessor"></span>    u32 __pbf_hdr_cmd_rsvd_1;
<a name="l01906"></a>01906     u32 ip_remote_addr;
<a name="l01907"></a>01907 };
<a name="l01908"></a>01908 
<a name="l01909"></a>01909 <span class="comment">/*</span>
<a name="l01910"></a>01910 <span class="comment"> * context section, shared in TOE, RDMA and ISCSI</span>
<a name="l01911"></a>01911 <span class="comment"> */</span>
<a name="l01912"></a><a class="code" href="structxstorm__padded__ip__v4__context__section.html">01912</a> <span class="keyword">struct </span><a class="code" href="structxstorm__padded__ip__v4__context__section.html">xstorm_padded_ip_v4_context_section</a> {
<a name="l01913"></a>01913     <span class="keyword">struct </span><a class="code" href="structxstorm__ip__v4__context__section.html">xstorm_ip_v4_context_section</a> ip_v4;
<a name="l01914"></a>01914     u32 reserved1[4];
<a name="l01915"></a>01915 };
<a name="l01916"></a>01916 
<a name="l01917"></a>01917 <span class="comment">/*</span>
<a name="l01918"></a>01918 <span class="comment"> * IpV6 context section, shared in TOE, RDMA and ISCSI</span>
<a name="l01919"></a>01919 <span class="comment"> */</span>
<a name="l01920"></a><a class="code" href="structxstorm__ip__v6__context__section.html">01920</a> <span class="keyword">struct </span><a class="code" href="structxstorm__ip__v6__context__section.html">xstorm_ip_v6_context_section</a> {
<a name="l01921"></a>01921 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01922"></a>01922 <span class="preprocessor"></span>    u16 pbf_hdr_cmd_rsvd_payload_len;
<a name="l01923"></a>01923     u8 pbf_hdr_cmd_rsvd_nxt_hdr;
<a name="l01924"></a>01924     u8 hop_limit;
<a name="l01925"></a>01925 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01926"></a>01926 <span class="preprocessor"></span>    u8 hop_limit;
<a name="l01927"></a>01927     u8 pbf_hdr_cmd_rsvd_nxt_hdr;
<a name="l01928"></a>01928     u16 pbf_hdr_cmd_rsvd_payload_len;
<a name="l01929"></a>01929 <span class="preprocessor">#endif</span>
<a name="l01930"></a>01930 <span class="preprocessor"></span>    u32 priority_flow_label;
<a name="l01931"></a>01931 <span class="preprocessor">#define XSTORM_IP_V6_CONTEXT_SECTION_FLOW_LABEL (0xFFFFF&lt;&lt;0)</span>
<a name="l01932"></a>01932 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_IP_V6_CONTEXT_SECTION_FLOW_LABEL_SHIFT 0</span>
<a name="l01933"></a>01933 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_IP_V6_CONTEXT_SECTION_TRAFFIC_CLASS (0xFF&lt;&lt;20)</span>
<a name="l01934"></a>01934 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_IP_V6_CONTEXT_SECTION_TRAFFIC_CLASS_SHIFT 20</span>
<a name="l01935"></a>01935 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_IP_V6_CONTEXT_SECTION_PBF_HDR_CMD_RSVD_VER (0xF&lt;&lt;28)</span>
<a name="l01936"></a>01936 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_IP_V6_CONTEXT_SECTION_PBF_HDR_CMD_RSVD_VER_SHIFT 28</span>
<a name="l01937"></a>01937 <span class="preprocessor"></span>    u32 ip_local_addr_lo_hi;
<a name="l01938"></a>01938     u32 ip_local_addr_lo_lo;
<a name="l01939"></a>01939     u32 ip_local_addr_hi_hi;
<a name="l01940"></a>01940     u32 ip_local_addr_hi_lo;
<a name="l01941"></a>01941     u32 ip_remote_addr_lo_hi;
<a name="l01942"></a>01942     u32 ip_remote_addr_lo_lo;
<a name="l01943"></a>01943     u32 ip_remote_addr_hi_hi;
<a name="l01944"></a>01944     u32 ip_remote_addr_hi_lo;
<a name="l01945"></a>01945 };
<a name="l01946"></a>01946 
<a name="l01947"></a><a class="code" href="unionxstorm__ip__context__section__types.html">01947</a> <span class="keyword">union </span><a class="code" href="unionxstorm__ip__context__section__types.html">xstorm_ip_context_section_types</a> {
<a name="l01948"></a>01948     <span class="keyword">struct </span><a class="code" href="structxstorm__padded__ip__v4__context__section.html">xstorm_padded_ip_v4_context_section</a> padded_ip_v4;
<a name="l01949"></a>01949     <span class="keyword">struct </span><a class="code" href="structxstorm__ip__v6__context__section.html">xstorm_ip_v6_context_section</a> ip_v6;
<a name="l01950"></a>01950 };
<a name="l01951"></a>01951 
<a name="l01952"></a>01952 <span class="comment">/*</span>
<a name="l01953"></a>01953 <span class="comment"> * TCP context section, shared in TOE, RDMA and ISCSI</span>
<a name="l01954"></a>01954 <span class="comment"> */</span>
<a name="l01955"></a><a class="code" href="structxstorm__tcp__context__section.html">01955</a> <span class="keyword">struct </span><a class="code" href="structxstorm__tcp__context__section.html">xstorm_tcp_context_section</a> {
<a name="l01956"></a>01956     u32 snd_max;
<a name="l01957"></a>01957 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span>    u16 remote_port;
<a name="l01959"></a>01959     u16 local_port;
<a name="l01960"></a>01960 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01961"></a>01961 <span class="preprocessor"></span>    u16 local_port;
<a name="l01962"></a>01962     u16 remote_port;
<a name="l01963"></a>01963 <span class="preprocessor">#endif</span>
<a name="l01964"></a>01964 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l01965"></a>01965 <span class="preprocessor"></span>    u8 original_nagle_1b;
<a name="l01966"></a>01966     u8 ts_enabled_1b;
<a name="l01967"></a>01967     u16 tcp_params;
<a name="l01968"></a>01968 <span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE (0xFF&lt;&lt;0)</span>
<a name="l01969"></a>01969 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE_SHIFT 0</span>
<a name="l01970"></a>01970 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT (0x1&lt;&lt;8)</span>
<a name="l01971"></a>01971 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT_SHIFT 8</span>
<a name="l01972"></a>01972 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED (0x1&lt;&lt;9)</span>
<a name="l01973"></a>01973 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED_SHIFT 9</span>
<a name="l01974"></a>01974 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED (0x1&lt;&lt;10)</span>
<a name="l01975"></a>01975 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED_SHIFT 10</span>
<a name="l01976"></a>01976 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_KA_STATE (0x1&lt;&lt;11)</span>
<a name="l01977"></a>01977 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_KA_STATE_SHIFT 11</span>
<a name="l01978"></a>01978 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG (0x1&lt;&lt;12)</span>
<a name="l01979"></a>01979 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 12</span>
<a name="l01980"></a>01980 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED (0x1&lt;&lt;13)</span>
<a name="l01981"></a>01981 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED_SHIFT 13</span>
<a name="l01982"></a>01982 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER (0x3&lt;&lt;14)</span>
<a name="l01983"></a>01983 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER_SHIFT 14</span>
<a name="l01984"></a>01984 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l01985"></a>01985 <span class="preprocessor"></span>    u16 tcp_params;
<a name="l01986"></a>01986 <span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE (0xFF&lt;&lt;0)</span>
<a name="l01987"></a>01987 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_TOTAL_HEADER_SIZE_SHIFT 0</span>
<a name="l01988"></a>01988 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT (0x1&lt;&lt;8)</span>
<a name="l01989"></a>01989 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_CONTEXT_SECTION_ECT_BIT_SHIFT 8</span>
<a name="l01990"></a>01990 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED (0x1&lt;&lt;9)</span>
<a name="l01991"></a>01991 <span class="preprocessor"></span><span class="preprocessor">#define __XSTORM_TCP_CONTEXT_SECTION_ECN_ENABLED_SHIFT 9</span>
<a name="l01992"></a>01992 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED (0x1&lt;&lt;10)</span>
<a name="l01993"></a>01993 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_SACK_ENABLED_SHIFT 10</span>
<a name="l01994"></a>01994 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_KA_STATE (0x1&lt;&lt;11)</span>
<a name="l01995"></a>01995 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_KA_STATE_SHIFT 11</span>
<a name="l01996"></a>01996 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG (0x1&lt;&lt;12)</span>
<a name="l01997"></a>01997 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_FIN_SENT_FLAG_SHIFT 12</span>
<a name="l01998"></a>01998 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED (0x1&lt;&lt;13)</span>
<a name="l01999"></a>01999 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_WINDOW_SATURATED_SHIFT 13</span>
<a name="l02000"></a>02000 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER (0x3&lt;&lt;14)</span>
<a name="l02001"></a>02001 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_TCP_CONTEXT_SECTION_SLOWPATH_QUEUES_FLUSH_COUNTER_SHIFT 14</span>
<a name="l02002"></a>02002 <span class="preprocessor"></span>    u8 ts_enabled_1b;
<a name="l02003"></a>02003     u8 original_nagle_1b;
<a name="l02004"></a>02004 <span class="preprocessor">#endif</span>
<a name="l02005"></a>02005 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02006"></a>02006 <span class="preprocessor"></span>    u16 pseudo_csum;
<a name="l02007"></a>02007     u16 window_scaling_factor;
<a name="l02008"></a>02008 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02009"></a>02009 <span class="preprocessor"></span>    u16 window_scaling_factor;
<a name="l02010"></a>02010     u16 pseudo_csum;
<a name="l02011"></a>02011 <span class="preprocessor">#endif</span>
<a name="l02012"></a>02012 <span class="preprocessor"></span>    u32 reserved2;
<a name="l02013"></a>02013     u32 ts_time_diff;
<a name="l02014"></a>02014     u32 __next_timer_expir;
<a name="l02015"></a>02015 };
<a name="l02016"></a>02016 
<a name="l02017"></a>02017 <span class="comment">/*</span>
<a name="l02018"></a>02018 <span class="comment"> * Common context section, shared in TOE, RDMA and ISCSI</span>
<a name="l02019"></a>02019 <span class="comment"> */</span>
<a name="l02020"></a><a class="code" href="structxstorm__common__context__section.html">02020</a> <span class="keyword">struct </span><a class="code" href="structxstorm__common__context__section.html">xstorm_common_context_section</a> {
<a name="l02021"></a>02021     <span class="keyword">struct </span><a class="code" href="structxstorm__eth__context__section.html">xstorm_eth_context_section</a> ethernet;
<a name="l02022"></a>02022     <span class="keyword">union </span><a class="code" href="unionxstorm__ip__context__section__types.html">xstorm_ip_context_section_types</a> ip_union;
<a name="l02023"></a>02023     <span class="keyword">struct </span><a class="code" href="structxstorm__tcp__context__section.html">xstorm_tcp_context_section</a> tcp;
<a name="l02024"></a>02024 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02025"></a>02025 <span class="preprocessor"></span>    u16 reserved;
<a name="l02026"></a>02026     u8 statistics_params;
<a name="l02027"></a>02027 <span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1&lt;&lt;0)</span>
<a name="l02028"></a>02028 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 0</span>
<a name="l02029"></a>02029 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1&lt;&lt;1)</span>
<a name="l02030"></a>02030 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 1</span>
<a name="l02031"></a>02031 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_STATISTICS_COUNTER_ID (0x1F&lt;&lt;2)</span>
<a name="l02032"></a>02032 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_STATISTICS_COUNTER_ID_SHIFT 2</span>
<a name="l02033"></a>02033 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_RESERVED0 (0x1&lt;&lt;7)</span>
<a name="l02034"></a>02034 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_RESERVED0_SHIFT 7</span>
<a name="l02035"></a>02035 <span class="preprocessor"></span>    u8 ip_version_1b;
<a name="l02036"></a>02036 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02037"></a>02037 <span class="preprocessor"></span>    u8 ip_version_1b;
<a name="l02038"></a>02038     u8 statistics_params;
<a name="l02039"></a>02039 <span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_UPDATE_L2_STATSTICS (0x1&lt;&lt;0)</span>
<a name="l02040"></a>02040 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_UPDATE_L2_STATSTICS_SHIFT 0</span>
<a name="l02041"></a>02041 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_UPDATE_L4_STATSTICS (0x1&lt;&lt;1)</span>
<a name="l02042"></a>02042 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_UPDATE_L4_STATSTICS_SHIFT 1</span>
<a name="l02043"></a>02043 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_STATISTICS_COUNTER_ID (0x1F&lt;&lt;2)</span>
<a name="l02044"></a>02044 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_STATISTICS_COUNTER_ID_SHIFT 2</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_RESERVED0 (0x1&lt;&lt;7)</span>
<a name="l02046"></a>02046 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_COMMON_CONTEXT_SECTION_RESERVED0_SHIFT 7</span>
<a name="l02047"></a>02047 <span class="preprocessor"></span>    u16 reserved;
<a name="l02048"></a>02048 <span class="preprocessor">#endif</span>
<a name="l02049"></a>02049 <span class="preprocessor"></span>};
<a name="l02050"></a>02050 
<a name="l02051"></a>02051 <span class="comment">/*</span>
<a name="l02052"></a>02052 <span class="comment"> * Flags used in ISCSI context section</span>
<a name="l02053"></a>02053 <span class="comment"> */</span>
<a name="l02054"></a><a class="code" href="structxstorm__iscsi__context__flags.html">02054</a> <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__context__flags.html">xstorm_iscsi_context_flags</a> {
<a name="l02055"></a>02055     u8 flags;
<a name="l02056"></a>02056 <span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_IMMEDIATE_DATA (0x1&lt;&lt;0)</span>
<a name="l02057"></a>02057 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_IMMEDIATE_DATA_SHIFT 0</span>
<a name="l02058"></a>02058 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_INITIAL_R2T (0x1&lt;&lt;1)</span>
<a name="l02059"></a>02059 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_INITIAL_R2T_SHIFT 1</span>
<a name="l02060"></a>02060 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_HEADER_DIGEST (0x1&lt;&lt;2)</span>
<a name="l02061"></a>02061 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_HEADER_DIGEST_SHIFT 2</span>
<a name="l02062"></a>02062 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_DATA_DIGEST (0x1&lt;&lt;3)</span>
<a name="l02063"></a>02063 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_EN_DATA_DIGEST_SHIFT 3</span>
<a name="l02064"></a>02064 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_HQ_BD_WRITTEN (0x1&lt;&lt;4)</span>
<a name="l02065"></a>02065 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_HQ_BD_WRITTEN_SHIFT 4</span>
<a name="l02066"></a>02066 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_LAST_OP_SQ (0x1&lt;&lt;5)</span>
<a name="l02067"></a>02067 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_LAST_OP_SQ_SHIFT 5</span>
<a name="l02068"></a>02068 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_UPDATE_SND_NXT (0x1&lt;&lt;6)</span>
<a name="l02069"></a>02069 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_B_UPDATE_SND_NXT_SHIFT 6</span>
<a name="l02070"></a>02070 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_RESERVED4 (0x1&lt;&lt;7)</span>
<a name="l02071"></a>02071 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_FLAGS_RESERVED4_SHIFT 7</span>
<a name="l02072"></a>02072 <span class="preprocessor"></span>};
<a name="l02073"></a>02073 
<a name="l02074"></a><a class="code" href="structiscsi__task__context__entry__x.html">02074</a> <span class="keyword">struct </span><a class="code" href="structiscsi__task__context__entry__x.html">iscsi_task_context_entry_x</a> {
<a name="l02075"></a>02075     u32 data_out_buffer_offset;
<a name="l02076"></a>02076     u32 itt;
<a name="l02077"></a>02077     u32 data_sn;
<a name="l02078"></a>02078 };
<a name="l02079"></a>02079 
<a name="l02080"></a><a class="code" href="structiscsi__task__context__entry__xuc__x__write__only.html">02080</a> <span class="keyword">struct </span><a class="code" href="structiscsi__task__context__entry__xuc__x__write__only.html">iscsi_task_context_entry_xuc_x_write_only</a> {
<a name="l02081"></a>02081     u32 tx_r2t_sn;
<a name="l02082"></a>02082 };
<a name="l02083"></a>02083 
<a name="l02084"></a><a class="code" href="structiscsi__task__context__entry__xuc__xu__write__both.html">02084</a> <span class="keyword">struct </span><a class="code" href="structiscsi__task__context__entry__xuc__xu__write__both.html">iscsi_task_context_entry_xuc_xu_write_both</a> {
<a name="l02085"></a>02085     u32 sgl_base_lo;
<a name="l02086"></a>02086     u32 sgl_base_hi;
<a name="l02087"></a>02087 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02088"></a>02088 <span class="preprocessor"></span>    u8 sgl_size;
<a name="l02089"></a>02089     u8 sge_index;
<a name="l02090"></a>02090     u16 sge_offset;
<a name="l02091"></a>02091 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02092"></a>02092 <span class="preprocessor"></span>    u16 sge_offset;
<a name="l02093"></a>02093     u8 sge_index;
<a name="l02094"></a>02094     u8 sgl_size;
<a name="l02095"></a>02095 <span class="preprocessor">#endif</span>
<a name="l02096"></a>02096 <span class="preprocessor"></span>};
<a name="l02097"></a>02097 
<a name="l02098"></a>02098 <span class="comment">/*</span>
<a name="l02099"></a>02099 <span class="comment"> * iSCSI context section</span>
<a name="l02100"></a>02100 <span class="comment"> */</span>
<a name="l02101"></a><a class="code" href="structxstorm__iscsi__context__section.html">02101</a> <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__context__section.html">xstorm_iscsi_context_section</a> {
<a name="l02102"></a>02102     u32 first_burst_length;
<a name="l02103"></a>02103     u32 max_send_pdu_length;
<a name="l02104"></a>02104     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> sq_pbl_base;
<a name="l02105"></a>02105     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> sq_curr_pbe;
<a name="l02106"></a>02106     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> hq_pbl_base;
<a name="l02107"></a>02107     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> hq_curr_pbe_base;
<a name="l02108"></a>02108     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> r2tq_pbl_base;
<a name="l02109"></a>02109     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> r2tq_curr_pbe_base;
<a name="l02110"></a>02110     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> task_pbl_base;
<a name="l02111"></a>02111 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02112"></a>02112 <span class="preprocessor"></span>    u16 data_out_count;
<a name="l02113"></a>02113     <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__context__flags.html">xstorm_iscsi_context_flags</a> flags;
<a name="l02114"></a>02114     u8 task_pbl_cache_idx;
<a name="l02115"></a>02115 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02116"></a>02116 <span class="preprocessor"></span>    u8 task_pbl_cache_idx;
<a name="l02117"></a>02117     <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__context__flags.html">xstorm_iscsi_context_flags</a> flags;
<a name="l02118"></a>02118     u16 data_out_count;
<a name="l02119"></a>02119 <span class="preprocessor">#endif</span>
<a name="l02120"></a>02120 <span class="preprocessor"></span>    u32 seq_more_2_send;
<a name="l02121"></a>02121     u32 pdu_more_2_send;
<a name="l02122"></a>02122     <span class="keyword">struct </span><a class="code" href="structiscsi__task__context__entry__x.html">iscsi_task_context_entry_x</a> temp_tce_x;
<a name="l02123"></a>02123     <span class="keyword">struct </span><a class="code" href="structiscsi__task__context__entry__xuc__x__write__only.html">iscsi_task_context_entry_xuc_x_write_only</a> temp_tce_x_wr;
<a name="l02124"></a>02124     <span class="keyword">struct </span><a class="code" href="structiscsi__task__context__entry__xuc__xu__write__both.html">iscsi_task_context_entry_xuc_xu_write_both</a> temp_tce_xu_wr;
<a name="l02125"></a>02125     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> lun;
<a name="l02126"></a>02126     u32 exp_data_transfer_len_ttt;
<a name="l02127"></a>02127     u32 pdu_data_2_rxmit;
<a name="l02128"></a>02128     u32 rxmit_bytes_2_dr;
<a name="l02129"></a>02129 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02130"></a>02130 <span class="preprocessor"></span>    u16 rxmit_sge_offset;
<a name="l02131"></a>02131     u16 hq_rxmit_cons;
<a name="l02132"></a>02132 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02133"></a>02133 <span class="preprocessor"></span>    u16 hq_rxmit_cons;
<a name="l02134"></a>02134     u16 rxmit_sge_offset;
<a name="l02135"></a>02135 <span class="preprocessor">#endif</span>
<a name="l02136"></a>02136 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02137"></a>02137 <span class="preprocessor"></span>    u16 r2tq_cons;
<a name="l02138"></a>02138     u8 rxmit_flags;
<a name="l02139"></a>02139 <span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD (0x1&lt;&lt;0)</span>
<a name="l02140"></a>02140 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD_SHIFT 0</span>
<a name="l02141"></a>02141 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR (0x1&lt;&lt;1)</span>
<a name="l02142"></a>02142 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR_SHIFT 1</span>
<a name="l02143"></a>02143 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU (0x1&lt;&lt;2)</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU_SHIFT 2</span>
<a name="l02145"></a>02145 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR (0x1&lt;&lt;3)</span>
<a name="l02146"></a>02146 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR_SHIFT 3</span>
<a name="l02147"></a>02147 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR (0x1&lt;&lt;4)</span>
<a name="l02148"></a>02148 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR_SHIFT 4</span>
<a name="l02149"></a>02149 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING (0x3&lt;&lt;5)</span>
<a name="l02150"></a>02150 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING_SHIFT 5</span>
<a name="l02151"></a>02151 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT (0x1&lt;&lt;7)</span>
<a name="l02152"></a>02152 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT_SHIFT 7</span>
<a name="l02153"></a>02153 <span class="preprocessor"></span>    u8 rxmit_sge_idx;
<a name="l02154"></a>02154 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02155"></a>02155 <span class="preprocessor"></span>    u8 rxmit_sge_idx;
<a name="l02156"></a>02156     u8 rxmit_flags;
<a name="l02157"></a>02157 <span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD (0x1&lt;&lt;0)</span>
<a name="l02158"></a>02158 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_NEW_HQ_BD_SHIFT 0</span>
<a name="l02159"></a>02159 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR (0x1&lt;&lt;1)</span>
<a name="l02160"></a>02160 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PDU_HDR_SHIFT 1</span>
<a name="l02161"></a>02161 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU (0x1&lt;&lt;2)</span>
<a name="l02162"></a>02162 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_END_PDU_SHIFT 2</span>
<a name="l02163"></a>02163 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR (0x1&lt;&lt;3)</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_DR_SHIFT 3</span>
<a name="l02165"></a>02165 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR (0x1&lt;&lt;4)</span>
<a name="l02166"></a>02166 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_START_DR_SHIFT 4</span>
<a name="l02167"></a>02167 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING (0x3&lt;&lt;5)</span>
<a name="l02168"></a>02168 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_RXMIT_PADDING_SHIFT 5</span>
<a name="l02169"></a>02169 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT (0x1&lt;&lt;7)</span>
<a name="l02170"></a>02170 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_ISCSI_CONTEXT_SECTION_B_ISCSI_CONT_FAST_RXMIT_SHIFT 7</span>
<a name="l02171"></a>02171 <span class="preprocessor"></span>    u16 r2tq_cons;
<a name="l02172"></a>02172 <span class="preprocessor">#endif</span>
<a name="l02173"></a>02173 <span class="preprocessor"></span>    u32 hq_rxmit_tcp_seq;
<a name="l02174"></a>02174 };
<a name="l02175"></a>02175 
<a name="l02176"></a>02176 <span class="comment">/*</span>
<a name="l02177"></a>02177 <span class="comment"> * Xstorm iSCSI Storm Context</span>
<a name="l02178"></a>02178 <span class="comment"> */</span>
<a name="l02179"></a><a class="code" href="structxstorm__iscsi__st__context.html">02179</a> <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__st__context.html">xstorm_iscsi_st_context</a> {
<a name="l02180"></a>02180     <span class="keyword">struct </span><a class="code" href="structxstorm__common__context__section.html">xstorm_common_context_section</a> common;
<a name="l02181"></a>02181     <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__context__section.html">xstorm_iscsi_context_section</a> iscsi;
<a name="l02182"></a>02182 };
<a name="l02183"></a>02183 
<a name="l02184"></a>02184 <span class="comment">/*</span>
<a name="l02185"></a>02185 <span class="comment"> * CQ DB CQ producer and pending completion counter</span>
<a name="l02186"></a>02186 <span class="comment"> */</span>
<a name="l02187"></a><a class="code" href="structiscsi__cq__db__prod__pnd__cmpltn__cnt.html">02187</a> <span class="keyword">struct </span><a class="code" href="structiscsi__cq__db__prod__pnd__cmpltn__cnt.html">iscsi_cq_db_prod_pnd_cmpltn_cnt</a> {
<a name="l02188"></a>02188 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02189"></a>02189 <span class="preprocessor"></span>    u16 cntr;
<a name="l02190"></a>02190     u16 prod;
<a name="l02191"></a>02191 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02192"></a>02192 <span class="preprocessor"></span>    u16 prod;
<a name="l02193"></a>02193     u16 cntr;
<a name="l02194"></a>02194 <span class="preprocessor">#endif</span>
<a name="l02195"></a>02195 <span class="preprocessor"></span>};
<a name="l02196"></a>02196 
<a name="l02197"></a>02197 <span class="comment">/*</span>
<a name="l02198"></a>02198 <span class="comment"> * CQ DB pending completion ITT array</span>
<a name="l02199"></a>02199 <span class="comment"> */</span>
<a name="l02200"></a><a class="code" href="structiscsi__cq__db__prod__pnd__cmpltn__cnt__arr.html">02200</a> <span class="keyword">struct </span><a class="code" href="structiscsi__cq__db__prod__pnd__cmpltn__cnt__arr.html">iscsi_cq_db_prod_pnd_cmpltn_cnt_arr</a> {
<a name="l02201"></a>02201     <span class="keyword">struct </span><a class="code" href="structiscsi__cq__db__prod__pnd__cmpltn__cnt.html">iscsi_cq_db_prod_pnd_cmpltn_cnt</a> prod_pend_comp[8];
<a name="l02202"></a>02202 };
<a name="l02203"></a>02203 
<a name="l02204"></a>02204 <span class="comment">/*</span>
<a name="l02205"></a>02205 <span class="comment"> * Cstorm CQ sequence to notify array, updated by driver</span>
<a name="l02206"></a>02206 <span class="comment"> */</span>
<a name="l02207"></a><a class="code" href="structiscsi__cq__db__sqn__2__notify__arr.html">02207</a> <span class="keyword">struct </span><a class="code" href="structiscsi__cq__db__sqn__2__notify__arr.html">iscsi_cq_db_sqn_2_notify_arr</a> {
<a name="l02208"></a>02208     u16 sqn[8];
<a name="l02209"></a>02209 };
<a name="l02210"></a>02210 
<a name="l02211"></a>02211 <span class="comment">/*</span>
<a name="l02212"></a>02212 <span class="comment"> * Cstorm iSCSI Storm Context</span>
<a name="l02213"></a>02213 <span class="comment"> */</span>
<a name="l02214"></a><a class="code" href="structcstorm__iscsi__st__context.html">02214</a> <span class="keyword">struct </span><a class="code" href="structcstorm__iscsi__st__context.html">cstorm_iscsi_st_context</a> {
<a name="l02215"></a>02215     <span class="keyword">struct </span><a class="code" href="structiscsi__cq__db__prod__pnd__cmpltn__cnt__arr.html">iscsi_cq_db_prod_pnd_cmpltn_cnt_arr</a> cq_c_prod_pend_comp_ctr_arr;
<a name="l02216"></a>02216     <span class="keyword">struct </span><a class="code" href="structiscsi__cq__db__sqn__2__notify__arr.html">iscsi_cq_db_sqn_2_notify_arr</a> cq_c_prod_sqn_arr;
<a name="l02217"></a>02217     <span class="keyword">struct </span><a class="code" href="structiscsi__cq__db__sqn__2__notify__arr.html">iscsi_cq_db_sqn_2_notify_arr</a> cq_c_sqn_2_notify_arr;
<a name="l02218"></a>02218     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> hq_pbl_base;
<a name="l02219"></a>02219     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> hq_curr_pbe;
<a name="l02220"></a>02220     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> task_pbl_base;
<a name="l02221"></a>02221     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> cq_db_base;
<a name="l02222"></a>02222 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02223"></a>02223 <span class="preprocessor"></span>    u16 hq_bd_itt;
<a name="l02224"></a>02224     u16 iscsi_conn_id;
<a name="l02225"></a>02225 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02226"></a>02226 <span class="preprocessor"></span>    u16 iscsi_conn_id;
<a name="l02227"></a>02227     u16 hq_bd_itt;
<a name="l02228"></a>02228 <span class="preprocessor">#endif</span>
<a name="l02229"></a>02229 <span class="preprocessor"></span>    u32 hq_bd_data_segment_len;
<a name="l02230"></a>02230     u32 hq_bd_buffer_offset;
<a name="l02231"></a>02231 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02232"></a>02232 <span class="preprocessor"></span>    u8 timer_entry_idx;
<a name="l02233"></a>02233     u8 cq_proc_en_bit_map;
<a name="l02234"></a>02234     u8 cq_pend_comp_itt_valid_bit_map;
<a name="l02235"></a>02235     u8 hq_bd_opcode;
<a name="l02236"></a>02236 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02237"></a>02237 <span class="preprocessor"></span>    u8 hq_bd_opcode;
<a name="l02238"></a>02238     u8 cq_pend_comp_itt_valid_bit_map;
<a name="l02239"></a>02239     u8 cq_proc_en_bit_map;
<a name="l02240"></a>02240     u8 timer_entry_idx;
<a name="l02241"></a>02241 <span class="preprocessor">#endif</span>
<a name="l02242"></a>02242 <span class="preprocessor"></span>    u32 hq_tcp_seq;
<a name="l02243"></a>02243 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02244"></a>02244 <span class="preprocessor"></span>    u16 flags;
<a name="l02245"></a>02245 <span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN (0x1&lt;&lt;0)</span>
<a name="l02246"></a>02246 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN_SHIFT 0</span>
<a name="l02247"></a>02247 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN (0x1&lt;&lt;1)</span>
<a name="l02248"></a>02248 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN_SHIFT 1</span>
<a name="l02249"></a>02249 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID (0x1&lt;&lt;2)</span>
<a name="l02250"></a>02250 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID_SHIFT 2</span>
<a name="l02251"></a>02251 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG (0x1&lt;&lt;3)</span>
<a name="l02252"></a>02252 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG_SHIFT 3</span>
<a name="l02253"></a>02253 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK (0x1&lt;&lt;4)</span>
<a name="l02254"></a>02254 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK_SHIFT 4</span>
<a name="l02255"></a>02255 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV (0x7FF&lt;&lt;5)</span>
<a name="l02256"></a>02256 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV_SHIFT 5</span>
<a name="l02257"></a>02257 <span class="preprocessor"></span>    u16 hq_cons;
<a name="l02258"></a>02258 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02259"></a>02259 <span class="preprocessor"></span>    u16 hq_cons;
<a name="l02260"></a>02260     u16 flags;
<a name="l02261"></a>02261 <span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN (0x1&lt;&lt;0)</span>
<a name="l02262"></a>02262 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_DATA_DIGEST_EN_SHIFT 0</span>
<a name="l02263"></a>02263 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN (0x1&lt;&lt;1)</span>
<a name="l02264"></a>02264 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HDR_DIGEST_EN_SHIFT 1</span>
<a name="l02265"></a>02265 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID (0x1&lt;&lt;2)</span>
<a name="l02266"></a>02266 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_CTXT_VALID_SHIFT 2</span>
<a name="l02267"></a>02267 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG (0x1&lt;&lt;3)</span>
<a name="l02268"></a>02268 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_LCL_CMPLN_FLG_SHIFT 3</span>
<a name="l02269"></a>02269 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK (0x1&lt;&lt;4)</span>
<a name="l02270"></a>02270 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_HQ_BD_WRITE_TASK_SHIFT 4</span>
<a name="l02271"></a>02271 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV (0x7FF&lt;&lt;5)</span>
<a name="l02272"></a>02272 <span class="preprocessor"></span><span class="preprocessor">#define CSTORM_ISCSI_ST_CONTEXT_CTRL_FLAGS_RSRV_SHIFT 5</span>
<a name="l02273"></a>02273 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02274"></a>02274 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> rsrv1;
<a name="l02275"></a>02275 };
<a name="l02276"></a>02276 
<a name="l02277"></a>02277 <span class="comment">/*</span>
<a name="l02278"></a>02278 <span class="comment"> * Iscsi connection context</span>
<a name="l02279"></a>02279 <span class="comment"> */</span>
<a name="l02280"></a><a class="code" href="structiscsi__context.html">02280</a> <span class="keyword">struct </span><a class="code" href="structiscsi__context.html">iscsi_context</a> {
<a name="l02281"></a>02281     <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__st__context.html">ustorm_iscsi_st_context</a> ustorm_st_context;
<a name="l02282"></a>02282     <span class="keyword">struct </span><a class="code" href="structtstorm__iscsi__st__context.html">tstorm_iscsi_st_context</a> tstorm_st_context;
<a name="l02283"></a>02283     <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__ag__context.html">xstorm_iscsi_ag_context</a> xstorm_ag_context;
<a name="l02284"></a>02284     <span class="keyword">struct </span><a class="code" href="structtstorm__iscsi__ag__context.html">tstorm_iscsi_ag_context</a> tstorm_ag_context;
<a name="l02285"></a>02285     <span class="keyword">struct </span><a class="code" href="structcstorm__iscsi__ag__context.html">cstorm_iscsi_ag_context</a> cstorm_ag_context;
<a name="l02286"></a>02286     <span class="keyword">struct </span><a class="code" href="structustorm__iscsi__ag__context.html">ustorm_iscsi_ag_context</a> ustorm_ag_context;
<a name="l02287"></a>02287     <span class="keyword">struct </span><a class="code" href="structiscsi__timers__block__context.html">iscsi_timers_block_context</a> timers_context;
<a name="l02288"></a>02288     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> upb_context;
<a name="l02289"></a>02289     <span class="keyword">struct </span><a class="code" href="structxstorm__iscsi__st__context.html">xstorm_iscsi_st_context</a> xstorm_st_context;
<a name="l02290"></a>02290     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> xpb_context;
<a name="l02291"></a>02291     <span class="keyword">struct </span><a class="code" href="structcstorm__iscsi__st__context.html">cstorm_iscsi_st_context</a> cstorm_st_context;
<a name="l02292"></a>02292 };
<a name="l02293"></a>02293 
<a name="l02294"></a>02294 <span class="comment">/*</span>
<a name="l02295"></a>02295 <span class="comment"> * Buffer per connection, used in Tstorm</span>
<a name="l02296"></a>02296 <span class="comment"> */</span>
<a name="l02297"></a><a class="code" href="structiscsi__conn__buf.html">02297</a> <span class="keyword">struct </span><a class="code" href="structiscsi__conn__buf.html">iscsi_conn_buf</a> {
<a name="l02298"></a>02298     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> reserved[8];
<a name="l02299"></a>02299 };
<a name="l02300"></a>02300 
<a name="l02301"></a>02301 <span class="comment">/*</span>
<a name="l02302"></a>02302 <span class="comment"> * ipv6 structure</span>
<a name="l02303"></a>02303 <span class="comment"> */</span>
<a name="l02304"></a><a class="code" href="structip__v6__addr.html">02304</a> <span class="keyword">struct </span><a class="code" href="structip__v6__addr.html">ip_v6_addr</a> {
<a name="l02305"></a>02305     u32 ip_addr_lo_lo;
<a name="l02306"></a>02306     u32 ip_addr_lo_hi;
<a name="l02307"></a>02307     u32 ip_addr_hi_lo;
<a name="l02308"></a>02308     u32 ip_addr_hi_hi;
<a name="l02309"></a>02309 };
<a name="l02310"></a>02310 
<a name="l02311"></a>02311 <span class="comment">/*</span>
<a name="l02312"></a>02312 <span class="comment"> * l5cm- connection identification params</span>
<a name="l02313"></a>02313 <span class="comment"> */</span>
<a name="l02314"></a><a class="code" href="structl5cm__conn__addr__params.html">02314</a> <span class="keyword">struct </span><a class="code" href="structl5cm__conn__addr__params.html">l5cm_conn_addr_params</a> {
<a name="l02315"></a>02315     u32 pmtu;
<a name="l02316"></a>02316 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02317"></a>02317 <span class="preprocessor"></span>    u8 remote_addr_3;
<a name="l02318"></a>02318     u8 remote_addr_2;
<a name="l02319"></a>02319     u8 remote_addr_1;
<a name="l02320"></a>02320     u8 remote_addr_0;
<a name="l02321"></a>02321 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02322"></a>02322 <span class="preprocessor"></span>    u8 remote_addr_0;
<a name="l02323"></a>02323     u8 remote_addr_1;
<a name="l02324"></a>02324     u8 remote_addr_2;
<a name="l02325"></a>02325     u8 remote_addr_3;
<a name="l02326"></a>02326 <span class="preprocessor">#endif</span>
<a name="l02327"></a>02327 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02328"></a>02328 <span class="preprocessor"></span>    u16 params;
<a name="l02329"></a>02329 <span class="preprocessor">#define L5CM_CONN_ADDR_PARAMS_IP_VERSION (0x1&lt;&lt;0)</span>
<a name="l02330"></a>02330 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_CONN_ADDR_PARAMS_IP_VERSION_SHIFT 0</span>
<a name="l02331"></a>02331 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_CONN_ADDR_PARAMS_RSRV (0x7FFF&lt;&lt;1)</span>
<a name="l02332"></a>02332 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_CONN_ADDR_PARAMS_RSRV_SHIFT 1</span>
<a name="l02333"></a>02333 <span class="preprocessor"></span>    u8 remote_addr_5;
<a name="l02334"></a>02334     u8 remote_addr_4;
<a name="l02335"></a>02335 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02336"></a>02336 <span class="preprocessor"></span>    u8 remote_addr_4;
<a name="l02337"></a>02337     u8 remote_addr_5;
<a name="l02338"></a>02338     u16 params;
<a name="l02339"></a>02339 <span class="preprocessor">#define L5CM_CONN_ADDR_PARAMS_IP_VERSION (0x1&lt;&lt;0)</span>
<a name="l02340"></a>02340 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_CONN_ADDR_PARAMS_IP_VERSION_SHIFT 0</span>
<a name="l02341"></a>02341 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_CONN_ADDR_PARAMS_RSRV (0x7FFF&lt;&lt;1)</span>
<a name="l02342"></a>02342 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_CONN_ADDR_PARAMS_RSRV_SHIFT 1</span>
<a name="l02343"></a>02343 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02344"></a>02344 <span class="preprocessor"></span>    <span class="keyword">struct </span><a class="code" href="structip__v6__addr.html">ip_v6_addr</a> local_ip_addr;
<a name="l02345"></a>02345     <span class="keyword">struct </span><a class="code" href="structip__v6__addr.html">ip_v6_addr</a> remote_ip_addr;
<a name="l02346"></a>02346     u32 ipv6_flow_label_20b;
<a name="l02347"></a>02347     u32 reserved1;
<a name="l02348"></a>02348 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02349"></a>02349 <span class="preprocessor"></span>    u16 remote_tcp_port;
<a name="l02350"></a>02350     u16 local_tcp_port;
<a name="l02351"></a>02351 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02352"></a>02352 <span class="preprocessor"></span>    u16 local_tcp_port;
<a name="l02353"></a>02353     u16 remote_tcp_port;
<a name="l02354"></a>02354 <span class="preprocessor">#endif</span>
<a name="l02355"></a>02355 <span class="preprocessor"></span>};
<a name="l02356"></a>02356 
<a name="l02357"></a>02357 <span class="comment">/*</span>
<a name="l02358"></a>02358 <span class="comment"> * l5cm-xstorm connection buffer</span>
<a name="l02359"></a>02359 <span class="comment"> */</span>
<a name="l02360"></a><a class="code" href="structl5cm__xstorm__conn__buffer.html">02360</a> <span class="keyword">struct </span><a class="code" href="structl5cm__xstorm__conn__buffer.html">l5cm_xstorm_conn_buffer</a> {
<a name="l02361"></a>02361 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02362"></a>02362 <span class="preprocessor"></span>    u16 rsrv1;
<a name="l02363"></a>02363     u16 params;
<a name="l02364"></a>02364 <span class="preprocessor">#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE (0x1&lt;&lt;0)</span>
<a name="l02365"></a>02365 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE_SHIFT 0</span>
<a name="l02366"></a>02366 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_XSTORM_CONN_BUFFER_RSRV (0x7FFF&lt;&lt;1)</span>
<a name="l02367"></a>02367 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_XSTORM_CONN_BUFFER_RSRV_SHIFT 1</span>
<a name="l02368"></a>02368 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02369"></a>02369 <span class="preprocessor"></span>    u16 params;
<a name="l02370"></a>02370 <span class="preprocessor">#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE (0x1&lt;&lt;0)</span>
<a name="l02371"></a>02371 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_XSTORM_CONN_BUFFER_NAGLE_ENABLE_SHIFT 0</span>
<a name="l02372"></a>02372 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_XSTORM_CONN_BUFFER_RSRV (0x7FFF&lt;&lt;1)</span>
<a name="l02373"></a>02373 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_XSTORM_CONN_BUFFER_RSRV_SHIFT 1</span>
<a name="l02374"></a>02374 <span class="preprocessor"></span>    u16 rsrv1;
<a name="l02375"></a>02375 <span class="preprocessor">#endif</span>
<a name="l02376"></a>02376 <span class="preprocessor"></span><span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02377"></a>02377 <span class="preprocessor"></span>    u16 mss;
<a name="l02378"></a>02378     u16 pseudo_header_checksum;
<a name="l02379"></a>02379 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02380"></a>02380 <span class="preprocessor"></span>    u16 pseudo_header_checksum;
<a name="l02381"></a>02381     u16 mss;
<a name="l02382"></a>02382 <span class="preprocessor">#endif</span>
<a name="l02383"></a>02383 <span class="preprocessor"></span>    u32 rcv_buf;
<a name="l02384"></a>02384     u32 rsrv2;
<a name="l02385"></a>02385     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> context_addr;
<a name="l02386"></a>02386 };
<a name="l02387"></a>02387 
<a name="l02388"></a>02388 <span class="comment">/*</span>
<a name="l02389"></a>02389 <span class="comment"> * l5cm-tstorm connection buffer</span>
<a name="l02390"></a>02390 <span class="comment"> */</span>
<a name="l02391"></a><a class="code" href="structl5cm__tstorm__conn__buffer.html">02391</a> <span class="keyword">struct </span><a class="code" href="structl5cm__tstorm__conn__buffer.html">l5cm_tstorm_conn_buffer</a> {
<a name="l02392"></a>02392     u32 snd_buf;
<a name="l02393"></a>02393     u32 rcv_buf;
<a name="l02394"></a>02394 <span class="preprocessor">#if defined(__BIG_ENDIAN)</span>
<a name="l02395"></a>02395 <span class="preprocessor"></span>    u16 params;
<a name="l02396"></a>02396 <span class="preprocessor">#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE (0x1&lt;&lt;0)</span>
<a name="l02397"></a>02397 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE_SHIFT 0</span>
<a name="l02398"></a>02398 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_TSTORM_CONN_BUFFER_RSRV (0x7FFF&lt;&lt;1)</span>
<a name="l02399"></a>02399 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_TSTORM_CONN_BUFFER_RSRV_SHIFT 1</span>
<a name="l02400"></a>02400 <span class="preprocessor"></span>    u8 ka_max_probe_count;
<a name="l02401"></a>02401     u8 ka_enable;
<a name="l02402"></a>02402 <span class="preprocessor">#elif defined(__LITTLE_ENDIAN)</span>
<a name="l02403"></a>02403 <span class="preprocessor"></span>    u8 ka_enable;
<a name="l02404"></a>02404     u8 ka_max_probe_count;
<a name="l02405"></a>02405     u16 params;
<a name="l02406"></a>02406 <span class="preprocessor">#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE (0x1&lt;&lt;0)</span>
<a name="l02407"></a>02407 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_TSTORM_CONN_BUFFER_DELAYED_ACK_ENABLE_SHIFT 0</span>
<a name="l02408"></a>02408 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_TSTORM_CONN_BUFFER_RSRV (0x7FFF&lt;&lt;1)</span>
<a name="l02409"></a>02409 <span class="preprocessor"></span><span class="preprocessor">#define L5CM_TSTORM_CONN_BUFFER_RSRV_SHIFT 1</span>
<a name="l02410"></a>02410 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l02411"></a>02411 <span class="preprocessor"></span>    u32 ka_timeout;
<a name="l02412"></a>02412     u32 ka_interval;
<a name="l02413"></a>02413     u32 max_rt_time;
<a name="l02414"></a>02414 };
<a name="l02415"></a>02415 
<a name="l02416"></a>02416 <span class="comment">/*</span>
<a name="l02417"></a>02417 <span class="comment"> * l5cm connection buffer for active side</span>
<a name="l02418"></a>02418 <span class="comment"> */</span>
<a name="l02419"></a><a class="code" href="structl5cm__active__conn__buffer.html">02419</a> <span class="keyword">struct </span><a class="code" href="structl5cm__active__conn__buffer.html">l5cm_active_conn_buffer</a> {
<a name="l02420"></a>02420     <span class="keyword">struct </span><a class="code" href="structl5cm__conn__addr__params.html">l5cm_conn_addr_params</a> conn_addr_buf;
<a name="l02421"></a>02421     <span class="keyword">struct </span><a class="code" href="structl5cm__xstorm__conn__buffer.html">l5cm_xstorm_conn_buffer</a> xstorm_conn_buffer;
<a name="l02422"></a>02422     <span class="keyword">struct </span><a class="code" href="structl5cm__tstorm__conn__buffer.html">l5cm_tstorm_conn_buffer</a> tstorm_conn_buffer;
<a name="l02423"></a>02423 };
<a name="l02424"></a>02424 
<a name="l02425"></a>02425 <span class="comment">/*</span>
<a name="l02426"></a>02426 <span class="comment"> * l5cm slow path element</span>
<a name="l02427"></a>02427 <span class="comment"> */</span>
<a name="l02428"></a><a class="code" href="structl5cm__packet__size.html">02428</a> <span class="keyword">struct </span><a class="code" href="structl5cm__packet__size.html">l5cm_packet_size</a> {
<a name="l02429"></a>02429     u32 size;
<a name="l02430"></a>02430     u32 rsrv;
<a name="l02431"></a>02431 };
<a name="l02432"></a>02432 
<a name="l02433"></a>02433 <span class="comment">/*</span>
<a name="l02434"></a>02434 <span class="comment"> * l5cm connection parameters</span>
<a name="l02435"></a>02435 <span class="comment"> */</span>
<a name="l02436"></a><a class="code" href="unionl5cm__reduce__param__union.html">02436</a> <span class="keyword">union </span><a class="code" href="unionl5cm__reduce__param__union.html">l5cm_reduce_param_union</a> {
<a name="l02437"></a>02437     u32 passive_side_scramble_key;
<a name="l02438"></a>02438     u32 pcs_id;
<a name="l02439"></a>02439 };
<a name="l02440"></a>02440 
<a name="l02441"></a>02441 <span class="comment">/*</span>
<a name="l02442"></a>02442 <span class="comment"> * l5cm connection parameters</span>
<a name="l02443"></a>02443 <span class="comment"> */</span>
<a name="l02444"></a><a class="code" href="structl5cm__reduce__conn.html">02444</a> <span class="keyword">struct </span><a class="code" href="structl5cm__reduce__conn.html">l5cm_reduce_conn</a> {
<a name="l02445"></a>02445     <span class="keyword">union </span><a class="code" href="unionl5cm__reduce__param__union.html">l5cm_reduce_param_union</a> param;
<a name="l02446"></a>02446     u32 isn;
<a name="l02447"></a>02447 };
<a name="l02448"></a>02448 
<a name="l02449"></a>02449 <span class="comment">/*</span>
<a name="l02450"></a>02450 <span class="comment"> * l5cm slow path element</span>
<a name="l02451"></a>02451 <span class="comment"> */</span>
<a name="l02452"></a><a class="code" href="unionl5cm__specific__data.html">02452</a> <span class="keyword">union </span><a class="code" href="unionl5cm__specific__data.html">l5cm_specific_data</a> {
<a name="l02453"></a>02453     u8 protocol_data[8];
<a name="l02454"></a>02454     <span class="keyword">struct </span><a class="code" href="structregpair.html">regpair</a> phy_address;
<a name="l02455"></a>02455     <span class="keyword">struct </span><a class="code" href="structl5cm__packet__size.html">l5cm_packet_size</a> packet_size;
<a name="l02456"></a>02456     <span class="keyword">struct </span><a class="code" href="structl5cm__reduce__conn.html">l5cm_reduce_conn</a> reduced_conn;
<a name="l02457"></a>02457 };
<a name="l02458"></a>02458 
<a name="l02459"></a>02459 <span class="comment">/*</span>
<a name="l02460"></a>02460 <span class="comment"> * l5 slow path element</span>
<a name="l02461"></a>02461 <span class="comment"> */</span>
<a name="l02462"></a><a class="code" href="structl5cm__spe.html">02462</a> <span class="keyword">struct </span><a class="code" href="structl5cm__spe.html">l5cm_spe</a> {
<a name="l02463"></a>02463     <span class="keyword">struct </span><a class="code" href="structspe__hdr.html">spe_hdr</a> hdr;
<a name="l02464"></a>02464     <span class="keyword">union </span><a class="code" href="unionl5cm__specific__data.html">l5cm_specific_data</a> data;
<a name="l02465"></a>02465 };
<a name="l02466"></a>02466 
<a name="l02467"></a>02467 <span class="comment">/*</span>
<a name="l02468"></a>02468 <span class="comment"> * Tstorm Tcp flags</span>
<a name="l02469"></a>02469 <span class="comment"> */</span>
<a name="l02470"></a><a class="code" href="structtstorm__l5cm__tcp__flags.html">02470</a> <span class="keyword">struct </span><a class="code" href="structtstorm__l5cm__tcp__flags.html">tstorm_l5cm_tcp_flags</a> {
<a name="l02471"></a>02471     u16 flags;
<a name="l02472"></a>02472 <span class="preprocessor">#define TSTORM_L5CM_TCP_FLAGS_VLAN_ID (0xFFF&lt;&lt;0)</span>
<a name="l02473"></a>02473 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_L5CM_TCP_FLAGS_VLAN_ID_SHIFT 0</span>
<a name="l02474"></a>02474 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_L5CM_TCP_FLAGS_RSRV0 (0x1&lt;&lt;12)</span>
<a name="l02475"></a>02475 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_L5CM_TCP_FLAGS_RSRV0_SHIFT 12</span>
<a name="l02476"></a>02476 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_L5CM_TCP_FLAGS_TS_ENABLED (0x1&lt;&lt;13)</span>
<a name="l02477"></a>02477 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_L5CM_TCP_FLAGS_TS_ENABLED_SHIFT 13</span>
<a name="l02478"></a>02478 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_L5CM_TCP_FLAGS_RSRV1 (0x3&lt;&lt;14)</span>
<a name="l02479"></a>02479 <span class="preprocessor"></span><span class="preprocessor">#define TSTORM_L5CM_TCP_FLAGS_RSRV1_SHIFT 14</span>
<a name="l02480"></a>02480 <span class="preprocessor"></span>};
<a name="l02481"></a>02481 
<a name="l02482"></a>02482 <span class="comment">/*</span>
<a name="l02483"></a>02483 <span class="comment"> * Xstorm Tcp flags</span>
<a name="l02484"></a>02484 <span class="comment"> */</span>
<a name="l02485"></a><a class="code" href="structxstorm__l5cm__tcp__flags.html">02485</a> <span class="keyword">struct </span><a class="code" href="structxstorm__l5cm__tcp__flags.html">xstorm_l5cm_tcp_flags</a> {
<a name="l02486"></a>02486     u8 flags;
<a name="l02487"></a>02487 <span class="preprocessor">#define XSTORM_L5CM_TCP_FLAGS_ENC_ENABLED (0x1&lt;&lt;0)</span>
<a name="l02488"></a>02488 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_L5CM_TCP_FLAGS_ENC_ENABLED_SHIFT 0</span>
<a name="l02489"></a>02489 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_L5CM_TCP_FLAGS_TS_ENABLED (0x1&lt;&lt;1)</span>
<a name="l02490"></a>02490 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_L5CM_TCP_FLAGS_TS_ENABLED_SHIFT 1</span>
<a name="l02491"></a>02491 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_L5CM_TCP_FLAGS_WND_SCL_EN (0x1&lt;&lt;2)</span>
<a name="l02492"></a>02492 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_L5CM_TCP_FLAGS_WND_SCL_EN_SHIFT 2</span>
<a name="l02493"></a>02493 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_L5CM_TCP_FLAGS_RSRV (0x1F&lt;&lt;3)</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span><span class="preprocessor">#define XSTORM_L5CM_TCP_FLAGS_RSRV_SHIFT 3</span>
<a name="l02495"></a>02495 <span class="preprocessor"></span>};
<a name="l02496"></a>02496 
<a name="l02497"></a>02497 <span class="preprocessor">#endif </span><span class="comment">/* CNIC_DEFS_H */</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:20 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
