Fitter report for CA6_Quartus
Tue Jul 28 14:07:23 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |CA6_Quartus|datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Jul 28 14:07:23 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CA6_Quartus                                     ;
; Top-level Entity Name              ; CA6_Quartus                                     ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX15BF14A7                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 462 / 14,400 ( 3 % )                            ;
;     Total combinational functions  ; 462 / 14,400 ( 3 % )                            ;
;     Dedicated logic registers      ; 56 / 14,400 ( < 1 % )                           ;
; Total registers                    ; 56                                              ;
; Total pins                         ; 36 / 81 ( 44 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 128 / 552,960 ( < 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 3 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CGX15BF14A7                        ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 125                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.51        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  17.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; ready    ; Incomplete set of assignments ;
; Y[15]    ; Incomplete set of assignments ;
; Y[14]    ; Incomplete set of assignments ;
; Y[13]    ; Incomplete set of assignments ;
; Y[12]    ; Incomplete set of assignments ;
; Y[11]    ; Incomplete set of assignments ;
; Y[10]    ; Incomplete set of assignments ;
; Y[9]     ; Incomplete set of assignments ;
; Y[8]     ; Incomplete set of assignments ;
; Y[7]     ; Incomplete set of assignments ;
; Y[6]     ; Incomplete set of assignments ;
; Y[5]     ; Incomplete set of assignments ;
; Y[4]     ; Incomplete set of assignments ;
; Y[3]     ; Incomplete set of assignments ;
; Y[2]     ; Incomplete set of assignments ;
; Y[1]     ; Incomplete set of assignments ;
; Y[0]     ; Incomplete set of assignments ;
; start    ; Incomplete set of assignments ;
; clock    ; Incomplete set of assignments ;
; reset    ; Incomplete set of assignments ;
; X[15]    ; Incomplete set of assignments ;
; X[14]    ; Incomplete set of assignments ;
; X[13]    ; Incomplete set of assignments ;
; X[12]    ; Incomplete set of assignments ;
; X[11]    ; Incomplete set of assignments ;
; X[10]    ; Incomplete set of assignments ;
; X[9]     ; Incomplete set of assignments ;
; X[8]     ; Incomplete set of assignments ;
; X[7]     ; Incomplete set of assignments ;
; X[6]     ; Incomplete set of assignments ;
; X[5]     ; Incomplete set of assignments ;
; X[4]     ; Incomplete set of assignments ;
; X[3]     ; Incomplete set of assignments ;
; X[2]     ; Incomplete set of assignments ;
; X[1]     ; Incomplete set of assignments ;
; X[0]     ; Incomplete set of assignments ;
+----------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 619 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 619 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 609     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Neusha/Desktop/CA6/CA6_Quartus/output_files/CA6_Quartus.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 462 / 14,400 ( 3 % )    ;
;     -- Combinational with no register       ; 406                     ;
;     -- Register only                        ; 0                       ;
;     -- Combinational with a register        ; 56                      ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 219                     ;
;     -- 3 input functions                    ; 214                     ;
;     -- <=2 input functions                  ; 29                      ;
;     -- Register only                        ; 0                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 288                     ;
;     -- arithmetic mode                      ; 174                     ;
;                                             ;                         ;
; Total registers*                            ; 56 / 14,733 ( < 1 % )   ;
;     -- Dedicated logic registers            ; 56 / 14,400 ( < 1 % )   ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 35 / 900 ( 4 % )        ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 36 / 81 ( 44 % )        ;
;     -- Clock pins                           ; 2 / 6 ( 33 % )          ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )          ;
;                                             ;                         ;
; Global signals                              ; 2                       ;
; M9Ks                                        ; 1 / 60 ( 2 % )          ;
; Total block memory bits                     ; 128 / 552,960 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 552,960 ( 2 % ) ;
; PLLs                                        ; 0 / 3 ( 0 % )           ;
; Global clocks                               ; 2 / 20 ( 10 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )           ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )           ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )           ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%            ;
; Peak interconnect usage (total/H/V)         ; 7% / 7% / 8%            ;
; Maximum fan-out                             ; 105                     ;
; Highest non-global fan-out                  ; 105                     ;
; Total fan-out                               ; 1843                    ;
; Average fan-out                             ; 3.06                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 462 / 14400 ( 3 % )  ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 406                  ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 56                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 219                  ; 0                              ;
;     -- 3 input functions                    ; 214                  ; 0                              ;
;     -- <=2 input functions                  ; 29                   ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 288                  ; 0                              ;
;     -- arithmetic mode                      ; 174                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 56                   ; 0                              ;
;     -- Dedicated logic registers            ; 56 / 14400 ( < 1 % ) ; 0 / 14400 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 35 / 900 ( 4 % )     ; 0 / 900 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 36                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                    ; 0                              ;
; Total memory bits                           ; 128                  ; 0                              ;
; Total RAM block bits                        ; 9216                 ; 0                              ;
; M9K                                         ; 1 / 60 ( 1 % )       ; 0 / 60 ( 0 % )                 ;
; Clock control block                         ; 2 / 23 ( 8 % )       ; 0 / 23 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 1838                 ; 5                              ;
;     -- Registered Connections               ; 310                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 19                   ; 0                              ;
;     -- Output Ports                         ; 17                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; X[0]  ; L13   ; 5        ; 33           ; 12           ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[10] ; N8    ; 4        ; 20           ; 0            ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[11] ; C8    ; 7        ; 22           ; 31           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[12] ; F10   ; 6        ; 33           ; 24           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[13] ; K8    ; 4        ; 22           ; 0            ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[14] ; L12   ; 5        ; 33           ; 12           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[15] ; N7    ; 4        ; 16           ; 0            ; 0            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[1]  ; G10   ; 6        ; 33           ; 22           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[2]  ; K13   ; 5        ; 33           ; 15           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[3]  ; B8    ; 7        ; 22           ; 31           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[4]  ; M11   ; 4        ; 29           ; 0            ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[5]  ; F11   ; 6        ; 33           ; 24           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[6]  ; K11   ; 5        ; 33           ; 11           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[7]  ; H10   ; 5        ; 33           ; 14           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[8]  ; M9    ; 4        ; 24           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; X[9]  ; N12   ; 4        ; 29           ; 0            ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; clock ; J7    ; 3A       ; 16           ; 0            ; 14           ; 57                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; reset ; J6    ; 3A       ; 16           ; 0            ; 21           ; 56                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; start ; M7    ; 4        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Y[0]  ; N10   ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[10] ; N11   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[11] ; N13   ; 5        ; 33           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[12] ; L9    ; 4        ; 24           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[13] ; G9    ; 6        ; 33           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[14] ; N9    ; 4        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[15] ; F9    ; 6        ; 33           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[1]  ; J13   ; 5        ; 33           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[2]  ; B13   ; 7        ; 26           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[3]  ; L7    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[4]  ; K10   ; 4        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[5]  ; L5    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[6]  ; K12   ; 5        ; 33           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[7]  ; K9    ; 4        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[8]  ; M13   ; 5        ; 33           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; Y[9]  ; H12   ; 5        ; 33           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ready ; A13   ; 7        ; 26           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                         ;
+----------+--------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name           ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+--------------------+--------------------------+------------------+---------------------------+
; L3       ; MSEL2              ; -                        ; -                ; Dedicated Programming Pin ;
; N3       ; MSEL1              ; -                        ; -                ; Dedicated Programming Pin ;
; K5       ; MSEL0              ; -                        ; -                ; Dedicated Programming Pin ;
; J5       ; CONF_DONE          ; -                        ; -                ; Dedicated Programming Pin ;
; K6       ; nSTATUS            ; -                        ; -                ; Dedicated Programming Pin ;
; N5       ; DIFFIO_B1n, NCEO   ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; G10      ; DIFFIO_R4n, DEV_OE ; Use as regular IO        ; X[1]             ; Dual Purpose Pin          ;
; A5       ; DATA0              ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B5       ; ASDO               ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO               ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; A4       ; DCLK               ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; D5       ; nCONFIG            ; -                        ; -                ; Dedicated Programming Pin ;
; C4       ; nCE                ; -                        ; -                ; Dedicated Programming Pin ;
+----------+--------------------+--------------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )    ; --            ; --           ; --               ;
; 3        ; 3 / 8 ( 38 % )   ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 13 / 14 ( 93 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 10 / 12 ( 83 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 5 / 12 ( 42 % )  ; 2.5V          ; --           ; --               ;
; 7        ; 4 / 14 ( 29 % )  ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 0 / 5 ( 0 % )    ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 87         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 88         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 80         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 73         ; 7        ; ready                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; X[3]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 75         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; Y[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; X[11]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 68         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; Y[15]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F10      ; 62         ; 6        ; X[12]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F11      ; 61         ; 6        ; X[5]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F12      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; Y[13]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G10      ; 59         ; 6        ; X[1]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; X[7]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; Y[9]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; reset                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J7       ; 30         ; 3A       ; clock                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; Y[1]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; X[13]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 36         ; 4        ; Y[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 43         ; 4        ; Y[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 48         ; 5        ; X[6]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 47         ; 5        ; Y[6]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ; 54         ; 5        ; X[2]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L5       ; 27         ; 3        ; Y[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; Y[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; Y[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 50         ; 5        ; X[14]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 49         ; 5        ; X[0]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 31         ; 4        ; start                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; X[8]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; X[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; Y[8]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 4        ; X[15]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N8       ; 33         ; 4        ; X[10]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 34         ; 4        ; Y[14]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 39         ; 4        ; Y[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N11      ; 40         ; 4        ; Y[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 42         ; 4        ; X[9]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ; 45         ; 5        ; Y[11]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                      ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CA6_Quartus                                     ; 462 (0)     ; 56 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 36   ; 0            ; 406 (0)      ; 0 (0)             ; 56 (0)           ; |CA6_Quartus                                                                                                                                             ; work         ;
;    |controlunit_tanh:inst|                       ; 9 (9)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |CA6_Quartus|controlunit_tanh:inst                                                                                                                       ; work         ;
;    |datapath_Q:inst7|                            ; 456 (0)     ; 51 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 402 (0)      ; 0 (0)             ; 54 (0)           ; |CA6_Quartus|datapath_Q:inst7                                                                                                                            ; work         ;
;       |Address_ROM:inst2|                        ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |CA6_Quartus|datapath_Q:inst7|Address_ROM:inst2                                                                                                          ; work         ;
;       |MUX_2inputs:inst11|                       ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CA6_Quartus|datapath_Q:inst7|MUX_2inputs:inst11                                                                                                         ; work         ;
;       |MUX_2inputs:inst12|                       ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 15 (15)          ; |CA6_Quartus|datapath_Q:inst7|MUX_2inputs:inst12                                                                                                         ; work         ;
;       |MUX_2inputs:inst8|                        ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 2 (2)            ; |CA6_Quartus|datapath_Q:inst7|MUX_2inputs:inst8                                                                                                          ; work         ;
;       |MUX_3inputs:inst9|                        ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |CA6_Quartus|datapath_Q:inst7|MUX_3inputs:inst9                                                                                                          ; work         ;
;       |Rom_1port:inst|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CA6_Quartus|datapath_Q:inst7|Rom_1port:inst                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CA6_Quartus|datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component                                                                             ; work         ;
;             |altsyncram_ng91:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CA6_Quartus|datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated                                              ; work         ;
;       |adder:inst3|                              ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 1 (1)            ; |CA6_Quartus|datapath_Q:inst7|adder:inst3                                                                                                                ; work         ;
;       |multiplier:inst4|                         ; 339 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 322 (0)      ; 0 (0)             ; 17 (0)           ; |CA6_Quartus|datapath_Q:inst7|multiplier:inst4                                                                                                           ; work         ;
;          |lpm_mult:Mult0|                        ; 339 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 322 (0)      ; 0 (0)             ; 17 (0)           ; |CA6_Quartus|datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0                                                                                            ; work         ;
;             |mult_1ht:auto_generated|            ; 339 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 322 (0)      ; 0 (0)             ; 17 (0)           ; |CA6_Quartus|datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated                                                                    ; work         ;
;                |alt_mac_mult:mac_mult1|          ; 339 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 322 (0)      ; 0 (0)             ; 17 (0)           ; |CA6_Quartus|datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                   |mac_mult_r2h1:auto_generated| ; 339 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 322 (0)      ; 0 (0)             ; 17 (0)           ; |CA6_Quartus|datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                ; work         ;
;                      |mult_jul:mult1|            ; 339 (339)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 322 (322)    ; 0 (0)             ; 17 (17)          ; |CA6_Quartus|datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1 ; work         ;
;       |register:Register_Expr|                   ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |CA6_Quartus|datapath_Q:inst7|register:Register_Expr                                                                                                     ; work         ;
;       |register:Register_Sqr|                    ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CA6_Quartus|datapath_Q:inst7|register:Register_Sqr                                                                                                      ; work         ;
;       |register:Register_Term|                   ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CA6_Quartus|datapath_Q:inst7|register:Register_Term                                                                                                     ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; Name  ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------+----------+---------------+---------------+-----------------------+-----+------+
; ready ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Y[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; start ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clock ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; X[15] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; X[14] ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
; X[13] ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; X[12] ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
; X[11] ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; X[10] ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; X[9]  ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; X[8]  ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; X[7]  ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
; X[6]  ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
; X[5]  ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
; X[4]  ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; X[3]  ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; X[2]  ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
; X[1]  ; Input    ; --            ; (6) 1210 ps   ; --                    ; --  ; --   ;
; X[0]  ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
+-------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; start                                                                                                                                                        ;                   ;         ;
; clock                                                                                                                                                        ;                   ;         ;
; reset                                                                                                                                                        ;                   ;         ;
; X[15]                                                                                                                                                        ;                   ;         ;
; X[14]                                                                                                                                                        ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[14]~38                                                                                                   ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[14]~17                                                                                                   ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[14]~33                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14] ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[14]~54                                                                                                   ; 0                 ; 6       ;
; X[13]                                                                                                                                                        ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[13]~12                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[13]~3                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[13]~6                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[13]~40                                                                                                   ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13] ; 0                 ; 6       ;
; X[12]                                                                                                                                                        ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[12]~13                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[12]~4                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[12]~8                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[12]~41                                                                                                   ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12] ; 0                 ; 6       ;
; X[11]                                                                                                                                                        ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[11]~11                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[11]~5                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[11]~10                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[11]~42                                                                                                   ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11] ; 0                 ; 6       ;
; X[10]                                                                                                                                                        ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[10]~8                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[10]~6                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[10]~12                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[10]~43                                                                                                   ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10] ; 0                 ; 6       ;
; X[9]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[9]~9                                                                                                      ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[9]~7                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[9]~14                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[9]~44                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]  ; 0                 ; 6       ;
; X[8]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[8]~10                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[8]~8                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[8]~16                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[8]~45                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[8]  ; 0                 ; 6       ;
; X[7]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[7]~6                                                                                                      ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[7]~9                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[7]~18                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[7]~46                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[7]  ; 0                 ; 6       ;
; X[6]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[6]~7                                                                                                      ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[6]~10                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[6]~20                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[6]~47                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[6]  ; 0                 ; 6       ;
; X[5]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[5]~5                                                                                                      ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[5]~11                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[5]~22                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[5]~48                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[5]  ; 0                 ; 6       ;
; X[4]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[4]~1                                                                                                      ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[4]~12                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[4]~24                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[4]~49                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[4]  ; 0                 ; 6       ;
; X[3]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[3]~2                                                                                                      ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[3]~13                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[3]~26                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[3]~50                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[3]  ; 0                 ; 6       ;
; X[2]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[2]~3                                                                                                      ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[2]~14                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[2]~28                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[2]~51                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[2]  ; 0                 ; 6       ;
; X[1]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[17]  ; 1                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[1]~15                                                                                                    ; 1                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[1]~30                                                                                                     ; 1                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[1]~52                                                                                                    ; 1                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[1]  ; 1                 ; 6       ;
; X[0]                                                                                                                                                         ;                   ;         ;
;      - datapath_Q:inst7|MUX_2inputs:inst11|data_out[0]~16                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst8|data_out[0]~15                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_3inputs:inst9|data_out[0]~32                                                                                                     ; 0                 ; 6       ;
;      - datapath_Q:inst7|MUX_2inputs:inst12|data_out[0]~53                                                                                                    ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]  ; 0                 ; 6       ;
;      - datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]  ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                 ;
+-------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                  ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clock                                                 ; PIN_J7             ; 57      ; Clock                     ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; controlunit_tanh:inst|Ld_expr                         ; LCCOMB_X26_Y10_N16 ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; controlunit_tanh:inst|Ld_term~0                       ; LCCOMB_X26_Y11_N4  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; controlunit_tanh:inst|ps.001                          ; FF_X25_Y11_N11     ; 105     ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; datapath_Q:inst7|register:Register_Expr|reg_out[12]~0 ; LCCOMB_X26_Y10_N14 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; reset                                                 ; PIN_J6             ; 56      ; Async. clear              ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+-------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clock ; PIN_J7   ; 57      ; 21                                   ; Global Clock         ; GCLK17           ; --                        ;
; reset ; PIN_J6   ; 56      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                            ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; controlunit_tanh:inst|ps.001                                                                                                                                    ; 105     ;
; controlunit_tanh:inst|ps.100                                                                                                                                    ; 39      ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[0]~0                                                                                                                ; 33      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[17]            ; 28      ;
; datapath_Q:inst7|Address_ROM:inst2|address[0]                                                                                                                   ; 22      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[17]            ; 19      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]           ; 19      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[17]            ; 19      ;
; controlunit_tanh:inst|ps.010                                                                                                                                    ; 18      ;
; controlunit_tanh:inst|ps.011                                                                                                                                    ; 18      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~5           ; 17      ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[0]~15                                                                                                               ; 17      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~2           ; 17      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~0           ; 17      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[17]            ; 17      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]            ; 17      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]            ; 17      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[14]~33                                                                                                              ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[1]~30                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[2]~28                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[3]~26                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[4]~24                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[5]~22                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[6]~20                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[7]~18                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[15]~14                                                                                                              ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[8]~16                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[9]~14                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[10]~12                                                                                                              ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[11]~10                                                                                                              ; 16      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[7]~1           ; 16      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[7]~9           ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[12]~8                                                                                                               ; 16      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[13]~6                                                                                                               ; 16      ;
; controlunit_tanh:inst|Ld_term~0                                                                                                                                 ; 16      ;
; controlunit_tanh:inst|Ld_expr                                                                                                                                   ; 16      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~6           ; 15      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4           ; 15      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[0]~32                                                                                                               ; 15      ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~3           ; 15      ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[15]~4                                                                                                               ; 15      ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[8]~10                                                                                                               ; 7       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~1           ; 7       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[2]~3                                                                                                                ; 7       ;
; X[0]~input                                                                                                                                                      ; 6       ;
; X[15]~input                                                                                                                                                     ; 6       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[11]~11                                                                                                              ; 6       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[9]~9                                                                                                                ; 6       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[3]~2                                                                                                                ; 6       ;
; X[1]~input                                                                                                                                                      ; 5       ;
; X[2]~input                                                                                                                                                      ; 5       ;
; X[3]~input                                                                                                                                                      ; 5       ;
; X[4]~input                                                                                                                                                      ; 5       ;
; X[5]~input                                                                                                                                                      ; 5       ;
; X[6]~input                                                                                                                                                      ; 5       ;
; X[7]~input                                                                                                                                                      ; 5       ;
; X[8]~input                                                                                                                                                      ; 5       ;
; X[9]~input                                                                                                                                                      ; 5       ;
; X[10]~input                                                                                                                                                     ; 5       ;
; X[11]~input                                                                                                                                                     ; 5       ;
; X[12]~input                                                                                                                                                     ; 5       ;
; X[13]~input                                                                                                                                                     ; 5       ;
; X[14]~input                                                                                                                                                     ; 5       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[10]~8                                                                                                               ; 5       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[5]~5                                                                                                                ; 5       ;
; controlunit_tanh:inst|ps.000                                                                                                                                    ; 4       ;
; datapath_Q:inst7|Address_ROM:inst2|address[1]                                                                                                                   ; 4       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[0]~31                                                                                                               ; 3       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[15]~3                                                                                                               ; 3       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~4           ; 3       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[12]~13                                                                                                              ; 3       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~1                 ; 3       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[6]~7                                                                                                                ; 3       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0                 ; 3       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[4]~1                                                                                                                ; 3       ;
; datapath_Q:inst7|register:Register_Term|reg_out[14]                                                                                                             ; 3       ;
; datapath_Q:inst7|Address_ROM:inst2|address[2]                                                                                                                   ; 3       ;
; start~input                                                                                                                                                     ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[1]~29                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[2]~27                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[3]~25                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[4]~23                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[5]~21                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[6]~19                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[7]~17                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[8]~15                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[9]~13                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[10]~11                                                                                                              ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[11]~9                                                                                                               ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~8           ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[12]~7                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[13]~5                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_3inputs:inst9|data_out[14]~2                                                                                                               ; 2       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[13]~12                                                                                                              ; 2       ;
; datapath_Q:inst7|MUX_2inputs:inst8|data_out[7]~6                                                                                                                ; 2       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[14]~38                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[12]~0                                                                                                           ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[0]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[1]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[2]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[3]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[4]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[5]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[6]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[7]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[8]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[9]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[10]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[11]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[12]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[13]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Term|reg_out[15]                                                                                                             ; 2       ;
; controlunit_tanh:inst|Selector0~0                                                                                                                               ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[0]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[1]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[2]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[3]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[4]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[5]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[6]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[7]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[8]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[9]                                                                                                              ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[10]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[11]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[12]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[13]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[14]                                                                                                             ; 2       ;
; datapath_Q:inst7|register:Register_Expr|reg_out[15]                                                                                                             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~60             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~58             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~56             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~54             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~52             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~50             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~48             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~46             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~44             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~42             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~40             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~38             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~36             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~34             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~32             ; 2       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~30             ; 2       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[14]~54                                                                                                             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[1]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[2]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[3]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[4]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[5]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[6]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[7]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[8]            ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[14]~17                                                                                                             ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[0]~53                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[1]~52                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[2]~51                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[3]~50                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[4]~49                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[5]~48                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[6]~47                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[7]~46                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[8]~45                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[9]~44                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[10]~43                                                                                                             ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[11]~42                                                                                                             ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[12]~41                                                                                                             ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[13]~40                                                                                                             ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst12|data_out[15]~39                                                                                                             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[0]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[1]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[0]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[1]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[2]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[3]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[0]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[2]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[1]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[3]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[0]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[1]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[0]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[4]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[5]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[2]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[4]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[3]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[5]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[2]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[6]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[8]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[7]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[8]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[9]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[10]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[12]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[13]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[15]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[14]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[16]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[8]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[2]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[4]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[3]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[5]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[4]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[6]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[5]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[7]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[6]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[8]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[9]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[11]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[10]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[12]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[15]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[10]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[12]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[9]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[11]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[10]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[12]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[11]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[13]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[14]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[16]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[11]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[13]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[6]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[7]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[4]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[6]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]            ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[0]                                                                                                               ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[1]                                                                                                               ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[2]                                                                                                               ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[3]                                                                                                               ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[4]                                                                                                               ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[5]                                                                                                               ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[14]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[16]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[13]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[15]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[14]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[16]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[15]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[7]            ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[6]                                                                                                               ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[8]            ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[7]                                                                                                               ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[9]            ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[8]                                                                                                               ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]           ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[9]                                                                                                               ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]           ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[10]                                                                                                              ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[11]                                                                                                              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]           ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[12]                                                                                                              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]           ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[13]                                                                                                              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]            ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]           ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[15]                                                                                                              ; 1       ;
; datapath_Q:inst7|register:Register_Sqr|reg_out[14]                                                                                                              ; 1       ;
; controlunit_tanh:inst|Selector1~0                                                                                                                               ; 1       ;
; controlunit_tanh:inst|ns.001~0                                                                                                                                  ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[0]~16                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[1]~15                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[2]~14                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[3]~13                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[4]~12                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[5]~11                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[6]~10                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[7]~9                                                                                                               ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[8]~8                                                                                                               ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[9]~7                                                                                                               ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[10]~6                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[11]~5                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[12]~4                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[13]~3                                                                                                              ; 1       ;
; datapath_Q:inst7|MUX_2inputs:inst11|data_out[15]~2                                                                                                              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~2                 ; 1       ;
; datapath_Q:inst7|Address_ROM:inst2|Add0~1                                                                                                                       ; 1       ;
; datapath_Q:inst7|Address_ROM:inst2|address[0]~0                                                                                                                 ; 1       ;
; datapath_Q:inst7|Address_ROM:inst2|Add0~0                                                                                                                       ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~15                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~14                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~13                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~12                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~11                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~10                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~9                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~8                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~7                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~6                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~5                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~4                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~3                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~2                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~1                                                                                                                             ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~0                                                                                                                             ; 1       ;
; controlunit_tanh:inst|Selector0~1                                                                                                                               ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[1]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[2]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[3]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[4]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[5]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[6]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[7]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[8]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[9]                                                           ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[10]                                                          ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[11]                                                          ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[12]                                                          ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[13]                                                          ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[14]                                                          ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[15]                                                          ; 1       ;
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|q_a[0]                                                           ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~59             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~57             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~55             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~53             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~51             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~49             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~47             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~45             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~43             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~41             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~39             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~37             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~35             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~33             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~31             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~29             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~27             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~25             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~23             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~21             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~19             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~17             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~15             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~13             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~11             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~9              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~7              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~5              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~3              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~1              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~56             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~55             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~54             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~53             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~52             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~51             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~50             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~49             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~48             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~47             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~46             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~45             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~44             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~43             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~42             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~41             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~40             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~39             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~38             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~37             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~36             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~35             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~34             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~33             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~32             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~31             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~30             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~29             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~28             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~27             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~26             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~25             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~24             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~23             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~22             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~21             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~20             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~19             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~18             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~17             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~16             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~15             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~14             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~13             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~12             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~11             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~10             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~9              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~8              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~7              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~6              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~5              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~4              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~3              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~2              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~1              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~0              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~52             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~51             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~50             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~49             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~48             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~47             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~46             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~45             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~44             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~43             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~42             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~41             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~40             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~39             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~38             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~37             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~36             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~35             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~34             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~33             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~32             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~31             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~30             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~29             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~28             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~27             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~26             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~25             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~24             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~23             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~22             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~21             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~20             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~19             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~18             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~17             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~16             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~15             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~14             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~13             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~12             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~11             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~10             ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~9              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~8              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~7              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~6              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~5              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~4              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~3              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~2              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~1              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~0              ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[13]~26 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[12]~25 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[12]~24 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[11]~23 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[11]~22 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[10]~21 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[10]~20 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[9]~19  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[9]~18  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[8]~17  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[8]~16  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[7]~15  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[7]~14  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[6]~13  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[6]~12  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[5]~11  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[5]~10  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[4]~9   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[4]~8   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[3]~7   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[3]~6   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[2]~5   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[2]~4   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[1]~3   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[1]~2   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[0]~1   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[0]~0   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[17]~34 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[16]~33 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[16]~32 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[15]~31 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[15]~30 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[14]~29 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[14]~28 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[13]~27 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[13]~26 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[12]~25 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[12]~24 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[11]~23 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[11]~22 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[10]~21 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[10]~20 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[9]~19  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[9]~18  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[8]~17  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[8]~16  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[7]~15  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[7]~14  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[6]~13  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[6]~12  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[5]~11  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[5]~10  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[4]~9   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[4]~8   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[3]~7   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[3]~6   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[2]~5   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[2]~4   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[1]~3   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[1]~2   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[0]~1   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[0]~0   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[15]~30 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[14]~29 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[14]~28 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[13]~27 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[13]~26 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[12]~25 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[12]~24 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[11]~23 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[11]~22 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[10]~21 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[10]~20 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[9]~19  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[9]~18  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[8]~17  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[8]~16  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[7]~15  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[7]~14  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[6]~13  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[6]~12  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[5]~11  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[5]~10  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[4]~9   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[4]~8   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[3]~7   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[3]~6   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[2]~5   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[2]~4   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[1]~3   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[1]~2   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[0]~1   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[0]~0   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[6]~12  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[23]~46 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[22]~45 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[22]~44 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[21]~43 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[21]~42 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[20]~41 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[20]~40 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[19]~39 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[19]~38 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[18]~37 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[18]~36 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[17]~35 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[17]~34 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[16]~33 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[16]~32 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[15]~31 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[15]~30 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[14]~29 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[14]~28 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[13]~27 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[13]~26 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[12]~25 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[12]~24 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[11]~23 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[11]~22 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[10]~21 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[10]~20 ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[9]~19  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[9]~18  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[8]~17  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[8]~16  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[7]~15  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[7]~14  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[6]~13  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[6]~12  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[5]~11  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[5]~10  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[4]~9   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[4]~8   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[3]~7   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[3]~6   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[2]~5   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[2]~4   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[1]~3   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[1]~2   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[0]~1   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[0]~0   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[5]~11  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[5]~10  ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[4]~9   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[4]~8   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[3]~7   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[3]~6   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[2]~5   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[2]~4   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[1]~3   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[1]~2   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[0]~1   ; 1       ;
; datapath_Q:inst7|multiplier:inst4|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[0]~0   ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~48                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~47                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~46                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~45                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~44                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~43                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~42                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~41                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~40                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~39                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~38                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~37                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~36                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~35                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~34                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~33                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~32                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~31                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~30                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~29                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~28                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~27                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~26                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~25                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~24                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~23                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~22                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~21                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~20                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~19                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~18                                                                                                                            ; 1       ;
; datapath_Q:inst7|adder:inst3|Add0~17                                                                                                                            ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                      ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF          ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+----------------------+-----------------+-----------------+
; datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 8            ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 128  ; 8                           ; 16                          ; --                          ; --                          ; 128                 ; 1    ; Rom_tanh.mif ; M9K_X28_Y14_N0 ; Don't care           ; Old data        ; Old data        ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CA6_Quartus|datapath_Q:inst7|Rom_1port:inst|altsyncram:altsyncram_component|altsyncram_ng91:auto_generated|ALTSYNCRAM                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0010101010101010) (25252) (10922) (2AAA)    ;(0011001100110011) (31463) (13107) (3333)   ;(0011001111001111) (31717) (13263) (33CF)   ;(0011001111011110) (31736) (13278) (33DE)   ;(0011001111100000) (31740) (13280) (33E0)   ;(0011001111100000) (31740) (13280) (33E0)   ;(0011001111100000) (31740) (13280) (33E0)   ;(0011001111100000) (31740) (13280) (33E0)   ;


+------------------------------------------------------------+
; Other Routing Usage Summary                                ;
+-----------------------------------+------------------------+
; Other Routing Resource Type       ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 846 / 42,960 ( 2 % )   ;
; C16 interconnects                 ; 27 / 1,518 ( 2 % )     ;
; C4 interconnects                  ; 452 / 26,928 ( 2 % )   ;
; Direct links                      ; 126 / 42,960 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 133 / 14,400 ( < 1 % ) ;
; R24 interconnects                 ; 16 / 1,710 ( < 1 % )   ;
; R4 interconnects                  ; 537 / 37,740 ( 1 % )   ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.20) ; Number of LABs  (Total = 35) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 3                            ;
; 15                                          ; 3                            ;
; 16                                          ; 21                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.97) ; Number of LABs  (Total = 35) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 12                           ;
; 1 Clock                            ; 12                           ;
; 1 Clock enable                     ; 9                            ;
; 1 Sync. clear                      ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.34) ; Number of LABs  (Total = 35) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 15                           ;
; 17                                           ; 4                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 3                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 11.40) ; Number of LABs  (Total = 35) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 1                            ;
; 1                                                ; 2                            ;
; 2                                                ; 2                            ;
; 3                                                ; 0                            ;
; 4                                                ; 1                            ;
; 5                                                ; 0                            ;
; 6                                                ; 0                            ;
; 7                                                ; 0                            ;
; 8                                                ; 2                            ;
; 9                                                ; 4                            ;
; 10                                               ; 2                            ;
; 11                                               ; 1                            ;
; 12                                               ; 2                            ;
; 13                                               ; 2                            ;
; 14                                               ; 7                            ;
; 15                                               ; 4                            ;
; 16                                               ; 3                            ;
; 17                                               ; 0                            ;
; 18                                               ; 1                            ;
; 19                                               ; 0                            ;
; 20                                               ; 0                            ;
; 21                                               ; 0                            ;
; 22                                               ; 0                            ;
; 23                                               ; 0                            ;
; 24                                               ; 0                            ;
; 25                                               ; 0                            ;
; 26                                               ; 0                            ;
; 27                                               ; 0                            ;
; 28                                               ; 0                            ;
; 29                                               ; 0                            ;
; 30                                               ; 0                            ;
; 31                                               ; 0                            ;
; 32                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 22.69) ; Number of LABs  (Total = 35) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 3                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 3                            ;
; 23                                           ; 2                            ;
; 24                                           ; 3                            ;
; 25                                           ; 3                            ;
; 26                                           ; 3                            ;
; 27                                           ; 2                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
; 31                                           ; 2                            ;
; 32                                           ; 1                            ;
; 33                                           ; 1                            ;
; 34                                           ; 0                            ;
; 35                                           ; 0                            ;
; 36                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ; 36        ; 36        ; 0            ; 17           ; 0            ; 0            ; 19           ; 0            ; 17           ; 19           ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ; 0         ; 0         ; 36           ; 19           ; 36           ; 36           ; 17           ; 36           ; 19           ; 17           ; 36           ; 36           ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ready              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Y[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; X[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 125 C ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                         ;
+------------------------------+----------------------------------------------------+-------------------+
; Source Register              ; Destination Register                               ; Delay Added in ns ;
+------------------------------+----------------------------------------------------+-------------------+
; controlunit_tanh:inst|ps.001 ; datapath_Q:inst7|register:Register_Term|reg_out[1] ; 0.019             ;
+------------------------------+----------------------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CGX15BF14A7 for design "CA6_Quartus"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX15BF14C7 is compatible
    Info (176445): Device EP4CGX15BF14I7 is compatible
    Info (176445): Device EP4CGX30BF14C7 is compatible
    Info (176445): Device EP4CGX30BF14I7 is compatible
    Info (176445): Device EP4CGX22BF14C7 is compatible
    Info (176445): Device EP4CGX22BF14I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 36 pins of 36 total pins
    Info (169086): Pin ready not assigned to an exact location on the device
    Info (169086): Pin Y[15] not assigned to an exact location on the device
    Info (169086): Pin Y[14] not assigned to an exact location on the device
    Info (169086): Pin Y[13] not assigned to an exact location on the device
    Info (169086): Pin Y[12] not assigned to an exact location on the device
    Info (169086): Pin Y[11] not assigned to an exact location on the device
    Info (169086): Pin Y[10] not assigned to an exact location on the device
    Info (169086): Pin Y[9] not assigned to an exact location on the device
    Info (169086): Pin Y[8] not assigned to an exact location on the device
    Info (169086): Pin Y[7] not assigned to an exact location on the device
    Info (169086): Pin Y[6] not assigned to an exact location on the device
    Info (169086): Pin Y[5] not assigned to an exact location on the device
    Info (169086): Pin Y[4] not assigned to an exact location on the device
    Info (169086): Pin Y[3] not assigned to an exact location on the device
    Info (169086): Pin Y[2] not assigned to an exact location on the device
    Info (169086): Pin Y[1] not assigned to an exact location on the device
    Info (169086): Pin Y[0] not assigned to an exact location on the device
    Info (169086): Pin start not assigned to an exact location on the device
    Info (169086): Pin clock not assigned to an exact location on the device
    Info (169086): Pin reset not assigned to an exact location on the device
    Info (169086): Pin X[15] not assigned to an exact location on the device
    Info (169086): Pin X[14] not assigned to an exact location on the device
    Info (169086): Pin X[13] not assigned to an exact location on the device
    Info (169086): Pin X[12] not assigned to an exact location on the device
    Info (169086): Pin X[11] not assigned to an exact location on the device
    Info (169086): Pin X[10] not assigned to an exact location on the device
    Info (169086): Pin X[9] not assigned to an exact location on the device
    Info (169086): Pin X[8] not assigned to an exact location on the device
    Info (169086): Pin X[7] not assigned to an exact location on the device
    Info (169086): Pin X[6] not assigned to an exact location on the device
    Info (169086): Pin X[5] not assigned to an exact location on the device
    Info (169086): Pin X[4] not assigned to an exact location on the device
    Info (169086): Pin X[3] not assigned to an exact location on the device
    Info (169086): Pin X[2] not assigned to an exact location on the device
    Info (169086): Pin X[1] not assigned to an exact location on the device
    Info (169086): Pin X[0] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CA6_Quartus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 17 input, 17 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:12
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.42 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clock uses I/O standard 2.5 V at J7
    Info (169178): Pin reset uses I/O standard 2.5 V at J6
Info (144001): Generated suppressed messages file C:/Users/Neusha/Desktop/CA6/CA6_Quartus/output_files/CA6_Quartus.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5370 megabytes
    Info: Processing ended: Tue Jul 28 14:07:26 2020
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:27


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Neusha/Desktop/CA6/CA6_Quartus/output_files/CA6_Quartus.fit.smsg.


