Coverage Report by instance with details

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/TX/V1
=== Design Unit: work.TX_FSM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        26        23         3    88.46%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File TX_FSM.v
------------------------------------IF Branch------------------------------------
    16                                      3656     Count coming in to IF
    16              1                        896     		if(~ARSTn)
    18              1                       2760     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    24                                      2074     Count coming in to CASE
    25              1                        506     			IDEL : 
    32              1                        313     			START : ns = DATA;
    35              1                        805     			DATA : 
    47              1                        141     		    PARITY : ns = STOP;
    49              1                        309     		    STOP :
    56              1                    ***0***     			default : ns = IDEL;
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    26                                       506     Count coming in to IF
    26              1                        317     			       if(DATA_VALID)
    28              1                        189     			       else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                       805     Count coming in to IF
    36              1                        496     			       if(~serial_done)
    39              1                        309     			       else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    40                                       309     Count coming in to IF
    40              1                        168     			       	 if (PAR_EN==0) 
    42              1                        141     			       	 else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    50                                       309     Count coming in to IF
    50              1                        177     		          if(!DATA_VALID) 
    52              1                        132     		          else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    62                                      1877     Count coming in to CASE
    64              1                        493     			IDEL : begin
    71              1                        313                 START : begin
    81              1                        621                 DATA : begin
    91              1                        141                 PARITY : begin
    98              1                        309                 STOP : begin
    103             1                    ***0***     			default : begin
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    74                                       313     Count coming in to IF
    74              1                        313                 	      if(ns==DATA)
    76              1                    ***0***                 	      else
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    84                                       621     Count coming in to IF
    84              1                        309                 	     if(serial_done)
    86              1                        312                 	     else
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V1 --

  File TX_FSM.v
----------------Focused Condition View-------------------
Line       74 Item    1  (ns == 3)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (ns == 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (ns == 3)_0           -                             
  Row   2:          1  (ns == 3)_1           -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  9         8         1    88.88%

================================FSM Details================================

FSM Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V1 --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  25                IDEL                   0
  32               START                   1
  35                DATA                   3
  47              PARITY                   2
  49                STOP                   6
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDEL                2269          
                   START                 313          
                    DATA                 624          
                  PARITY                 141          
                    STOP                 309          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  27                   0                 313          IDEL -> START                 
  32                   1                 312          START -> DATA                 
  17                   2                   1          START -> IDEL                 
  43                   3                 141          DATA -> PARITY                
  41                   4                 168          DATA -> STOP                  
  17                   5                   2          DATA -> IDEL                  
  47                   6                 141          PARITY -> STOP                
  53                   8                 309          STOP -> IDEL                  
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  17                   7          PARITY -> IDEL      


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              9         8         1    88.88%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      35        30         5    85.71%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File TX_FSM.v
    1                                                module TX_FSM(clk,ARSTn,DATA_VALID,PAR_EN,serial_done,mux_sel,busy,serial_en,cs_out);
    2                                                	parameter IDEL=3'b000,
    3                                                	          START=3'b001,
    4                                                	          DATA=3'b011,
    5                                                	          PARITY=3'b010,
    6                                                	          STOP=3'b110;
    7                                                
    8                                                	input clk,ARSTn,serial_done,DATA_VALID,PAR_EN;
    9                                                	output reg [1:0] mux_sel;
    10                                               	output reg busy,serial_en;
    11                                               	output [2:0] cs_out;
    12                                               
    13                                               	reg [2:0] cs,ns;
    14                                               
    15              1                       3656     	always@(posedge clk, negedge ARSTn) begin
    16                                               		if(~ARSTn)
    17              1                        896     			cs<=IDEL;
    18                                               		else
    19              1                       2760     			cs<=ns;
    20                                               	end
    21                                               
    22                                               
    23              1                       2074     	always @(*) begin 
    24                                               		case (cs)
    25                                               			IDEL : 
    26                                               			       if(DATA_VALID)
    27              1                        317     			         ns = START;
    28                                               			       else
    29              1                        189     			       	 ns = IDEL;
    30                                               
    31                                               
    32              1                        313     			START : ns = DATA;
    33                                               
    34                                               
    35                                               			DATA : 
    36                                               			       if(~serial_done)
    37              1                        496     			         ns = DATA;
    38                                               
    39                                               			       else begin
    40                                               			       	 if (PAR_EN==0) 
    41              1                        168     			       	 	ns = STOP;
    42                                               			       	 else
    43              1                        141     			       	 	ns = PARITY;
    44                                               			       end
    45                                               			       	 
    46                                               		    
    47              1                        141     		    PARITY : ns = STOP;
    48                                               
    49                                               		    STOP :
    50                                               		          if(!DATA_VALID) 
    51              1                        177     		            ns = IDEL;
    52                                               		          else 
    53              1                        132     		          	ns = IDEL;
    54                                               
    55                                               
    56              1                    ***0***     			default : ns = IDEL;
    57                                               		endcase
    58                                               	end
    59                                               
    60                                               
    61              1                       1877     	always @(*) begin 
    62                                               		case (cs)
    63                                               
    64                                               			IDEL : begin
    65              1                        493     				     mux_sel=2'b11;
    66              1                        493     				     busy=1'b0;
    67              1                        493     				     serial_en=1'b0;
    68                                               			       end
    69                                               		    
    70                                                           
    71                                                           START : begin
    72              1                        313                 	      mux_sel=2'b00;
    73              1                        313                 	      busy=1'b1;
    74                                                           	      if(ns==DATA)
    75              1                        313                 	      	serial_en=1;
    76                                                           	      else
    77              1                    ***0***                 	        serial_en=1'b0;
    78                                                                   end
    79                                               
    80                                               
    81                                                           DATA : begin
    82              1                        621                 	     mux_sel=2'b01;
    83              1                        621                 	     busy=1'b1;
    84                                                           	     if(serial_done)
    85              1                        309                 	     	serial_en=1'b0;
    86                                                           	     else
    87              1                        312                 	     	serial_en=1'b1;
    88                                                                  end
    89                                               
    90                                               
    91                                                           PARITY : begin
    92              1                        141                 	       mux_sel=2'b10;
    93              1                        141                 	       busy=1'b1;
    94              1                        141                 	       serial_en=1'b0;
    95                                                           	     end
    96                                                
    97                                                           
    98                                                           STOP : begin
    99              1                        309                 	     mux_sel=2'b11;
    100             1                        309                 	     busy=1'b1;
    101             1                        309                 	     serial_en=1'b0;
    102                                                          	   end
    103                                              			default : begin
    104             1                    ***0***     			            busy=1'b0;
    105             1                    ***0***     			            serial_en=1'b0;
    106             1                    ***0***     			            mux_sel=2'b00;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        36         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             ARSTn           1           1                              100.00 
                                        DATA_VALID           1           1                              100.00 
                                            PAR_EN           1           1                              100.00 
                                              busy           1           1                              100.00 
                                               clk           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                       cs_out[0-2]           1           1                              100.00 
                                      mux_sel[1-0]           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                       serial_done           1           1                              100.00 
                                         serial_en           1           1                              100.00 

Total Node Count     =         18 
Toggled Node Count   =         18 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (36 of 36 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/TX/V2
=== Design Unit: work.TX_mux
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File TX_MUX.v
------------------------------------CASE Branch------------------------------------
    7                                       1763     Count coming in to CASE
    8               1                        405         		  2'b00 : mux_out = zero;
    9               1                        790         		  2'b01 : mux_out = data_s;
    10              1                        141         		  2'b10 : mux_out = parity;
    11              1                        425         		  2'b11 : mux_out = one;
                                               2     All False Count
Branch totals: 5 hits of 5 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File TX_MUX.v
    1                                                module TX_mux(one,zero,parity,data_s,mux_sel,mux_out);
    2                                                    input one,zero,parity,data_s;
    3                                                    input [1:0] mux_sel;
    4                                                    output reg mux_out;
    5                                                
    6               1                       1763         always @(*) begin 
    7                                                    	  case(mux_sel)
    8               1                        405         		  2'b00 : mux_out = zero;
    9               1                        790         		  2'b01 : mux_out = data_s;
    10              1                        141         		  2'b10 : mux_out = parity;
    11              1                        425         		  2'b11 : mux_out = one;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         14        10         4    71.42%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            data_s           1           1                              100.00 
                                           mux_out           1           1                              100.00 
                                      mux_sel[0-1]           1           1                              100.00 
                                               one           0           0                                0.00 
                                            parity           1           1                              100.00 
                                              zero           0           0                                0.00 

Total Node Count     =          7 
Toggled Node Count   =          5 
Untoggled Node Count =          2 

Toggle Coverage      =      71.42% (10 of 14 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/TX/V3
=== Design Unit: work.TX_PARITY
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V3

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File TX_PARITY.v
------------------------------------IF Branch------------------------------------
    11                                       284     Count coming in to IF
    11              1                        161       if (~PAR_EN)
    13              1                        122     	else if(PAR_EN) begin
    20              1                          1       else
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    14                                       122     Count coming in to IF
    14              1                        107     		  if (~PAR_TYP)  //even parity
    16              1                         15     		  else
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V3 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File TX_PARITY.v
    1                                                module TX_PARITY #(parameter DATA_WIDTH=8) (
    2                                                	input [DATA_WIDTH-1:0] DATA,
    3                                                	input PAR_TYP, 
    4                                                	input DATA_VALID,
    5                                                	input PAR_EN,
    6                                                	output reg parity
    7                                                );
    8                                                
    9                                                
    10              1                        284     always @(*) begin 
    11                                                 if (~PAR_EN)
    12              1                        161     	    parity = 0;
    13                                               	else if(PAR_EN) begin
    14                                               		  if (~PAR_TYP)  //even parity
    15              1                        107     			parity = ^DATA;
    16                                               		  else
    17              1                         15     			parity = ~^DATA;
    18                                               	end
    19                                               
    20                                                 else
    21              1                          1     	   parity = 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         24        24         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V3 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                         DATA[0-7]           1           1                              100.00 
                                        DATA_VALID           1           1                              100.00 
                                            PAR_EN           1           1                              100.00 
                                           PAR_TYP           1           1                              100.00 
                                            parity           1           1                              100.00 

Total Node Count     =         12 
Toggled Node Count   =         12 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (24 of 24 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/TX/V4
=== Design Unit: work.TX_Serializer
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V4

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Serializer.v
------------------------------------IF Branch------------------------------------
    12                                      2486     Count coming in to IF
    12              1                        312     assign ser_done =(counter==3'b111)? 1: 0 ;
    12              2                       2174     assign ser_done =(counter==3'b111)? 1: 0 ;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    16                                     31529     Count coming in to IF
    16              1                        896     	if(~ARSTn) begin
    20              1                      30633     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    21                                     30633     Count coming in to IF
    21              1                       2483     		if(ser_en==1'b1) begin
    31              1                      28150     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    22                                      2483     Count coming in to IF
    22              1                        312     			if(counter == 7) begin
    26              1                       2171     			else  begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V4 --

  File Serializer.v
----------------Focused Condition View-------------------
Line       12 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             

----------------Focused Condition View-------------------
Line       22 Item    1  (counter == 7)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 7)_0      -                             
  Row   2:          1  (counter == 7)_1      -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V4 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Serializer.v
    1                                                module TX_Serializer #(parameter DATA_WIDTH=8 , COUNTER_WIDTH=$clog2(DATA_WIDTH)) (
    2                                                	input clk,    // Clock
    3                                                	input ARSTn,  // Asynchronous reset active low
    4                                                	input [DATA_WIDTH-1:0] DATA,
    5                                                	input ser_en,
    6                                                	output ser_done,
    7                                                	output wire ser_data	
    8                                                );
    9                                                
    10                                               reg [COUNTER_WIDTH-1:0] counter;
    11                                               
    12              1                       2487     assign ser_done =(counter==3'b111)? 1: 0 ;
    13              1                       2757     assign ser_data =DATA[counter];
    14                                               
    15              1                      31529     always @(posedge clk or negedge ARSTn) begin 
    16                                               	if(~ARSTn) begin
    17                                               		// ser_data <= 0; 
    18              1                        896     		counter  <= 7; 
    19                                               	end 
    20                                               	else begin
    21                                               		if(ser_en==1'b1) begin
    22                                               			if(counter == 7) begin
    23                                               			 // ser_data <= DATA[counter];
    24              1                        312     			 counter <=0;
    25                                               			end
    26                                               			else  begin
    27                                               			 // ser_data <= DATA[counter];
    28              1                       2171     			 counter <= counter+1;
    29                                               			end
    30                                               		end
    31                                               		else begin
    32              1                      28150     			counter  <= 7;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         32        32         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX/V4 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             ARSTn           1           1                              100.00 
                                         DATA[0-7]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                      counter[2-0]           1           1                              100.00 
                                          ser_data           1           1                              100.00 
                                          ser_done           1           1                              100.00 
                                            ser_en           1           1                              100.00 

Total Node Count     =         16 
Toggled Node Count   =         16 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (32 of 32 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/TX
=== Design Unit: work.TX_TOP
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File TX_TOP.v
------------------------------------IF Branch------------------------------------
    32                                      3517     Count coming in to IF
    32              1                        896         if(~RST) begin
    37              1                       2621         else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                      2621     Count coming in to IF
    41              1                        313             if(DATA_VALID && cs==0)
    43              1                       2308             else
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX --

  File TX_TOP.v
----------------Focused Condition View-------------------
Line       41 Item    1  (DATA_VALID && (cs == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  DATA_VALID         Y
   (cs == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  DATA_VALID_0          -                             
  Row   2:          1  DATA_VALID_1          (cs == 0)                     
  Row   3:          1  (cs == 0)_0           DATA_VALID                    
  Row   4:          1  (cs == 0)_1           DATA_VALID                    


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File TX_TOP.v
    1                                                module TX_TOP #(parameter DATA_WIDTH=8) (
    2                                                	input CLK,                      // Clock
    3                                                	input RST,                      // Asynchronous reset active low
    4                                                	input PAR_EN,
    5                                                	input PAR_TYP,
    6                                                	input [DATA_WIDTH-1:0] P_DATA,
    7                                                	input DATA_VALID,
    8                                                
    9                                                	// input   scan_clk,
    10                                               	// input   scan_rst,
    11                                               	// input   test_mode,
    12                                               	// input   SE,
    13                                               	// input   SI,
    14                                               
    15                                               	// output  SO,
    16                                               
    17                                               	output  S_DATA,
    18                                               	output  BUSY
    19                                               );
    20                                               // reg S_DATA_t1;
    21                                               // wire S_DATA_t1;
    22                                               // wire BUSY_t;
    23                                               
    24                                               wire [1:0] mux_sel; 
    25                                               wire serial_done,serial_en,parity,data_s;
    26                                               wire CLOCK,RESET;
    27                                               wire [2:0] cs;
    28                                               
    29                                               reg [DATA_WIDTH-1:0] TEMPO;
    30                                               
    31              1                       3517     always@(posedge CLK, negedge RST) begin
    32                                                   if(~RST) begin
    33              1                        896         	TEMPO<=0;
    34                                                   	// S_DATA<=1;
    35                                                   end
    36                                                     
    37                                                   else begin
    38                                                   	  // S_DATA_t2 <= S_DATA_t3;
    39                                                   	  // S_DATA_t1 <= S_DATA_t2;
    40                                                   	  // S_DATA <= S_DATA_t1;
    41                                                       if(DATA_VALID && cs==0)
    42              1                        313               TEMPO<=P_DATA;
    43                                                       else
    44              1                       2308               TEMPO<=TEMPO;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         68        64         4    94.11%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/TX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              BUSY           1           1                              100.00 
                                               CLK           1           1                              100.00 
                                             CLOCK           0           0                                0.00 
                                        DATA_VALID           1           1                              100.00 
                                            PAR_EN           1           1                              100.00 
                                           PAR_TYP           1           1                              100.00 
                                       P_DATA[0-7]           1           1                              100.00 
                                             RESET           0           0                                0.00 
                                               RST           1           1                              100.00 
                                            S_DATA           1           1                              100.00 
                                        TEMPO[7-0]           1           1                              100.00 
                                           cs[0-2]           1           1                              100.00 
                                            data_s           1           1                              100.00 
                                      mux_sel[0-1]           1           1                              100.00 
                                            parity           1           1                              100.00 
                                       serial_done           1           1                              100.00 
                                         serial_en           1           1                              100.00 

Total Node Count     =         34 
Toggled Node Count   =         32 
Untoggled Node Count =          2 

Toggle Coverage      =      94.11% (64 of 68 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/RX/M0
=== Design Unit: work.RX_data_sampling
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_data_sampling.v
------------------------------------IF Branch------------------------------------
    19                                    656770     Count coming in to IF
    19              1                       2507     	if(~ARSTn) 
    22              1                     654263     	else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    24                                    654263     Count coming in to IF
    24              1                     651596     		if(data_samp_en) begin
    35              1                       2667     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                    651596     Count coming in to IF
    25              1                      20367     			if(edge_cnt==pre_half)
    27              1                      20367     			else if(edge_cnt==half)
    29              1                      20367     			else if(edge_cnt==post_half)
    31              1                     590495     			else
Branch totals: 4 hits of 4 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M0 --

  File RX_data_sampling.v
----------------Focused Condition View-------------------
Line       25 Item    1  (edge_cnt == pre_half)
Condition totals: 1 of 1 input term covered = 100.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (edge_cnt == pre_half)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (edge_cnt == pre_half)_0  -                             
  Row   2:          1  (edge_cnt == pre_half)_1  -                             

----------------Focused Condition View-------------------
Line       27 Item    1  (edge_cnt == half)
Condition totals: 1 of 1 input term covered = 100.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
  (edge_cnt == half)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (edge_cnt == half)_0  -                             
  Row   2:          1  (edge_cnt == half)_1  -                             

----------------Focused Condition View-------------------
Line       29 Item    1  (edge_cnt == post_half)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (edge_cnt == post_half)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (edge_cnt == post_half)_0  -                             
  Row   2:          1  (edge_cnt == post_half)_1  -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         3         0   100.00%

================================Expression Details================================

Expression Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M0 --

  File RX_data_sampling.v
----------------Focused Expression View-----------------
Line       41 Item    1  (((samples[0] & samples[1]) | (samples[0] & samples[2])) | (samples[2] & samples[1]))
Expression totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  samples[0]         Y
  samples[1]         Y
  samples[2]         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  samples[0]_0          (~(samples[2] & samples[1]) && samples[1]), (~(samples[2] & samples[1]) && samples[2])
  Row   2:          1  samples[0]_1          (~(samples[2] & samples[1]) && ~(samples[0] & samples[2]) && samples[1]), (~(samples[2] & samples[1]) && ~(samples[0] & samples[1]) && samples[2])
  Row   3:          1  samples[1]_0          (~(samples[0] & samples[2]) && samples[0]), (~((samples[0] & samples[1]) | (samples[0] & samples[2])) && samples[2])
  Row   4:          1  samples[1]_1          (~(samples[2] & samples[1]) && ~(samples[0] & samples[2]) && samples[0]), (~((samples[0] & samples[1]) | (samples[0] & samples[2])) && samples[2])
  Row   5:          1  samples[2]_0          (~(samples[0] & samples[1]) && samples[0]), (~((samples[0] & samples[1]) | (samples[0] & samples[2])) && samples[1])
  Row   6:          1  samples[2]_1          (~(samples[2] & samples[1]) && ~(samples[0] & samples[1]) && samples[0]), (~((samples[0] & samples[1]) | (samples[0] & samples[2])) && samples[1])


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      12        12         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_data_sampling.v
    1                                                module RX_data_sampling (
    2                                                	input        clk,    // Clock
    3                                                	input        ARSTn,  // Asynchronous reset active low
    4                                                	input        data_samp_en,
    5                                                	input  [4:0] edge_cnt,
    6                                                	input        RX_IN,
    7                                                	input  [5:0] prescale,
    8                                                	output reg   sampled_bit	
    9                                                );
    10                                               reg  [2:0] samples; 
    11                                               wire [5:0] half,pre_half,post_half;
    12                                               
    13              1                          2     assign half=(prescale>>1)-1'b1;
    14              1                          2     assign pre_half = half-1'b1;
    15              1                          2     assign post_half = half+1'b1;
    16                                               
    17                                               
    18              1                     656770     always @(posedge clk or negedge ARSTn) begin 
    19                                               	if(~ARSTn) 
    20              1                       2507     		samples <= 3'b0;
    21                                               	
    22                                               	else
    23                                               	 begin
    24                                               		if(data_samp_en) begin
    25                                               			if(edge_cnt==pre_half)
    26              1                      20367     				samples[0]<=RX_IN;
    27                                               			else if(edge_cnt==half)
    28              1                      20367     				samples[1]<=RX_IN;
    29                                               			else if(edge_cnt==post_half)
    30              1                      20367     			    samples[2]<=RX_IN;
    31                                               			else
    32              1                     590495     			    samples<=samples;				
    33                                               		end
    34                                               
    35                                               		else
    36              1                       2667     			samples<=3'b0;
    37                                               	 end
    38                                               end
    39                                               
    40              1                      27859     always @(*) begin 
    41              1                      27859     	    	sampled_bit = (samples[0] & samples[1])  | (samples[0] & samples[2]) | (samples[2] & samples[1]);

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        26        48    35.13%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             ARSTn           1           1                              100.00 
                                             RX_IN           1           1                              100.00 
                                               clk           1           1                              100.00 
                                      data_samp_en           1           1                              100.00 
                                     edge_cnt[0-4]           1           1                              100.00 
                                         half[0-5]           0           0                                0.00 
                                    post_half[0-5]           0           0                                0.00 
                                     pre_half[0-5]           0           0                                0.00 
                                     prescale[0-5]           0           0                                0.00 
                                       sampled_bit           1           1                              100.00 
                                      samples[2-0]           1           1                              100.00 

Total Node Count     =         37 
Toggled Node Count   =         13 
Untoggled Node Count =         24 

Toggle Coverage      =      35.13% (26 of 74 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/RX/M1
=== Design Unit: work.RX_deserializer
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_deserializer.v
------------------------------------IF Branch------------------------------------
    13                                    654800     Count coming in to IF
    13              1                       1792     	if(~ARSTn) begin
    17              1                     653008     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    18                                    653008     Count coming in to IF
    18              1                      15351     		if((deser_en==1) && ((edge_cnt==(Prescale>>1))))
    22              1                     637657     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M1 --

  File RX_deserializer.v
----------------Focused Condition View-------------------
Line       18 Item    1  (deser_en && (edge_cnt == (Prescale >> 1)))
Condition totals: 2 of 2 input terms covered = 100.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
                       deser_en         Y
  (edge_cnt == (Prescale >> 1))         Y

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:          1  deser_en_0                       -                             
  Row   2:          1  deser_en_1                       (edge_cnt == (Prescale >> 1)) 
  Row   3:          1  (edge_cnt == (Prescale >> 1))_0  deser_en                      
  Row   4:          1  (edge_cnt == (Prescale >> 1))_1  deser_en                      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_deserializer.v
    1                                                module RX_deserializer (
    2                                                	input      clk,    // Clock
    3                                                	input      ARSTn,  // Asynchronous reset active low
    4                                                	input      deser_en,
    5                                                	input      sampled_bit,
    6                                                	input      [4:0] edge_cnt,
    7                                                	input      [5:0] Prescale,
    8                                                	output reg [7:0] P_DATA
    9                                                );
    10                                               
    11                                               
    12              1                     654800     always @(posedge clk or negedge ARSTn) begin
    13                                               	if(~ARSTn) begin
    14              1                       1792     		P_DATA <= 0;
    15                                               
    16                                               	end 
    17                                               	else begin
    18                                               		if((deser_en==1) && ((edge_cnt==(Prescale>>1))))
    19                                               		 begin
    20              1                      15351                P_DATA <= {sampled_bit,P_DATA[7:1]}	;
    21                                               		end
    22                                               		else begin
    23              1                     637657     			P_DATA <= P_DATA;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         46        34        12    73.91%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             ARSTn           1           1                              100.00 
                                       P_DATA[7-0]           1           1                              100.00 
                                     Prescale[0-5]           0           0                                0.00 
                                               clk           1           1                              100.00 
                                          deser_en           1           1                              100.00 
                                     edge_cnt[0-4]           1           1                              100.00 
                                       sampled_bit           1           1                              100.00 

Total Node Count     =         23 
Toggled Node Count   =         17 
Untoggled Node Count =          6 

Toggle Coverage      =      73.91% (34 of 46 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/RX/M2
=== Design Unit: work.RX_edge_counter
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_edge_counter.v
------------------------------------IF Branch------------------------------------
    12                                    655918     Count coming in to IF
    12              1                       2507     	if(~ARSTn) begin
    17              1                     653411     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    18                                    653411     Count coming in to IF
    18              1                     651596     		if(enable)  begin
    33              1                       1815     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    19                                    651596     Count coming in to IF
    19              1                      20059     			if((edge_cnt==Prescale-1)) 
    29              1                     631537     			else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    21                                     20059     Count coming in to IF
    21              1                       1569     				if((bit_cnt=='d10 && PAR_EN==1) || (bit_cnt=='d9 && PAR_EN==0))
    23              1                      18490     			    else 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         4         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M2 --

  File RX_edge_counter.v
----------------Focused Condition View-------------------
Line       19 Item    1  (edge_cnt == (Prescale - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (edge_cnt == (Prescale - 1))         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (edge_cnt == (Prescale - 1))_0  -                             
  Row   2:          1  (edge_cnt == (Prescale - 1))_1  -                             

-----------Focused Condition View (Bimodal)--------------
Line       21 Item    1  (((bit_cnt == 10) && PAR_EN) || ((bit_cnt == 9) && ~PAR_EN))
Condition totals: 3 of 3 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage                  Hint
        -----------  --------  --------------------------------------  --------------
    (bit_cnt == 10)         Y
             PAR_EN         Y
     (bit_cnt == 9)         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)                                         

---------  ----------  ----------  --------------------  -------------------------                                        
 Row   1:           1           0  (bit_cnt == 10)_0     ~((bit_cnt == 9) && ~PAR_EN)                                     
 Row   2:           0           1  (bit_cnt == 10)_1     PAR_EN                                                           
 Row   3:           0           1  PAR_EN_0              (~((bit_cnt == 9) && ~PAR_EN) && (bit_cnt == 10)), (bit_cnt == 9)
 Row   4:           1           1  PAR_EN_1              (bit_cnt == 10), (~((bit_cnt == 10) && PAR_EN) && (bit_cnt == 9))
 Row   5:           1           0  (bit_cnt == 9)_0      ~((bit_cnt == 10) && PAR_EN)                                     
 Row   6:           0           1  (bit_cnt == 9)_1      ~PAR_EN                                                          


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_edge_counter.v
    1                                                module RX_edge_counter (
    2                                                	input      clk,    // Clock
    3                                                	input      ARSTn,  // Asynchronous reset active low
    4                                                	input      enable,
    5                                                	input      PAR_EN,
    6                                                	input      [5:0] Prescale,
    7                                                	output reg [4:0] edge_cnt,	
    8                                                	output reg [3:0] bit_cnt
    9                                                );
    10                                               
    11              1                     655918     always @(posedge clk or negedge ARSTn) begin
    12                                               	if(~ARSTn) begin
    13              1                       2507     		edge_cnt <= 0;
    14              1                       2507     		bit_cnt <= 0;
    15                                               	end
    16                                               
    17                                               	else begin
    18                                               		if(enable)  begin
    19                                               			if((edge_cnt==Prescale-1)) 
    20                                               			begin
    21                                               				if((bit_cnt=='d10 && PAR_EN==1) || (bit_cnt=='d9 && PAR_EN==0))
    22              1                       1569     					bit_cnt<=0;
    23                                               			    else 
    24              1                      18490     				 bit_cnt<=bit_cnt+1'b1;
    25                                               
    26              1                      20059     			    edge_cnt<=0;
    27                                               			end
    28                                                        
    29                                               			else 
    30              1                     631537     				edge_cnt<=edge_cnt+1'b1;
    31                                               		end
    32                                               
    33                                               		else begin
    34              1                       1815     		   edge_cnt <= 0;
    35              1                       1815     		   bit_cnt <= 0;			

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         38        26        12    68.42%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             ARSTn           1           1                              100.00 
                                            PAR_EN           1           1                              100.00 
                                     Prescale[0-5]           0           0                                0.00 
                                      bit_cnt[3-0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                     edge_cnt[4-0]           1           1                              100.00 
                                            enable           1           1                              100.00 

Total Node Count     =         19 
Toggled Node Count   =         13 
Untoggled Node Count =          6 

Toggle Coverage      =      68.42% (26 of 38 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/RX/M3
=== Design Unit: work.RX_FSM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        42        40         2    95.23%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M3

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_FSM.v
------------------------------------IF Branch------------------------------------
    33                                     20591     Count coming in to IF
    33              1                       2507         	if(~ARSTn)
    35              1                      18084         	else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                    652650     Count coming in to IF
    41              1                        920       if (~ARSTn)
    43              1                      50609       else if(cs==STOP) begin
    59              1                      72727       else if(cs==START) begin
                                          528394     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    44                                     50609     Count coming in to IF
    44              1                       1389           if((~stp_err && ~strt_glitch) && ((edge_cnt == Prescale-1))) begin    
    52              1                    ***0***       else if(stp_err && strt_glitch)
                                           49220     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    45                                      1389     Count coming in to IF
    45              1                        785              if(PAR_EN && ~par_err)
    47              1                         62               else if(par_err)
    49              1                        542               else
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                     72727     Count coming in to IF
    60              1                       2350         if(edge_cnt==2)
                                           70377     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    68                                    664182     Count coming in to CASE
    69              1                       4917         		IDEL : begin 
    79              1                      73148         		START : begin     
    95              1                     499251         		DATA : begin
    110             1                      35457         	    PARITY : begin
    118             1                      51408         	    STOP : begin
    126             1                          1         		default :begin
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                      4917     Count coming in to IF
    71              1                       2733         			    if(~RX_IN)
    73              1                       2184         			    else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    81                                     73148     Count coming in to IF
    81              1                       2360                  if(((edge_cnt==Prescale-1) && bit_cnt==4'b0000))
    90              1                      70788         			     else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                      2360     Count coming in to IF
    83              1                    ***0***         			       if(strt_glitch)
    86              1                       2360         			       else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    97                                    499251     Count coming in to IF
    97              1                       1784         			    if(((edge_cnt==Prescale-1) && bit_cnt==4'b1000))
    105             1                     497467         			    else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                      1784     Count coming in to IF
    99              1                       1241         			    	if(PAR_EN)
    101             1                        543         			    	else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    112                                    35457     Count coming in to IF
    112             1                       1163         	               if(((edge_cnt==Prescale-1) && bit_cnt==4'b1001))
    114             1                      34294         	               else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    119                                    51408     Count coming in to IF
    119             1                       1647         	               if(((edge_cnt==Prescale-1) && (bit_cnt==4'b1010 || bit_cnt==4'b1001)))
    121             1                      49761         	               else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    138                                    21531     Count coming in to CASE
    139             1                       4904         		    IDEL : begin 
    158             1                       2717         		    START : begin
    168             1                       9784                 DATA : begin
    179             1                       1757                 PARITY : begin
    189             1                       2368                 STOP : begin
    200             1                          1         		default : begin
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    140                                     4904     Count coming in to IF
    140             1                       2733         			    if(~RX_IN) begin
    148             1                       2171                         else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      19        12         7    63.15%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M3 --

  File RX_FSM.v
----------------Focused Condition View-------------------
Line       43 Item    1  (cs == 6)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 6)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 6)_0           -                             
  Row   2:          1  (cs == 6)_1           -                             

----------------Focused Condition View-------------------
Line       44 Item    1  ((stp_err ~| strt_glitch) && (edge_cnt == (Prescale - 1)))
Condition totals: 2 of 3 input terms covered = 66.66%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
                       stp_err         Y
                   strt_glitch         N  '_1' not hit             Hit '_1'
  (edge_cnt == (Prescale - 1))         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  stp_err_0                       ((edge_cnt == (Prescale - 1)) && ~strt_glitch)
  Row   2:          1  stp_err_1                       ~strt_glitch                  
  Row   3:          1  strt_glitch_0                   ((edge_cnt == (Prescale - 1)) && ~stp_err)
  Row   4:    ***0***  strt_glitch_1                   ~stp_err                      
  Row   5:          1  (edge_cnt == (Prescale - 1))_0  (stp_err ~| strt_glitch)      
  Row   6:          1  (edge_cnt == (Prescale - 1))_1  (stp_err ~| strt_glitch)      

----------------Focused Condition View-------------------
Line       45 Item    1  (PAR_EN && ~par_err)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      PAR_EN         Y
     par_err         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  PAR_EN_0              -                             
  Row   2:          1  PAR_EN_1              ~par_err                      
  Row   3:          1  par_err_0             PAR_EN                        
  Row   4:          1  par_err_1             PAR_EN                        

----------------Focused Condition View-------------------
Line       52 Item    1  (stp_err && strt_glitch)
Condition totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
      stp_err         N  '_1' not hit             Hit '_1'
  strt_glitch         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  stp_err_0             -                             
  Row   2:    ***0***  stp_err_1             strt_glitch                   
  Row   3:          1  strt_glitch_0         stp_err                       
  Row   4:    ***0***  strt_glitch_1         stp_err                       

----------------Focused Condition View-------------------
Line       59 Item    1  (cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   (cs == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (cs == 1)_0           -                             
  Row   2:          1  (cs == 1)_1           -                             

----------------Focused Condition View-------------------
Line       60 Item    1  (edge_cnt == 2)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (edge_cnt == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (edge_cnt == 2)_0     -                             
  Row   2:          1  (edge_cnt == 2)_1     -                             

----------------Focused Condition View-------------------
Line       81 Item    1  ((edge_cnt == (Prescale - 1)) && (bit_cnt == 0))
Condition totals: 1 of 2 input terms covered = 50.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (edge_cnt == (Prescale - 1))         Y
                (bit_cnt == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (edge_cnt == (Prescale - 1))_0  -                             
  Row   2:          1  (edge_cnt == (Prescale - 1))_1  (bit_cnt == 0)                
  Row   3:    ***0***  (bit_cnt == 0)_0                (edge_cnt == (Prescale - 1))  
  Row   4:          1  (bit_cnt == 0)_1                (edge_cnt == (Prescale - 1))  

----------------Focused Condition View-------------------
Line       97 Item    1  ((edge_cnt == (Prescale - 1)) && (bit_cnt == 8))
Condition totals: 2 of 2 input terms covered = 100.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (edge_cnt == (Prescale - 1))         Y
                (bit_cnt == 8)         Y

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (edge_cnt == (Prescale - 1))_0  -                             
  Row   2:          1  (edge_cnt == (Prescale - 1))_1  (bit_cnt == 8)                
  Row   3:          1  (bit_cnt == 8)_0                (edge_cnt == (Prescale - 1))  
  Row   4:          1  (bit_cnt == 8)_1                (edge_cnt == (Prescale - 1))  

----------------Focused Condition View-------------------
Line       112 Item    1  ((edge_cnt == (Prescale - 1)) && (bit_cnt == 9))
Condition totals: 1 of 2 input terms covered = 50.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (edge_cnt == (Prescale - 1))         Y
                (bit_cnt == 9)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (edge_cnt == (Prescale - 1))_0  -                             
  Row   2:          1  (edge_cnt == (Prescale - 1))_1  (bit_cnt == 9)                
  Row   3:    ***0***  (bit_cnt == 9)_0                (edge_cnt == (Prescale - 1))  
  Row   4:          1  (bit_cnt == 9)_1                (edge_cnt == (Prescale - 1))  

----------------Focused Condition View-------------------
Line       119 Item    1  ((edge_cnt == (Prescale - 1)) && ((bit_cnt == 10) || (bit_cnt == 9)))
Condition totals: 1 of 3 input terms covered = 33.33%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (edge_cnt == (Prescale - 1))         Y
               (bit_cnt == 10)         N  '_0' not hit             Hit '_0'
                (bit_cnt == 9)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (edge_cnt == (Prescale - 1))_0  -                             
  Row   2:          1  (edge_cnt == (Prescale - 1))_1  ((bit_cnt == 10) || (bit_cnt == 9))
  Row   3:    ***0***  (bit_cnt == 10)_0               ((edge_cnt == (Prescale - 1)) && ~(bit_cnt == 9))
  Row   4:          1  (bit_cnt == 10)_1               (edge_cnt == (Prescale - 1))  
  Row   5:    ***0***  (bit_cnt == 9)_0                ((edge_cnt == (Prescale - 1)) && ~(bit_cnt == 10))
  Row   6:          1  (bit_cnt == 9)_1                ((edge_cnt == (Prescale - 1)) && ~(bit_cnt == 10))


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  9         9         0   100.00%

================================FSM Details================================

FSM Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M3 --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  69                IDEL                   0
  79               START                   1
  95                DATA                   3
 118                STOP                   6
 110              PARITY                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDEL                5891          
                   START                4715          
                    DATA                4532          
                    STOP                3219          
                  PARITY                2234          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  72                   0                2362          IDEL -> START                 
  87                   1                2296          START -> DATA                 
  84                   2                  66          START -> IDEL                 
 102                   3                 543          DATA -> STOP                  
 100                   4                1120          DATA -> PARITY                
  34                   5                 633          DATA -> IDEL                  
 120                   6                1610          STOP -> IDEL                  
 113                   7                1068          PARITY -> STOP                
  34                   8                  52          PARITY -> IDEL                


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              9         9         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      70        68         2    97.14%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M3 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_FSM.v
    1                                                module RX_FSM (
    2                                                	input clk,
    3                                                	input ARSTn,
    4                                                	input RX_IN,
    5                                                	input PAR_EN,
    6                                                	input par_err,
    7                                                	input strt_glitch,
    8                                                	input stp_err,
    9                                                	input [3:0] bit_cnt,
    10                                               	input [4:0] edge_cnt,
    11                                                 input [5:0] Prescale,
    12                                               	output reg dat_samp_en,
    13                                               	output reg enable,
    14                                               	output reg deser_en,
    15                                               	output reg data_valid,
    16                                               	output reg stp_chk_en,
    17                                               	output reg strt_chk_en,
    18                                               	output reg par_chk_en,
    19                                                 output reg PAR_STALL
    20                                               	);
    21                                               
    22                                                   parameter IDEL=3'b000,
    23                                                             START=3'b001,
    24                                                             DATA=3'b011,
    25                                                             PARITY=3'b010,
    26                                                             STOP=3'b110;
    27                                               
    28                                               
    29                                               
    30                                                   reg [2:0] cs,ns;
    31                                               
    32              1                      20591         always@(posedge clk , negedge ARSTn) begin
    33                                                   	if(~ARSTn)
    34              1                       2507         		cs<=IDEL;
    35                                                   	else
    36              1                      18084         		cs<=ns;
    37                                                   end
    38                                               
    39                                               
    40              1                     652650     always@(posedge clk)begin
    41                                                 if (~ARSTn)
    42              1                        920         data_valid<=0;
    43                                                 else if(cs==STOP) begin
    44                                                     if((~stp_err && ~strt_glitch) && ((edge_cnt == Prescale-1))) begin    
    45                                                        if(PAR_EN && ~par_err)
    46              1                        785                   data_valid<=1; 
    47                                                         else if(par_err)
    48              1                         62                   data_valid<=0;
    49                                                         else
    50              1                        542                   data_valid<=1;    
    51                                                     end
    52                                                 else if(stp_err && strt_glitch)
    53              1                    ***0***            data_valid<=0;
    54                                                 end
    55                                               
    56                                                 // else if(cs==IDEL)
    57                                                 //   data_valid<=data_valid;
    58                                               
    59                                                 else if(cs==START) begin
    60                                                   if(edge_cnt==2)
    61              1                       2350           data_valid<=0;
    62                                                 end
    63                                               
    64                                               end
    65                                               
    66                                               
    67              1                     664182         always @(*) begin 
    68                                                   	case (cs)
    69                                                   		IDEL : begin 
    70                                                               // data_valid=0;
    71                                                   			    if(~RX_IN)
    72              1                       2733         				   ns=START;
    73                                                   			    else begin
    74              1                       2184                    ns=IDEL;               
    75                                                             end
    76                                               
    77                                                   		       end
    78                                               
    79                                                   		START : begin     
    80                                                            // data_valid=0;         
    81                                                            if(((edge_cnt==Prescale-1) && bit_cnt==4'b0000))
    82                                                              begin
    83                                                   			       if(strt_glitch)
    84              1                    ***0***         			       	    ns=IDEL;
    85                                               
    86                                                   			       else 
    87              1                       2360                              ns=DATA;
    88                                                   			     end
    89                                               
    90                                                   			     else 
    91              1                      70788         			     	ns=START;   			       			     
    92                                                   		        end
    93                                               
    94                                               
    95                                                   		DATA : begin
    96                                                         // data_valid=0;
    97                                                   			    if(((edge_cnt==Prescale-1) && bit_cnt==4'b1000))
    98                                                             begin
    99                                                   			    	if(PAR_EN)
    100             1                       1241         			    		ns=PARITY;
    101                                                  			    	else
    102             1                        543         			    		ns=STOP;
    103                                                  			    end
    104                                              
    105                                                  			    else
    106             1                     497467         			    	ns=DATA;
    107                                                  			   end
    108                                              
    109                                              
    110                                                  	    PARITY : begin
    111                                                          // data_valid=0;
    112                                                  	               if(((edge_cnt==Prescale-1) && bit_cnt==4'b1001))
    113             1                       1163         	             	 ns=STOP;
    114                                                  	               else
    115             1                      34294         	             	ns=PARITY;   	               	    	      
    116                                                  	             end
    117                                              
    118                                                  	    STOP : begin
    119                                                  	               if(((edge_cnt==Prescale-1) && (bit_cnt==4'b1010 || bit_cnt==4'b1001)))
    120             1                       1647         	             	  ns=IDEL;
    121                                                  	               else
    122             1                      49761         	             	 ns=STOP;   	               	    	      
    123                                                  	           end
    124                                              
    125                                              
    126                                                  		default :begin
    127             1                          1                      ns=IDEL;
    128                                                               // data_valid=0;
    129                                                             end
    130                                                  	endcase
    131                                                  end
    132                                              
    133                                              
    134                                              
    135                                              
    136             1                      21531         always @(*) begin
    137             1                      21531                   PAR_STALL=0;
    138                                                  	case (cs)
    139                                                  		    IDEL : begin 
    140                                                  			    if(~RX_IN) begin
    141             1                       2733         			            dat_samp_en=1;
    142             1                       2733                           enable=1;
    143             1                       2733                           deser_en=0;
    144             1                       2733                           stp_chk_en=0;
    145             1                       2733                           strt_chk_en=1;
    146             1                       2733                           par_chk_en=0;                     
    147                                                                  end
    148                                                                  else begin
    149             1                       2171                           dat_samp_en=0;
    150             1                       2171                           enable=0;
    151             1                       2171                           deser_en=0;
    152             1                       2171                           stp_chk_en=0;
    153             1                       2171                           strt_chk_en=0;
    154             1                       2171                           par_chk_en=0;
    155                                                                  end
    156                                                  		       end
    157                                              
    158                                                  		    START : begin
    159                                              
    160             1                       2717         			            dat_samp_en=1;
    161             1                       2717                           enable=1;
    162             1                       2717                           deser_en=0;
    163             1                       2717                           stp_chk_en=0;
    164             1                       2717                           strt_chk_en=1;
    165             1                       2717                           par_chk_en=0;
    166                                                  		        end
    167                                              
    168                                                          DATA : begin
    169                                                                    
    170             1                       9784                 	        dat_samp_en=1;
    171             1                       9784                           enable=1;
    172             1                       9784                           deser_en=1;
    173             1                       9784                           stp_chk_en=0;
    174             1                       9784                           strt_chk_en=0;
    175             1                       9784                           par_chk_en=0;                                          
    176                                                                    
    177                                                                 end
    178                                              
    179                                                          PARITY : begin
    180             1                       1757                 	        dat_samp_en=1;
    181             1                       1757                           enable=1;
    182             1                       1757                           deser_en=0;
    183             1                       1757                           stp_chk_en=0;
    184             1                       1757                           strt_chk_en=0;
    185             1                       1757                           par_chk_en=1;
    186             1                       1757                           PAR_STALL=1;
    187                                                                   end
    188                                              
    189                                                          STOP : begin
    190             1                       2368                 	        dat_samp_en=1;
    191             1                       2368                           enable=1;
    192             1                       2368                           deser_en=0;
    193             1                       2368                           stp_chk_en=1;
    194             1                       2368                           strt_chk_en=0;
    195             1                       2368                           par_chk_en=0;
    196             1                       2368                           PAR_STALL=1;
    197                                              
    198                                                                 end
    199                                              
    200                                                  		default : begin
    201             1                          1         			              dat_samp_en=0;
    202             1                          1                             enable=0;
    203             1                          1                             deser_en=0;
    204             1                          1                             stp_chk_en=0;
    205             1                          1                             strt_chk_en=0;
    206             1                          1                             par_chk_en=0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         72        60        12    83.33%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M3 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             ARSTn           1           1                              100.00 
                                            PAR_EN           1           1                              100.00 
                                         PAR_STALL           1           1                              100.00 
                                     Prescale[0-5]           0           0                                0.00 
                                             RX_IN           1           1                              100.00 
                                      bit_cnt[0-3]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                       dat_samp_en           1           1                              100.00 
                                        data_valid           1           1                              100.00 
                                          deser_en           1           1                              100.00 
                                     edge_cnt[0-4]           1           1                              100.00 
                                            enable           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                        par_chk_en           1           1                              100.00 
                                           par_err           1           1                              100.00 
                                        stp_chk_en           1           1                              100.00 
                                           stp_err           1           1                              100.00 
                                       strt_chk_en           1           1                              100.00 
                                       strt_glitch           1           1                              100.00 

Total Node Count     =         36 
Toggled Node Count   =         30 
Untoggled Node Count =          6 

Toggle Coverage      =      83.33% (60 of 72 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/RX/M4
=== Design Unit: work.RX_parity_check
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M4

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_parity_check.v
------------------------------------IF Branch------------------------------------
    16                                    654800     Count coming in to IF
    16              1                       1792     	if (~ARST_n) begin
    19              1                       1086     	else if(par_chk_en && (edge_cnt==((Prescale>>1)+2))) begin
                                          651922     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    20                                      1086     Count coming in to IF
    20              1                       1042     	   if(PAR_TYP==0) begin
    27              1                         44     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    21                                      1042     Count coming in to IF
    21              1                        863     		   if((^P_DATA)==sampled_bit)
    23              1                        179     			else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    28                                        44     Count coming in to IF
    28              1                         44     		    if((~^P_DATA)==sampled_bit)
    30              1                    ***0***     			else
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         3         1    75.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M4 --

  File RX_parity_check.v
----------------Focused Condition View-------------------
Line       19 Item    1  (par_chk_en && (edge_cnt == ((Prescale >> 1) + 2)))
Condition totals: 2 of 2 input terms covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
                           par_chk_en         Y
  (edge_cnt == ((Prescale >> 1) + 2))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  par_chk_en_0                           -                             
  Row   2:          1  par_chk_en_1                           (edge_cnt == ((Prescale >> 1) + 2))
  Row   3:          1  (edge_cnt == ((Prescale >> 1) + 2))_0  par_chk_en                    
  Row   4:          1  (edge_cnt == ((Prescale >> 1) + 2))_1  par_chk_en                    

----------------Focused Condition View-------------------
Line       21 Item    1  (^P_DATA == sampled_bit)
Condition totals: 1 of 1 input term covered = 100.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (^P_DATA == sampled_bit)         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (^P_DATA == sampled_bit)_0  -                             
  Row   2:          1  (^P_DATA == sampled_bit)_1  -                             

----------------Focused Condition View-------------------
Line       28 Item    1  (~^P_DATA == sampled_bit)
Condition totals: 0 of 1 input term covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  (~^P_DATA == sampled_bit)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  (~^P_DATA == sampled_bit)_0  -                             
  Row   2:          1  (~^P_DATA == sampled_bit)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         5         1    83.33%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M4 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_parity_check.v
    1                                                module RX_parity_check (
    2                                                	input      par_chk_en,
    3                                                	input      sampled_bit,
    4                                                	input      PAR_TYP,
    5                                                	input      [7:0] P_DATA,
    6                                                	input      clk,
    7                                                	input      ARST_n,
    8                                                	input      [4:0] edge_cnt,
    9                                                	input      [5:0] Prescale,
    10                                               	input      PAR_STALL,
    11                                               	output reg par_err
    12                                               );
    13                                               
    14              1                     654800     always @(posedge clk or negedge ARST_n) begin 
    15                                               	// par_err<=0;
    16                                               	if (~ARST_n) begin
    17              1                       1792     		par_err<=0;
    18                                               	end
    19                                               	else if(par_chk_en && (edge_cnt==((Prescale>>1)+2))) begin
    20                                               	   if(PAR_TYP==0) begin
    21                                               		   if((^P_DATA)==sampled_bit)
    22              1                        863     			    par_err<=0;
    23                                               			else
    24              1                        179     				par_err<=1;
    25                                               		end
    26                                               
    27                                               		else begin
    28                                               		    if((~^P_DATA)==sampled_bit)
    29              1                         44     			    par_err<=0;
    30                                               			else
    31              1                    ***0***     				par_err<=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52        40        12    76.92%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M4 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            ARST_n           1           1                              100.00 
                                         PAR_STALL           1           1                              100.00 
                                           PAR_TYP           1           1                              100.00 
                                       P_DATA[0-7]           1           1                              100.00 
                                     Prescale[0-5]           0           0                                0.00 
                                               clk           1           1                              100.00 
                                     edge_cnt[0-4]           1           1                              100.00 
                                        par_chk_en           1           1                              100.00 
                                           par_err           1           1                              100.00 
                                       sampled_bit           1           1                              100.00 

Total Node Count     =         26 
Toggled Node Count   =         20 
Untoggled Node Count =          6 

Toggle Coverage      =      76.92% (40 of 52 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/RX/M5
=== Design Unit: work.RX_stop_chk
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M5

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_stop_chk.v
------------------------------------IF Branch------------------------------------
    12                                    654837     Count coming in to IF
    12              1                       1792         if(~ARST_n)
    14              1                       1581     	else if (stp_chk_en && ((edge_cnt==(Prescale>>1)+1)))
    16              1                     602436         else if(~stp_chk_en)
                                           49028     All False Count
Branch totals: 4 hits of 4 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M5 --

  File RX_stop_chk.v
----------------Focused Condition View-------------------
Line       14 Item    1  (stp_chk_en && (edge_cnt == ((Prescale >> 1) + 1)))
Condition totals: 2 of 2 input terms covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
                           stp_chk_en         Y
  (edge_cnt == ((Prescale >> 1) + 1))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  stp_chk_en_0                           -                             
  Row   2:          1  stp_chk_en_1                           (edge_cnt == ((Prescale >> 1) + 1))
  Row   3:          1  (edge_cnt == ((Prescale >> 1) + 1))_0  stp_chk_en                    
  Row   4:          1  (edge_cnt == ((Prescale >> 1) + 1))_1  stp_chk_en                    


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M5 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_stop_chk.v
    1                                                module RX_stop_chk (
    2                                                    input            stp_chk_en,
    3                                                    input            sampled_bit,
    4                                                    input      [4:0] edge_cnt,
    5                                                    input      [5:0] Prescale,
    6                                                    input            clk,
    7                                                    input            ARST_n,
    8                                                    output reg       stp_err
    9                                                );
    10                                               
    11              1                     654837     always @(posedge clk or negedge ARST_n) begin
    12                                                   if(~ARST_n)
    13              1                       1792             stp_err=0;
    14                                               	else if (stp_chk_en && ((edge_cnt==(Prescale>>1)+1)))
    15              1                       1581     		stp_err = ~sampled_bit;
    16                                                   else if(~stp_chk_en)
    17              1                     602436             stp_err=0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         32        20        12    62.50%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M5 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            ARST_n           1           1                              100.00 
                                     Prescale[0-5]           0           0                                0.00 
                                               clk           1           1                              100.00 
                                     edge_cnt[0-4]           1           1                              100.00 
                                       sampled_bit           1           1                              100.00 
                                        stp_chk_en           1           1                              100.00 
                                           stp_err           1           1                              100.00 

Total Node Count     =         16 
Toggled Node Count   =         10 
Untoggled Node Count =          6 

Toggle Coverage      =      62.50% (20 of 32 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/RX/M6
=== Design Unit: work.RX_start_chk
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M6

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_start_chk.v
------------------------------------IF Branch------------------------------------
    12                                    656770     Count coming in to IF
    12              1                       2507     	if (~ARSTn) begin
    15              1                       2349     	else if(strt_chk_en && ((edge_cnt==(Prescale>>1)+2)))
    17              1                     651914     	else
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         2         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M6 --

  File RX_start_chk.v
----------------Focused Condition View-------------------
Line       15 Item    1  (strt_chk_en && (edge_cnt == ((Prescale >> 1) + 2)))
Condition totals: 2 of 2 input terms covered = 100.00%

                           Input Term   Covered  Reason for no coverage   Hint
                          -----------  --------  -----------------------  --------------
                          strt_chk_en         Y
  (edge_cnt == ((Prescale >> 1) + 2))         Y

     Rows:       Hits  FEC Target                             Non-masking condition(s)      
 ---------  ---------  --------------------                   -------------------------     
  Row   1:          1  strt_chk_en_0                          -                             
  Row   2:          1  strt_chk_en_1                          (edge_cnt == ((Prescale >> 1) + 2))
  Row   3:          1  (edge_cnt == ((Prescale >> 1) + 2))_0  strt_chk_en                   
  Row   4:          1  (edge_cnt == ((Prescale >> 1) + 2))_1  strt_chk_en                   


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M6 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File RX_start_chk.v
    1                                                module RX_start_chk (
    2                                                input            sampled_bit,
    3                                                input            strt_chk_en,
    4                                                input      [4:0] edge_cnt,
    5                                                input      [5:0] Prescale,
    6                                                input            ARSTn,
    7                                                input            clk,
    8                                                output reg       strt_glitch
    9                                                );
    10                                               
    11              1                     656770     always @(posedge clk or negedge ARSTn) begin 
    12                                               	if (~ARSTn) begin
    13              1                       2507     		strt_glitch<=0;
    14                                               	end
    15                                               	else if(strt_chk_en && ((edge_cnt==(Prescale>>1)+2)))
    16              1                       2349     	    strt_glitch <= sampled_bit;
    17                                               	else
    18              1                     651914     	    strt_glitch <= 1'b0; 

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         32        20        12    62.50%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX/M6 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             ARSTn           1           1                              100.00 
                                     Prescale[0-5]           0           0                                0.00 
                                               clk           1           1                              100.00 
                                     edge_cnt[0-4]           1           1                              100.00 
                                       sampled_bit           1           1                              100.00 
                                       strt_chk_en           1           1                              100.00 
                                       strt_glitch           1           1                              100.00 

Total Node Count     =         16 
Toggled Node Count   =         10 
Untoggled Node Count =          6 

Toggle Coverage      =      62.50% (20 of 32 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/RX
=== Design Unit: work.RX_TOP
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         80        68        12    85.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0/RX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               CLK           1           1                              100.00 
                                        Data_valid           1           1                              100.00 
                                            PAR_EN           1           1                              100.00 
                                           PAR_ERR           1           1                              100.00 
                                         PAR_STALL           1           1                              100.00 
                                           PAR_TYP           1           1                              100.00 
                                       P_DATA[0-7]           1           1                              100.00 
                                     Prescale[0-5]           0           0                                0.00 
                                               RST           1           1                              100.00 
                                             RX_IN           1           1                              100.00 
                                           STP_ERR           1           1                              100.00 
                                      bit_cnt[0-3]           1           1                              100.00 
                                       dat_samp_en           1           1                              100.00 
                                          deser_en           1           1                              100.00 
                                     edge_cnt[0-4]           1           1                              100.00 
                                            enable           1           1                              100.00 
                                        par_chk_en           1           1                              100.00 
                                       sampled_bit           1           1                              100.00 
                                        stp_chk_en           1           1                              100.00 
                                       strt_chk_en           1           1                              100.00 
                                       strt_glitch           1           1                              100.00 

Total Node Count     =         40 
Toggled Node Count   =         34 
Untoggled Node Count =          6 

Toggle Coverage      =      85.00% (68 of 80 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS
=== Design Unit: work.UART_Assertions
=================================================================================

Assertion Coverage:
    Assertions                      21        21         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/proc_reset_RX/immed__6
                     UART_Assertions.sv(6)              0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop1_U
                     UART_Assertions.sv(13)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop2_U
                     UART_Assertions.sv(19)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop3_U
                     UART_Assertions.sv(25)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop4_U
                     UART_Assertions.sv(32)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop5_U
                     UART_Assertions.sv(38)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop6_U
                     UART_Assertions.sv(44)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/proc_reset_TX/immed__52
                     UART_Assertions.sv(52)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop7_U
                     UART_Assertions.sv(59)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop8_U
                     UART_Assertions.sv(65)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop9_U
                     UART_Assertions.sv(71)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop10_U
                     UART_Assertions.sv(77)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop11_U
                     UART_Assertions.sv(83)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop12_U
                     UART_Assertions.sv(89)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop13_U
                     UART_Assertions.sv(95)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop14_U
                     UART_Assertions.sv(101)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop15_U
                     UART_Assertions.sv(107)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop16_U
                     UART_Assertions.sv(113)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop17_U
                     UART_Assertions.sv(119)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop18_U
                     UART_Assertions.sv(125)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop19_U
                     UART_Assertions.sv(131)            0          1

Directive Coverage:
    Directives                      19        19         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop1_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(135)
                                                                               774 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop2_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(136)
                                                                               774 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop3_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(137)
                                                                               731 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop4_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(138)
                                                                               540 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop5_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(139)
                                                                               540 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop6_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(140)
                                                                                43 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop7_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(141)
                                                                               312 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop8_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(142)
                                                                               312 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop9_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(143)
                                                                               311 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop10_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(144)
                                                                               310 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop11_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(145)
                                                                               310 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop12_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(146)
                                                                               310 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop13_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(147)
                                                                               309 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop14_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(148)
                                                                               309 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop15_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(149)
                                                                               309 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop16_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(150)
                                                                               127 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop17_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(151)
                                                                                14 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop18_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(152)
                                                                               168 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop19_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(153)
                                                                               141 Covered   

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U0
=== Design Unit: work.UART
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         74        62        12    83.78%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          RX_ARSTn           1           1                              100.00 
                                       RX_DATA_VLD           1           1                              100.00 
                                             RX_IN           1           1                              100.00 
                                         RX_PAR_EN           1           1                              100.00 
                                        RX_PAR_ERR           1           1                              100.00 
                                        RX_PAR_TYP           1           1                              100.00 
                                    RX_P_DATA[0-7]           1           1                              100.00 
                                  RX_Prescale[0-5]           0           0                                0.00 
                                        RX_STP_ERR           1           1                              100.00 
                                            RX_clk           1           1                              100.00 
                                      TXDATA_VALID           1           1                              100.00 
                                          TX_ARSTn           1           1                              100.00 
                                           TX_BUSY           1           1                              100.00 
                                         TX_PAR_EN           1           1                              100.00 
                                        TX_PAR_TYP           1           1                              100.00 
                                    TX_P_DATA[0-7]           1           1                              100.00 
                                         TX_S_DATA           1           1                              100.00 
                                            TX_clk           1           1                              100.00 

Total Node Count     =         37 
Toggled Node Count   =         31 
Untoggled Node Count =          6 

Toggle Coverage      =      83.78% (62 of 74 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U1_TX
=== Design Unit: work.CLK_DIV
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         5         3    62.50%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U1_TX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CLK_DIV.v
------------------------------------IF Branch------------------------------------
    28                                    703580     Count coming in to IF
    28              1                       1792       if(!i_rst_n)
    34              1                     701788         else if(clk_en) 
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    36                                    701788     Count coming in to IF
    36              1                      61265           if(!is_odd && (count == edge_flip_half))              // even edge flip condition 
    41              1                    ***0***           else if((is_odd && (count == edge_flip_half) && odd_edge_tog ) || (is_odd && (count == edge_flip_full) && !odd_edge_tog ))  // odd edge flip condition
    47              1                     640523         else
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    61                                   1538783     Count coming in to IF
    61              1                    1538783     assign o_div_clk = clk_en ? div_clk : i_ref_clk ;              // if clock divider is disabled : generated clock is the reference clock
    61              2                    ***0***     assign o_div_clk = clk_en ? div_clk : i_ref_clk ;              // if clock divider is disabled : generated clock is the reference clock
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         1         5    16.66%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U1_TX --

  File CLK_DIV.v
----------------Focused Condition View-------------------
Line       36 Item    1  (~is_odd && (count == edge_flip_half))
Condition totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                     is_odd         N  '_1' not hit             Hit '_1'
  (count == edge_flip_half)         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  is_odd_0                     (count == edge_flip_half)     
  Row   2:    ***0***  is_odd_1                     -                             
  Row   3:          1  (count == edge_flip_half)_0  ~is_odd                       
  Row   4:          1  (count == edge_flip_half)_1  ~is_odd                       

-----------Focused Condition View (Bimodal)--------------
Line       41 Item    1  (((is_odd && (count == edge_flip_half)) && odd_edge_tog) || ((is_odd && (count == edge_flip_full)) && ~odd_edge_tog))
Condition totals: 0 of 4 input terms covered = 0.00%

                   Input Term   Covered  Reason for no coverage                  Hint
                  -----------  --------  --------------------------------------  --------------
                       is_odd         N  '_0' hit but '_1' is not hit           Hit '_1' for output ->1
    (count == edge_flip_half)         N  No hits                                Hit '_0' and '_1' for different outputs
                 odd_edge_tog         N  No hits                                Hit '_0' and '_1' for different outputs
    (count == edge_flip_full)         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target                     Non-masking condition(s)                                                                                                                   

---------  ----------  ----------  --------------------           -------------------------                                                                                                                  
 Row   1:           1           0  is_odd_0                       -                                                                                                                                          
 Row   2:           0           0  is_odd_1                       (odd_edge_tog && (count == edge_flip_half)), (~odd_edge_tog && (count == edge_flip_full))                                                  
 Row   3:           0           0  (count == edge_flip_half)_0    (~((is_odd && (count == edge_flip_full)) && ~odd_edge_tog) && is_odd)                                                                      
 Row   4:           0           0  (count == edge_flip_half)_1    (odd_edge_tog && is_odd)                                                                                                                   
 Row   5:           0           0  odd_edge_tog_0                 (~((is_odd && (count == edge_flip_full)) && ~odd_edge_tog) && (is_odd && (count == edge_flip_half))), (is_odd && (count == edge_flip_full))
 Row   6:           0           0  odd_edge_tog_1                 (is_odd && (count == edge_flip_half)), (~((is_odd && (count == edge_flip_half)) && odd_edge_tog) && (is_odd && (count == edge_flip_full))) 
 Row   7:           0           0  (count == edge_flip_full)_0    (~((is_odd && (count == edge_flip_half)) && odd_edge_tog) && is_odd)                                                                       
 Row   8:           0           0  (count == edge_flip_full)_1    (~odd_edge_tog && is_odd)                                                                                                                  


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         1         4    20.00%

================================Expression Details================================

Expression Coverage for instance /\SYS_UVM_TOP#DUT_M /U1_TX --

  File CLK_DIV.v
----------------Focused Expression View-----------------
Line       60 Item    1  (is_one ~| is_zero)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      is_one         N  '_1' not hit             Hit '_1'
     is_zero         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  is_one_0              ~is_zero                      
  Row   2:    ***0***  is_one_1              ~is_zero                      
  Row   3:          1  is_zero_0             ~is_one                       
  Row   4:    ***0***  is_zero_1             ~is_one                       

-----------Focused Expression View (Bimodal)------------
Line       61 Item    1  (clk_en? div_clk: i_ref_clk)
Expression totals: 1 of 3 input terms covered = 33.33%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
       clk_en         N  '_1' hit but '_0' not hit              Hit '_0' for output ->0 or ->1
      div_clk         Y
    i_ref_clk         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           0           0  clk_en_0              -                                  
 Row   2:           1           1  clk_en_1              -                                  
 Row   3:           1           0  div_clk_0             clk_en                             
 Row   4:           0           1  div_clk_1             clk_en                             
 Row   5:           0           0  i_ref_clk_0           ~clk_en                            
 Row   6:           0           0  i_ref_clk_1           ~clk_en                            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15        12         3    80.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U1_TX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CLK_DIV.v
    1                                                module CLK_DIV #( 
    2                                                 parameter COUNT_WIDTH = 8 
    3                                                )
    4                                                (
    5                                                 input  wire                   i_ref_clk ,             // Reference clock
    6                                                 input  wire                   i_rst_n ,                 // Reset Signal
    7                                                 input  wire                   i_clk_en,               // clock divider enable
    8                                                 input  wire [COUNT_WIDTH-1 : 0] i_div_ratio,            // clock division ratio
    9                                                 output wire                   o_div_clk               // Divided clock
    10                                               );
    11                                               
    12                                               
    13                                               
    14                                               reg  [COUNT_WIDTH-2 : 0]  count ;
    15                                               wire [COUNT_WIDTH-2 :0]   edge_flip_half ;  
    16                                               wire [COUNT_WIDTH-2 :0]   edge_flip_full ;                                                                        
    17                                               reg                    div_clk ;
    18                                               reg                    odd_edge_tog ;               
    19                                               wire                   is_one ;
    20                                               wire                   is_zero;
    21                                               wire                   clk_en;
    22                                               wire                   is_odd;
    23                                               
    24                                               
    25                                               
    26              1                     703580     always @(posedge i_ref_clk or negedge i_rst_n)               // counter reset condition 
    27                                                begin : counter_proc
    28                                                 if(!i_rst_n)
    29                                                  begin
    30              1                       1792         count <= 0 ;
    31              1                       1792     	div_clk <= 0 ;	
    32              1                       1792         odd_edge_tog <= 1 ;
    33                                                  end
    34                                                   else if(clk_en) 
    35                                                    begin
    36                                                     if(!is_odd && (count == edge_flip_half))              // even edge flip condition 
    37                                                      begin
    38              1                      61265             count <= 0 ;                                        // reset counter
    39              1                      61265             div_clk <= ~div_clk ;                               // clock inversion		
    40                                                      end
    41                                                     else if((is_odd && (count == edge_flip_half) && odd_edge_tog ) || (is_odd && (count == edge_flip_full) && !odd_edge_tog ))  // odd edge flip condition
    42                                                      begin  
    43              1                    ***0***             count <= 0 ;                                        // reset counter
    44              1                    ***0***             div_clk <= ~div_clk ;		                        // clock inversion
    45              1                    ***0***             odd_edge_tog <= ~odd_edge_tog ;                      
    46                                                      end
    47                                                   else
    48              1                     640523          count <= count + 1'b1 ;
    49                                                  end
    50                                                end
    51                                               
    52                                               
    53                                               
    54                                               assign is_odd = i_div_ratio[0] ;
    55              1                         14     assign edge_flip_half = ((i_div_ratio >> 1) - 1 ) ;
    56              1                         14     assign edge_flip_full = (i_div_ratio >> 1) ;
    57                                               
    58                                               assign is_zero = ~|i_div_ratio ;                               // check if ratio equals to 0 
    59              1                         14     assign is_one  = (i_div_ratio == 1'b1) ;                       // check if ratio equals to 1 
    60              1                          3     assign clk_en = !is_one & !is_zero;                 // Enable if div_ratio not equal to 0 or 1 and block is enabled
    61              1                    1538786     assign o_div_clk = clk_en ? div_clk : i_ref_clk ;              // if clock divider is disabled : generated clock is the reference clock

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         78        44        34    56.41%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U1_TX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            clk_en           0           0                                0.00 
                                        count[6-0]           1           1                              100.00 
                                           div_clk           1           1                              100.00 
                                 edge_flip_full[0]           0           0                                0.00 
                               edge_flip_full[1-4]           1           1                              100.00 
                               edge_flip_full[5-6]           0           0                                0.00 
                                 edge_flip_half[0]           0           0                                0.00 
                               edge_flip_half[1-3]           1           1                              100.00 
                               edge_flip_half[4-6]           0           0                                0.00 
                                          i_clk_en           0           0                                0.00 
                                  i_div_ratio[0-1]           0           0                                0.00 
                                  i_div_ratio[2-5]           1           1                              100.00 
                                  i_div_ratio[6-7]           0           0                                0.00 
                                         i_ref_clk           1           1                              100.00 
                                           i_rst_n           1           1                              100.00 
                                            is_odd           0           0                                0.00 
                                            is_one           0           0                                0.00 
                                           is_zero           0           0                                0.00 
                                         o_div_clk           1           1                              100.00 
                                      odd_edge_tog           0           0                                0.00 

Total Node Count     =         39 
Toggled Node Count   =         22 
Untoggled Node Count =         17 

Toggle Coverage      =      56.41% (44 of 78 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U2_RX
=== Design Unit: work.CLK_DIV
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U2_RX

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CLK_DIV.v
------------------------------------IF Branch------------------------------------
    28                                      2688     Count coming in to IF
    28              1                       1792       if(!i_rst_n)
    34              1                    ***0***         else if(clk_en) 
                                             896     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36              1                    ***0***           if(!is_odd && (count == edge_flip_half))              // even edge flip condition 
    41              1                    ***0***           else if((is_odd && (count == edge_flip_half) && odd_edge_tog ) || (is_odd && (count == edge_flip_full) && !odd_edge_tog ))  // odd edge flip condition
    47              1                    ***0***         else
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                   1477517     Count coming in to IF
    61              1                    ***0***     assign o_div_clk = clk_en ? div_clk : i_ref_clk ;              // if clock divider is disabled : generated clock is the reference clock
    61              2                    1477517     assign o_div_clk = clk_en ? div_clk : i_ref_clk ;              // if clock divider is disabled : generated clock is the reference clock
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         0         6     0.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U2_RX --

  File CLK_DIV.v
----------------Focused Condition View-------------------
Line       36 Item    1  (~is_odd && (count == edge_flip_half))
Condition totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                     is_odd         N  No hits                  Hit '_0' and '_1'
  (count == edge_flip_half)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  is_odd_0                     (count == edge_flip_half)     
  Row   2:    ***0***  is_odd_1                     -                             
  Row   3:    ***0***  (count == edge_flip_half)_0  ~is_odd                       
  Row   4:    ***0***  (count == edge_flip_half)_1  ~is_odd                       

-----------Focused Condition View (Bimodal)--------------
Line       41 Item    1  (((is_odd && (count == edge_flip_half)) && odd_edge_tog) || ((is_odd && (count == edge_flip_full)) && ~odd_edge_tog))
Condition totals: 0 of 4 input terms covered = 0.00%

                   Input Term   Covered  Reason for no coverage                  Hint
                  -----------  --------  --------------------------------------  --------------
                       is_odd         N  No hits                                Hit '_0' and '_1' for different outputs
    (count == edge_flip_half)         N  No hits                                Hit '_0' and '_1' for different outputs
                 odd_edge_tog         N  No hits                                Hit '_0' and '_1' for different outputs
    (count == edge_flip_full)         N  No hits                                Hit '_0' and '_1' for different outputs

    Rows:   Hits(->0)   Hits(->1)  FEC Target                     Non-masking condition(s)                                                                                                                   

---------  ----------  ----------  --------------------           -------------------------                                                                                                                  
 Row   1:           0           0  is_odd_0                       -                                                                                                                                          
 Row   2:           0           0  is_odd_1                       (odd_edge_tog && (count == edge_flip_half)), (~odd_edge_tog && (count == edge_flip_full))                                                  
 Row   3:           0           0  (count == edge_flip_half)_0    (~((is_odd && (count == edge_flip_full)) && ~odd_edge_tog) && is_odd)                                                                      
 Row   4:           0           0  (count == edge_flip_half)_1    (odd_edge_tog && is_odd)                                                                                                                   
 Row   5:           0           0  odd_edge_tog_0                 (~((is_odd && (count == edge_flip_full)) && ~odd_edge_tog) && (is_odd && (count == edge_flip_half))), (is_odd && (count == edge_flip_full))
 Row   6:           0           0  odd_edge_tog_1                 (is_odd && (count == edge_flip_half)), (~((is_odd && (count == edge_flip_half)) && odd_edge_tog) && (is_odd && (count == edge_flip_full))) 
 Row   7:           0           0  (count == edge_flip_full)_0    (~((is_odd && (count == edge_flip_half)) && odd_edge_tog) && is_odd)                                                                       
 Row   8:           0           0  (count == edge_flip_full)_1    (~odd_edge_tog && is_odd)                                                                                                                  


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         1         4    20.00%

================================Expression Details================================

Expression Coverage for instance /\SYS_UVM_TOP#DUT_M /U2_RX --

  File CLK_DIV.v
----------------Focused Expression View-----------------
Line       60 Item    1  (is_one ~| is_zero)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      is_one         N  '_0' not hit             Hit '_0'
     is_zero         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  is_one_0              ~is_zero                      
  Row   2:          1  is_one_1              ~is_zero                      
  Row   3:    ***0***  is_zero_0             ~is_one                       
  Row   4:    ***0***  is_zero_1             ~is_one                       

-----------Focused Expression View (Bimodal)------------
Line       61 Item    1  (clk_en? div_clk: i_ref_clk)
Expression totals: 1 of 3 input terms covered = 33.33%

   Input Term   Covered  Reason for no coverage                  Hint
  -----------  --------  --------------------------------------  --------------
       clk_en         N  '_0' hit but '_1' not hit              Hit '_1' for output ->0 or ->1
      div_clk         N  No hits                                Hit '_0' and '_1' for different outputs
    i_ref_clk         Y

    Rows:   Hits(->0)   Hits(->1)  FEC Target            Non-masking condition(s)           

---------  ----------  ----------  --------------------  -------------------------          
 Row   1:           1           1  clk_en_0              -                                  
 Row   2:           0           0  clk_en_1              -                                  
 Row   3:           0           0  div_clk_0             clk_en                             
 Row   4:           0           0  div_clk_1             clk_en                             
 Row   5:           1           0  i_ref_clk_0           ~clk_en                            
 Row   6:           0           1  i_ref_clk_1           ~clk_en                            


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         9         6    60.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U2_RX --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CLK_DIV.v
    1                                                module CLK_DIV #( 
    2                                                 parameter COUNT_WIDTH = 8 
    3                                                )
    4                                                (
    5                                                 input  wire                   i_ref_clk ,             // Reference clock
    6                                                 input  wire                   i_rst_n ,                 // Reset Signal
    7                                                 input  wire                   i_clk_en,               // clock divider enable
    8                                                 input  wire [COUNT_WIDTH-1 : 0] i_div_ratio,            // clock division ratio
    9                                                 output wire                   o_div_clk               // Divided clock
    10                                               );
    11                                               
    12                                               
    13                                               
    14                                               reg  [COUNT_WIDTH-2 : 0]  count ;
    15                                               wire [COUNT_WIDTH-2 :0]   edge_flip_half ;  
    16                                               wire [COUNT_WIDTH-2 :0]   edge_flip_full ;                                                                        
    17                                               reg                    div_clk ;
    18                                               reg                    odd_edge_tog ;               
    19                                               wire                   is_one ;
    20                                               wire                   is_zero;
    21                                               wire                   clk_en;
    22                                               wire                   is_odd;
    23                                               
    24                                               
    25                                               
    26              1                       2688     always @(posedge i_ref_clk or negedge i_rst_n)               // counter reset condition 
    27                                                begin : counter_proc
    28                                                 if(!i_rst_n)
    29                                                  begin
    30              1                       1792         count <= 0 ;
    31              1                       1792     	div_clk <= 0 ;	
    32              1                       1792         odd_edge_tog <= 1 ;
    33                                                  end
    34                                                   else if(clk_en) 
    35                                                    begin
    36                                                     if(!is_odd && (count == edge_flip_half))              // even edge flip condition 
    37                                                      begin
    38              1                    ***0***             count <= 0 ;                                        // reset counter
    39              1                    ***0***             div_clk <= ~div_clk ;                               // clock inversion		
    40                                                      end
    41                                                     else if((is_odd && (count == edge_flip_half) && odd_edge_tog ) || (is_odd && (count == edge_flip_full) && !odd_edge_tog ))  // odd edge flip condition
    42                                                      begin  
    43              1                    ***0***             count <= 0 ;                                        // reset counter
    44              1                    ***0***             div_clk <= ~div_clk ;		                        // clock inversion
    45              1                    ***0***             odd_edge_tog <= ~odd_edge_tog ;                      
    46                                                      end
    47                                                   else
    48              1                    ***0***          count <= count + 1'b1 ;
    49                                                  end
    50                                                end
    51                                               
    52                                               
    53                                               
    54                                               assign is_odd = i_div_ratio[0] ;
    55              1                          2     assign edge_flip_half = ((i_div_ratio >> 1) - 1 ) ;
    56              1                          2     assign edge_flip_full = (i_div_ratio >> 1) ;
    57                                               
    58                                               assign is_zero = ~|i_div_ratio ;                               // check if ratio equals to 0 
    59              1                          2     assign is_one  = (i_div_ratio == 1'b1) ;                       // check if ratio equals to 1 
    60              1                          3     assign clk_en = !is_one & !is_zero;                 // Enable if div_ratio not equal to 0 or 1 and block is enabled
    61              1                    1477520     assign o_div_clk = clk_en ? div_clk : i_ref_clk ;              // if clock divider is disabled : generated clock is the reference clock

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         78         6        72     7.69%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U2_RX --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            clk_en           0           0                                0.00 
                                        count[6-0]           0           0                                0.00 
                                           div_clk           0           0                                0.00 
                               edge_flip_full[0-6]           0           0                                0.00 
                               edge_flip_half[0-6]           0           0                                0.00 
                                          i_clk_en           0           0                                0.00 
                                  i_div_ratio[0-7]           0           0                                0.00 
                                         i_ref_clk           1           1                              100.00 
                                           i_rst_n           1           1                              100.00 
                                            is_odd           0           0                                0.00 
                                            is_one           0           0                                0.00 
                                           is_zero           0           0                                0.00 
                                         o_div_clk           1           1                              100.00 
                                      odd_edge_tog           0           0                                0.00 

Total Node Count     =         39 
Toggled Node Count   =          3 
Untoggled Node Count =         36 

Toggle Coverage      =       7.69% (6 of 78 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U3/genblk1[1]/genblk1/U0
=== Design Unit: work.DFF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/genblk1[1]/genblk1/U0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
------------------------------------IF Branch------------------------------------
    10                                      7946     Count coming in to IF
    10              1                       1792     	if(~rst_n) begin
    12              1                       6154     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/genblk1[1]/genblk1/U0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
    1                                                module DFF #(parameter BUS_WIDTH=1
    2                                                )(
    3                                                	input clk,    // Clock
    4                                                	input rst_n,  // Asynchronous reset active low
    5                                                	input [BUS_WIDTH-1:0] D,
    6                                                	output reg [BUS_WIDTH-1:0] Q	
    7                                                );
    8                                                
    9               1                       7946     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1792     		Q <= 0;
    12                                               	end else begin
    13              1                       6154     		Q <= D;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/genblk1[1]/genblk1/U0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              D[0]           1           1                              100.00 
                                              Q[0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U3/genblk1[0]/genblk1/U0
=== Design Unit: work.DFF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/genblk1[0]/genblk1/U0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
------------------------------------IF Branch------------------------------------
    10                                      7971     Count coming in to IF
    10              1                       1816     	if(~rst_n) begin
    12              1                       6155     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/genblk1[0]/genblk1/U0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
    1                                                module DFF #(parameter BUS_WIDTH=1
    2                                                )(
    3                                                	input clk,    // Clock
    4                                                	input rst_n,  // Asynchronous reset active low
    5                                                	input [BUS_WIDTH-1:0] D,
    6                                                	output reg [BUS_WIDTH-1:0] Q	
    7                                                );
    8                                                
    9               1                       7971     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1816     		Q <= 0;
    12                                               	end else begin
    13              1                       6155     		Q <= D;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/genblk1[0]/genblk1/U0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              D[0]           1           1                              100.00 
                                              Q[0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U3/U1
=== Design Unit: work.PULSE_GEN
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File PULSE_GEN.v
------------------------------------IF Branch------------------------------------
    10                                      7946     Count coming in to IF
    10              1                       1792     	if(~rst_n) begin
    12              1                       6154     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U1 --

  File PULSE_GEN.v
----------------Focused Expression View-----------------
Line       17 Item    1  (~enable_reg & enable)
Expression totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  enable_reg         Y
      enable         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  enable_reg_0          enable                        
  Row   2:          1  enable_reg_1          enable                        
  Row   3:          1  enable_0              ~enable_reg                   
  Row   4:          1  enable_1              ~enable_reg                   


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File PULSE_GEN.v
    1                                                module PULSE_GEN (
    2                                                	input clk,    // Clock
    3                                                	input rst_n,  // Asynchronous reset active low
    4                                                	input enable,
    5                                                	output pulse	
    6                                                );
    7                                                
    8                                                reg enable_reg;
    9               1                       7946     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1792     		enable_reg <= 0;
    12                                               	end else begin
    13              1                       6154     		enable_reg <= enable;
    14                                               	end
    15                                               end
    16                                               
    17              1                       5303     assign pulse= (!enable_reg) & enable;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10        10         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                            enable           1           1                              100.00 
                                        enable_reg           1           1                              100.00 
                                             pulse           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          5 
Toggled Node Count   =          5 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (10 of 10 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U3/U2
=== Design Unit: work.DFF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
------------------------------------IF Branch------------------------------------
    10                                      6662     Count coming in to IF
    10              1                       1792     	if(~rst_n) begin
    12              1                       4870     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U2 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
    1                                                module DFF #(parameter BUS_WIDTH=1
    2                                                )(
    3                                                	input clk,    // Clock
    4                                                	input rst_n,  // Asynchronous reset active low
    5                                                	input [BUS_WIDTH-1:0] D,
    6                                                	output reg [BUS_WIDTH-1:0] Q	
    7                                                );
    8                                                
    9               1                       6662     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1792     		Q <= 0;
    12                                               	end else begin
    13              1                       4870     		Q <= D;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U2 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              D[0]           1           1                              100.00 
                                              Q[0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U3/U3
=== Design Unit: work.DFF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U3

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
------------------------------------IF Branch------------------------------------
    10                                      5012     Count coming in to IF
    10              1                       1792     	if(~rst_n) begin
    12              1                       3220     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U3 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
    1                                                module DFF #(parameter BUS_WIDTH=1
    2                                                )(
    3                                                	input clk,    // Clock
    4                                                	input rst_n,  // Asynchronous reset active low
    5                                                	input [BUS_WIDTH-1:0] D,
    6                                                	output reg [BUS_WIDTH-1:0] Q	
    7                                                );
    8                                                
    9               1                       5012     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1792     		Q <= 0;
    12                                               	end else begin
    13              1                       3220     		Q <= D;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        36         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U3/U3 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            D[0-7]           1           1                              100.00 
                                            Q[7-0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =         18 
Toggled Node Count   =         18 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (36 of 36 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U3
=== Design Unit: work.DATA_SYNC
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U3

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DATA_SYNC.v
------------------------------------IF Branch------------------------------------
    32                                     17250     Count coming in to IF
    32              1                       1346     assign MUX_OUT=(pulse)? Unsync_bus : sync_bus;
    32              2                      15904     assign MUX_OUT=(pulse)? Unsync_bus : sync_bus;
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U3 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DATA_SYNC.v
    1                                                module DATA_SYNC #(parameter NUM_STAGES=2,
    2                                                	                         BUS_WIDTH=8
    3                                                )(
    4                                                	input clk,    // Clock
    5                                                	input bus_enable, // bus Enable
    6                                                	input rst_n,  // Asynchronous reset active low
    7                                                	input [BUS_WIDTH-1:0] Unsync_bus,
    8                                                	output  [BUS_WIDTH-1:0] sync_bus,
    9                                                	output  enable_pulse	
    10                                               );
    11                                               
    12                                               wire [NUM_STAGES-1:0] stages_out;
    13                                               wire [BUS_WIDTH-1:0] MUX_OUT;
    14                                               wire pulse;
    15                                               
    16                                               genvar i;
    17                                               generate 
    18                                               	for (i = 0; i < NUM_STAGES; i=i+1) begin
    19                                               		if(i==0)
    20                                               		    DFF U0 (.clk(clk), .rst_n(rst_n), .D(bus_enable), .Q(stages_out[i]));
    21                                               		else 
    22                                               			DFF U0 (.clk(clk), .rst_n(rst_n), .D(stages_out[i-1]), .Q(stages_out[i]));
    23                                               	end
    24                                               endgenerate
    25                                               
    26                                               PULSE_GEN U1 (.clk(clk), .rst_n(rst_n), .enable(stages_out[NUM_STAGES-1]), .pulse(pulse));
    27                                               
    28                                               DFF U2 (.clk(clk), .rst_n(rst_n), .D(pulse), .Q(enable_pulse));
    29                                               
    30                                               DFF #(.BUS_WIDTH(BUS_WIDTH)) U3 (.clk(clk), .rst_n(rst_n), .D(MUX_OUT), .Q(sync_bus));
    31                                               
    32              1                      17252     assign MUX_OUT=(pulse)? Unsync_bus : sync_bus;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         62        62         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U3 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      MUX_OUT[0-7]           1           1                              100.00 
                                   Unsync_bus[0-7]           1           1                              100.00 
                                        bus_enable           1           1                              100.00 
                                               clk           1           1                              100.00 
                                      enable_pulse           1           1                              100.00 
                                             pulse           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                   stages_out[0-1]           1           1                              100.00 
                                     sync_bus[0-7]           1           1                              100.00 

Total Node Count     =         31 
Toggled Node Count   =         31 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (62 of 62 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser
=== Design Unit: work.CTRL_Assertions
=================================================================================

Assertion Coverage:
    Assertions                      17        16         1    94.11%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/proc_reset_RX/immed__25
                     CTRL_Assertions.sv(25)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop1_C
                     CTRL_Assertions.sv(37)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop2_C
                     CTRL_Assertions.sv(45)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop3_C
                     CTRL_Assertions.sv(53)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop4_C
                     CTRL_Assertions.sv(61)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop5_C
                     CTRL_Assertions.sv(69)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop6_C
                     CTRL_Assertions.sv(77)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop7_C
                     CTRL_Assertions.sv(85)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop8_C
                     CTRL_Assertions.sv(93)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop9_C
                     CTRL_Assertions.sv(101)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop10_C
                     CTRL_Assertions.sv(109)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop11_C
                     CTRL_Assertions.sv(117)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop12_C
                     CTRL_Assertions.sv(125)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop13_C
                     CTRL_Assertions.sv(133)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop14_C
                     CTRL_Assertions.sv(141)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop15_C
                     CTRL_Assertions.sv(149)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop16_C
                     CTRL_Assertions.sv(157)            1          1

Directive Coverage:
    Directives                      16        16         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop1_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(161)
                                                                                65 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop2_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(162)
                                                                                61 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop3_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(163)
                                                                                83 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop4_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(164)
                                                                                65 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop5_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(165)
                                                                                61 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop6_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(166)
                                                                                61 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop7_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(167)
                                                                                56 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop8_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(168)
                                                                                56 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop9_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(169)
                                                                                76 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop10_U 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(170)
                                                                                72 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop11_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(171)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop12_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(172)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop13_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(173)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop14_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(174)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop15_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(175)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop16_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(176)
                                                                                60 Covered   

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U4
=== Design Unit: work.SYS_CONTROL
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        71        66         5    92.95%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U4

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SYS_CTRL.sv
------------------------------------IF Branch------------------------------------
    59                                      4604     Count coming in to IF
    59              1                       1792         if(~rst_n) begin
    61              1                       2812         end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    71                                      3265     Count coming in to CASE
    72              1                       1871             IDEL : begin
    86              1                        126             WRITE_ADDRESS : if(RX_D_VLD)
    92              1                        122             WRITE_DATA : if(RX_D_VLD)
    98              1                        117             READ_ADDRESS :  if(RX_D_VLD)
    104             1                         56             GET_REGFILE_DATA :  if(REGFILE_RdData_VLD)
    110             1                        159             WRITE_OP_A :  if(RX_D_VLD)
    115             1                        148             WRITE_OP_B : if(RX_D_VLD)
    120             1                        269             ALU_ENABLE_FUNC : if(RX_D_VLD)
    125             1                        132             GET_ALU_OUTPUT : if(ALU_OUT_VLD)
    130             1                        132             FIFO_STAGE_1ST_BYTE : 
    138             1                        133             default : ns=IDEL;
Branch totals: 11 hits of 11 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                      1871     Count coming in to IF
    73              1                        867                 if(RX_D_VLD) begin
    82              1                       1004                 else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    74                                       867     Count coming in to CASE
    75              1                         65                         REGFILE_WRITE_CMD : ns=WRITE_ADDRESS;
    76              1                         61                         REGFILE_READ_CMD  : ns=READ_ADDRESS;
    77              1                         83                         ALU_OPER_CMD      : ns=WRITE_OP_A;
    78              1                         65                         ALU_NO_OPER_CMD   : ns=ALU_ENABLE_FUNC;
    79              1                        593                         default : ns=IDEL;
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    86                                       126     Count coming in to IF
    86              2                         61             WRITE_ADDRESS : if(RX_D_VLD)
    88              1                         65                             else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                       122     Count coming in to IF
    92              2                         61             WRITE_DATA : if(RX_D_VLD)
    94              1                         61                          else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                       117     Count coming in to IF
    98              2                         56             READ_ADDRESS :  if(RX_D_VLD)
    100             1                         61                             else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    104                                       56     Count coming in to IF
    104             2                         56             GET_REGFILE_DATA :  if(REGFILE_RdData_VLD)
    106             1                    ***0***                                 else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    110                                      159     Count coming in to IF
    110             2                         76             WRITE_OP_A :  if(RX_D_VLD)
    112             1                         83                           else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    115                                      148     Count coming in to IF
    115             2                         72             WRITE_OP_B : if(RX_D_VLD)
    117             1                         76                          else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    120                                      269     Count coming in to IF
    120             2                        132             ALU_ENABLE_FUNC : if(RX_D_VLD)
    122             1                        137                               else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                      132     Count coming in to IF
    125             2                        132             GET_ALU_OUTPUT : if(ALU_OUT_VLD)
    127             1                    ***0***                              else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    161                                     3324     Count coming in to CASE
    163             1                        126             WRITE_ADDRESS : if(RX_D_VLD)
    166             1                        122             WRITE_DATA : if(RX_D_VLD) begin
    174             1                        171             READ_ADDRESS : if(RX_D_VLD) begin
    180             1                         56             GET_REGFILE_DATA : if(!FIFO_FULL && REGFILE_RdData_VLD) begin
    187             1                        159             WRITE_OP_A : if (RX_D_VLD) begin
    193             1                        148             WRITE_OP_B : if(RX_D_VLD) begin
    200             1                        269             ALU_ENABLE_FUNC : begin
    209             1                        132             GET_ALU_OUTPUT : begin
    214             1                        132             FIFO_STAGE_1ST_BYTE : if(!FIFO_FULL)begin
    222             1                        132             FIFO_STAGE_2ND_BYTE : if(!FIFO_FULL)begin
                                            1877     All False Count
Branch totals: 11 hits of 11 branches = 100.00%

------------------------------------IF Branch------------------------------------
    163                                      126     Count coming in to IF
    163             2                         61             WRITE_ADDRESS : if(RX_D_VLD)
                                              65     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    166                                      122     Count coming in to IF
    166             2                         61             WRITE_DATA : if(RX_D_VLD) begin
                                              61     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    174                                      171     Count coming in to IF
    174             2                        110             READ_ADDRESS : if(RX_D_VLD) begin
                                              61     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                       56     Count coming in to IF
    180             2                         56             GET_REGFILE_DATA : if(!FIFO_FULL && REGFILE_RdData_VLD) begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    187                                      159     Count coming in to IF
    187             2                         76             WRITE_OP_A : if (RX_D_VLD) begin
                                              83     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    193                                      148     Count coming in to IF
    193             2                         72             WRITE_OP_B : if(RX_D_VLD) begin
                                              76     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    202                                      269     Count coming in to IF
    202             1                        132                                 if(RX_D_VLD) begin
                                             137     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    214                                      132     Count coming in to IF
    214             2                        132             FIFO_STAGE_1ST_BYTE : if(!FIFO_FULL)begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    222                                      132     Count coming in to IF
    222             2                        132             FIFO_STAGE_2ND_BYTE : if(!FIFO_FULL)begin
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    235                                     4175     Count coming in to IF
    235             1                       1792         if(~rst_n) begin
    238             1                       2383         end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    239                                     2383     Count coming in to IF
    239             1                        132             if(ALU_OUT_TEMP_EN)
                                            2251     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    242                                     2383     Count coming in to IF
    242             1                         61             if(REGFILE_ADDR_TEMP_EN)
                                            2322     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U4 --

  File SYS_CTRL.sv
----------------Focused Condition View-------------------
Line       180 Item    1  (~FIFO_FULL && REGFILE_RdData_VLD)
Condition totals: 0 of 2 input terms covered = 0.00%

          Input Term   Covered  Reason for no coverage   Hint
         -----------  --------  -----------------------  --------------
           FIFO_FULL         N  '_1' not hit             Hit '_1'
  REGFILE_RdData_VLD         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FIFO_FULL_0           REGFILE_RdData_VLD            
  Row   2:    ***0***  FIFO_FULL_1           -                             
  Row   3:    ***0***  REGFILE_RdData_VLD_0  ~FIFO_FULL                    
  Row   4:          1  REGFILE_RdData_VLD_1  ~FIFO_FULL                    


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                      11        11         0   100.00%
    FSM Transitions                 21        19         2    90.47%

================================FSM Details================================

FSM Coverage for instance /\SYS_UVM_TOP#DUT_M /U4 --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  72                IDEL                   0
 120     ALU_ENABLE_FUNC                   9
 110          WRITE_OP_A                   7
  98        READ_ADDRESS                   3
  86       WRITE_ADDRESS                   1
  92          WRITE_DATA                   2
 104    GET_REGFILE_DATA                   4
 115          WRITE_OP_B                   8
 125      GET_ALU_OUTPUT                  10
 130 FIFO_STAGE_1ST_BYTE                   5
 138 FIFO_STAGE_2ND_BYTE                   6
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDEL                3186          
         ALU_ENABLE_FUNC                 274          
              WRITE_OP_A                 166          
            READ_ADDRESS                 122          
           WRITE_ADDRESS                 130          
              WRITE_DATA                 122          
        GET_REGFILE_DATA                  56          
              WRITE_OP_B                 152          
          GET_ALU_OUTPUT                 132          
     FIFO_STAGE_1ST_BYTE                 132          
     FIFO_STAGE_2ND_BYTE                 132          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  78                   0                  65          IDEL -> ALU_ENABLE_FUNC          
  77                   1                  83          IDEL -> WRITE_OP_A            
  76                   2                  61          IDEL -> READ_ADDRESS          
  75                   3                  65          IDEL -> WRITE_ADDRESS          
 121                   4                 132          ALU_ENABLE_FUNC -> GET_ALU_OUTPUT          
  60                   5                   5          ALU_ENABLE_FUNC -> IDEL          
 111                   6                  76          WRITE_OP_A -> WRITE_OP_B          
  60                   7                   6          WRITE_OP_A -> IDEL            
  99                   8                  56          READ_ADDRESS -> GET_REGFILE_DATA          
  60                   9                   5          READ_ADDRESS -> IDEL          
  87                  10                  61          WRITE_ADDRESS -> WRITE_DATA          
  60                  11                   4          WRITE_ADDRESS -> IDEL          
  93                  12                  61          WRITE_DATA -> IDEL            
 105                  13                  56          GET_REGFILE_DATA -> IDEL          
 116                  14                  72          WRITE_OP_B -> ALU_ENABLE_FUNC          
  60                  15                   4          WRITE_OP_B -> IDEL            
 126                  16                 132          GET_ALU_OUTPUT -> FIFO_STAGE_1ST_BYTE          
 131                  18                 132          FIFO_STAGE_1ST_BYTE -> FIFO_STAGE_2ND_BYTE          
 138                  20                 132          FIFO_STAGE_2ND_BYTE -> IDEL          
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  60                  17          GET_ALU_OUTPUT -> IDEL
  60                  19          FIFO_STAGE_1ST_BYTE -> IDEL


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                  11        11         0   100.00%
        FSM Transitions             21        19         2    90.47%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      69        67         2    97.10%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U4 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SYS_CTRL.sv
    22                                               module SYS_CONTROL #(parameter DATA_WIDTH = 8,
    23                                                                              ADDR_WIDTH = 4
    24                                               )(
    25                                               input  logic                    CLK,
    26                                               input  logic                    rst_n,
    27                                               input  logic [DATA_WIDTH-1:0]   REGFILE_RdData, //from_RegFile
    28                                               input  logic                    REGFILE_RdData_VLD, //from_RegFile
    29                                               input  logic [DATA_WIDTH*2-1:0] ALU_OUT, //from_ALU
    30                                               input  logic                    ALU_OUT_VLD, //from_ALU 
    31                                               input  logic [DATA_WIDTH-1:0]   RX_P_DATA, //from_RX 
    32                                               input  logic                    RX_D_VLD, //from_RX
    33                                               input  logic                    FIFO_FULL, //from_FIFO
    34                                               
    35                                               output logic                    ALU_EN, //to_ALU
    36                                               output logic                    CLK_GATE_EN,  //to_CLK_GATE_ALU
    37                                               output logic                    CLKDIV_EN, //Always = 1
    38                                               output logic                    REGFILE_WrEn, //to_RegFile 
    39                                               output logic                    REGFILE_RdEn, //to_RegFile 
    40                                               output logic [3:0]              ALU_FUN, //to_ALU 
    41                                               output logic [ADDR_WIDTH-1:0]   REGFILE_ADDRESS, //to_RegFile 
    42                                               output logic [DATA_WIDTH-1:0]   REGFILE_WrData, //to_RegFile 
    43                                               output logic [DATA_WIDTH-1:0]   FIFO_P_DATA, //to_FIFO 
    44                                               output logic                    FIFO_WR_INC  //to_FIFO 
    45                                               );
    46                                               
    47                                               e_states cs,ns;
    48                                               
    49                                               logic [DATA_WIDTH-1 : 0] OP1_TEMP, OP2_TEMP;
    50                                               logic [ADDR_WIDTH-1 : 0] REGFILE_ADDR_TEMP;
    51                                               logic [2*DATA_WIDTH-1 : 0] ALU_OUT_TEMP;
    52                                               logic REGFILE_ADDR_TEMP_EN, ALU_OUT_TEMP_EN;
    53                                               
    54                                               
    55                                               
    56                                               ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    57                                               
    58              1                       4604     always_ff @(posedge CLK or negedge rst_n) begin : proc_current_state
    59                                                   if(~rst_n) begin
    60              1                       1792             cs <= IDEL;
    61                                                   end else begin
    62              1                       2812             cs <= ns;
    63                                                   end
    64                                               end
    65                                               
    66                                               
    67                                               
    68                                               ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    69                                               
    70              1                       3265     always_comb begin : proc_next_state
    71                                                   case (cs)
    72                                                       IDEL : begin
    73                                                           if(RX_D_VLD) begin
    74                                                               case (RX_P_DATA)
    75              1                         65                         REGFILE_WRITE_CMD : ns=WRITE_ADDRESS;
    76              1                         61                         REGFILE_READ_CMD  : ns=READ_ADDRESS;
    77              1                         83                         ALU_OPER_CMD      : ns=WRITE_OP_A;
    78              1                         65                         ALU_NO_OPER_CMD   : ns=ALU_ENABLE_FUNC;
    79              1                        593                         default : ns=IDEL;
    80                                                               endcase
    81                                                           end
    82                                                           else 
    83              1                       1004                     ns=IDEL;
    84                                                       end
    85                                               /////////////////////////////////// for CMD 8'hAA --> REGFILE_WRITE_CMD //////////////////////////////
    86                                                       WRITE_ADDRESS : if(RX_D_VLD)
    87              1                         61                                 ns=WRITE_DATA;
    88                                                                       else 
    89              1                         65                                 ns=WRITE_ADDRESS;
    90                                               
    91                                               
    92                                                       WRITE_DATA : if(RX_D_VLD)
    93              1                         61                             ns=IDEL;
    94                                                                    else 
    95              1                         61                             ns=WRITE_DATA; 
    96                                               
    97                                               /////////////////////////////////// for CMD 8'hBB --> REGFILE_READ_CMD to TX //////////////////////////  
    98                                                       READ_ADDRESS :  if(RX_D_VLD)
    99              1                         56                                 ns=GET_REGFILE_DATA;
    100                                                                      else 
    101             1                         61                                 ns=READ_ADDRESS;
    102                                              
    103                                              
    104                                                      GET_REGFILE_DATA :  if(REGFILE_RdData_VLD)
    105             1                         56                                     ns=IDEL;
    106                                                                          else 
    107             1                    ***0***                                     ns=GET_REGFILE_DATA;
    108                                              
    109                                              ////////////////////////////// for CMD 8'hCC --> ALU Operation command with operand////////////////////
    110                                                      WRITE_OP_A :  if(RX_D_VLD)
    111             1                         76                             ns=WRITE_OP_B;
    112                                                                    else 
    113             1                         83                             ns=WRITE_OP_A;
    114                                              
    115                                                      WRITE_OP_B : if(RX_D_VLD)
    116             1                         72                             ns=ALU_ENABLE_FUNC;
    117                                                                   else 
    118             1                         76                             ns=WRITE_OP_B;
    119                                              
    120                                                      ALU_ENABLE_FUNC : if(RX_D_VLD)
    121             1                        132                                 ns=GET_ALU_OUTPUT;
    122                                                                        else 
    123             1                        137                                 ns=ALU_ENABLE_FUNC; 
    124                                              
    125                                                      GET_ALU_OUTPUT : if(ALU_OUT_VLD)
    126             1                        132                                 ns=FIFO_STAGE_1ST_BYTE;
    127                                                                       else 
    128             1                    ***0***                                 ns=GET_ALU_OUTPUT;
    129                                              
    130                                                      FIFO_STAGE_1ST_BYTE : 
    131             1                        132                                     ns=FIFO_STAGE_2ND_BYTE;
    132                                                                           
    133                                              
    134                                                      // FIFO_STAGE_2ND_BYTE : 
    135                                                      //                         ns=IDEL;
    136                                                                            
    137                                              
    138             1                        133             default : ns=IDEL;
    139                                                  endcase  
    140                                              end
    141                                              
    142                                              
    143                                              
    144                                              /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    145                                              
    146             1                       3324     always_comb  begin : proc_output
    147             1                       3324         ALU_EN=0;
    148             1                       3324         CLK_GATE_EN=0;
    149             1                       3324         CLKDIV_EN=1;
    150             1                       3324         REGFILE_WrEn=0;
    151             1                       3324         REGFILE_RdEn=0;
    152             1                       3324         ALU_FUN=0;
    153             1                       3324         REGFILE_ADDRESS=0;
    154             1                       3324         REGFILE_WrData=0;
    155             1                       3324         FIFO_P_DATA=0;
    156             1                       3324         FIFO_WR_INC=0;
    157             1                       3324         REGFILE_ADDR_TEMP_EN=0;
    158             1                       3324         ALU_OUT_TEMP_EN=0;
    159                                              
    160                                              
    161                                                  case (cs)
    162                                              /////////////////////////////////// for CMD 8'hAA --> REGFILE_WRITE_CMD //////////////////////////////
    163                                                      WRITE_ADDRESS : if(RX_D_VLD)
    164             1                         61                                 REGFILE_ADDR_TEMP_EN=1;
    165                                              
    166                                                      WRITE_DATA : if(RX_D_VLD) begin
    167             1                         61                             REGFILE_WrEn = 1;
    168             1                         61                             REGFILE_ADDRESS = REGFILE_ADDR_TEMP[ADDR_WIDTH-1 : 0];
    169             1                         61                             REGFILE_WrData = RX_P_DATA;
    170                                                                   end
    171                                              
    172                                              
    173                                              /////////////////////////////////// for CMD 8'hBB --> REGFILE_READ_CMD to TX //////////////////////////  
    174                                                      READ_ADDRESS : if(RX_D_VLD) begin
    175             1                        110                             REGFILE_RdEn = 1;
    176             1                        110                             REGFILE_ADDRESS = RX_P_DATA[ADDR_WIDTH-1 : 0];
    177                                                                     end
    178                                              
    179                                              
    180                                                      GET_REGFILE_DATA : if(!FIFO_FULL && REGFILE_RdData_VLD) begin
    181                                                                                // REGFILE_RdEn=1;
    182             1                         56                                       FIFO_P_DATA = REGFILE_RdData;
    183             1                         56                                       FIFO_WR_INC = 1;
    184                                                                          end
    185                                              
    186                                              ////////////////////////////// for CMD 8'hCC --> ALU Operation command with operand////////////////////
    187                                                      WRITE_OP_A : if (RX_D_VLD) begin
    188             1                         76                            REGFILE_WrEn = 1;
    189             1                         76                            REGFILE_ADDRESS = 0;
    190             1                         76                            REGFILE_WrData = RX_P_DATA;
    191                                                                   end
    192                                              
    193                                                      WRITE_OP_B : if(RX_D_VLD) begin
    194             1                         72                            REGFILE_WrEn = 1;
    195             1                         72                            REGFILE_ADDRESS = 1;
    196             1                         72                            REGFILE_WrData = RX_P_DATA;
    197                                                                   end
    198                                              
    199                                              
    200                                                      ALU_ENABLE_FUNC : begin
    201             1                        269                                 CLK_GATE_EN=1;
    202                                                                          if(RX_D_VLD) begin
    203             1                        132                                     ALU_EN=1;
    204             1                        132                                     ALU_FUN=RX_P_DATA[3:0];
    205                                                                          end
    206                                                                        end
    207                                              
    208                                              
    209                                                      GET_ALU_OUTPUT : begin
    210             1                        132                                 CLK_GATE_EN=1;
    211             1                        132                                 ALU_OUT_TEMP_EN=1;
    212                                                                        end
    213                                              
    214                                                      FIFO_STAGE_1ST_BYTE : if(!FIFO_FULL)begin
    215             1                        132                                      FIFO_WR_INC=1;
    216             1                        132                                      FIFO_P_DATA = ALU_OUT_TEMP [DATA_WIDTH-1 : 0];
    217                                              
    218                                                                            end
    219                                              
    220                                              
    221                                              
    222                                                      FIFO_STAGE_2ND_BYTE : if(!FIFO_FULL)begin
    223             1                        132                                      FIFO_WR_INC=1;
    224             1                        132                                      FIFO_P_DATA = ALU_OUT_TEMP [2*DATA_WIDTH-1 : DATA_WIDTH];
    225                                                                            end   
    226                                              
    227                                                  endcase  
    228                                              end
    229                                              
    230                                              
    231                                              
    232                                              //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
    233                                              
    234             1                       4175     always_ff @(posedge CLK or negedge rst_n) begin : proc_TEMP_REGS
    235                                                  if(~rst_n) begin
    236             1                       1792             ALU_OUT_TEMP <= 0;
    237             1                       1792             REGFILE_ADDR_TEMP <= 0;
    238                                                  end else begin
    239                                                      if(ALU_OUT_TEMP_EN)
    240             1                        132                 ALU_OUT_TEMP <= ALU_OUT;
    241                                              
    242                                                      if(REGFILE_ADDR_TEMP_EN)
    243             1                         61                 REGFILE_ADDR_TEMP <= RX_P_DATA;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        234       198        36    84.61%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U4 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            ALU_EN           1           1                              100.00 
                                      ALU_FUN[3-0]           1           1                              100.00 
                                     ALU_OUT[0-15]           1           1                              100.00 
                                ALU_OUT_TEMP[15-0]           1           1                              100.00 
                                   ALU_OUT_TEMP_EN           1           1                              100.00 
                                       ALU_OUT_VLD           1           1                              100.00 
                                               CLK           1           1                              100.00 
                                         CLKDIV_EN           0           0                                0.00 
                                       CLK_GATE_EN           1           1                              100.00 
                                         FIFO_FULL           0           0                                0.00 
                                  FIFO_P_DATA[7-0]           1           1                              100.00 
                                       FIFO_WR_INC           1           1                              100.00 
                                     OP1_TEMP[7-0]           0           0                                0.00 
                                     OP2_TEMP[7-0]           0           0                                0.00 
                              REGFILE_ADDRESS[3-0]           1           1                              100.00 
                            REGFILE_ADDR_TEMP[3-0]           1           1                              100.00 
                              REGFILE_ADDR_TEMP_EN           1           1                              100.00 
                               REGFILE_RdData[0-7]           1           1                              100.00 
                                REGFILE_RdData_VLD           1           1                              100.00 
                                      REGFILE_RdEn           1           1                              100.00 
                               REGFILE_WrData[7-0]           1           1                              100.00 
                                      REGFILE_WrEn           1           1                              100.00 
                                          RX_D_VLD           1           1                              100.00 
                                    RX_P_DATA[0-7]           1           1                              100.00 
                                                cs               ENUM type       Value       Count 
                                                                      IDEL          12      100.00 
                                                             WRITE_ADDRESS           3      100.00 
                                                                WRITE_DATA           3      100.00 
                                                              READ_ADDRESS           4      100.00 
                                                          GET_REGFILE_DATA           4      100.00 
                                                       FIFO_STAGE_1ST_BYTE           3      100.00 
                                                       FIFO_STAGE_2ND_BYTE           3      100.00 
                                                                WRITE_OP_A           1      100.00 
                                                                WRITE_OP_B           1      100.00 
                                                           ALU_ENABLE_FUNC           3      100.00 
                                                            GET_ALU_OUTPUT           3      100.00 
                                                ns               ENUM type       Value       Count 
                                                                      IDEL          12      100.00 
                                                             WRITE_ADDRESS           3      100.00 
                                                                WRITE_DATA           3      100.00 
                                                              READ_ADDRESS           4      100.00 
                                                          GET_REGFILE_DATA           4      100.00 
                                                       FIFO_STAGE_1ST_BYTE           3      100.00 
                                                       FIFO_STAGE_2ND_BYTE           3      100.00 
                                                                WRITE_OP_A           1      100.00 
                                                                WRITE_OP_B           1      100.00 
                                                           ALU_ENABLE_FUNC           3      100.00 
                                                            GET_ALU_OUTPUT           3      100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =        128 
Toggled Node Count   =        110 
Untoggled Node Count =         18 

Toggle Coverage      =      84.61% (198 of 234 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U5/RF_Asser
=== Design Unit: work.REG_FILE_Asser
=================================================================================

Assertion Coverage:
    Assertions                       4         4         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/proc_reset/immed__4
                     RF_Asser.sv(4)                     0          1
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/assert_prop1_R
                     RF_Asser.sv(10)                    0          1
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/assert_prop2_R
                     RF_Asser.sv(15)                    0          1
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/#ublk#82509986#17/immed__18
                     RF_Asser.sv(18)                    0          1

Directive Coverage:
    Directives                       2         2         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/cvr_prop1_R 
                                         REG_FILE_Asser Verilog  SVA  RF_Asser.sv(21)  209 Covered   
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/cvr_prop2_R 
                                         REG_FILE_Asser Verilog  SVA  RF_Asser.sv(22)   56 Covered   

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U5
=== Design Unit: work.REG_FILE
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         9         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U5

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG_FILE.sv
------------------------------------IF Branch------------------------------------
    21                                      3274     Count coming in to IF
    21              1                       1792     	if(~rst_n) begin
    32              1                       1482     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    24                                     28672     Count coming in to IF
    24              1                       1792     			if (i==2)
    26              1                       1792     			else if (i==3)
    28              1                      25088     			else 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                      1482     Count coming in to IF
    33              1                        209     		if (WrEn && !RdEn)
                                            1273     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    36                                      1482     Count coming in to IF
    36              1                         56     		if (RdEn && !WrEn) begin
    40              1                       1426     		else
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         4         2    66.66%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U5 --

  File REG_FILE.sv
----------------Focused Condition View-------------------
Line       24 Item    1  (i == 2)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 2)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 2)_0            -                             
  Row   2:          1  (i == 2)_1            -                             

----------------Focused Condition View-------------------
Line       26 Item    1  (i == 3)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (i == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (i == 3)_0            -                             
  Row   2:          1  (i == 3)_1            -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (WrEn && ~RdEn)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        WrEn         Y
        RdEn         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  WrEn_0                -                             
  Row   2:          1  WrEn_1                ~RdEn                         
  Row   3:          1  RdEn_0                WrEn                          
  Row   4:    ***0***  RdEn_1                WrEn                          

----------------Focused Condition View-------------------
Line       36 Item    1  (RdEn && ~WrEn)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        RdEn         Y
        WrEn         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  RdEn_0                -                             
  Row   2:          1  RdEn_1                ~WrEn                         
  Row   3:          1  WrEn_0                RdEn                          
  Row   4:    ***0***  WrEn_1                RdEn                          


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        16         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U5 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File REG_FILE.sv
    1                                                module REG_FILE #(parameter DATA_WIDTH=8,
    2                                                	                        ADDR_WIDTH=4
    3                                                )(
    4                                                	input CLK,    // Clock
    5                                                	input rst_n,  // Asynchronous reset active low
    6                                                	input [ADDR_WIDTH-1 : 0] ADDRESS,
    7                                                	input WrEn,RdEn,
    8                                                	input [DATA_WIDTH-1 : 0] WrData,
    9                                                    
    10                                                   output logic RdData_Valid,
    11                                               	output logic [DATA_WIDTH-1 : 0] RdData,
    12                                               	output logic [DATA_WIDTH-1 : 0] REG0,
    13                                               	output logic [DATA_WIDTH-1 : 0] REG1,
    14                                               	output logic [DATA_WIDTH-1 : 0] REG2,
    15                                               	output logic [DATA_WIDTH-1 : 0] REG3
    16                                               );
    17                                               
    18                                               reg [7:0] RegFile [15:0];
    19                                               
    20              1                       3274     always_ff @(posedge CLK or negedge rst_n) begin : proc_RegFile_Write
    21                                               	if(~rst_n) begin
    22              1                       1792     		RdData_Valid <= 0;
    23              1                       1792     		for (int i = 0; i < 16; i++) begin
    23              2                      28672     
    24                                               			if (i==2)
    25              1                       1792     				RegFile[i]<=8'b100000_0_1;
    26                                               			else if (i==3)
    27              1                       1792     				RegFile[i]<=8'b00100000;
    28                                               			else 
    29              1                      25088     			    RegFile[i]<=i; 
    30                                               		end
    31                                               	end 
    32                                               	else begin
    33                                               		if (WrEn && !RdEn)
    34              1                        209     			RegFile[ADDRESS]<=WrData;
    35                                               
    36                                               		if (RdEn && !WrEn) begin
    37              1                         56     			RdData_Valid<=1;
    38              1                         56     		    RdData = RegFile[ADDRESS];
    39                                               		end
    40                                               		else
    41              1                       1426     			RdData_Valid<=0;
    42                                               
    43                                               	end
    44                                               end
    45                                               
    46              1                          1     always_comb begin  : proc_RegFile_Read
    47                                               
    48                                               
    49              1                        175         REG0 = RegFile[0];
    50              1                        175         REG1 = RegFile[1];
    51              1                        175         REG2 = RegFile[2]; 
    52              1                        175         REG3 = RegFile[3];

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        114        94        20    82.45%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U5 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      ADDRESS[0-3]           1           1                              100.00 
                                               CLK           1           1                              100.00 
                                         REG0[7-0]           1           1                              100.00 
                                         REG1[7-0]           1           1                              100.00 
                                         REG2[7-2]           0           0                                0.00 
                                         REG2[1-0]           1           1                              100.00 
                                         REG3[7-6]           0           0                                0.00 
                                         REG3[5-2]           1           1                              100.00 
                                         REG3[1-0]           0           0                                0.00 
                                       RdData[7-0]           1           1                              100.00 
                                      RdData_Valid           1           1                              100.00 
                                              RdEn           1           1                              100.00 
                                       WrData[0-7]           1           1                              100.00 
                                              WrEn           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =         57 
Toggled Node Count   =         47 
Untoggled Node Count =         10 

Toggle Coverage      =      82.45% (94 of 114 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U6/genblk1[1]/genblk1/U0
=== Design Unit: work.DFF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U6/genblk1[1]/genblk1/U0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
------------------------------------IF Branch------------------------------------
    10                                      4480     Count coming in to IF
    10              1                       1792     	if(~rst_n) begin
    12              1                       2688     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U6/genblk1[1]/genblk1/U0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
    1                                                module DFF #(parameter BUS_WIDTH=1
    2                                                )(
    3                                                	input clk,    // Clock
    4                                                	input rst_n,  // Asynchronous reset active low
    5                                                	input [BUS_WIDTH-1:0] D,
    6                                                	output reg [BUS_WIDTH-1:0] Q	
    7                                                );
    8                                                
    9               1                       4480     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1792     		Q <= 0;
    12                                               	end else begin
    13              1                       2688     		Q <= D;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U6/genblk1[1]/genblk1/U0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              D[0]           1           1                              100.00 
                                              Q[0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U6/genblk1[0]/genblk1/U0
=== Design Unit: work.DFF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U6/genblk1[0]/genblk1/U0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
------------------------------------IF Branch------------------------------------
    10                                      3584     Count coming in to IF
    10              1                       1792     	if(~rst_n) begin
    12              1                       1792     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U6/genblk1[0]/genblk1/U0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
    1                                                module DFF #(parameter BUS_WIDTH=1
    2                                                )(
    3                                                	input clk,    // Clock
    4                                                	input rst_n,  // Asynchronous reset active low
    5                                                	input [BUS_WIDTH-1:0] D,
    6                                                	output reg [BUS_WIDTH-1:0] Q	
    7                                                );
    8                                                
    9               1                       3584     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1792     		Q <= 0;
    12                                               	end else begin
    13              1                       1792     		Q <= D;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         6         2    75.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U6/genblk1[0]/genblk1/U0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              D[0]           0           0                                0.00 
                                              Q[0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          4 
Toggled Node Count   =          3 
Untoggled Node Count =          1 

Toggle Coverage      =      75.00% (6 of 8 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U6
=== Design Unit: work.RST_SYNC
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         8         2    80.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U6 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               RST           1           1                              100.00 
                                          SYNC_RST           1           1                              100.00 
                                               clk           1           1                              100.00 
                               output_of_stages[0]           1           1                              100.00 
                               output_of_stages[1]           0           0                                0.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      80.00% (8 of 10 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U7
=== Design Unit: work.ALU
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        28        27         1    96.42%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U7

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ALU.v
------------------------------------IF Branch------------------------------------
    23                                       423     Count coming in to IF
    23              1                        132     	if(ENABLE) begin
    74              1                        291        else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    25                                       132     Count coming in to CASE
    26              1                         15     	    4'b0000 : ALU_OUT_TEMP=A+B;
    27              1                          4     	    4'b0001 : ALU_OUT_TEMP=A-B;
    28              1                          9     	    4'b0010 : ALU_OUT_TEMP=A*B;
    29              1                          9     	    4'b0011 : ALU_OUT_TEMP=A/B;
    34              1                         10     	    4'b0100 : ALU_OUT_TEMP=  A & B;
    35              1                         11     	    4'b0101 : ALU_OUT_TEMP=  A | B;
    36              1                          4     	    4'b0110 : ALU_OUT_TEMP=~(A & B);
    37              1                          8     	    4'b0111 : ALU_OUT_TEMP=~(A | B);
    38              1                          7     	    4'b1000 : ALU_OUT_TEMP= A ^ B;
    39              1                          7     	    4'b1001 : ALU_OUT_TEMP= ~(A ^ B); 
    45              1                          6     	    4'b1010 : if(A==B) 
    50              1                          8     	    4'b1011 : if(A>B) 
    55              1                          7     	    4'b1100 : if(A<B) 
    64              1                          6     	    4'b1101 : ALU_OUT_TEMP= A>>1;
    65              1                         14     	    4'b1110 : ALU_OUT_TEMP= A<<1;                  
    71              1                          7     		default : ALU_OUT_TEMP=16'd0;
Branch totals: 16 hits of 16 branches = 100.00%

------------------------------------IF Branch------------------------------------
    45                                         6     Count coming in to IF
    45              2                    ***0***     	    4'b1010 : if(A==B) 
    47              1                          6     	              else 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    50                                         8     Count coming in to IF
    50              2                          6     	    4'b1011 : if(A>B) 
    52              1                          2     	              else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                         7     Count coming in to IF
    55              2                          3     	    4'b1100 : if(A<B) 
    57              1                          4     	              else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                      1297     Count coming in to IF
    82              1                        896     	if(~rst_n) begin
    85              1                        401     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    86                                       401     Count coming in to IF
    86              1                        132     		if(ENABLE) begin
    90              1                        269     	else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         2         1    66.66%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U7 --

  File ALU.v
----------------Focused Condition View-------------------
Line       45 Item    1  (A == B)
Condition totals: 0 of 1 input term covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
    (A == B)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (A == B)_0            -                             
  Row   2:    ***0***  (A == B)_1            -                             

----------------Focused Condition View-------------------
Line       50 Item    1  (A > B)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     (A > B)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (A > B)_0             -                             
  Row   2:          1  (A > B)_1             -                             

----------------Focused Condition View-------------------
Line       55 Item    1  (A < B)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     (A < B)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (A < B)_0             -                             
  Row   2:          1  (A < B)_1             -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        30         1    96.77%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U7 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ALU.v
    1                                                module ALU #(parameter OPERAND_WIDTH=8,
    2                                                	                   FUNCT_WIDTH=4
    3                                                )(
    4                                                	input  wire                        CLK,    // Clock
    5                                                	input  wire                        rst_n,
    6                                                	input  wire                        ENABLE,
    7                                                    input  wire   [OPERAND_WIDTH-1:0]  A,
    8                                                    input  wire   [OPERAND_WIDTH-1:0]  B,
    9                                                    input  wire   [FUNCT_WIDTH-1:0]    ALU_FUN,
    10                                               
    11                                               
    12                                                   output reg    [2*OPERAND_WIDTH-1:0]  ALU_OUT,
    13                                                   output reg                           OUT_VALID	
    14                                               );
    15                                               
    16                                               reg    [2*OPERAND_WIDTH-1:0]  ALU_OUT_TEMP;
    17                                               reg    OUT_VALID_TEMP;
    18                                               
    19                                               
    20                                               
    21              1                        423     always@(*)begin
    22              1                        423         ALU_OUT_TEMP=0;
    23                                               	if(ENABLE) begin
    24              1                        132     	  OUT_VALID_TEMP=1;
    25                                               	  case (ALU_FUN)
    26              1                         15     	    4'b0000 : ALU_OUT_TEMP=A+B;
    27              1                          4     	    4'b0001 : ALU_OUT_TEMP=A-B;
    28              1                          9     	    4'b0010 : ALU_OUT_TEMP=A*B;
    29              1                          9     	    4'b0011 : ALU_OUT_TEMP=A/B;
    30                                               
    31                                               
    32                                               //*********************************************************
    33                                               
    34              1                         10     	    4'b0100 : ALU_OUT_TEMP=  A & B;
    35              1                         11     	    4'b0101 : ALU_OUT_TEMP=  A | B;
    36              1                          4     	    4'b0110 : ALU_OUT_TEMP=~(A & B);
    37              1                          8     	    4'b0111 : ALU_OUT_TEMP=~(A | B);
    38              1                          7     	    4'b1000 : ALU_OUT_TEMP= A ^ B;
    39              1                          7     	    4'b1001 : ALU_OUT_TEMP= ~(A ^ B); 
    40                                               
    41                                               
    42                                               //*********************************************************
    43                                               
    44                                                       
    45                                               	    4'b1010 : if(A==B) 
    46              1                    ***0***     	               ALU_OUT_TEMP=16'b1;
    47                                               	              else 
    48              1                          6     	               ALU_OUT_TEMP=16'b0; 
    49                                               
    50                                               	    4'b1011 : if(A>B) 
    51              1                          6     	               ALU_OUT_TEMP=16'd2;
    52                                               	              else
    53              1                          2     	               ALU_OUT_TEMP=16'b0; 
    54                                               
    55                                               	    4'b1100 : if(A<B) 
    56              1                          3     	               ALU_OUT_TEMP=16'd3;
    57                                               	              else
    58              1                          4     	               ALU_OUT_TEMP=16'b0;   
    59                                               
    60                                               
    61                                               //*********************************************************
    62                                               
    63                                               
    64              1                          6     	    4'b1101 : ALU_OUT_TEMP= A>>1;
    65              1                         14     	    4'b1110 : ALU_OUT_TEMP= A<<1;                  
    66                                               
    67                                               
    68                                               //*********************************************************
    69                                               
    70                                               
    71              1                          7     		default : ALU_OUT_TEMP=16'd0;
    72                                               	endcase
    73                                                  end
    74                                                  else begin
    75              1                        291        	ALU_OUT_TEMP=0;
    76              1                        291        	OUT_VALID_TEMP=0;
    77                                                  end
    78                                               
    79                                               end
    80                                               
    81              1                       1297     always @(posedge CLK or negedge rst_n) begin
    82                                               	if(~rst_n) begin
    83              1                        896     		OUT_VALID <= 0;
    84              1                        896     		ALU_OUT <= 0;
    85                                               	end else begin
    86                                               		if(ENABLE) begin
    87              1                        132     		OUT_VALID <= OUT_VALID_TEMP;
    88              1                        132     		ALU_OUT <= ALU_OUT_TEMP;
    89                                               	end
    90                                               	else begin
    91              1                        269     		OUT_VALID <= 0;
    92              1                        269     		ALU_OUT <= 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        114       114         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U7 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                      ALU_FUN[0-3]           1           1                              100.00 
                                     ALU_OUT[15-0]           1           1                              100.00 
                                ALU_OUT_TEMP[15-0]           1           1                              100.00 
                                            A[0-7]           1           1                              100.00 
                                            B[0-7]           1           1                              100.00 
                                               CLK           1           1                              100.00 
                                            ENABLE           1           1                              100.00 
                                         OUT_VALID           1           1                              100.00 
                                    OUT_VALID_TEMP           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =         57 
Toggled Node Count   =         57 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (114 of 114 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U8
=== Design Unit: work.CLK_GATE
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U8

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CLK_GATE.v
------------------------------------IF Branch------------------------------------
    9                                        821     Count coming in to IF
    9               1                        550         if(~CLK) begin
                                             271     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /\SYS_UVM_TOP#DUT_M /U8 --

  File CLK_GATE.v
----------------Focused Expression View-----------------
Line       15 Item    1  (CLK & en_latch)
Expression totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
         CLK         Y
    en_latch         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  CLK_0                 en_latch                      
  Row   2:          1  CLK_1                 en_latch                      
  Row   3:          1  en_latch_0            CLK                           
  Row   4:          1  en_latch_1            CLK                           


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U8 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File CLK_GATE.v
    1                                                module CLK_GATE (
    2                                                	input  CLK,           // Clock
    3                                                	input  CLK_EN,        // Clock Enable	
    4                                                	output reg GATED_CLK
    5                                                );
    6                                                reg en_latch;
    7                                                
    8               1                        821     always @(*) begin
    9                                                    if(~CLK) begin
    10              1                        550     		en_latch <= CLK_EN;
    11                                               	end
    12                                               end
    13                                               
    14              1                   19946743     always @(*) begin 
    15              1                   19946743     	GATED_CLK = CLK & en_latch;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U8 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               CLK           1           1                              100.00 
                                            CLK_EN           1           1                              100.00 
                                         GATED_CLK           1           1                              100.00 
                                          en_latch           1           1                              100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U9/genblk1[1]/genblk1/U0
=== Design Unit: work.DFF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U9/genblk1[1]/genblk1/U0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
------------------------------------IF Branch------------------------------------
    10                                      4480     Count coming in to IF
    10              1                       1792     	if(~rst_n) begin
    12              1                       2688     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U9/genblk1[1]/genblk1/U0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
    1                                                module DFF #(parameter BUS_WIDTH=1
    2                                                )(
    3                                                	input clk,    // Clock
    4                                                	input rst_n,  // Asynchronous reset active low
    5                                                	input [BUS_WIDTH-1:0] D,
    6                                                	output reg [BUS_WIDTH-1:0] Q	
    7                                                );
    8                                                
    9               1                       4480     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1792     		Q <= 0;
    12                                               	end else begin
    13              1                       2688     		Q <= D;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         8         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U9/genblk1[1]/genblk1/U0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              D[0]           1           1                              100.00 
                                              Q[0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          4 
Toggled Node Count   =          4 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (8 of 8 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U9/genblk1[0]/genblk1/U0
=== Design Unit: work.DFF
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U9/genblk1[0]/genblk1/U0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
------------------------------------IF Branch------------------------------------
    10                                      3584     Count coming in to IF
    10              1                       1792     	if(~rst_n) begin
    12              1                       1792     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U9/genblk1[0]/genblk1/U0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File DFF.v
    1                                                module DFF #(parameter BUS_WIDTH=1
    2                                                )(
    3                                                	input clk,    // Clock
    4                                                	input rst_n,  // Asynchronous reset active low
    5                                                	input [BUS_WIDTH-1:0] D,
    6                                                	output reg [BUS_WIDTH-1:0] Q	
    7                                                );
    8                                                
    9               1                       3584     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                       1792     		Q <= 0;
    12                                               	end else begin
    13              1                       1792     		Q <= D;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          8         6         2    75.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U9/genblk1[0]/genblk1/U0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              D[0]           0           0                                0.00 
                                              Q[0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          4 
Toggled Node Count   =          3 
Untoggled Node Count =          1 

Toggle Coverage      =      75.00% (6 of 8 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U9
=== Design Unit: work.RST_SYNC
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         8         2    80.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U9 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               RST           1           1                              100.00 
                                          SYNC_RST           1           1                              100.00 
                                               clk           1           1                              100.00 
                               output_of_stages[0]           1           1                              100.00 
                               output_of_stages[1]           0           0                                0.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      80.00% (8 of 10 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U10
=== Design Unit: work.PULSE_GEN
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U10

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File PULSE_GEN.v
------------------------------------IF Branch------------------------------------
    10                                      2893     Count coming in to IF
    10              1                        896     	if(~rst_n) begin
    12              1                       1997     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         2         0   100.00%

================================Expression Details================================

Expression Coverage for instance /\SYS_UVM_TOP#DUT_M /U10 --

  File PULSE_GEN.v
----------------Focused Expression View-----------------
Line       17 Item    1  (~enable_reg & enable)
Expression totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  enable_reg         Y
      enable         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  enable_reg_0          enable                        
  Row   2:          1  enable_reg_1          enable                        
  Row   3:          1  enable_0              ~enable_reg                   
  Row   4:          1  enable_1              ~enable_reg                   


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U10 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File PULSE_GEN.v
    1                                                module PULSE_GEN (
    2                                                	input clk,    // Clock
    3                                                	input rst_n,  // Asynchronous reset active low
    4                                                	input enable,
    5                                                	output pulse	
    6                                                );
    7                                                
    8                                                reg enable_reg;
    9               1                       2893     always @(posedge clk or negedge rst_n) begin 
    10                                               	if(~rst_n) begin
    11              1                        896     		enable_reg <= 0;
    12                                               	end else begin
    13              1                       1997     		enable_reg <= enable;
    14                                               	end
    15                                               end
    16                                               
    17              1                       1251     assign pulse= (!enable_reg) & enable;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10        10         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U10 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                            enable           1           1                              100.00 
                                        enable_reg           1           1                              100.00 
                                             pulse           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          5 
Toggled Node Count   =          5 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (10 of 10 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U11/M0
=== Design Unit: work.FIFO_RD
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_RD.v
------------------------------------IF Branch------------------------------------
    22                                       511     Count coming in to IF
    22              1                        191     assign R_EMPTY = (R_PTR == RQ2_W_PTR)? 1 : 0;
    22              2                        320     assign R_EMPTY = (R_PTR == RQ2_W_PTR)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    26                                      2601     Count coming in to IF
    26              1                        896     	if(~R_RST_n) begin
    28              1                        312     	end else if (~R_EMPTY && R_EN) begin
                                            1393     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    35                                      2111     Count coming in to IF
    35              1                        903     	if(~R_RST_n)
    37              1                       1208     	else begin
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       3         3         0   100.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M0 --

  File FIFO_RD.v
----------------Focused Condition View-------------------
Line       22 Item    1  (R_PTR == RQ2_W_PTR)
Condition totals: 1 of 1 input term covered = 100.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (R_PTR == RQ2_W_PTR)         Y

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (R_PTR == RQ2_W_PTR)_0  -                             
  Row   2:          1  (R_PTR == RQ2_W_PTR)_1  -                             

----------------Focused Condition View-------------------
Line       28 Item    1  (~R_EMPTY && R_EN)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     R_EMPTY         Y
        R_EN         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  R_EMPTY_0             R_EN                          
  Row   2:          1  R_EMPTY_1             -                             
  Row   3:          1  R_EN_0                ~R_EMPTY                      
  Row   4:          1  R_EN_1                ~R_EMPTY                      


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M0 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_RD.v
    1                                                module FIFO_RD #( 
    2                                                
    3                                                 parameter MEM_DEPTH  = 8,
    4                                                           PTR_SIZE   = $clog2(MEM_DEPTH)+1,
    5                                                           ADDR_WIDTH = $clog2(MEM_DEPTH)
    6                                                ) (
    7                                                    input                         R_EN,
    8                                                    input                         R_RST_n,
    9                                                    input                         R_CLK,
    10                                                   input      [PTR_SIZE-1 : 0]   RQ2_W_PTR,
    11                                               
    12                                                   output                        R_EMPTY,
    13                                                   output reg [PTR_SIZE-1 : 0]   R_PTR,
    14                                                   output     [ADDR_WIDTH-1 : 0] R_ADDR
    15                                               );
    16                                               
    17                                               reg [PTR_SIZE-1 : 0] R_PTR_TEMP;
    18                                               
    19                                               
    20                                               
    21              1                        320     assign R_ADDR  = R_PTR_TEMP [PTR_SIZE-2 : 0];
    22              1                        513     assign R_EMPTY = (R_PTR == RQ2_W_PTR)? 1 : 0;
    23                                               
    24                                               
    25              1                       2601     always @(posedge R_CLK or negedge R_RST_n) begin 
    26                                               	if(~R_RST_n) begin
    27              1                        896     		R_PTR_TEMP <= 0;
    28                                               	end else if (~R_EMPTY && R_EN) begin
    29              1                        312     		R_PTR_TEMP <= R_PTR_TEMP+1;
    30                                               	end
    31                                               end
    32                                               
    33                                               
    34              1                       2111     always @(*) begin
    35                                               	if(~R_RST_n)
    36              1                        903     		R_PTR=0;
    37                                               	else begin
    38              1                       1208             R_PTR={R_PTR_TEMP[3], R_PTR_TEMP[3]^R_PTR_TEMP[2], R_PTR_TEMP[2]^R_PTR_TEMP[1], R_PTR_TEMP[1]^R_PTR_TEMP[0]};

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         38        38         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M0 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    RQ2_W_PTR[0-3]           1           1                              100.00 
                                       R_ADDR[0-2]           1           1                              100.00 
                                             R_CLK           1           1                              100.00 
                                           R_EMPTY           1           1                              100.00 
                                              R_EN           1           1                              100.00 
                                        R_PTR[3-0]           1           1                              100.00 
                                   R_PTR_TEMP[3-0]           1           1                              100.00 
                                           R_RST_n           1           1                              100.00 

Total Node Count     =         19 
Toggled Node Count   =         19 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (38 of 38 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U11/M1_R
=== Design Unit: work.SYNC
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M1_R

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SYNC.v
------------------------------------IF Branch------------------------------------
    18                                      3624     Count coming in to IF
    18              1                       1792     	if(~RST) begin
    21              1                       1832     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M1_R --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SYNC.v
    1                                                module SYNC #( 
    2                                                	parameter MEM_DEPTH  = 8,
    3                                                              PTR_SIZE   = $clog2(MEM_DEPTH)+1
    4                                                ) (
    5                                                   input                   CLK,
    6                                                   input  [PTR_SIZE-1 : 0] IN,
    7                                                   input                   RST,
    8                                                
    9                                                   output [PTR_SIZE-1 : 0] OUT
    10                                               );
    11                                               
    12                                               reg [PTR_SIZE-1 : 0] T1;
    13                                               reg [PTR_SIZE-1 : 0] T2;
    14                                               
    15                                               assign OUT = T2;
    16                                               
    17              1                       3624     always @(posedge CLK or negedge RST) begin
    18                                               	if(~RST) begin
    19              1                       1792     		T1 <= 0;
    20              1                       1792     		T2 <= 0;
    21                                               	end else begin
    22              1                       1832     		T1 <= IN;
    23              1                       1832     		T2 <= T1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        36         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M1_R --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               CLK           1           1                              100.00 
                                           IN[0-3]           1           1                              100.00 
                                          OUT[0-3]           1           1                              100.00 
                                               RST           1           1                              100.00 
                                           T1[3-0]           1           1                              100.00 
                                           T2[3-0]           1           1                              100.00 

Total Node Count     =         18 
Toggled Node Count   =         18 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (36 of 36 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U11/M2_W
=== Design Unit: work.SYNC
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M2_W

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SYNC.v
------------------------------------IF Branch------------------------------------
    18                                      2348     Count coming in to IF
    18              1                        896     	if(~RST) begin
    21              1                       1452     	end else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M2_W --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SYNC.v
    1                                                module SYNC #( 
    2                                                	parameter MEM_DEPTH  = 8,
    3                                                              PTR_SIZE   = $clog2(MEM_DEPTH)+1
    4                                                ) (
    5                                                   input                   CLK,
    6                                                   input  [PTR_SIZE-1 : 0] IN,
    7                                                   input                   RST,
    8                                                
    9                                                   output [PTR_SIZE-1 : 0] OUT
    10                                               );
    11                                               
    12                                               reg [PTR_SIZE-1 : 0] T1;
    13                                               reg [PTR_SIZE-1 : 0] T2;
    14                                               
    15                                               assign OUT = T2;
    16                                               
    17              1                       2348     always @(posedge CLK or negedge RST) begin
    18                                               	if(~RST) begin
    19              1                        896     		T1 <= 0;
    20              1                        896     		T2 <= 0;
    21                                               	end else begin
    22              1                       1452     		T1 <= IN;
    23              1                       1452     		T2 <= T1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         36        36         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M2_W --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               CLK           1           1                              100.00 
                                           IN[0-3]           1           1                              100.00 
                                          OUT[0-3]           1           1                              100.00 
                                               RST           1           1                              100.00 
                                           T1[3-0]           1           1                              100.00 
                                           T2[3-0]           1           1                              100.00 

Total Node Count     =         18 
Toggled Node Count   =         18 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (36 of 36 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U11/M3
=== Design Unit: work.FIFO_WR
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M3

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_WR.v
------------------------------------IF Branch------------------------------------
    23                                       644     Count coming in to IF
    23              1                          2     	if((W_PTR [PTR_SIZE-3:0] == WQ2_R_PTR [PTR_SIZE-3:0]) && (W_PTR[ADDR_WIDTH] != WQ2_R_PTR[ADDR_WIDTH]) && (W_PTR[ADDR_WIDTH-1] != WQ2_R_PTR[ADDR_WIDTH-1]) )
    25              1                        642     	else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    32                                      3196     Count coming in to IF
    32              1                       1792     	if(~W_RST_n) begin
    34              1                        320     	end else if (~W_FULL && W_EN) begin
                                            1084     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         4         1    80.00%

================================Condition Details================================

Condition Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M3 --

  File FIFO_WR.v
----------------Focused Condition View-------------------
Line       23 Item    1  (((W_PTR[1:0] == WQ2_R_PTR[1:0]) && (W_PTR[3] != WQ2_R_PTR[3])) && (W_PTR[2] != WQ2_R_PTR[2]))
Condition totals: 3 of 3 input terms covered = 100.00%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
  (W_PTR[1:0] == WQ2_R_PTR[1:0])         Y
      (W_PTR[3] != WQ2_R_PTR[3])         Y
      (W_PTR[2] != WQ2_R_PTR[2])         Y

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (W_PTR[1:0] == WQ2_R_PTR[1:0])_0  -                             
  Row   2:          1  (W_PTR[1:0] == WQ2_R_PTR[1:0])_1  ((W_PTR[2] != WQ2_R_PTR[2]) && (W_PTR[3] != WQ2_R_PTR[3]))
  Row   3:          1  (W_PTR[3] != WQ2_R_PTR[3])_0      (W_PTR[1:0] == WQ2_R_PTR[1:0])
  Row   4:          1  (W_PTR[3] != WQ2_R_PTR[3])_1      ((W_PTR[2] != WQ2_R_PTR[2]) && (W_PTR[1:0] == WQ2_R_PTR[1:0]))
  Row   5:          1  (W_PTR[2] != WQ2_R_PTR[2])_0      ((W_PTR[1:0] == WQ2_R_PTR[1:0]) && (W_PTR[3] != WQ2_R_PTR[3]))
  Row   6:          1  (W_PTR[2] != WQ2_R_PTR[2])_1      ((W_PTR[1:0] == WQ2_R_PTR[1:0]) && (W_PTR[3] != WQ2_R_PTR[3]))

----------------Focused Condition View-------------------
Line       34 Item    1  (~W_FULL && W_EN)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      W_FULL         N  '_1' not hit             Hit '_1'
        W_EN         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  W_FULL_0              W_EN                          
  Row   2:    ***0***  W_FULL_1              -                             
  Row   3:          1  W_EN_0                ~W_FULL                       
  Row   4:          1  W_EN_1                ~W_FULL                       


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M3 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_WR.v
    1                                                module FIFO_WR #( 
    2                                                
    3                                                 parameter MEM_DEPTH  = 8,
    4                                                           PTR_SIZE   = $clog2(MEM_DEPTH)+1,
    5                                                           ADDR_WIDTH = $clog2(MEM_DEPTH)
    6                                                ) (
    7                                                    input                          W_EN,
    8                                                    input                          W_RST_n,
    9                                                    input                          W_CLK,
    10                                                   input       [PTR_SIZE-1 : 0]   WQ2_R_PTR,
    11                                               
    12                                                   output reg                     W_FULL,
    13                                                   output reg  [PTR_SIZE-1 : 0]   W_PTR,
    14                                                   output reg  [ADDR_WIDTH-1 : 0] W_ADDR
    15                                               );
    16                                               
    17                                               reg [PTR_SIZE-1 : 0] W_PTR_TEMP;
    18                                               
    19                                               
    20                                               
    21                                               
    22              1                        644     always @(*) begin 
    23                                               	if((W_PTR [PTR_SIZE-3:0] == WQ2_R_PTR [PTR_SIZE-3:0]) && (W_PTR[ADDR_WIDTH] != WQ2_R_PTR[ADDR_WIDTH]) && (W_PTR[ADDR_WIDTH-1] != WQ2_R_PTR[ADDR_WIDTH-1]) )
    24              1                          2     		W_FULL=1;
    25                                               	else 
    26              1                        642     		W_FULL=0;
    27                                               
    28              1                        644     	W_ADDR  = W_PTR_TEMP [PTR_SIZE-2 : 0];
    29                                               end
    30                                               
    31              1                       3196     always @(posedge W_CLK or negedge W_RST_n) begin 
    32                                               	if(~W_RST_n) begin
    33              1                       1792     		W_PTR_TEMP <= 0;
    34                                               	end else if (~W_FULL && W_EN) begin
    35              1                        320     		W_PTR_TEMP <= W_PTR_TEMP+1;
    36                                               	end
    37                                               end
    38                                               
    39                                               
    40              1                        330     always @(*) begin
    41              1                        330             W_PTR={W_PTR_TEMP[3], W_PTR_TEMP[3]^W_PTR_TEMP[2], W_PTR_TEMP[2]^W_PTR_TEMP[1], W_PTR_TEMP[1]^W_PTR_TEMP[0]};

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         38        36         2    94.73%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M3 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                    WQ2_R_PTR[0-3]           1           1                              100.00 
                                       W_ADDR[2-0]           1           1                              100.00 
                                             W_CLK           1           1                              100.00 
                                              W_EN           1           1                              100.00 
                                            W_FULL           0           0                                0.00 
                                        W_PTR[3-0]           1           1                              100.00 
                                   W_PTR_TEMP[3-0]           1           1                              100.00 
                                           W_RST_n           1           1                              100.00 

Total Node Count     =         19 
Toggled Node Count   =         18 
Untoggled Node Count =          1 

Toggle Coverage      =      94.73% (36 of 38 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U11/M4
=== Design Unit: work.FIFO_RAM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         3         0   100.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M4

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_RAM.v
------------------------------------IF Branch------------------------------------
    20                                    503185     Count coming in to IF
    20              1                     501781     	if(~W_RST_n) begin
    23              1                        320     	end else if(W_CLK_EN) begin
                                            1084     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M4 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_RAM.v
    1                                                module FIFO_RAM #( 
    2                                                 parameter DATA_WIDTH = 8,
    3                                                           MEM_DEPTH  = 8,
    4                                                           ADDR_WIDTH = $clog2(MEM_DEPTH) 
    5                                                ) (
    6                                                    input                         W_CLK,
    7                                                    input                         W_CLK_EN,
    8                                                    input                         W_RST_n,
    9                                                    input      [DATA_WIDTH-1 : 0] W_DATA,
    10                                                   input      [ADDR_WIDTH-1 : 0] W_ADDR,
    11                                                   input      [ADDR_WIDTH-1 : 0] R_ADDR,
    12                                               
    13                                                   output reg [DATA_WIDTH-1 : 0] R_DATA
    14                                               );
    15                                               
    16                                               reg [DATA_WIDTH-1 : 0] MEM [MEM_DEPTH-1 : 0];
    17                                               reg [MEM_DEPTH-1 : 0] i;
    18                                               
    19              1                     503185     always @(posedge W_CLK or negedge W_RST_n) begin : proc_Write
    20                                               	if(~W_RST_n) begin
    21              1                     501781     		for(i=0 ; i<MEM_DEPTH ; i=i+1)
    21              2                    4014248     
    22              1                    4014248     		    MEM[i] <= 0;
    23                                               	end else if(W_CLK_EN) begin
    24              1                        320     		    MEM[W_ADDR] <= W_DATA;
    25              1                        320     		    i=i+1;
    26                                               	end
    27                                               end
    28                                               
    29              1                        568     always @(*) begin : proc_read
    30              1                        568     	R_DATA = MEM[R_ADDR];

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         66        66         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U11/M4 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                       R_ADDR[0-2]           1           1                              100.00 
                                       R_DATA[7-0]           1           1                              100.00 
                                       W_ADDR[0-2]           1           1                              100.00 
                                             W_CLK           1           1                              100.00 
                                          W_CLK_EN           1           1                              100.00 
                                       W_DATA[0-7]           1           1                              100.00 
                                           W_RST_n           1           1                              100.00 
                                            i[7-0]           1           1                              100.00 

Total Node Count     =         33 
Toggled Node Count   =         33 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (66 of 66 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER
=== Design Unit: work.FIFO_ASSER
=================================================================================

Assertion Coverage:
    Assertions                       6         6         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/proc_reset1/immed__5
                     FIFO_Asser.sv(5)                   0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/proc_fifo_read/immed__9
                     FIFO_Asser.sv(9)                   0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/proc_reset2/immed__14
                     FIFO_Asser.sv(14)                  0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/assert_prop1_F
                     FIFO_Asser.sv(20)                  0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/assert_prop2_F
                     FIFO_Asser.sv(25)                  0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/assert_prop3_F
                     FIFO_Asser.sv(30)                  0          1

Directive Coverage:
    Directives                       3         3         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/cvr_prop1_F 
                                         FIFO_ASSER Verilog  SVA  FIFO_Asser.sv(34)
                                                                               320 Covered   
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/cvr_prop2_F 
                                         FIFO_ASSER Verilog  SVA  FIFO_Asser.sv(35)
                                                                               320 Covered   
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/cvr_prop3_F 
                                         FIFO_ASSER Verilog  SVA  FIFO_Asser.sv(36)
                                                                               312 Covered   

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /U11
=== Design Unit: work.FIFO_TOP
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         1         1    50.00%

================================Expression Details================================

Expression Coverage for instance /\SYS_UVM_TOP#DUT_M /U11 --

  File FIFO_TOP.v
----------------Focused Expression View-----------------
Line       60 Item    1  (~FULL & W_INC)
Expression totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        FULL         N  '_1' not hit             Hit '_1'
       W_INC         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  FULL_0                W_INC                         
  Row   2:    ***0***  FULL_1                W_INC                         
  Row   3:          1  W_INC_0               ~FULL                         
  Row   4:          1  W_INC_1               ~FULL                         


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         92        90         2    97.82%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M /U11 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                             EMPTY           1           1                              100.00 
                                              FULL           0           0                                0.00 
                                      RD_DATA[0-7]           1           1                              100.00 
                                    RQ2_W_PTR[0-3]           1           1                              100.00 
                                       R_ADDR[0-2]           1           1                              100.00 
                                             R_CLK           1           1                              100.00 
                                             R_INC           1           1                              100.00 
                                        R_PTR[0-3]           1           1                              100.00 
                                             R_RST           1           1                              100.00 
                                    WQ2_R_PTR[0-3]           1           1                              100.00 
                                      WR_DATA[0-7]           1           1                              100.00 
                                       W_ADDR[0-2]           1           1                              100.00 
                                             W_CLK           1           1                              100.00 
                                             W_INC           1           1                              100.00 
                                        W_PTR[0-3]           1           1                              100.00 
                                             W_RST           1           1                              100.00 

Total Node Count     =         46 
Toggled Node Count   =         45 
Untoggled Node Count =          1 

Toggle Coverage      =      97.82% (90 of 92 bins)

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M /ASSERTIONS
=== Design Unit: work.SYS_Assertions
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /ASSERTIONS/#ublk#34179907#2/immed__4
                     Assertions.sv(4)                   0          1

=================================================================================
=== Instance: /\SYS_UVM_TOP#DUT_M 
=== Design Unit: work.SYS_TOP
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         1         4    20.00%

================================Branch Details================================

Branch Coverage for instance /\SYS_UVM_TOP#DUT_M 

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SYS_TOP.sv
------------------------------------CASE Branch------------------------------------
    173                                        1     Count coming in to CASE
    174             1                          1     	6'd32 :  DIV_RX = 8'd1 ;
    175             1                    ***0***     	6'd16 :  DIV_RX = 8'd2 ;	
    176             1                    ***0***     	6'd8  :  DIV_RX = 8'd4 ;	
    177             1                    ***0***     	6'd4  :  DIV_RX = 8'd8 ;
    178             1                    ***0***     	default   :  DIV_RX = 8'd1 ;					
Branch totals: 1 hit of 5 branches = 20.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         2         4    33.33%

================================Statement Details================================

Statement Coverage for instance /\SYS_UVM_TOP#DUT_M  --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File SYS_TOP.sv
    1                                                module SYS_TOP #(parameter ALU_OPERAND_WIDTH=8,
    2                                                	                       ALU_FUNCT_WIDTH=4,
    3                                                	                       DATA_SYNC_NUM_STAGES=2,
    4                                                	                       DATA_SYNC_BUS_WIDTH=8,
    5                                                	                       FIFO_DATA_WIDTH = 8,
    6                                                                           FIFO_MEM_DEPTH  = 8,
    7                                                                           REGFILE_DATA_WIDTH=8,
    8                                                	                       REGFILE_ADDR_WIDTH=4,
    9                                                	                       RST_SYNC_NUM_STAGES=2,
    10                                               	                       UART_DATA_WIDTH=8
    11                                               )(
    12                                                 SYS_IF.DUT DUT_IF
    13                                               );
    14                                                   // input DUT_IF.REF_CLK,    // Clock_1
    15                                                   // input DUT_IF.UART_CLK,   // Clock_2
    16                                                   // input rst_n,      // Asynchronous reset active low
    17                                                   // input RX_IN,
    18                                               
    19                                                   // output logic DUT_IF.TX_OUT,
    20                                                   // output logic RX_PAR_ERR,
    21                                                   // output logic RX_STP_ERR
    22                                               logic [3:0] REGFILE_ADDRESS;
    23                                               logic [ALU_FUNCT_WIDTH-1 : 0] ALU_FUN;
    24                                               logic [REGFILE_DATA_WIDTH-1 : 0] REGFILE_WrData, REGFILE_RdData, REG0, REG1, REG2, REG3;
    25                                               logic [2*ALU_OPERAND_WIDTH-1 :0] ALU_OUT;
    26                                               logic [FIFO_DATA_WIDTH-1 : 0] FIFO_P_DATA,FIFO_RD_DATA, sync_bus;
    27                                               logic [7:0] DIV_RX;
    28                                               logic [UART_DATA_WIDTH-1 : 0] RX_P_DATA;
    29                                               
    30                                               
    31                                               UART #(.DATA_WIDTH(UART_DATA_WIDTH)) U0 (
    32                                               	.TX_clk(TX_clk), 
    33                                               	.RX_clk(RX_clk),
    34                                               	.TX_ARSTn(UART_SYNC_RST), 
    35                                               	.RX_ARSTn(UART_SYNC_RST),
    36                                                   .RX_P_DATA(RX_P_DATA), 
    37                                                   .TX_PAR_EN(REG2[0]),
    38                                                   .TX_PAR_TYP(REG2[1]), 
    39                                                   .TX_P_DATA(FIFO_RD_DATA), 
    40                                                   .TXDATA_VALID(~FIFO_EMPTY),
    41                                                   .TX_S_DATA(DUT_IF.TX_OUT), 
    42                                                   .TX_BUSY(TX_BUSY), 
    43                                                   .RX_Prescale(REG2[7:2]), 
    44                                                   .RX_PAR_EN(REG2[0]), 
    45                                                   .RX_PAR_TYP(REG2[1]),
    46                                                   .RX_IN(DUT_IF.RX_IN), 
    47                                                   .RX_DATA_VLD(RX_DATA_VLD), 
    48                                                   .RX_PAR_ERR(DUT_IF.RX_PAR_ERR), 
    49                                                   .RX_STP_ERR(DUT_IF.RX_STP_ERR)
    50                                               );
    51                                               
    52                                               
    53                                               
    54                                               CLK_DIV U1_TX (
    55                                                   .i_ref_clk(DUT_IF.UART_CLK), 
    56                                                   .i_clk_en(1'b1), 
    57                                                   .i_rst_n(DUT_IF.rst_n), 
    58                                                   .i_div_ratio(REG3), 
    59                                                   .o_div_clk(TX_clk)
    60                                               );
    61                                               
    62                                               CLK_DIV U2_RX (.i_ref_clk(DUT_IF.UART_CLK), 
    63                                                   .i_clk_en(1'b1), 
    64                                                   .i_rst_n(DUT_IF.rst_n), 
    65                                                   .i_div_ratio(DIV_RX), 
    66                                                   .o_div_clk(RX_clk)
    67                                               );
    68                                               
    69                                               DATA_SYNC #(.NUM_STAGES(DATA_SYNC_NUM_STAGES), .BUS_WIDTH(DATA_SYNC_BUS_WIDTH)) U3 (
    70                                                   .rst_n(REF_SYNC_RST),
    71                                                   .clk(DUT_IF.REF_CLK),
    72                                                   .bus_enable(RX_DATA_VLD), 
    73                                                   .Unsync_bus(RX_P_DATA), 
    74                                                   .sync_bus(sync_bus), 
    75                                                   .enable_pulse(enable_pulse)
    76                                               );
    77                                               
    78                                               
    79                                               SYS_CONTROL U4 (
    80                                                   .rst_n(REF_SYNC_RST), 
    81                                                   .CLK(DUT_IF.REF_CLK), 
    82                                                   .REGFILE_RdData(REGFILE_RdData), 
    83                                                   .REGFILE_RdData_VLD(REGFILE_RdData_VLD),      
    84                                                   .ALU_OUT(ALU_OUT), 
    85                                                   .ALU_OUT_VLD(ALU_OUT_VLD), 
    86                                                   .RX_P_DATA(sync_bus),  
    87                                                   .RX_D_VLD(enable_pulse),                  
    88                                                   .FIFO_FULL(FIFO_FULL),
    89                                                   .ALU_EN(ALU_EN), 
    90                                                   .CLK_GATE_EN(CLK_GATE_EN), 
    91                                                   .CLKDIV_EN(CLKDIV_EN),
    92                                                   .REGFILE_WrEn(REGFILE_WrEn), 
    93                                                   .REGFILE_RdEn(REGFILE_RdEn), 
    94                                                   .ALU_FUN(ALU_FUN), 
    95                                                   .REGFILE_ADDRESS(REGFILE_ADDRESS),
    96                                                   .REGFILE_WrData(REGFILE_WrData), 
    97                                                   .FIFO_P_DATA(FIFO_P_DATA), 
    98                                                   .FIFO_WR_INC(FIFO_WR_INC)
    99                                               );
    100                                              
    101                                              REG_FILE U5 (
    102                                                  .rst_n(REF_SYNC_RST), 
    103                                                  .CLK(DUT_IF.REF_CLK), 
    104                                                  .ADDRESS(REGFILE_ADDRESS), 
    105                                                  .WrEn(REGFILE_WrEn), 
    106                                                  .RdEn(REGFILE_RdEn),
    107                                                  .WrData(REGFILE_WrData),
    108                                                  .RdData_Valid(REGFILE_RdData_VLD),
    109                                                  .RdData(REGFILE_RdData),
    110                                                  .REG0(REG0),
    111                                                  .REG1(REG1),
    112                                                  .REG2(REG2),
    113                                                  .REG3(REG3)
    114                                              );
    115                                              
    116                                              RST_SYNC #(.NUM_STAGES(RST_SYNC_NUM_STAGES)) U6 (
    117                                              	.clk(DUT_IF.REF_CLK),
    118                                              	.RST(DUT_IF.rst_n),
    119                                              	.SYNC_RST(REF_SYNC_RST)
    120                                              );
    121                                              
    122                                              ALU U7 (
    123                                                  .rst_n(REF_SYNC_RST), 
    124                                                  .CLK(GATED_CLK), 
    125                                                  .ALU_FUN(ALU_FUN), 
    126                                                  .ALU_OUT(ALU_OUT), 
    127                                                  .ENABLE(ALU_EN), 
    128                                                  .A(REG0), 
    129                                                  .B(REG1),
    130                                                  .OUT_VALID(ALU_OUT_VLD)
    131                                              );
    132                                              
    133                                              
    134                                              
    135                                              CLK_GATE U8 (
    136                                                  .CLK(DUT_IF.REF_CLK), 
    137                                                  .CLK_EN(CLK_GATE_EN), 
    138                                                  .GATED_CLK(GATED_CLK)
    139                                              );
    140                                              
    141                                              RST_SYNC #(.NUM_STAGES(RST_SYNC_NUM_STAGES)) U9 (
    142                                              	.clk(DUT_IF.UART_CLK),
    143                                              	.RST(DUT_IF.rst_n),
    144                                              	.SYNC_RST(UART_SYNC_RST)
    145                                              );
    146                                              
    147                                              PULSE_GEN  U10 (
    148                                              	.rst_n (UART_SYNC_RST),
    149                                              	.clk   (TX_clk),
    150                                              	.enable(TX_BUSY),
    151                                              	.pulse (BUSY_PULSE)
    152                                              );
    153                                              
    154                                              FIFO_TOP #(.DATA_WIDTH(FIFO_DATA_WIDTH), .MEM_DEPTH(FIFO_MEM_DEPTH)) U11 (
    155                                              	.W_CLK  (DUT_IF.REF_CLK),
    156                                              	.W_RST  (REF_SYNC_RST),
    157                                              	.W_INC  (FIFO_WR_INC),
    158                                              	.R_CLK  (TX_clk),
    159                                              	.R_RST  (UART_SYNC_RST),
    160                                              	.R_INC  (BUSY_PULSE),
    161                                              	.WR_DATA(FIFO_P_DATA),
    162                                              	.FULL   (FIFO_FULL),
    163                                              	.EMPTY  (FIFO_EMPTY),
    164                                              	.RD_DATA(FIFO_RD_DATA)
    165                                              );
    166                                              
    167                                              
    168                                              
    169                                              
    170                                              ///////////////////////////////////////////////////////////////////////////////////////////////////
    171             1                          1     always @(*)
    172                                                begin
    173                                              	case(REG2[7:2]) 
    174             1                          1     	6'd32 :  DIV_RX = 8'd1 ;
    175             1                    ***0***     	6'd16 :  DIV_RX = 8'd2 ;	
    176             1                    ***0***     	6'd8  :  DIV_RX = 8'd4 ;	
    177             1                    ***0***     	6'd4  :  DIV_RX = 8'd8 ;
    178             1                    ***0***     	default   :  DIV_RX = 8'd1 ;					

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        262       222        40    84.73%

================================Toggle Details================================

Toggle Coverage for instance /\SYS_UVM_TOP#DUT_M  --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                            ALU_EN           1           1                              100.00 
                                      ALU_FUN[3-0]           1           1                              100.00 
                                     ALU_OUT[15-0]           1           1                              100.00 
                                       ALU_OUT_VLD           1           1                              100.00 
                                        BUSY_PULSE           1           1                              100.00 
                                         CLKDIV_EN           0           0                                0.00 
                                       CLK_GATE_EN           1           1                              100.00 
                                       DIV_RX[7-0]           0           0                                0.00 
                                        FIFO_EMPTY           1           1                              100.00 
                                         FIFO_FULL           0           0                                0.00 
                                  FIFO_P_DATA[7-0]           1           1                              100.00 
                                 FIFO_RD_DATA[7-0]           1           1                              100.00 
                                       FIFO_WR_INC           1           1                              100.00 
                                         GATED_CLK           1           1                              100.00 
                                      REF_SYNC_RST           1           1                              100.00 
                                         REG0[7-0]           1           1                              100.00 
                                         REG1[7-0]           1           1                              100.00 
                                         REG2[7-2]           0           0                                0.00 
                                         REG2[1-0]           1           1                              100.00 
                                         REG3[7-6]           0           0                                0.00 
                                         REG3[5-2]           1           1                              100.00 
                                         REG3[1-0]           0           0                                0.00 
                              REGFILE_ADDRESS[3-0]           1           1                              100.00 
                               REGFILE_RdData[7-0]           1           1                              100.00 
                                REGFILE_RdData_VLD           1           1                              100.00 
                                      REGFILE_RdEn           1           1                              100.00 
                               REGFILE_WrData[7-0]           1           1                              100.00 
                                      REGFILE_WrEn           1           1                              100.00 
                                       RX_DATA_VLD           1           1                              100.00 
                                    RX_P_DATA[7-0]           1           1                              100.00 
                                            RX_clk           1           1                              100.00 
                                           TX_BUSY           1           1                              100.00 
                                            TX_clk           1           1                              100.00 
                                     UART_SYNC_RST           1           1                              100.00 
                                      enable_pulse           1           1                              100.00 
                                     sync_bus[7-0]           1           1                              100.00 

Total Node Count     =        131 
Toggled Node Count   =        111 
Untoggled Node Count =         20 

Toggle Coverage      =      84.73% (222 of 262 bins)


DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop1_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(135)
                                                                               774 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop2_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(136)
                                                                               774 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop3_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(137)
                                                                               731 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop4_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(138)
                                                                               540 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop5_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(139)
                                                                               540 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop6_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(140)
                                                                                43 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop7_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(141)
                                                                               312 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop8_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(142)
                                                                               312 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop9_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(143)
                                                                               311 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop10_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(144)
                                                                               310 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop11_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(145)
                                                                               310 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop12_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(146)
                                                                               310 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop13_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(147)
                                                                               309 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop14_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(148)
                                                                               309 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop15_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(149)
                                                                               309 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop16_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(150)
                                                                               127 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop17_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(151)
                                                                                14 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop18_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(152)
                                                                               168 Covered   
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/cvr_prop19_U 
                                         UART_Assertions Verilog  SVA  UART_Assertions.sv(153)
                                                                               141 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop1_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(161)
                                                                                65 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop2_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(162)
                                                                                61 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop3_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(163)
                                                                                83 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop4_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(164)
                                                                                65 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop5_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(165)
                                                                                61 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop6_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(166)
                                                                                61 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop7_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(167)
                                                                                56 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop8_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(168)
                                                                                56 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop9_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(169)
                                                                                76 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop10_U 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(170)
                                                                                72 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop11_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(171)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop12_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(172)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop13_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(173)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop14_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(174)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop15_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(175)
                                                                               132 Covered   
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/cvr_prop16_C 
                                         CTRL_Assertions Verilog  SVA  CTRL_Assertions.sv(176)
                                                                                60 Covered   
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/cvr_prop1_R 
                                         REG_FILE_Asser Verilog  SVA  RF_Asser.sv(21)  209 Covered   
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/cvr_prop2_R 
                                         REG_FILE_Asser Verilog  SVA  RF_Asser.sv(22)   56 Covered   
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/cvr_prop1_F 
                                         FIFO_ASSER Verilog  SVA  FIFO_Asser.sv(34)
                                                                               320 Covered   
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/cvr_prop2_F 
                                         FIFO_ASSER Verilog  SVA  FIFO_Asser.sv(35)
                                                                               320 Covered   
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/cvr_prop3_F 
                                         FIFO_ASSER Verilog  SVA  FIFO_Asser.sv(36)
                                                                               312 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 40

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/proc_reset_RX/immed__6
                     UART_Assertions.sv(6)              0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop1_U
                     UART_Assertions.sv(13)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop2_U
                     UART_Assertions.sv(19)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop3_U
                     UART_Assertions.sv(25)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop4_U
                     UART_Assertions.sv(32)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop5_U
                     UART_Assertions.sv(38)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop6_U
                     UART_Assertions.sv(44)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/proc_reset_TX/immed__52
                     UART_Assertions.sv(52)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop7_U
                     UART_Assertions.sv(59)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop8_U
                     UART_Assertions.sv(65)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop9_U
                     UART_Assertions.sv(71)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop10_U
                     UART_Assertions.sv(77)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop11_U
                     UART_Assertions.sv(83)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop12_U
                     UART_Assertions.sv(89)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop13_U
                     UART_Assertions.sv(95)             0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop14_U
                     UART_Assertions.sv(101)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop15_U
                     UART_Assertions.sv(107)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop16_U
                     UART_Assertions.sv(113)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop17_U
                     UART_Assertions.sv(119)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop18_U
                     UART_Assertions.sv(125)            0          1
/\SYS_UVM_TOP#DUT_M /U0/UART_ASSERTIONS/assert_prop19_U
                     UART_Assertions.sv(131)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/proc_reset_RX/immed__25
                     CTRL_Assertions.sv(25)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop1_C
                     CTRL_Assertions.sv(37)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop2_C
                     CTRL_Assertions.sv(45)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop3_C
                     CTRL_Assertions.sv(53)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop4_C
                     CTRL_Assertions.sv(61)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop5_C
                     CTRL_Assertions.sv(69)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop6_C
                     CTRL_Assertions.sv(77)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop7_C
                     CTRL_Assertions.sv(85)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop8_C
                     CTRL_Assertions.sv(93)             0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop9_C
                     CTRL_Assertions.sv(101)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop10_C
                     CTRL_Assertions.sv(109)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop11_C
                     CTRL_Assertions.sv(117)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop12_C
                     CTRL_Assertions.sv(125)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop13_C
                     CTRL_Assertions.sv(133)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop14_C
                     CTRL_Assertions.sv(141)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop15_C
                     CTRL_Assertions.sv(149)            0          1
/\SYS_UVM_TOP#DUT_M /U4/CTRL_Asser/assert_prop16_C
                     CTRL_Assertions.sv(157)            1          1
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/proc_reset/immed__4
                     RF_Asser.sv(4)                     0          1
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/assert_prop1_R
                     RF_Asser.sv(10)                    0          1
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/assert_prop2_R
                     RF_Asser.sv(15)                    0          1
/\SYS_UVM_TOP#DUT_M /U5/RF_Asser/#ublk#82509986#17/immed__18
                     RF_Asser.sv(18)                    0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/proc_reset1/immed__5
                     FIFO_Asser.sv(5)                   0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/proc_fifo_read/immed__9
                     FIFO_Asser.sv(9)                   0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/proc_reset2/immed__14
                     FIFO_Asser.sv(14)                  0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/assert_prop1_F
                     FIFO_Asser.sv(20)                  0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/assert_prop2_F
                     FIFO_Asser.sv(25)                  0          1
/\SYS_UVM_TOP#DUT_M /U11/Fifo_ASSER/assert_prop3_F
                     FIFO_Asser.sv(30)                  0          1
/\SYS_UVM_TOP#DUT_M /ASSERTIONS/#ublk#34179907#2/immed__4
                     Assertions.sv(4)                   0          1

Total Coverage By Instance (filtered view): 86.53%

