<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: RISCVArch Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="classRISCVArch-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RISCVArch Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="RISCVArch_8h_source.html">RISCVArch.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for RISCVArch:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch__inherit__graph.png" border="0" usemap="#RISCVArch_inherit__map" alt="Inheritance graph"/></div>
<map name="RISCVArch_inherit__map" id="RISCVArch_inherit__map">
<area shape="rect" title=" " alt="" coords="759,97,848,123"/>
<area shape="rect" href="classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture" alt="" coords="593,97,711,123"/>
<area shape="rect" href="classetiss_1_1CPUArchRegListenerInterface.html" title="allows to inform plugins about changes to a register that is present in the cpu structure." alt="" coords="333,5,528,47"/>
<area shape="rect" href="classetiss_1_1CPUArchCPUManipulation.html" title="interface for cpu structure access." alt="" coords="316,71,545,98"/>
<area shape="rect" href="classetiss_1_1CPUArchDefaultPlugins.html" title="provides common basic plugins" alt="" coords="325,122,537,149"/>
<area shape="rect" href="classetiss_1_1TranslationPlugin.html" title="allows to add code to the translation of instructions" alt="" coords="345,173,517,199"/>
<area shape="rect" href="classetiss_1_1Plugin.html" title="base plugin class that provides access to different plugin functions if present" alt="" coords="167,173,268,199"/>
<area shape="rect" href="classetiss_1_1ToString.html" title="Marker interface for toString() support." alt="" coords="5,173,119,199"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for RISCVArch:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch__coll__graph.png" border="0" usemap="#RISCVArch_coll__map" alt="Collaboration graph"/></div>
<map name="RISCVArch_coll__map" id="RISCVArch_coll__map">
<area shape="rect" title=" " alt="" coords="1141,190,1230,217"/>
<area shape="rect" href="classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture" alt="" coords="764,122,881,149"/>
<area shape="rect" href="classetiss_1_1Plugin.html" title="base plugin class that provides access to different plugin functions if present" alt="" coords="1135,607,1236,634"/>
<area shape="rect" title=" " alt="" coords="1687,91,1852,132"/>
<area shape="rect" href="classetiss_1_1CPUArchRegListenerInterface.html" title="allows to inform plugins about changes to a register that is present in the cpu structure." alt="" coords="327,5,521,47"/>
<area shape="rect" href="classetiss_1_1CPUArchCPUManipulation.html" title="interface for cpu structure access." alt="" coords="309,71,539,98"/>
<area shape="rect" href="classetiss_1_1CPUArchDefaultPlugins.html" title="provides common basic plugins" alt="" coords="318,122,530,149"/>
<area shape="rect" href="classetiss_1_1TranslationPlugin.html" title="allows to add code to the translation of instructions" alt="" coords="1470,325,1642,351"/>
<area shape="rect" href="classetiss_1_1InterruptListenerPlugin.html" title=" " alt="" coords="1471,744,1641,785"/>
<area shape="rect" href="classetiss_1_1RegisterDevicePlugin.html" title="RegisterDevicePlugin::changedRegister is called if a supported register has been changed." alt="" coords="1456,525,1656,551"/>
<area shape="rect" href="classetiss_1_1CoroutinePlugin.html" title="this plugin will be called before a block is executed." alt="" coords="1474,466,1638,493"/>
<area shape="rect" title=" " alt="" coords="1473,627,1639,668"/>
<area shape="rect" href="classetiss_1_1SystemWrapperPlugin.html" title="this plugin allows to wrap the ETISS_System interface" alt="" coords="1453,693,1659,719"/>
<area shape="rect" href="classetiss_1_1ToString.html" title="Marker interface for toString() support." alt="" coords="766,450,879,477"/>
<area shape="rect" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS." alt="" coords="2635,921,2753,947"/>
<area shape="rect" title=" " alt="" coords="1876,872,2056,913"/>
<area shape="rect" href="structETISS__CPU.html" title="basic cpu state structure needed for execution of any cpu architecture." alt="" coords="777,1201,869,1227"/>
<area shape="rect" href="classetiss_1_1mm_1_1MMU.html" title=" " alt="" coords="1491,1301,1621,1327"/>
<area shape="rect" title=" " alt="" coords="341,1099,507,1126"/>
<area shape="rect" title=" " alt="" coords="399,1150,449,1177"/>
<area shape="rect" title=" " alt="" coords="373,1201,475,1227"/>
<area shape="rect" title=" " alt="" coords="393,1251,455,1278"/>
<area shape="rect" title=" " alt="" coords="743,625,903,651"/>
<area shape="rect" title="STL class." alt="" coords="381,399,467,426"/>
<area shape="rect" href="classetiss_1_1JIT.html" title="compiler interface for just in time compilation of generated C code" alt="" coords="784,877,861,903"/>
<area shape="rect" title=" " alt="" coords="740,265,905,291"/>
<area shape="rect" title="STL class." alt="" coords="5,392,144,433"/>
<area shape="rect" href="classetiss_1_1CPUCore_1_1InterruptVectorWrapper.html" title=" " alt="" coords="2279,883,2462,924"/>
<area shape="rect" title=" " alt="" coords="2824,948,2980,989"/>
<area shape="rect" href="classetiss_1_1VirtualStructSupport.html" title=" " alt="" coords="2275,759,2467,786"/>
<area shape="rect" href="classetiss_1_1InterruptVector.html" title="interface to set interrupt bits" alt="" coords="1887,1047,2045,1074"/>
<area shape="rect" title=" " alt="" coords="1160,1018,1211,1045"/>
<area shape="rect" href="classetiss_1_1VirtualStruct.html" title="abstract representation of an module of a simulation which could be a embedded device of the cpu of a..." alt="" coords="1895,979,2037,1006"/>
<area shape="rect" href="classetiss_1_1fault_1_1Injector.html" title=" " alt="" coords="1482,861,1630,887"/>
<area shape="rect" title=" " alt="" coords="1260,853,1425,895"/>
<area shape="rect" title=" " alt="" coords="2288,959,2453,1000"/>
<area shape="rect" title=" " alt="" coords="1455,912,1657,953"/>
<area shape="rect" title=" " alt="" coords="1462,1041,1650,1112"/>
<area shape="rect" title=" " alt="" coords="1508,1137,1604,1163"/>
<area shape="rect" title=" " alt="" coords="2080,675,2251,716"/>
<area shape="rect" title=" " alt="" coords="3093,905,3281,947"/>
<area shape="rect" title=" " alt="" coords="2083,1289,2248,1331"/>
<area shape="rect" title=" " alt="" coords="34,1062,115,1089"/>
<area shape="rect" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html" title="provides to architecture dependent registers as defined by gdb" alt="" coords="357,184,491,225"/>
<area shape="rect" href="structETISS__System.html" title="memory access and time synchronization functions." alt="" coords="765,995,880,1022"/>
<area shape="rect" title=" " alt="" coords="399,879,449,906"/>
<area shape="rect" title=" " alt="" coords="381,998,467,1025"/>
<area shape="rect" title="STL class." alt="" coords="2325,1403,2417,1430"/>
<area shape="rect" title=" " alt="" coords="2351,1458,2390,1485"/>
<area shape="rect" href="classRISCVGDBCore.html" title="This class is the brige between RISCV architecture and gdbserver." alt="" coords="763,190,883,217"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af01f58dd4f526311383389507a527c23"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#af01f58dd4f526311383389507a527c23">RISCVArch</a> ()</td></tr>
<tr class="separator:af01f58dd4f526311383389507a527c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522738b688473f83146d23e635cc3238"><td class="memItemLeft" align="right" valign="top">virtual const std::set&lt; std::string &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a522738b688473f83146d23e635cc3238">getListenerSupportedRegisters</a> ()</td></tr>
<tr class="separator:a522738b688473f83146d23e635cc3238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1646f763d086af4e999295e5c5552584"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a1646f763d086af4e999295e5c5552584">newCPU</a> ()</td></tr>
<tr class="memdesc:a1646f763d086af4e999295e5c5552584"><td class="mdescLeft">&#160;</td><td class="mdescRight">allocate new cpu structure  <a href="classRISCVArch.html#a1646f763d086af4e999295e5c5552584">More...</a><br /></td></tr>
<tr class="separator:a1646f763d086af4e999295e5c5552584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f9bbceb62307c077347a015742fc14"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a39f9bbceb62307c077347a015742fc14">resetCPU</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="el" href="etiss-private_2include_2etiss_2fpu_2386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> *startpointer)</td></tr>
<tr class="memdesc:a39f9bbceb62307c077347a015742fc14"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset cpu (structure)  <a href="classRISCVArch.html#a39f9bbceb62307c077347a015742fc14">More...</a><br /></td></tr>
<tr class="separator:a39f9bbceb62307c077347a015742fc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6faff47753ddf78f2338d15143396fb4"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a6faff47753ddf78f2338d15143396fb4">deleteCPU</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *)</td></tr>
<tr class="memdesc:a6faff47753ddf78f2338d15143396fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">delete cpu structure  <a href="classRISCVArch.html#a6faff47753ddf78f2338d15143396fb4">More...</a><br /></td></tr>
<tr class="separator:a6faff47753ddf78f2338d15143396fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39f9e5877730482056cb012126b68d7"><td class="memItemLeft" align="right" valign="top">virtual std::shared_ptr&lt; <a class="el" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#ad39f9e5877730482056cb012126b68d7">getVirtualStruct</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:ad39f9e5877730482056cb012126b68d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">get the VirtualStruct of the core to mitigate register access  <a href="classRISCVArch.html#ad39f9e5877730482056cb012126b68d7">More...</a><br /></td></tr>
<tr class="separator:ad39f9e5877730482056cb012126b68d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9756c6001a38a4afb2e71ab4346ce353"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a9756c6001a38a4afb2e71ab4346ce353">getMaximumInstructionSizeInBytes</a> ()</td></tr>
<tr class="separator:a9756c6001a38a4afb2e71ab4346ce353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af460d28df9fb2ef69aba9c317f23b345"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#af460d28df9fb2ef69aba9c317f23b345">getInstructionSizeInBytes</a> ()</td></tr>
<tr class="separator:af460d28df9fb2ef69aba9c317f23b345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ddd77fed3b72938510a25ea9aa6687"><td class="memItemLeft" align="right" valign="top">virtual const std::set&lt; std::string &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a41ddd77fed3b72938510a25ea9aa6687">getHeaders</a> () const</td></tr>
<tr class="memdesc:a41ddd77fed3b72938510a25ea9aa6687"><td class="mdescLeft">&#160;</td><td class="mdescRight">required headers (RISCV.h)  <a href="classRISCVArch.html#a41ddd77fed3b72938510a25ea9aa6687">More...</a><br /></td></tr>
<tr class="separator:a41ddd77fed3b72938510a25ea9aa6687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8189cc902106c49b67d0baa18d38e1a9"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="etiss-private_2include_2etiss_2fpu_2386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a8189cc902106c49b67d0baa18d38e1a9">handleException</a> (<a class="el" href="etiss-private_2include_2etiss_2fpu_2386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> code, <a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a8189cc902106c49b67d0baa18d38e1a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will be called automatically in order to handling architecure dependent exceptions such as interrupt, system call, illegal instructions.  <a href="classRISCVArch.html#a8189cc902106c49b67d0baa18d38e1a9">More...</a><br /></td></tr>
<tr class="separator:a8189cc902106c49b67d0baa18d38e1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac984aa0e1c086f4460b30644b69bda42"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#ac984aa0e1c086f4460b30644b69bda42">initInstrSet</a> (<a class="el" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;) const</td></tr>
<tr class="memdesc:ac984aa0e1c086f4460b30644b69bda42"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is called during CPUArch initialization.  <a href="classRISCVArch.html#ac984aa0e1c086f4460b30644b69bda42">More...</a><br /></td></tr>
<tr class="separator:ac984aa0e1c086f4460b30644b69bda42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0966cad99ed72bb544b2ade34a186449"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a0966cad99ed72bb544b2ade34a186449">initCodeBlock</a> (<a class="el" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;cb) const</td></tr>
<tr class="memdesc:a0966cad99ed72bb544b2ade34a186449"><td class="mdescLeft">&#160;</td><td class="mdescRight">called before instructions are translated for the code block  <a href="classRISCVArch.html#a0966cad99ed72bb544b2ade34a186449">More...</a><br /></td></tr>
<tr class="separator:a0966cad99ed72bb544b2ade34a186449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a9cf4b3217e56f48280dec5ba597773"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a0a9cf4b3217e56f48280dec5ba597773">compensateEndianess</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="el" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp;ba) const</td></tr>
<tr class="memdesc:a0a9cf4b3217e56f48280dec5ba597773"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target architecture may have inconsistent endianess.  <a href="classRISCVArch.html#a0a9cf4b3217e56f48280dec5ba597773">More...</a><br /></td></tr>
<tr class="separator:a0a9cf4b3217e56f48280dec5ba597773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936a36cbb7ff667bce303d8b8fcf2d3f"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a936a36cbb7ff667bce303d8b8fcf2d3f">createInterruptVector</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a936a36cbb7ff667bce303d8b8fcf2d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">If interrupt handling is expected, vector table could be provided to support interrupt triggering.  <a href="classRISCVArch.html#a936a36cbb7ff667bce303d8b8fcf2d3f">More...</a><br /></td></tr>
<tr class="separator:a936a36cbb7ff667bce303d8b8fcf2d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7255826bf5faa610ace3ecd8d7a02e9"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#ae7255826bf5faa610ace3ecd8d7a02e9">deleteInterruptVector</a> (<a class="el" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *vec, <a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:ae7255826bf5faa610ace3ecd8d7a02e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">delete an allocated interrupt vector object  <a href="classRISCVArch.html#ae7255826bf5faa610ace3ecd8d7a02e9">More...</a><br /></td></tr>
<tr class="separator:ae7255826bf5faa610ace3ecd8d7a02e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05092bf775463b51ee02ad7483ea125b"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a05092bf775463b51ee02ad7483ea125b">getGDBCore</a> ()</td></tr>
<tr class="memdesc:a05092bf775463b51ee02ad7483ea125b"><td class="mdescLeft">&#160;</td><td class="mdescRight">get the GDBcore for <a class="el" href="structRISCV.html">RISCV</a> architecture  <a href="classRISCVArch.html#a05092bf775463b51ee02ad7483ea125b">More...</a><br /></td></tr>
<tr class="separator:a05092bf775463b51ee02ad7483ea125b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1CPUArch"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1CPUArch')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></td></tr>
<tr class="memitem:a4b3974a660232e47dc0aaa3014da6394 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a4b3974a660232e47dc0aaa3014da6394">CPUArch</a> (std::string archname)</td></tr>
<tr class="separator:a4b3974a660232e47dc0aaa3014da6394 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3431d9d224565434a93423439e3a008 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#af3431d9d224565434a93423439e3a008">~CPUArch</a> ()</td></tr>
<tr class="separator:af3431d9d224565434a93423439e3a008 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18054a0c010ec14c632918ecce6339a inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#ab18054a0c010ec14c632918ecce6339a">getArchName</a> () const</td></tr>
<tr class="memdesc:ab18054a0c010ec14c632918ecce6339a inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the name of this architecture.  <a href="classetiss_1_1CPUArch.html#ab18054a0c010ec14c632918ecce6339a">More...</a><br /></td></tr>
<tr class="separator:ab18054a0c010ec14c632918ecce6339a inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad">getName</a> () const</td></tr>
<tr class="memdesc:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the name of this architecture.  <a href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad">More...</a><br /></td></tr>
<tr class="separator:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51f2d2f8f3c8ecb199938156ce5553e1 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a51f2d2f8f3c8ecb199938156ce5553e1">getMaximumInstructionsPerMetaInstruction</a> ()</td></tr>
<tr class="memdesc:a51f2d2f8f3c8ecb199938156ce5553e1 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum number of instructions in a meta instruction  <a href="classetiss_1_1CPUArch.html#a51f2d2f8f3c8ecb199938156ce5553e1">More...</a><br /></td></tr>
<tr class="separator:a51f2d2f8f3c8ecb199938156ce5553e1 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed39e34187f1ba96046fd90c7e9716d7 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#aed39e34187f1ba96046fd90c7e9716d7">getSuperInstructionCount</a> ()</td></tr>
<tr class="memdesc:aed39e34187f1ba96046fd90c7e9716d7 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">fixed number of sub instructions per instruction (e.g.  <a href="classetiss_1_1CPUArch.html#aed39e34187f1ba96046fd90c7e9716d7">More...</a><br /></td></tr>
<tr class="separator:aed39e34187f1ba96046fd90c7e9716d7 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571cb18c6924046f709894b95bf597fd inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a571cb18c6924046f709894b95bf597fd">getBlockGlobalCode</a> ()</td></tr>
<tr class="memdesc:a571cb18c6924046f709894b95bf597fd inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">get c++ code snippet that is placed at the top of a translated block  <a href="classetiss_1_1CPUArch.html#a571cb18c6924046f709894b95bf597fd">More...</a><br /></td></tr>
<tr class="separator:a571cb18c6924046f709894b95bf597fd inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6db14472033fbfa09dea3d29ebacfa inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#abb6db14472033fbfa09dea3d29ebacfa">unlikelyInstruction</a> (<a class="el" href="etiss-private_2include_2etiss_2fpu_2386-GCC_8h.html#a2d76431d1047f8ec8a0e1cb64a4cd54c">etiss::uint8</a> *instr, unsigned <a class="el" href="opencl-c_8h.html#a5239ad4a82703f59e38e2051506250c3">length</a>, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> &amp;ismetainstruction)</td></tr>
<tr class="memdesc:abb6db14472033fbfa09dea3d29ebacfa inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if the given data is unlikely to be an instruction.  <a href="classetiss_1_1CPUArch.html#abb6db14472033fbfa09dea3d29ebacfa">More...</a><br /></td></tr>
<tr class="separator:abb6db14472033fbfa09dea3d29ebacfa inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34011e70c796236fb850a63b0b8bfd32 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a34011e70c796236fb850a63b0b8bfd32">getIncludePath</a> ()</td></tr>
<tr class="memdesc:a34011e70c796236fb850a63b0b8bfd32 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns a path that will be used to look up header files  <a href="classetiss_1_1CPUArch.html#a34011e70c796236fb850a63b0b8bfd32">More...</a><br /></td></tr>
<tr class="separator:a34011e70c796236fb850a63b0b8bfd32 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58f087b803dd678dd5b7700d92cadc4 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#af58f087b803dd678dd5b7700d92cadc4">finalizeInstrSet</a> (<a class="el" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;) const</td></tr>
<tr class="memdesc:af58f087b803dd678dd5b7700d92cadc4 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">the default behavior of this function of a cpu arch is to add "cpu-&gt;cpuTime_ps += cpu-&gt;cpuCycleTime_ps;" if the cpu time update group is not in use  <a href="classetiss_1_1CPUArch.html#af58f087b803dd678dd5b7700d92cadc4">More...</a><br /></td></tr>
<tr class="separator:af58f087b803dd678dd5b7700d92cadc4 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a2785f9898eb9186c6bae3b3066b43623">newMMU</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">It is an interface to instanciate a Memory Management Unit.  <a href="classetiss_1_1CPUArch.html#a2785f9898eb9186c6bae3b3066b43623">More...</a><br /></td></tr>
<tr class="separator:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a507d360b6b4441875c17fa58d8893344 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a507d360b6b4441875c17fa58d8893344">CPUArch</a> (std::string archname)</td></tr>
<tr class="separator:a507d360b6b4441875c17fa58d8893344 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c7736b1cedb366d212651e621cf488 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a95c7736b1cedb366d212651e621cf488">~CPUArch</a> ()</td></tr>
<tr class="separator:a95c7736b1cedb366d212651e621cf488 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675cbed7a759d50e93207b19c89a9899 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a675cbed7a759d50e93207b19c89a9899">getArchName</a> () const</td></tr>
<tr class="memdesc:a675cbed7a759d50e93207b19c89a9899 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the name of this architecture.  <a href="classetiss_1_1CPUArch.html#a675cbed7a759d50e93207b19c89a9899">More...</a><br /></td></tr>
<tr class="separator:a675cbed7a759d50e93207b19c89a9899 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad">getName</a> () const</td></tr>
<tr class="memdesc:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns the name of this architecture.  <a href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad">More...</a><br /></td></tr>
<tr class="separator:afef2dfd20d2938ddfebbfdec931b97ad inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ce29bb2ac97ec491d26d4967c0bcbb inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a55ce29bb2ac97ec491d26d4967c0bcbb">getMaximumInstructionsPerMetaInstruction</a> ()</td></tr>
<tr class="memdesc:a55ce29bb2ac97ec491d26d4967c0bcbb inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum number of instructions in a meta instruction  <a href="classetiss_1_1CPUArch.html#a55ce29bb2ac97ec491d26d4967c0bcbb">More...</a><br /></td></tr>
<tr class="separator:a55ce29bb2ac97ec491d26d4967c0bcbb inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81175e7782a319b9c96a938444d30e5 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#ad81175e7782a319b9c96a938444d30e5">getSuperInstructionCount</a> ()</td></tr>
<tr class="memdesc:ad81175e7782a319b9c96a938444d30e5 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">fixed number of sub instructions per instruction (e.g.  <a href="classetiss_1_1CPUArch.html#ad81175e7782a319b9c96a938444d30e5">More...</a><br /></td></tr>
<tr class="separator:ad81175e7782a319b9c96a938444d30e5 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967ba26865e5ae0cd15cfa59e3640220 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a967ba26865e5ae0cd15cfa59e3640220">getBlockGlobalCode</a> ()</td></tr>
<tr class="memdesc:a967ba26865e5ae0cd15cfa59e3640220 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">get c++ code snippet that is placed at the top of a translated block  <a href="classetiss_1_1CPUArch.html#a967ba26865e5ae0cd15cfa59e3640220">More...</a><br /></td></tr>
<tr class="separator:a967ba26865e5ae0cd15cfa59e3640220 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19b0d5b3fd1305c3c0f987b5f447076 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#af19b0d5b3fd1305c3c0f987b5f447076">unlikelyInstruction</a> (<a class="el" href="etiss-private_2include_2etiss_2fpu_2386-GCC_8h.html#a2d76431d1047f8ec8a0e1cb64a4cd54c">etiss::uint8</a> *instr, unsigned <a class="el" href="opencl-c_8h.html#a5239ad4a82703f59e38e2051506250c3">length</a>, <a class="el" href="tcc__stdlib_2stdbool_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> &amp;ismetainstruction)</td></tr>
<tr class="memdesc:af19b0d5b3fd1305c3c0f987b5f447076 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if the given data is unlikely to be an instruction.  <a href="classetiss_1_1CPUArch.html#af19b0d5b3fd1305c3c0f987b5f447076">More...</a><br /></td></tr>
<tr class="separator:af19b0d5b3fd1305c3c0f987b5f447076 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89d5969f71d8f5cc09b3e8e1356f4d6 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#ae89d5969f71d8f5cc09b3e8e1356f4d6">getIncludePath</a> ()</td></tr>
<tr class="memdesc:ae89d5969f71d8f5cc09b3e8e1356f4d6 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns a path that will be used to look up header files  <a href="classetiss_1_1CPUArch.html#ae89d5969f71d8f5cc09b3e8e1356f4d6">More...</a><br /></td></tr>
<tr class="separator:ae89d5969f71d8f5cc09b3e8e1356f4d6 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912a4b9258704a6e722cf867cffda31a inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a912a4b9258704a6e722cf867cffda31a">finalizeInstrSet</a> (<a class="el" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;) const</td></tr>
<tr class="memdesc:a912a4b9258704a6e722cf867cffda31a inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">the default behavior of this function of a cpu arch is to add "cpu-&gt;cpuTime_ps += cpu-&gt;cpuCycleTime_ps;" if the cpu time update group is not in use  <a href="classetiss_1_1CPUArch.html#a912a4b9258704a6e722cf867cffda31a">More...</a><br /></td></tr>
<tr class="separator:a912a4b9258704a6e722cf867cffda31a inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a2785f9898eb9186c6bae3b3066b43623">newMMU</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">It is an interface to instanciate a Memory Management Unit.  <a href="classetiss_1_1CPUArch.html#a2785f9898eb9186c6bae3b3066b43623">More...</a><br /></td></tr>
<tr class="separator:a2785f9898eb9186c6bae3b3066b43623 inherit pub_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1CPUArchRegListenerInterface"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1CPUArchRegListenerInterface')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html">etiss::CPUArchRegListenerInterface</a></td></tr>
<tr class="memitem:a41aeafe938bc40a0bea708091f861cfe inherit pub_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html#a41aeafe938bc40a0bea708091f861cfe">~CPUArchRegListenerInterface</a> ()</td></tr>
<tr class="separator:a41aeafe938bc40a0bea708091f861cfe inherit pub_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed9adff8beba09d2c0a00583fec7d38 inherit pub_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html#a2ed9adff8beba09d2c0a00583fec7d38">~CPUArchRegListenerInterface</a> ()</td></tr>
<tr class="separator:a2ed9adff8beba09d2c0a00583fec7d38 inherit pub_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1CPUArchCPUManipulation"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1CPUArchCPUManipulation')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArchCPUManipulation.html">etiss::CPUArchCPUManipulation</a></td></tr>
<tr class="memitem:a40aa14d45ecb0f622b332b3d11e2f167 inherit pub_methods_classetiss_1_1CPUArchCPUManipulation"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchCPUManipulation.html#a40aa14d45ecb0f622b332b3d11e2f167">~CPUArchCPUManipulation</a> ()</td></tr>
<tr class="separator:a40aa14d45ecb0f622b332b3d11e2f167 inherit pub_methods_classetiss_1_1CPUArchCPUManipulation"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f67fbc807554162ddf58c45d4622d9 inherit pub_methods_classetiss_1_1CPUArchCPUManipulation"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchCPUManipulation.html#a97f67fbc807554162ddf58c45d4622d9">~CPUArchCPUManipulation</a> ()</td></tr>
<tr class="separator:a97f67fbc807554162ddf58c45d4622d9 inherit pub_methods_classetiss_1_1CPUArchCPUManipulation"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1CPUArchDefaultPlugins')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html">etiss::CPUArchDefaultPlugins</a></td></tr>
<tr class="memitem:ae9f754260f79c4d3471e1ba4768cae82 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#ae9f754260f79c4d3471e1ba4768cae82">~CPUArchDefaultPlugins</a> ()</td></tr>
<tr class="separator:ae9f754260f79c4d3471e1ba4768cae82 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f03e3f9c5003f5079fc86d1169828e inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#a18f03e3f9c5003f5079fc86d1169828e">newTimer</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:a18f03e3f9c5003f5079fc86d1169828e inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a simple default timer implementaion instance for this architecture.  <a href="classetiss_1_1CPUArchDefaultPlugins.html#a18f03e3f9c5003f5079fc86d1169828e">More...</a><br /></td></tr>
<tr class="separator:a18f03e3f9c5003f5079fc86d1169828e inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcafc22a438cb8434876cdd9b757667c inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#abcafc22a438cb8434876cdd9b757667c">deleteTimer</a> (<a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a> *timer)</td></tr>
<tr class="memdesc:abcafc22a438cb8434876cdd9b757667c inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="mdescLeft">&#160;</td><td class="mdescRight">delete timer instance  <a href="classetiss_1_1CPUArchDefaultPlugins.html#abcafc22a438cb8434876cdd9b757667c">More...</a><br /></td></tr>
<tr class="separator:abcafc22a438cb8434876cdd9b757667c inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f754260f79c4d3471e1ba4768cae82 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#ae9f754260f79c4d3471e1ba4768cae82">~CPUArchDefaultPlugins</a> ()</td></tr>
<tr class="separator:ae9f754260f79c4d3471e1ba4768cae82 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1add4d361fd4742603c64c9fdfc112 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#abe1add4d361fd4742603c64c9fdfc112">newTimer</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu)</td></tr>
<tr class="memdesc:abe1add4d361fd4742603c64c9fdfc112 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="mdescLeft">&#160;</td><td class="mdescRight">create a simple default timer implementaion instance for this architecture.  <a href="classetiss_1_1CPUArchDefaultPlugins.html#abe1add4d361fd4742603c64c9fdfc112">More...</a><br /></td></tr>
<tr class="separator:abe1add4d361fd4742603c64c9fdfc112 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d87e4b2275c530fd01f13f1ca14329 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchDefaultPlugins.html#a14d87e4b2275c530fd01f13f1ca14329">deleteTimer</a> (<a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a> *timer)</td></tr>
<tr class="memdesc:a14d87e4b2275c530fd01f13f1ca14329 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="mdescLeft">&#160;</td><td class="mdescRight">delete timer instance  <a href="classetiss_1_1CPUArchDefaultPlugins.html#a14d87e4b2275c530fd01f13f1ca14329">More...</a><br /></td></tr>
<tr class="separator:a14d87e4b2275c530fd01f13f1ca14329 inherit pub_methods_classetiss_1_1CPUArchDefaultPlugins"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1TranslationPlugin"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1TranslationPlugin')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1TranslationPlugin.html">etiss::TranslationPlugin</a></td></tr>
<tr class="memitem:a66f6269843f2eaae6d6f6def4ec6d455 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a66f6269843f2eaae6d6f6def4ec6d455">TranslationPlugin</a> ()</td></tr>
<tr class="separator:a66f6269843f2eaae6d6f6def4ec6d455 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43beb7d4c21fe5f6ad9213255538335 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#ad43beb7d4c21fe5f6ad9213255538335">~TranslationPlugin</a> ()</td></tr>
<tr class="separator:ad43beb7d4c21fe5f6ad9213255538335 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b06657eceef18ce843ac3fd5c934c39 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a3b06657eceef18ce843ac3fd5c934c39">finalizeCodeBlock</a> (<a class="el" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;) const</td></tr>
<tr class="memdesc:a3b06657eceef18ce843ac3fd5c934c39 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called after all instructions have been translated for the code block  <a href="classetiss_1_1TranslationPlugin.html#a3b06657eceef18ce843ac3fd5c934c39">More...</a><br /></td></tr>
<tr class="separator:a3b06657eceef18ce843ac3fd5c934c39 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35e0ee4d19fe3977b436f9a357c5718 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#ad35e0ee4d19fe3977b436f9a357c5718">getPluginHandle</a> ()</td></tr>
<tr class="memdesc:ad35e0ee4d19fe3977b436f9a357c5718 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called to get the handle that is available in translated code via getPoinerCode(). [default: this]  <a href="classetiss_1_1TranslationPlugin.html#ad35e0ee4d19fe3977b436f9a357c5718">More...</a><br /></td></tr>
<tr class="separator:ad35e0ee4d19fe3977b436f9a357c5718 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e526b83a067542077a9cec46dd14fe inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a43e526b83a067542077a9cec46dd14fe">TranslationPlugin</a> ()</td></tr>
<tr class="separator:a43e526b83a067542077a9cec46dd14fe inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9975075baff0574305a371fa26b83c18 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a9975075baff0574305a371fa26b83c18">~TranslationPlugin</a> ()</td></tr>
<tr class="separator:a9975075baff0574305a371fa26b83c18 inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fc26dac68779537f1b59597b69e3cb inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#aa0fc26dac68779537f1b59597b69e3cb">finalizeCodeBlock</a> (<a class="el" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;) const</td></tr>
<tr class="memdesc:aa0fc26dac68779537f1b59597b69e3cb inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called after all instructions have been translated for the code block  <a href="classetiss_1_1TranslationPlugin.html#aa0fc26dac68779537f1b59597b69e3cb">More...</a><br /></td></tr>
<tr class="separator:aa0fc26dac68779537f1b59597b69e3cb inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8488ce25f665d5216f1180a794be5fe inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">virtual void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#ab8488ce25f665d5216f1180a794be5fe">getPluginHandle</a> ()</td></tr>
<tr class="memdesc:ab8488ce25f665d5216f1180a794be5fe inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called to get the handle that is available in translated code via getPoinerCode(). [default: this]  <a href="classetiss_1_1TranslationPlugin.html#ab8488ce25f665d5216f1180a794be5fe">More...</a><br /></td></tr>
<tr class="separator:ab8488ce25f665d5216f1180a794be5fe inherit pub_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1Plugin"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1Plugin')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a></td></tr>
<tr class="memitem:aee4cc1864a2afa84a9ad935153f3fe39 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aee4cc1864a2afa84a9ad935153f3fe39">~Plugin</a> ()</td></tr>
<tr class="separator:aee4cc1864a2afa84a9ad935153f3fe39 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede31186e0c877c175fee1071feb8804 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aede31186e0c877c175fee1071feb8804">getType</a> ()</td></tr>
<tr class="separator:aede31186e0c877c175fee1071feb8804 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7681b6d161b0c6756164798b02dfc8 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1InterruptListenerPlugin.html">InterruptListenerPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a8c7681b6d161b0c6756164798b02dfc8">getInterruptListenerPlugin</a> ()</td></tr>
<tr class="separator:a8c7681b6d161b0c6756164798b02dfc8 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1d95fef331ca8876f75734a0af1396 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1CoroutinePlugin.html">CoroutinePlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a9d1d95fef331ca8876f75734a0af1396">getCoroutinePlugin</a> ()</td></tr>
<tr class="separator:a9d1d95fef331ca8876f75734a0af1396 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6682d28d97b4d3bcbddd148ff46dd30b inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1SystemWrapperPlugin.html">SystemWrapperPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a6682d28d97b4d3bcbddd148ff46dd30b">getSystemWrapperPlugin</a> ()</td></tr>
<tr class="separator:a6682d28d97b4d3bcbddd148ff46dd30b inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1bd73a2729a13d855eac90a3ca1d6d inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1RegisterDevicePlugin.html">RegisterDevicePlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aaa1bd73a2729a13d855eac90a3ca1d6d">getRegisterDevicePlugin</a> ()</td></tr>
<tr class="separator:aaa1bd73a2729a13d855eac90a3ca1d6d inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3363a09962310ceb9e1bafefa10b15d7 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1TranslationPlugin.html">TranslationPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a3363a09962310ceb9e1bafefa10b15d7">getTranslationPlugin</a> ()</td></tr>
<tr class="separator:a3363a09962310ceb9e1bafefa10b15d7 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc9f2597aff23049e720d7d7397f637 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aedc9f2597aff23049e720d7d7397f637">getPluginName</a> () const</td></tr>
<tr class="separator:aedc9f2597aff23049e720d7d7397f637 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b4a268058ced1d0eae94cb19448c69 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a64b4a268058ced1d0eae94cb19448c69">getLastAssignedCoreName</a> ()</td></tr>
<tr class="separator:a64b4a268058ced1d0eae94cb19448c69 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4272ba43aad943f3f94ad83c9ac7cb7c inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a4272ba43aad943f3f94ad83c9ac7cb7c">toString</a> () const</td></tr>
<tr class="separator:a4272ba43aad943f3f94ad83c9ac7cb7c inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483d2b08d144ae7848e2dacffe9ced02 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a483d2b08d144ae7848e2dacffe9ced02">~Plugin</a> ()</td></tr>
<tr class="separator:a483d2b08d144ae7848e2dacffe9ced02 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede31186e0c877c175fee1071feb8804 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aede31186e0c877c175fee1071feb8804">getType</a> ()</td></tr>
<tr class="separator:aede31186e0c877c175fee1071feb8804 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7681b6d161b0c6756164798b02dfc8 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1InterruptListenerPlugin.html">InterruptListenerPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a8c7681b6d161b0c6756164798b02dfc8">getInterruptListenerPlugin</a> ()</td></tr>
<tr class="separator:a8c7681b6d161b0c6756164798b02dfc8 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1d95fef331ca8876f75734a0af1396 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1CoroutinePlugin.html">CoroutinePlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a9d1d95fef331ca8876f75734a0af1396">getCoroutinePlugin</a> ()</td></tr>
<tr class="separator:a9d1d95fef331ca8876f75734a0af1396 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6682d28d97b4d3bcbddd148ff46dd30b inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1SystemWrapperPlugin.html">SystemWrapperPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a6682d28d97b4d3bcbddd148ff46dd30b">getSystemWrapperPlugin</a> ()</td></tr>
<tr class="separator:a6682d28d97b4d3bcbddd148ff46dd30b inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa1bd73a2729a13d855eac90a3ca1d6d inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1RegisterDevicePlugin.html">RegisterDevicePlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aaa1bd73a2729a13d855eac90a3ca1d6d">getRegisterDevicePlugin</a> ()</td></tr>
<tr class="separator:aaa1bd73a2729a13d855eac90a3ca1d6d inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3363a09962310ceb9e1bafefa10b15d7 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1TranslationPlugin.html">TranslationPlugin</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a3363a09962310ceb9e1bafefa10b15d7">getTranslationPlugin</a> ()</td></tr>
<tr class="separator:a3363a09962310ceb9e1bafefa10b15d7 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc9f2597aff23049e720d7d7397f637 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aedc9f2597aff23049e720d7d7397f637">getPluginName</a> () const</td></tr>
<tr class="separator:aedc9f2597aff23049e720d7d7397f637 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b4a268058ced1d0eae94cb19448c69 inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a64b4a268058ced1d0eae94cb19448c69">getLastAssignedCoreName</a> ()</td></tr>
<tr class="separator:a64b4a268058ced1d0eae94cb19448c69 inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4272ba43aad943f3f94ad83c9ac7cb7c inherit pub_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a4272ba43aad943f3f94ad83c9ac7cb7c">toString</a> () const</td></tr>
<tr class="separator:a4272ba43aad943f3f94ad83c9ac7cb7c inherit pub_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classetiss_1_1ToString"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classetiss_1_1ToString')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classetiss_1_1ToString.html">etiss::ToString</a></td></tr>
<tr class="memitem:a09d99c6fbe262014dc5d134f4a5a8ee2 inherit pub_methods_classetiss_1_1ToString"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1ToString.html#a09d99c6fbe262014dc5d134f4a5a8ee2">ToString</a> ()</td></tr>
<tr class="separator:a09d99c6fbe262014dc5d134f4a5a8ee2 inherit pub_methods_classetiss_1_1ToString"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d277a6c972b234fa3c5a4aee0b69b inherit pub_methods_classetiss_1_1ToString"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1ToString.html#a940d277a6c972b234fa3c5a4aee0b69b">~ToString</a> ()</td></tr>
<tr class="separator:a940d277a6c972b234fa3c5a4aee0b69b inherit pub_methods_classetiss_1_1ToString"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d99c6fbe262014dc5d134f4a5a8ee2 inherit pub_methods_classetiss_1_1ToString"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1ToString.html#a09d99c6fbe262014dc5d134f4a5a8ee2">ToString</a> ()</td></tr>
<tr class="separator:a09d99c6fbe262014dc5d134f4a5a8ee2 inherit pub_methods_classetiss_1_1ToString"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d277a6c972b234fa3c5a4aee0b69b inherit pub_methods_classetiss_1_1ToString"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1ToString.html#a940d277a6c972b234fa3c5a4aee0b69b">~ToString</a> ()</td></tr>
<tr class="separator:a940d277a6c972b234fa3c5a4aee0b69b inherit pub_methods_classetiss_1_1ToString"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a76ed28c97ac56d3881768ceb22af7f13"><td class="memItemLeft" align="right" valign="top">std::set&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a76ed28c97ac56d3881768ceb22af7f13">listenerSupportedRegisters_</a></td></tr>
<tr class="separator:a76ed28c97ac56d3881768ceb22af7f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a027daed30f5cbb5c21a501de893610"><td class="memItemLeft" align="right" valign="top">std::set&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#a8a027daed30f5cbb5c21a501de893610">headers_</a></td></tr>
<tr class="separator:a8a027daed30f5cbb5c21a501de893610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa97680b582b3c1323765fb8a8f9ea95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRISCVGDBCore.html">RISCVGDBCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRISCVArch.html#aaa97680b582b3c1323765fb8a8f9ea95">gdbcore_</a></td></tr>
<tr class="separator:aaa97680b582b3c1323765fb8a8f9ea95"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classetiss_1_1CPUArchRegListenerInterface')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html">etiss::CPUArchRegListenerInterface</a></td></tr>
<tr class="memitem:a9ba89fc7a632259550bd93eb61cc49ac inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html#a9ba89fc7a632259550bd93eb61cc49ac">signalChangedRegisterValue</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, const char *registerName)</td></tr>
<tr class="memdesc:a9ba89fc7a632259550bd93eb61cc49ac inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">call this function to inform RegisterDevicePlugins about changed special register values.  <a href="classetiss_1_1CPUArchRegListenerInterface.html#a9ba89fc7a632259550bd93eb61cc49ac">More...</a><br /></td></tr>
<tr class="separator:a9ba89fc7a632259550bd93eb61cc49ac inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae773303c5cfc23407e5ba42266d87147 inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html#ae773303c5cfc23407e5ba42266d87147">signalChangedRegisterValue</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, const char *registerName)</td></tr>
<tr class="memdesc:ae773303c5cfc23407e5ba42266d87147 inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="mdescLeft">&#160;</td><td class="mdescRight">call this function to inform RegisterDevicePlugins about changed special register values.  <a href="classetiss_1_1CPUArchRegListenerInterface.html#ae773303c5cfc23407e5ba42266d87147">More...</a><br /></td></tr>
<tr class="separator:ae773303c5cfc23407e5ba42266d87147 inherit pub_static_methods_classetiss_1_1CPUArchRegListenerInterface"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classetiss_1_1Plugin"><td colspan="2" onclick="javascript:toggleInherit('pub_static_attribs_classetiss_1_1Plugin')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a></td></tr>
<tr class="memitem:a51c37db68705b0c06a650a8efc0d394d inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a51c37db68705b0c06a650a8efc0d394d">INTERRUPTLISTENER</a> = 1 &lt;&lt; 0</td></tr>
<tr class="memdesc:a51c37db68705b0c06a650a8efc0d394d inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">access to translated code  <a href="classetiss_1_1Plugin.html#a51c37db68705b0c06a650a8efc0d394d">More...</a><br /></td></tr>
<tr class="separator:a51c37db68705b0c06a650a8efc0d394d inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e2df977f98e2b4a105f33f5a33aac7 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#ae9e2df977f98e2b4a105f33f5a33aac7">COROUTINE</a> = 1 &lt;&lt; 1</td></tr>
<tr class="memdesc:ae9e2df977f98e2b4a105f33f5a33aac7 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">callback after execution of each translated block  <a href="classetiss_1_1Plugin.html#ae9e2df977f98e2b4a105f33f5a33aac7">More...</a><br /></td></tr>
<tr class="separator:ae9e2df977f98e2b4a105f33f5a33aac7 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56748e8ba60c0ed6b5b06c365d804934 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a56748e8ba60c0ed6b5b06c365d804934">SYSTEMWRAPPER</a> = 1 &lt;&lt; 2</td></tr>
<tr class="memdesc:a56748e8ba60c0ed6b5b06c365d804934 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">can wrap/change <a class="el" href="structETISS__System.html" title="memory access and time synchronization functions.">ETISS_System</a> structure at execution start  <a href="classetiss_1_1Plugin.html#a56748e8ba60c0ed6b5b06c365d804934">More...</a><br /></td></tr>
<tr class="separator:a56748e8ba60c0ed6b5b06c365d804934 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67929ee75ce70258844f87223b3fdb59 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a67929ee75ce70258844f87223b3fdb59">REGISTERDEVICE</a></td></tr>
<tr class="memdesc:a67929ee75ce70258844f87223b3fdb59 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">gets noticed of changes to special registers (e.g. mmu register etc. [depends on architecture])  <a href="classetiss_1_1Plugin.html#a67929ee75ce70258844f87223b3fdb59">More...</a><br /></td></tr>
<tr class="separator:a67929ee75ce70258844f87223b3fdb59 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b848569ce336a9b35dada02f31f38b7 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">static const unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a0b848569ce336a9b35dada02f31f38b7">TRANSLATION</a></td></tr>
<tr class="memdesc:a0b848569ce336a9b35dada02f31f38b7 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">access to translated code during translation phase or when instruction tree is built  <a href="classetiss_1_1Plugin.html#a0b848569ce336a9b35dada02f31f38b7">More...</a><br /></td></tr>
<tr class="separator:a0b848569ce336a9b35dada02f31f38b7 inherit pub_static_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classetiss_1_1CPUArch"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classetiss_1_1CPUArch')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></td></tr>
<tr class="memitem:a7bd60623486b146d3a5061803a6597f2 inherit pro_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#a7bd60623486b146d3a5061803a6597f2">_getPluginName</a> () const</td></tr>
<tr class="memdesc:a7bd60623486b146d3a5061803a6597f2 inherit pro_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">do not override. maps to <a class="el" href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad" title="returns the name of this architecture.">getName()</a>.  <a href="classetiss_1_1CPUArch.html#a7bd60623486b146d3a5061803a6597f2">More...</a><br /></td></tr>
<tr class="separator:a7bd60623486b146d3a5061803a6597f2 inherit pro_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada661e6bed5227215ac02fcfd0fb011b inherit pro_methods_classetiss_1_1CPUArch"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1CPUArch.html#ada661e6bed5227215ac02fcfd0fb011b">_getPluginName</a> () const</td></tr>
<tr class="memdesc:ada661e6bed5227215ac02fcfd0fb011b inherit pro_methods_classetiss_1_1CPUArch"><td class="mdescLeft">&#160;</td><td class="mdescRight">do not override. maps to <a class="el" href="classetiss_1_1CPUArch.html#afef2dfd20d2938ddfebbfdec931b97ad" title="returns the name of this architecture.">getName()</a>.  <a href="classetiss_1_1CPUArch.html#ada661e6bed5227215ac02fcfd0fb011b">More...</a><br /></td></tr>
<tr class="separator:ada661e6bed5227215ac02fcfd0fb011b inherit pro_methods_classetiss_1_1CPUArch"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classetiss_1_1TranslationPlugin"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classetiss_1_1TranslationPlugin')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classetiss_1_1TranslationPlugin.html">etiss::TranslationPlugin</a></td></tr>
<tr class="memitem:a6ba6e1b9951a3ed6fed50bfb7686e19c inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a6ba6e1b9951a3ed6fed50bfb7686e19c">getPointerCode</a> () const</td></tr>
<tr class="memdesc:a6ba6e1b9951a3ed6fed50bfb7686e19c inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns a C code expression that allows to get or assign a pointer to the variable assigned to this translation plugin.  <a href="classetiss_1_1TranslationPlugin.html#a6ba6e1b9951a3ed6fed50bfb7686e19c">More...</a><br /></td></tr>
<tr class="separator:a6ba6e1b9951a3ed6fed50bfb7686e19c inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9361b5efb6f45fce39538813a2ee39 inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1TranslationPlugin.html#a8e9361b5efb6f45fce39538813a2ee39">getPointerCode</a> () const</td></tr>
<tr class="memdesc:a8e9361b5efb6f45fce39538813a2ee39 inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns a C code expression that allows to get or assign a pointer to the variable assigned to this translation plugin.  <a href="classetiss_1_1TranslationPlugin.html#a8e9361b5efb6f45fce39538813a2ee39">More...</a><br /></td></tr>
<tr class="separator:a8e9361b5efb6f45fce39538813a2ee39 inherit pro_methods_classetiss_1_1TranslationPlugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classetiss_1_1Plugin"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classetiss_1_1Plugin')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a></td></tr>
<tr class="memitem:a469e16d5d7381ebb40fb91cb838c9f71 inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a469e16d5d7381ebb40fb91cb838c9f71">Plugin</a> (unsigned type=0)</td></tr>
<tr class="separator:a469e16d5d7381ebb40fb91cb838c9f71 inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e3655c1b684c4957237b036ef2cb4d inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#ac2e3655c1b684c4957237b036ef2cb4d">init</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="el" href="structETISS__System.html">ETISS_System</a> *system, <a class="el" href="classetiss_1_1CPUArch.html">CPUArch</a> *arch)</td></tr>
<tr class="memdesc:ac2e3655c1b684c4957237b036ef2cb4d inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">this function is called before the plugin is used in the cpu execution loop (<a class="el" href="classetiss_1_1CPUCore.html#a3abad91e823939228f7db1596e040c19" title="Start the simulation of the CPU core for the system model.">etiss::CPUCore::execute</a>).  <a href="classetiss_1_1Plugin.html#ac2e3655c1b684c4957237b036ef2cb4d">More...</a><br /></td></tr>
<tr class="separator:ac2e3655c1b684c4957237b036ef2cb4d inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661dae4f5acc1eae1aaad027d5b719ed inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a661dae4f5acc1eae1aaad027d5b719ed">cleanup</a> ()</td></tr>
<tr class="memdesc:a661dae4f5acc1eae1aaad027d5b719ed inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">this function is called after cpu execution loop (<a class="el" href="classetiss_1_1CPUCore.html#a3abad91e823939228f7db1596e040c19" title="Start the simulation of the CPU core for the system model.">etiss::CPUCore::execute</a>) finished.  <a href="classetiss_1_1Plugin.html#a661dae4f5acc1eae1aaad027d5b719ed">More...</a><br /></td></tr>
<tr class="separator:a661dae4f5acc1eae1aaad027d5b719ed inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19fc2be30e28fc85325d7fe1849f5dcb inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a19fc2be30e28fc85325d7fe1849f5dcb">setCorrespondingCPUCoreName</a> (std::string <a class="el" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>)</td></tr>
<tr class="separator:a19fc2be30e28fc85325d7fe1849f5dcb inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aedae6217db0a6f080aea880ca5ea980d">addedToCPUCore</a> (<a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> *core)</td></tr>
<tr class="memdesc:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called as soon a plugin has been added to its <a class="el" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS.">CPUCore</a>.  <a href="classetiss_1_1Plugin.html#aedae6217db0a6f080aea880ca5ea980d">More...</a><br /></td></tr>
<tr class="separator:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#ac1b486e64381074fb497d111dcbdab39">removedFromCPUCore</a> (<a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> *core)</td></tr>
<tr class="memdesc:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called as soon a plugin has been removed from its <a class="el" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS.">CPUCore</a>.  <a href="classetiss_1_1Plugin.html#ac1b486e64381074fb497d111dcbdab39">More...</a><br /></td></tr>
<tr class="separator:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ee90945302e2561de5d0222af8f957 inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a51ee90945302e2561de5d0222af8f957">Plugin</a> (unsigned type=0)</td></tr>
<tr class="separator:a51ee90945302e2561de5d0222af8f957 inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b5f2ca4a31f93612992c799570272b inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#ab1b5f2ca4a31f93612992c799570272b">init</a> (<a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="el" href="structETISS__System.html">ETISS_System</a> *system, <a class="el" href="classetiss_1_1CPUArch.html">CPUArch</a> *arch)</td></tr>
<tr class="memdesc:ab1b5f2ca4a31f93612992c799570272b inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">this function is called before the plugin is used in the cpu execution loop (<a class="el" href="classetiss_1_1CPUCore.html#a3abad91e823939228f7db1596e040c19" title="Start the simulation of the CPU core for the system model.">etiss::CPUCore::execute</a>).  <a href="classetiss_1_1Plugin.html#ab1b5f2ca4a31f93612992c799570272b">More...</a><br /></td></tr>
<tr class="separator:ab1b5f2ca4a31f93612992c799570272b inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8894a6c57bcb6987521d9905984dd1 inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aef8894a6c57bcb6987521d9905984dd1">cleanup</a> ()</td></tr>
<tr class="memdesc:aef8894a6c57bcb6987521d9905984dd1 inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">this function is called after cpu execution loop (<a class="el" href="classetiss_1_1CPUCore.html#a3abad91e823939228f7db1596e040c19" title="Start the simulation of the CPU core for the system model.">etiss::CPUCore::execute</a>) finished.  <a href="classetiss_1_1Plugin.html#aef8894a6c57bcb6987521d9905984dd1">More...</a><br /></td></tr>
<tr class="separator:aef8894a6c57bcb6987521d9905984dd1 inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19fc2be30e28fc85325d7fe1849f5dcb inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a19fc2be30e28fc85325d7fe1849f5dcb">setCorrespondingCPUCoreName</a> (std::string <a class="el" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>)</td></tr>
<tr class="separator:a19fc2be30e28fc85325d7fe1849f5dcb inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#aedae6217db0a6f080aea880ca5ea980d">addedToCPUCore</a> (<a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> *core)</td></tr>
<tr class="memdesc:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called as soon a plugin has been added to its <a class="el" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS.">CPUCore</a>.  <a href="classetiss_1_1Plugin.html#aedae6217db0a6f080aea880ca5ea980d">More...</a><br /></td></tr>
<tr class="separator:aedae6217db0a6f080aea880ca5ea980d inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#ac1b486e64381074fb497d111dcbdab39">removedFromCPUCore</a> (<a class="el" href="classetiss_1_1CPUCore.html">etiss::CPUCore</a> *core)</td></tr>
<tr class="memdesc:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">called as soon a plugin has been removed from its <a class="el" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS.">CPUCore</a>.  <a href="classetiss_1_1Plugin.html#ac1b486e64381074fb497d111dcbdab39">More...</a><br /></td></tr>
<tr class="separator:ac1b486e64381074fb497d111dcbdab39 inherit pro_methods_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classetiss_1_1Plugin"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classetiss_1_1Plugin')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classetiss_1_1Plugin.html">etiss::Plugin</a></td></tr>
<tr class="memitem:a3be9c03cacb79a166ea1342a58b9813a inherit pro_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a3be9c03cacb79a166ea1342a58b9813a">plugin_cpu_</a></td></tr>
<tr class="memdesc:a3be9c03cacb79a166ea1342a58b9813a inherit pro_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">holds a pointer to the cpu structure. will be set before init call and after cleanup call  <a href="classetiss_1_1Plugin.html#a3be9c03cacb79a166ea1342a58b9813a">More...</a><br /></td></tr>
<tr class="separator:a3be9c03cacb79a166ea1342a58b9813a inherit pro_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75e3185191b3c796a0bd6f4dadb3979 inherit pro_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structETISS__System.html">ETISS_System</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#af75e3185191b3c796a0bd6f4dadb3979">plugin_system_</a></td></tr>
<tr class="memdesc:af75e3185191b3c796a0bd6f4dadb3979 inherit pro_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">holds a pointer to the system structure.  <a href="classetiss_1_1Plugin.html#af75e3185191b3c796a0bd6f4dadb3979">More...</a><br /></td></tr>
<tr class="separator:af75e3185191b3c796a0bd6f4dadb3979 inherit pro_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7789d05ac2871dbad3c8a9ae71f9da inherit pro_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1CPUArch.html">CPUArch</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a2e7789d05ac2871dbad3c8a9ae71f9da">plugin_arch_</a></td></tr>
<tr class="memdesc:a2e7789d05ac2871dbad3c8a9ae71f9da inherit pro_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">holds a pointer to the <a class="el" href="classetiss_1_1CPUArch.html" title="the interface to translate instructions of and processor architecture">CPUArch</a> instance. will be set before init call and after cleanup call  <a href="classetiss_1_1Plugin.html#a2e7789d05ac2871dbad3c8a9ae71f9da">More...</a><br /></td></tr>
<tr class="separator:a2e7789d05ac2871dbad3c8a9ae71f9da inherit pro_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7675f3ce364118d631aa95f225a299 inherit pro_attribs_classetiss_1_1Plugin"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classetiss_1_1CPUCore.html">CPUCore</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classetiss_1_1Plugin.html#a4a7675f3ce364118d631aa95f225a299">plugin_core_</a></td></tr>
<tr class="memdesc:a4a7675f3ce364118d631aa95f225a299 inherit pro_attribs_classetiss_1_1Plugin"><td class="mdescLeft">&#160;</td><td class="mdescRight">holds a pointer to the associated <a class="el" href="classetiss_1_1CPUCore.html" title="CPUCore is responsible for the simulation of a CPU core in ETISS.">CPUCore</a> instance.  <a href="classetiss_1_1Plugin.html#a4a7675f3ce364118d631aa95f225a299">More...</a><br /></td></tr>
<tr class="separator:a4a7675f3ce364118d631aa95f225a299 inherit pro_attribs_classetiss_1_1Plugin"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RISCVArch_8h_source.html#l00058">58</a> of file <a class="el" href="RISCVArch_8h_source.html">RISCVArch.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="af01f58dd4f526311383389507a527c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01f58dd4f526311383389507a527c23">&#9670;&nbsp;</a></span>RISCVArch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RISCVArch::RISCVArch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00044">44</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVArch_8h_source.html#l00133">headers_</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a0a9cf4b3217e56f48280dec5ba597773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a9cf4b3217e56f48280dec5ba597773">&#9670;&nbsp;</a></span>compensateEndianess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVArch::compensateEndianess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp;&#160;</td>
          <td class="paramname"><em>ba</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Target architecture may have inconsistent endianess. </p>
<p>This function is called whenever a data is read from memory.</p>
<p>Data read from memory is buffered, and this function is called to alter sequence of buffered data so that the inconsistent endianess is compensated.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RISCVArchSpecificImp_8h.html">RISCVArchSpecificImp.h</a></dd></dl>
<p>Target architecture may have inconsistent endianess. Data read from memory is buffered, and this function is called to alter sequence of buffered data so that the inconsistent endianess is compensated. Example for ARMv6M: void * ptr = ba.internalBuffer(); if (ba.byteCount() == 2) { ((uint32_t*)ptr) = ((uint16_t)(*((uint8_t*)ptr))) | ((uint16_t)(*(((uint8_t*)ptr)+1)) &lt;&lt; 8); } else if (ba.byteCount() == 4) { ((uint32_t*)ptr) = ((((uint32_t)(*((uint8_t*)ptr))) | ((uint32_t)(*(((uint8_t*)ptr)+1)) &lt;&lt; 8)) &lt;&lt; 16) | ((uint32_t)(*(((uint8_t*)ptr)+2)) ) | ((uint32_t)(*(((uint8_t*)ptr)+3)) &lt;&lt; 8); } else { <a class="el" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level.">etiss::log</a>(<a class="el" href="namespaceetiss.html#abd14e7f45415d7f9f2c7026536a6237ca9dd49e03febba3af18a9a1e3c19f41af">etiss::FATALERROR</a>,"Endianess cannot be handled",ba.byteCount()); }</p>
<dl class="section attention"><dt>Attention</dt><dd>Default endianess: little-endian </dd></dl>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#ad1ecb5fa556dbda8dd34a0acbf79b65f">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArchSpecificImp_8h_source.html#l00510">510</a> of file <a class="el" href="RISCVArchSpecificImp_8h_source.html">RISCVArchSpecificImp.h</a>.</p>

</div>
</div>
<a id="a936a36cbb7ff667bce303d8b8fcf2d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936a36cbb7ff667bce303d8b8fcf2d3f">&#9670;&nbsp;</a></span>createInterruptVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> * RISCVArch::createInterruptVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If interrupt handling is expected, vector table could be provided to support interrupt triggering. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RISCVArchSpecificImp_8h.html">RISCVArchSpecificImp.h</a></dd></dl>
<p>Interrupt vector table is used to inform the core whenever an edge/level triggered interrupt incoming. The content of interrupt vector could be a special register or standalone interrupt lines. </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#a8a21733db333251915508f937b2fabf5">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArchSpecificImp_8h_source.html#l00659">659</a> of file <a class="el" href="RISCVArchSpecificImp_8h_source.html">RISCVArchSpecificImp.h</a>.</p>

<p class="reference">References <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00079">RISCV::CSR</a>, <a class="el" href="Encoding_8h_source.html#l00173">CSR_MIE</a>, and <a class="el" href="Encoding_8h_source.html#l00180">CSR_MIP</a>.</p>

</div>
</div>
<a id="a6faff47753ddf78f2338d15143396fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6faff47753ddf78f2338d15143396fb4">&#9670;&nbsp;</a></span>deleteCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVArch::deleteCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>delete cpu structure </p>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#a09227a06379d2f2a91da6f10faa9131a">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00188">188</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

</div>
</div>
<a id="ae7255826bf5faa610ace3ecd8d7a02e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7255826bf5faa610ace3ecd8d7a02e9">&#9670;&nbsp;</a></span>deleteInterruptVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVArch::deleteInterruptVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> *&#160;</td>
          <td class="paramname"><em>vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>delete an allocated interrupt vector object </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#a818102cdbe32c2e1aef2501170231254">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArchSpecificImp_8h_source.html#l00670">670</a> of file <a class="el" href="RISCVArchSpecificImp_8h_source.html">RISCVArchSpecificImp.h</a>.</p>

</div>
</div>
<a id="a05092bf775463b51ee02ad7483ea125b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05092bf775463b51ee02ad7483ea125b">&#9670;&nbsp;</a></span>getGDBCore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a> &amp; RISCVArch::getGDBCore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>get the GDBcore for <a class="el" href="structRISCV.html">RISCV</a> architecture </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RISCVGDBCore_8h.html">RISCVGDBCore.h</a> for implementation of GDBcore </dd></dl>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#a73e73070b3ea20e320166eca643bd295">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00221">221</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVArch_8h_source.html#l00134">gdbcore_</a>.</p>

</div>
</div>
<a id="a41ddd77fed3b72938510a25ea9aa6687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41ddd77fed3b72938510a25ea9aa6687">&#9670;&nbsp;</a></span>getHeaders()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::set&lt; std::string &gt; &amp; RISCVArch::getHeaders </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>required headers (RISCV.h) </p>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#a3b3421671e0809efe8d3b63ece28fc52">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00211">211</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVArch_8h_source.html#l00133">headers_</a>.</p>

</div>
</div>
<a id="af460d28df9fb2ef69aba9c317f23b345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af460d28df9fb2ef69aba9c317f23b345">&#9670;&nbsp;</a></span>getInstructionSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned RISCVArch::getInstructionSizeInBytes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>2 </dd></dl>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#a78b44720cd799cf5bc3ab664a4510140">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00204">204</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

</div>
</div>
<a id="a522738b688473f83146d23e635cc3238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522738b688473f83146d23e635cc3238">&#9670;&nbsp;</a></span>getListenerSupportedRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const std::set&lt; std::string &gt; &amp; RISCVArch::getListenerSupportedRegisters </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section see"><dt>See also</dt><dd>CPUArchRegListenerInterface::signalChangedRegisterValue </dd></dl>

<p>Implements <a class="el" href="classetiss_1_1CPUArchRegListenerInterface.html#a27b3f3b61ee0e1e70e291c73132c1efd">etiss::CPUArchRegListenerInterface</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00049">49</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVArch_8h_source.html#l00132">listenerSupportedRegisters_</a>.</p>

</div>
</div>
<a id="a9756c6001a38a4afb2e71ab4346ce353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9756c6001a38a4afb2e71ab4346ce353">&#9670;&nbsp;</a></span>getMaximumInstructionSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned RISCVArch::getMaximumInstructionSizeInBytes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>8 (jump instruction + instruction of delay slot) </dd></dl>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#ad07535d7ce770c9bf1444ba652019138">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00197">197</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

</div>
</div>
<a id="ad39f9e5877730482056cb012126b68d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad39f9e5877730482056cb012126b68d7">&#9670;&nbsp;</a></span>getVirtualStruct()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::shared_ptr&lt; <a class="el" href="classetiss_1_1VirtualStruct.html">etiss::VirtualStruct</a> &gt; RISCVArch::getVirtualStruct </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>get the VirtualStruct of the core to mitigate register access </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RISCVArchSpecificImp_8h.html">RISCVArchSpecificImp.h</a> </dd></dl>

<p>Implements <a class="el" href="classetiss_1_1CPUArchCPUManipulation.html#a5062b8521e7c9fd4e0f6865a2fc02828">etiss::CPUArchCPUManipulation</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArchSpecificImp_8h_source.html#l00621">621</a> of file <a class="el" href="RISCVArchSpecificImp_8h_source.html">RISCVArchSpecificImp.h</a>.</p>

<p class="reference">References <a class="el" href="VirtualStruct_8cpp_source.html#l00596">etiss::VirtualStruct::allocate()</a>, <a class="el" href="Encoding_8h_source.html#l00178">CSR_MCAUSE</a>, <a class="el" href="Encoding_8h_source.html#l00177">CSR_MEPC</a>, <a class="el" href="Encoding_8h_source.html#l00173">CSR_MIE</a>, <a class="el" href="Encoding_8h_source.html#l00170">CSR_MISA</a>, <a class="el" href="Encoding_8h_source.html#l00179">CSR_MTVAL</a>, and <a class="el" href="Encoding_8h_source.html#l00174">CSR_MTVEC</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch_ad39f9e5877730482056cb012126b68d7_cgraph.png" border="0" usemap="#classRISCVArch_ad39f9e5877730482056cb012126b68d7_cgraph" alt=""/></div>
<map name="classRISCVArch_ad39f9e5877730482056cb012126b68d7_cgraph" id="classRISCVArch_ad39f9e5877730482056cb012126b68d7_cgraph">
<area shape="rect" title="get the VirtualStruct of the core to mitigate register access" alt="" coords="5,13,204,39"/>
<area shape="rect" href="classetiss_1_1VirtualStruct.html#a93b4b649ad0469b9ec8bfbff9b7913c7" title=" " alt="" coords="252,5,395,47"/>
<area shape="rect" href="classetiss_1_1VirtualStruct.html#ade876097b3add30e8f13d338ffab7ae7" title=" " alt="" coords="443,5,585,47"/>
</map>
</div>

</div>
</div>
<a id="a8189cc902106c49b67d0baa18d38e1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8189cc902106c49b67d0baa18d38e1a9">&#9670;&nbsp;</a></span>handleException()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="etiss-private_2include_2etiss_2fpu_2386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> RISCVArch::handleException </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="etiss-private_2include_2etiss_2fpu_2386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a>&#160;</td>
          <td class="paramname"><em>cause</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function will be called automatically in order to handling architecure dependent exceptions such as interrupt, system call, illegal instructions. </p>
<p>This function will be called automatically in order to handling exceptions such as interrupt, system call, illegal instructions.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RISCVArchSpecificImp_8h.html">RISCVArchSpecificImp.h</a></dd></dl>
<p>Exception handling mechanism is implementation dependent for each cpu variant. Please add it to the following block if exception handling is demanded. Pesudo example: switch(cause){ case etiss::RETURNCODE::INTERRUPT: break; </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1CPUArch.html#af7f949bf98cf21778e678ce64c7d16a7">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArchSpecificImp_8h_source.html#l00078">78</a> of file <a class="el" href="RISCVArchSpecificImp_8h_source.html">RISCVArchSpecificImp.h</a>.</p>

<p class="reference">References <a class="el" href="Encoding_8h_source.html#l00185">CAUSE_BREAKPOINT</a>, <a class="el" href="Encoding_8h_source.html#l00183">CAUSE_FETCH_ACCESS</a>, <a class="el" href="Encoding_8h_source.html#l00194">CAUSE_FETCH_PAGE_FAULT</a>, <a class="el" href="Encoding_8h_source.html#l00184">CAUSE_ILLEGAL_INSTRUCTION</a>, <a class="el" href="Encoding_8h_source.html#l00187">CAUSE_LOAD_ACCESS</a>, <a class="el" href="Encoding_8h_source.html#l00195">CAUSE_LOAD_PAGE_FAULT</a>, <a class="el" href="Encoding_8h_source.html#l00193">CAUSE_MACHINE_ECALL</a>, <a class="el" href="Encoding_8h_source.html#l00189">CAUSE_STORE_ACCESS</a>, <a class="el" href="Encoding_8h_source.html#l00196">CAUSE_STORE_PAGE_FAULT</a>, <a class="el" href="Encoding_8h_source.html#l00191">CAUSE_SUPERVISOR_ECALL</a>, <a class="el" href="Encoding_8h_source.html#l00190">CAUSE_USER_ECALL</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00079">RISCV::CSR</a>, <a class="el" href="Encoding_8h_source.html#l00178">CSR_MCAUSE</a>, <a class="el" href="Encoding_8h_source.html#l00171">CSR_MEDELEG</a>, <a class="el" href="Encoding_8h_source.html#l00177">CSR_MEPC</a>, <a class="el" href="Encoding_8h_source.html#l00172">CSR_MIDELEG</a>, <a class="el" href="Encoding_8h_source.html#l00173">CSR_MIE</a>, <a class="el" href="Encoding_8h_source.html#l00180">CSR_MIP</a>, <a class="el" href="Encoding_8h_source.html#l00169">CSR_MSTATUS</a>, <a class="el" href="Encoding_8h_source.html#l00179">CSR_MTVAL</a>, <a class="el" href="Encoding_8h_source.html#l00174">CSR_MTVEC</a>, <a class="el" href="Encoding_8h_source.html#l00165">CSR_SCAUSE</a>, <a class="el" href="Encoding_8h_source.html#l00164">CSR_SEPC</a>, <a class="el" href="Encoding_8h_source.html#l00159">CSR_SSTATUS</a>, <a class="el" href="Encoding_8h_source.html#l00161">CSR_STVEC</a>, <a class="el" href="build_2include_2etiss_2Misc_8h_source.html#l00127">etiss::ERROR</a>, <a class="el" href="build_2include_2etiss_2Misc_8h_source.html#l00129">etiss::INFO</a>, <a class="el" href="build_2include_2etiss_2jit_2CPU_8h_source.html#l00092">ETISS_CPU::instructionPointer</a>, <a class="el" href="build_2include_2etiss_2jit_2types_8h_source.html#l00073">likely</a>, <a class="el" href="Misc_8cpp_source.html#l00125">etiss::log()</a>, <a class="el" href="Encoding_8h_source.html#l00049">MSTATUS_MIE</a>, <a class="el" href="Encoding_8h_source.html#l00053">MSTATUS_MPIE</a>, <a class="el" href="Encoding_8h_source.html#l00056">MSTATUS_MPP</a>, <a class="el" href="Encoding_8h_source.html#l00047">MSTATUS_SIE</a>, <a class="el" href="Encoding_8h_source.html#l00054">MSTATUS_SPP</a>, <a class="el" href="Encoding_8h_source.html#l00046">MSTATUS_UIE</a>, <a class="el" href="etiss-private_2include_2etiss_2mm_2PageFaultVector_8h_source.html#l00098">etiss::mm::NOERROR</a>, <a class="el" href="Encoding_8h_source.html#l00099">PRV_M</a>, <a class="el" href="Encoding_8h_source.html#l00097">PRV_S</a>, <a class="el" href="Encoding_8h_source.html#l00096">PRV_U</a>, <a class="el" href="build_2include_2etiss_2jit_2types_8h_source.html#l00074">unlikely</a>, <a class="el" href="build_2include_2etiss_2Misc_8h_source.html#l00130">etiss::VERBOSE</a>, and <a class="el" href="build_2include_2etiss_2Misc_8h_source.html#l00128">etiss::WARNING</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch_a8189cc902106c49b67d0baa18d38e1a9_cgraph.png" border="0" usemap="#classRISCVArch_a8189cc902106c49b67d0baa18d38e1a9_cgraph" alt=""/></div>
<map name="classRISCVArch_a8189cc902106c49b67d0baa18d38e1a9_cgraph" id="classRISCVArch_a8189cc902106c49b67d0baa18d38e1a9_cgraph">
<area shape="rect" title="This function will be called automatically in order to handling architecure dependent exceptions such..." alt="" coords="5,5,211,32"/>
<area shape="rect" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level." alt="" coords="259,5,340,32"/>
<area shape="rect" href="namespaceetiss.html#a5d23a51a17c09f1b863c601d4454f99b" title="conversion of type T to std::string." alt="" coords="388,5,500,32"/>
</map>
</div>

</div>
</div>
<a id="a0966cad99ed72bb544b2ade34a186449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0966cad99ed72bb544b2ade34a186449">&#9670;&nbsp;</a></span>initCodeBlock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVArch::initCodeBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>called before instructions are translated for the code block </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1TranslationPlugin.html#a2aadada06ec498ac2b0805c55731257a">etiss::TranslationPlugin</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00216">216</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="build_2include_2etiss_2CodePart_8h_source.html#l00603">etiss::CodeBlock::fileglobalCode()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch_a0966cad99ed72bb544b2ade34a186449_cgraph.png" border="0" usemap="#classRISCVArch_a0966cad99ed72bb544b2ade34a186449_cgraph" alt=""/></div>
<map name="classRISCVArch_a0966cad99ed72bb544b2ade34a186449_cgraph" id="classRISCVArch_a0966cad99ed72bb544b2ade34a186449_cgraph">
<area shape="rect" title="called before instructions are translated for the code block" alt="" coords="5,5,192,32"/>
<area shape="rect" href="classetiss_1_1CodeBlock.html#aae4da5d613aef29d68602ff28f0066d5" title=" " alt="" coords="240,5,471,32"/>
</map>
</div>

</div>
</div>
<a id="ac984aa0e1c086f4460b30644b69bda42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac984aa0e1c086f4460b30644b69bda42">&#9670;&nbsp;</a></span>initInstrSet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVArch::initInstrSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp;&#160;</td>
          <td class="paramname"><em>mis</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function is called during CPUArch initialization. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="RISCVArchSpecificImp_8h.html">RISCVArchSpecificImp.h</a></dd></dl>
<p>Function pointer length_updater_ has to be replaced if multiple length instruction execution is supported. This function enables dynamic instruction length update in order to guarantee correct binary translation Pesudo example: vis-&gt;length_updater_ = [](VariableInstructionSet &amp; ,InstructionContext &amp; ic, BitArray &amp; ba) { switch(ba.byteCount()){ case 4: if ( INSTRUCTION_LENTH_NOT_EQUAL(4)){ updateInstrLength(ic, ba); ic.is_not_default_width_ = true; } break; } }; </p>

<p>Reimplemented from <a class="el" href="classetiss_1_1TranslationPlugin.html#a69308a8f7a1bff3115038e20802f631e">etiss::TranslationPlugin</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArchSpecificImp_8h_source.html#l00358">358</a> of file <a class="el" href="RISCVArchSpecificImp_8h_source.html">RISCVArchSpecificImp.h</a>.</p>

<p class="reference">References <a class="el" href="Instruction_8cpp_source.html#l01210">etiss::instr::InstructionCollection::addTo()</a>, <a class="el" href="Misc_8cpp_source.html#l00560">etiss::cfg()</a>, <a class="el" href="Instruction_8cpp_source.html#l01190">etiss::instr::ModedInstructionSet::compile()</a>, <a class="el" href="build_2include_2etiss_2Misc_8h_source.html#l00126">etiss::FATALERROR</a>, <a class="el" href="build_2include_2etiss_2Misc_8h_source.html#l00349">etiss::Configuration::get()</a>, <a class="el" href="Instruction_8cpp_source.html#l01125">etiss::instr::ModedInstructionSet::get()</a>, <a class="el" href="build_2include_2etiss_2fault_2xml_2CMakeLists_8txt_source.html#l00040">if()</a>, <a class="el" href="build_2include_2etiss_2Instruction_8h_source.html#l00550">etiss::instr::InstructionContext::instr_width_</a>, <a class="el" href="build_2include_2etiss_2Instruction_8h_source.html#l00551">etiss::instr::InstructionContext::instr_width_fully_evaluated_</a>, <a class="el" href="build_2include_2etiss_2Instruction_8h_source.html#l00548">etiss::instr::InstructionContext::is_not_default_width_</a>, <a class="el" href="build_2include_2etiss_2Instruction_8h_source.html#l00750">etiss::instr::VariableInstructionSet::length_updater_</a>, <a class="el" href="Misc_8cpp_source.html#l00125">etiss::log()</a>, <a class="el" href="Instruction_8cpp_source.html#l00421">etiss::instr::BitArrayRange::read()</a>, <a class="el" href="RISCVArchSpecificImp_8h.html#ae99cbffa4c5712b973bf328e5bf6cd47">RISCVISA()</a>, and <a class="el" href="build_2include_2etiss_2Misc_8h_source.html#l00372">etiss::Configuration::set()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch_ac984aa0e1c086f4460b30644b69bda42_cgraph.png" border="0" usemap="#classRISCVArch_ac984aa0e1c086f4460b30644b69bda42_cgraph" alt=""/></div>
<map name="classRISCVArch_ac984aa0e1c086f4460b30644b69bda42_cgraph" id="classRISCVArch_ac984aa0e1c086f4460b30644b69bda42_cgraph">
<area shape="rect" title="This function is called during CPUArch initialization." alt="" coords="5,432,173,459"/>
<area shape="rect" href="classetiss_1_1instr_1_1InstructionCollection.html#a9540933b96f577488e0a15ce43ebc09e" title=" " alt="" coords="243,282,410,323"/>
<area shape="rect" href="namespaceetiss.html#afd320e98bf6a5e2c0d8ffde5dd28dd35" title="write log message at the given level." alt="" coords="1284,339,1365,365"/>
<area shape="rect" href="classetiss_1_1instr_1_1ModedInstructionSet.html#ace6e14638621794d2a2f894ac2930af1" title=" " alt="" coords="753,345,963,386"/>
<area shape="rect" href="namespaceetiss.html#abea8444fc010e2490f2486e2ededde88" title="Get reference of the global ETISS configuration object." alt="" coords="549,47,631,73"/>
<area shape="rect" href="classetiss_1_1instr_1_1ModedInstructionSet.html#a11e34354ba3d04d12d322c5ca454f0ff" title=" " alt="" coords="221,454,432,495"/>
<area shape="rect" href="classetiss_1_1Configuration.html#ad8c43846d16752474dfab08a50e135ad" title="template function to read the value of a configuration key." alt="" coords="1037,600,1215,627"/>
<area shape="rect" href="build_2include_2etiss_2fault_2xml_2CMakeLists_8txt.html#a38af4d231b198c371fd0846566c9ffe6" title=" " alt="" coords="307,520,346,547"/>
<area shape="rect" href="classetiss_1_1instr_1_1BitArrayRange.html#ac4b0a05b20a0daa0a1f9152e9a20c71e" title="reads bits from the range to the return value starting at the lsb." alt="" coords="231,571,423,613"/>
<area shape="rect" href="RISCVArchSpecificImp_8h.html#ae99cbffa4c5712b973bf328e5bf6cd47" title=" " alt="" coords="285,637,368,664"/>
<area shape="rect" href="classetiss_1_1Configuration.html#a8ff4ddfe1936f2edbda7f85c60a78180" title="template function to set the value of a configuration key." alt="" coords="239,121,415,148"/>
<area shape="rect" href="classetiss_1_1instr_1_1InstructionClass.html#a3d4c825b320dead140adb63e7099914d" title=" " alt="" coords="507,214,673,255"/>
<area shape="rect" href="classetiss_1_1instr_1_1ModedInstructionSet.html#a9ab91eaf635587c39162987d76b610b7" title=" " alt="" coords="485,282,695,323"/>
<area shape="rect" href="classetiss_1_1instr_1_1InstructionGroup.html#a49454a183fab081c558c8de41ec1ed83" title=" " alt="" coords="775,214,941,255"/>
<area shape="rect" href="classetiss_1_1instr_1_1VariableInstructionSet.html#a318689a9ecbfe801cdb122a49ec0f916" title=" " alt="" coords="748,149,968,190"/>
<area shape="rect" href="classetiss_1_1instr_1_1InstructionSet.html#ade1beb277ea98ad471fdcb623f73373c" title=" " alt="" coords="1043,331,1209,373"/>
<area shape="rect" href="namespaceetiss.html#a5d23a51a17c09f1b863c601d4454f99b" title="conversion of type T to std::string." alt="" coords="1413,339,1525,365"/>
<area shape="rect" href="classetiss_1_1instr_1_1VariableInstructionSet.html#a7ef20b306b0591d24839d51496dc0968" title=" " alt="" coords="1016,214,1236,255"/>
<area shape="rect" href="classetiss_1_1instr_1_1VariableInstructionSet.html#a3fc1a9b2dbc000c31d2bcc15bdca931d" title=" " alt="" coords="1016,149,1236,190"/>
<area shape="rect" href="classetiss_1_1instr_1_1ModedInstructionSet.html#a68118cc10aa53c48c898f143742ef261" title=" " alt="" coords="753,279,963,321"/>
<area shape="rect" href="classetiss_1_1instr_1_1VariableInstructionSet.html#aa1565f073ad9d25111e059d9885bc4f8" title=" " alt="" coords="480,454,700,495"/>
</map>
</div>

</div>
</div>
<a id="a1646f763d086af4e999295e5c5552584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1646f763d086af4e999295e5c5552584">&#9670;&nbsp;</a></span>newCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> * RISCVArch::newCPU </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>allocate new cpu structure </p>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#aef31da82cfd8db497138468a07879909">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00054">54</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVArch_8cpp_source.html#l00061">resetCPU()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch_a1646f763d086af4e999295e5c5552584_cgraph.png" border="0" usemap="#classRISCVArch_a1646f763d086af4e999295e5c5552584_cgraph" alt=""/></div>
<map name="classRISCVArch_a1646f763d086af4e999295e5c5552584_cgraph" id="classRISCVArch_a1646f763d086af4e999295e5c5552584_cgraph">
<area shape="rect" title="allocate new cpu structure" alt="" coords="5,5,156,32"/>
<area shape="rect" href="classRISCVArch.html#a39f9bbceb62307c077347a015742fc14" title="reset cpu (structure)" alt="" coords="204,5,361,32"/>
<area shape="rect" href="____clang__cuda__device__functions_8h.html#a49709260eb058623bbc31b82aa8d6ed7" title=" " alt="" coords="409,5,485,32"/>
</map>
</div>

</div>
</div>
<a id="a39f9bbceb62307c077347a015742fc14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f9bbceb62307c077347a015742fc14">&#9670;&nbsp;</a></span>resetCPU()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void RISCVArch::resetCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structETISS__CPU.html">ETISS_CPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="etiss-private_2include_2etiss_2fpu_2386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> *&#160;</td>
          <td class="paramname"><em>startpointer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reset cpu (structure) </p>

<p>Implements <a class="el" href="classetiss_1_1CPUArch.html#a168a3a295931bc7df7a47994c492b6c8">etiss::CPUArch</a>.</p>

<p class="definition">Definition at line <a class="el" href="RISCVArch_8cpp_source.html#l00061">61</a> of file <a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a>.</p>

<p class="reference">References <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00053">RISCV::A0</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00054">RISCV::A1</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00055">RISCV::A2</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00056">RISCV::A3</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00057">RISCV::A4</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00058">RISCV::A5</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00059">RISCV::A6</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00060">RISCV::A7</a>, <a class="el" href="build_2include_2etiss_2jit_2CPU_8h_source.html#l00103">ETISS_CPU::cpuCycleTime_ps</a>, <a class="el" href="build_2include_2etiss_2jit_2CPU_8h_source.html#l00095">ETISS_CPU::cpuTime_ps</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00079">RISCV::CSR</a>, <a class="el" href="build_2include_2etiss_2jit_2CPU_8h_source.html#l00101">ETISS_CPU::cycles</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00077">RISCV::F</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00078">RISCV::FCSR</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00080">RISCV::FENCE</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00046">RISCV::GP</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00076">RISCV::ins_X</a>, <a class="el" href="build_2include_2etiss_2jit_2CPU_8h_source.html#l00092">ETISS_CPU::instructionPointer</a>, <a class="el" href="____clang__cuda__device__functions_8h_source.html#l01480">memset()</a>, <a class="el" href="build_2include_2etiss_2jit_2CPU_8h_source.html#l00107">ETISS_CPU::mode</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00044">RISCV::RA</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00081">RISCV::RES</a>, <a class="el" href="build_2include_2etiss_2jit_2CPU_8h_source.html#l00099">ETISS_CPU::resources</a>, <a class="el" href="build_2include_2etiss_2jit_2CPU_8h_source.html#l00097">ETISS_CPU::resourceUsages</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00051">RISCV::S0</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00052">RISCV::S1</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00069">RISCV::S10</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00070">RISCV::S11</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00061">RISCV::S2</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00062">RISCV::S3</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00063">RISCV::S4</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00064">RISCV::S5</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00065">RISCV::S6</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00066">RISCV::S7</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00067">RISCV::S8</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00068">RISCV::S9</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00045">RISCV::SP</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00048">RISCV::T0</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00049">RISCV::T1</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00050">RISCV::T2</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00071">RISCV::T3</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00072">RISCV::T4</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00073">RISCV::T5</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00074">RISCV::T6</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00047">RISCV::TP</a>, <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00075">RISCV::X</a>, and <a class="el" href="build_2include_2jit_2Arch_2RISCV_2RISCV_8h_source.html#l00043">RISCV::ZERO</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVArch_8cpp_source.html#l00054">newCPU()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch_a39f9bbceb62307c077347a015742fc14_cgraph.png" border="0" usemap="#classRISCVArch_a39f9bbceb62307c077347a015742fc14_cgraph" alt=""/></div>
<map name="classRISCVArch_a39f9bbceb62307c077347a015742fc14_cgraph" id="classRISCVArch_a39f9bbceb62307c077347a015742fc14_cgraph">
<area shape="rect" title="reset cpu (structure)" alt="" coords="5,5,163,32"/>
<area shape="rect" href="____clang__cuda__device__functions_8h.html#a49709260eb058623bbc31b82aa8d6ed7" title=" " alt="" coords="211,5,287,32"/>
</map>
</div>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="classRISCVArch_a39f9bbceb62307c077347a015742fc14_icgraph.png" border="0" usemap="#classRISCVArch_a39f9bbceb62307c077347a015742fc14_icgraph" alt=""/></div>
<map name="classRISCVArch_a39f9bbceb62307c077347a015742fc14_icgraph" id="classRISCVArch_a39f9bbceb62307c077347a015742fc14_icgraph">
<area shape="rect" title="reset cpu (structure)" alt="" coords="204,5,361,32"/>
<area shape="rect" href="classRISCVArch.html#a1646f763d086af4e999295e5c5552584" title="allocate new cpu structure" alt="" coords="5,5,156,32"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aaa97680b582b3c1323765fb8a8f9ea95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa97680b582b3c1323765fb8a8f9ea95">&#9670;&nbsp;</a></span>gdbcore_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRISCVGDBCore.html">RISCVGDBCore</a> RISCVArch::gdbcore_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVArch_8h_source.html#l00134">134</a> of file <a class="el" href="RISCVArch_8h_source.html">RISCVArch.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVArch_8cpp_source.html#l00221">getGDBCore()</a>.</p>

</div>
</div>
<a id="a8a027daed30f5cbb5c21a501de893610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a027daed30f5cbb5c21a501de893610">&#9670;&nbsp;</a></span>headers_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;std::string&gt; RISCVArch::headers_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVArch_8h_source.html#l00133">133</a> of file <a class="el" href="RISCVArch_8h_source.html">RISCVArch.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVArch_8cpp_source.html#l00211">getHeaders()</a>, and <a class="el" href="RISCVArch_8cpp_source.html#l00044">RISCVArch()</a>.</p>

</div>
</div>
<a id="a76ed28c97ac56d3881768ceb22af7f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ed28c97ac56d3881768ceb22af7f13">&#9670;&nbsp;</a></span>listenerSupportedRegisters_</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;std::string&gt; RISCVArch::listenerSupportedRegisters_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVArch_8h_source.html#l00132">132</a> of file <a class="el" href="RISCVArch_8h_source.html">RISCVArch.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVArch_8cpp_source.html#l00049">getListenerSupportedRegisters()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>/home/runner/work/etiss-private/etiss-private/ArchImpl/RISCV/<a class="el" href="RISCVArch_8h_source.html">RISCVArch.h</a></li>
<li>/home/runner/work/etiss-private/etiss-private/ArchImpl/RISCV/<a class="el" href="RISCVArch_8cpp_source.html">RISCVArch.cpp</a></li>
<li>/home/runner/work/etiss-private/etiss-private/ArchImpl/RISCV/<a class="el" href="RISCVArchSpecificImp_8h_source.html">RISCVArchSpecificImp.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 10 2021 13:05:49 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
