// Seed: 1812820541
module module_0 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2
);
  wire id_4;
  supply0 id_5;
  assign id_5 = id_2;
  wire id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    output tri0  id_2,
    inout  uwire id_3,
    input  wire  id_4,
    output tri0  id_5,
    output uwire id_6,
    input  tri0  id_7,
    input  uwire id_8,
    input  wire  id_9,
    output uwire id_10,
    input  uwire id_11,
    output wor   id_12,
    output tri0  id_13,
    output wor   id_14,
    input  uwire id_15,
    input  tri1  id_16
);
  assign id_5 = id_0;
  module_0(
      id_6, id_5, id_3
  );
endmodule
