// Seed: 1399850813
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    inout id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10,
    output id_11,
    output id_12
);
  generate
    if (1) assign id_3 = id_2;
  endgenerate
  defparam id_13.id_14 = id_2;
endmodule
