#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 13 17:52:32 2019
# Process ID: 3802
# Current directory: /home/joterom/workspace/OctaveSax
# Command line: vivado
# Log file: /home/joterom/workspace/OctaveSax/vivado.log
# Journal file: /home/joterom/workspace/OctaveSax/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6093.957 ; gain = 96.902 ; free physical = 459 ; free virtual = 6840
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim/xsim.dir/main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 13 18:11:20 2019...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6162.379 ; gain = 0.000 ; free physical = 424 ; free virtual = 6806
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_tb_behav -key {Behavioral:sim_1:Functional:main_tb} -tclbatch {main_tb.tcl} -view {/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg} -view {/home/joterom/workspace/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config /home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg
open_wave_config /home/joterom/workspace/OctaveSax/Vivado/octave_main/window_tb_behav.wcfg
WARNING: Simulation object /window_tb/UUT/clk was not found in the design.
WARNING: Simulation object /window_tb/UUT/for_inv was not found in the design.
WARNING: Simulation object /window_tb/UUT/start_proc_win was not found in the design.
WARNING: Simulation object /window_tb/end_proc_win was not found in the design.
WARNING: Simulation object /window_tb/UUT/working was not found in the design.
WARNING: Simulation object /window_tb/buf1_2 was not found in the design.
WARNING: Simulation object /window_tb/UUT/multiplicand was not found in the design.
WARNING: Simulation object /window_tb/multiplicand_out was not found in the design.
WARNING: Simulation object /window_tb/UUT/value was not found in the design.
WARNING: Simulation object /window_tb/UUT/mult_reg was not found in the design.
WARNING: Simulation object /window_tb/factor_buf1 was not found in the design.
WARNING: Simulation object /window_tb/factor_buf2 was not found in the design.
WARNING: Simulation object /window_tb/UUT/pre_resultSTFT was not found in the design.
WARNING: Simulation object /window_tb/result1 was not found in the design.
WARNING: Simulation object /window_tb/result2 was not found in the design.
source main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 6264.664 ; gain = 116.285 ; free physical = 394 ; free virtual = 6766
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:31 ; elapsed = 00:02:17 . Memory (MB): peak = 6266.664 ; gain = 2.000 ; free physical = 356 ; free virtual = 6771
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:18 ; elapsed = 00:00:10 . Memory (MB): peak = 6274.672 ; gain = 0.000 ; free physical = 394 ; free virtual = 6766
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:14 ; elapsed = 00:02:10 . Memory (MB): peak = 6274.672 ; gain = 0.000 ; free physical = 349 ; free virtual = 6765
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6287.066 ; gain = 0.000 ; free physical = 388 ; free virtual = 6761
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:18 ; elapsed = 00:02:20 . Memory (MB): peak = 6287.066 ; gain = 0.000 ; free physical = 339 ; free virtual = 6756
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:14 ; elapsed = 00:00:10 . Memory (MB): peak = 6303.074 ; gain = 0.000 ; free physical = 379 ; free virtual = 6752
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:14 ; elapsed = 00:01:48 . Memory (MB): peak = 6303.074 ; gain = 0.000 ; free physical = 334 ; free virtual = 6743
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:01:46 ; elapsed = 00:00:09 . Memory (MB): peak = 6324.086 ; gain = 0.008 ; free physical = 372 ; free virtual = 6745
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:15 ; elapsed = 00:02:17 . Memory (MB): peak = 6324.086 ; gain = 0.000 ; free physical = 326 ; free virtual = 6743
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:13 ; elapsed = 00:00:09 . Memory (MB): peak = 6335.090 ; gain = 0.000 ; free physical = 370 ; free virtual = 6744
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:19 ; elapsed = 00:02:20 . Memory (MB): peak = 6349.145 ; gain = 14.055 ; free physical = 303 ; free virtual = 6720
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6373.488 ; gain = 0.000 ; free physical = 365 ; free virtual = 6740
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 6373.488 ; gain = 0.000 ; free physical = 344 ; free virtual = 6732
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 6386.418 ; gain = 0.000 ; free physical = 355 ; free virtual = 6730
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:23 ; elapsed = 00:02:25 . Memory (MB): peak = 6386.465 ; gain = 0.047 ; free physical = 308 ; free virtual = 6727
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:55 . Memory (MB): peak = 6402.473 ; gain = 0.047 ; free physical = 320 ; free virtual = 6718
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:03:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6434.441 ; gain = 0.000 ; free physical = 368 ; free virtual = 6720
run 8000 us
run: Time (s): cpu = 00:00:18 ; elapsed = 00:02:25 . Memory (MB): peak = 6434.441 ; gain = 0.000 ; free physical = 323 ; free virtual = 6719
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:02:15 ; elapsed = 00:00:08 . Memory (MB): peak = 6520.863 ; gain = 0.000 ; free physical = 369 ; free virtual = 6722
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:47 . Memory (MB): peak = 6528.852 ; gain = 7.988 ; free physical = 344 ; free virtual = 6716
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:49 ; elapsed = 00:00:08 . Memory (MB): peak = 6536.871 ; gain = 0.000 ; free physical = 366 ; free virtual = 6719
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 6536.871 ; gain = 0.000 ; free physical = 344 ; free virtual = 6717
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:50 ; elapsed = 00:00:08 . Memory (MB): peak = 6568.887 ; gain = 0.000 ; free physical = 362 ; free virtual = 6716
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 6576.875 ; gain = 7.988 ; free physical = 340 ; free virtual = 6714
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6584.895 ; gain = 0.000 ; free physical = 357 ; free virtual = 6715
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:58 ; elapsed = 00:00:10 . Memory (MB): peak = 6584.895 ; gain = 0.012 ; free physical = 354 ; free virtual = 6707
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 6592.883 ; gain = 7.988 ; free physical = 344 ; free virtual = 6710
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 6650.172 ; gain = 0.000 ; free physical = 352 ; free virtual = 6707
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 6650.172 ; gain = 0.000 ; free physical = 346 ; free virtual = 6708
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 6653.156 ; gain = 2.984 ; free physical = 318 ; free virtual = 6695
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:01:05 ; elapsed = 00:00:08 . Memory (MB): peak = 6661.176 ; gain = 0.000 ; free physical = 372 ; free virtual = 6703
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 6661.176 ; gain = 0.000 ; free physical = 360 ; free virtual = 6702
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 6661.176 ; gain = 0.000 ; free physical = 345 ; free virtual = 6691
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:43 ; elapsed = 00:00:08 . Memory (MB): peak = 6683.566 ; gain = 0.000 ; free physical = 369 ; free virtual = 6701
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 6683.566 ; gain = 0.000 ; free physical = 353 ; free virtual = 6699
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 6699.574 ; gain = 0.000 ; free physical = 368 ; free virtual = 6699
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:01:16 . Memory (MB): peak = 6699.574 ; gain = 0.000 ; free physical = 330 ; free virtual = 6688
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj main_tb_vlog.prj
xvhdl --incr --relax -prj main_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sources_1/new/master_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_controller
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot main_tb_behav xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.project_trunk
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.sampling [sampling_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,in...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,rdaddr_colli...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_wrapper [ram_memory_blk_mem_gen_prim_wrap...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_prim_width [ram_memory_blk_mem_gen_prim_widt...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_wrapper__parameterized0\ [\ram_memory_blk_mem_gen_prim_wra...]
Compiling architecture structure of entity xil_defaultlib.\ram_memory_blk_mem_gen_prim_width__parameterized0\ [\ram_memory_blk_mem_gen_prim_wid...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_generic_cstr [ram_memory_blk_mem_gen_generic_c...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_top [ram_memory_blk_mem_gen_top_defau...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1_synth [ram_memory_blk_mem_gen_v8_4_1_sy...]
Compiling architecture structure of entity xil_defaultlib.ram_memory_blk_mem_gen_v8_4_1 [ram_memory_blk_mem_gen_v8_4_1_de...]
Compiling architecture structure of entity xil_defaultlib.ram_memory [ram_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.memo_controller [memo_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture behavioral of entity xil_defaultlib.display_counter [display_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.display_interface [display_interface_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=10.0...]
Compiling architecture structure of entity xil_defaultlib.clk_generator_clk_generator_clk_wiz [clk_generator_clk_generator_clk_...]
Compiling architecture structure of entity xil_defaultlib.clk_generator [clk_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.stft_window_rom [stft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.istft_window_rom [istft_window_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.window_controller [window_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.master_controller [master_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.main_tb
Built simulation snapshot main_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:01:14 ; elapsed = 00:00:08 . Memory (MB): peak = 6720.586 ; gain = 0.000 ; free physical = 364 ; free virtual = 6696
restart
INFO: [Simtcl 6-17] Simulation restarted
run 8000 us
run: Time (s): cpu = 00:00:22 ; elapsed = 00:02:24 . Memory (MB): peak = 6725.574 ; gain = 0.000 ; free physical = 316 ; free virtual = 6692
save_wave_config {/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/imports/octave_main/test.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 19:27:08 2019...
