Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Oct  5 13:19:17 2025
| Host         : LAPTOP-5OB0NPE4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.203     -141.007                     17                   45        0.201        0.000                      0                   45        4.500        0.000                       0                    32  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.203     -141.007                     17                   45        0.201        0.000                      0                   45        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -9.203ns,  Total Violation     -141.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.203ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.937ns  (logic 6.848ns (36.162%)  route 12.089ns (63.838%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.518    24.012    task_s_inst/check_collision_inst_n_12
    SLICE_X44Y58         FDCE                                         r  task_s_inst/circle_centre_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.778    task_s_inst/clk_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  task_s_inst/circle_centre_y_reg[1]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X44Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.810    task_s_inst/circle_centre_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -24.012    
  -------------------------------------------------------------------
                         slack                                 -9.203    

Slack (VIOLATED) :        -9.203ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.937ns  (logic 6.848ns (36.162%)  route 12.089ns (63.838%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.518    24.012    task_s_inst/check_collision_inst_n_12
    SLICE_X44Y58         FDCE                                         r  task_s_inst/circle_centre_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.778    task_s_inst/clk_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  task_s_inst/circle_centre_y_reg[2]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X44Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.810    task_s_inst/circle_centre_y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -24.012    
  -------------------------------------------------------------------
                         slack                                 -9.203    

Slack (VIOLATED) :        -9.203ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.937ns  (logic 6.848ns (36.162%)  route 12.089ns (63.838%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.518    24.012    task_s_inst/check_collision_inst_n_12
    SLICE_X44Y58         FDCE                                         r  task_s_inst/circle_centre_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.437    14.778    task_s_inst/clk_IBUF_BUFG
    SLICE_X44Y58         FDCE                                         r  task_s_inst/circle_centre_y_reg[3]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X44Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.810    task_s_inst/circle_centre_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -24.012    
  -------------------------------------------------------------------
                         slack                                 -9.203    

Slack (VIOLATED) :        -9.196ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_x_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.951ns  (logic 6.848ns (36.135%)  route 12.103ns (63.865%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.531    24.026    task_s_inst/check_collision_inst_n_12
    SLICE_X42Y59         FDPE                                         r  task_s_inst/circle_centre_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    task_s_inst/clk_IBUF_BUFG
    SLICE_X42Y59         FDPE                                         r  task_s_inst/circle_centre_x_reg[4]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X42Y59         FDPE (Setup_fdpe_C_CE)      -0.169    14.830    task_s_inst/circle_centre_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -24.026    
  -------------------------------------------------------------------
                         slack                                 -9.196    

Slack (VIOLATED) :        -9.196ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.951ns  (logic 6.848ns (36.135%)  route 12.103ns (63.865%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.531    24.026    task_s_inst/check_collision_inst_n_12
    SLICE_X42Y59         FDPE                                         r  task_s_inst/circle_centre_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    task_s_inst/clk_IBUF_BUFG
    SLICE_X42Y59         FDPE                                         r  task_s_inst/circle_centre_x_reg[5]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X42Y59         FDPE (Setup_fdpe_C_CE)      -0.169    14.830    task_s_inst/circle_centre_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -24.026    
  -------------------------------------------------------------------
                         slack                                 -9.196    

Slack (VIOLATED) :        -9.196ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.951ns  (logic 6.848ns (36.135%)  route 12.103ns (63.865%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.531    24.026    task_s_inst/check_collision_inst_n_12
    SLICE_X42Y59         FDCE                                         r  task_s_inst/circle_centre_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.435    14.776    task_s_inst/clk_IBUF_BUFG
    SLICE_X42Y59         FDCE                                         r  task_s_inst/circle_centre_x_reg[6]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X42Y59         FDCE (Setup_fdce_C_CE)      -0.169    14.830    task_s_inst/circle_centre_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -24.026    
  -------------------------------------------------------------------
                         slack                                 -9.196    

Slack (VIOLATED) :        -9.189ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_x_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.944ns  (logic 6.848ns (36.148%)  route 12.096ns (63.852%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.525    24.019    task_s_inst/check_collision_inst_n_12
    SLICE_X42Y58         FDCE                                         r  task_s_inst/circle_centre_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    task_s_inst/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  task_s_inst/circle_centre_x_reg[1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X42Y58         FDCE (Setup_fdce_C_CE)      -0.169    14.831    task_s_inst/circle_centre_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -24.019    
  -------------------------------------------------------------------
                         slack                                 -9.189    

Slack (VIOLATED) :        -9.189ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.944ns  (logic 6.848ns (36.148%)  route 12.096ns (63.852%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.525    24.019    task_s_inst/check_collision_inst_n_12
    SLICE_X42Y58         FDCE                                         r  task_s_inst/circle_centre_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    task_s_inst/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  task_s_inst/circle_centre_x_reg[2]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X42Y58         FDCE (Setup_fdce_C_CE)      -0.169    14.831    task_s_inst/circle_centre_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -24.019    
  -------------------------------------------------------------------
                         slack                                 -9.189    

Slack (VIOLATED) :        -9.189ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_x_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.944ns  (logic 6.848ns (36.148%)  route 12.096ns (63.852%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.525    24.019    task_s_inst/check_collision_inst_n_12
    SLICE_X42Y58         FDCE                                         r  task_s_inst/circle_centre_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    task_s_inst/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  task_s_inst/circle_centre_x_reg[3]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X42Y58         FDCE (Setup_fdce_C_CE)      -0.169    14.831    task_s_inst/circle_centre_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -24.019    
  -------------------------------------------------------------------
                         slack                                 -9.189    

Slack (VIOLATED) :        -9.061ns  (required time - arrival time)
  Source:                 task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.794ns  (logic 6.848ns (36.437%)  route 11.946ns (63.563%))
  Logic Levels:           25  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.554     5.075    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y57         FDCE                                         r  task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.719     6.250    task_s_inst/dir[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.124     6.374 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_19/O
                         net (fo=1, routed)           0.000     6.374    task_s_inst/dist2_to_rect2_return0__0_carry_i_19_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.014 r  task_s_inst/dist2_to_rect2_return0__0_carry_i_7/O[3]
                         net (fo=43, routed)          1.093     8.106    task_s_inst/check_collision_inst/circle_centre_y_reg[4][2]
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.306     8.412 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10/O
                         net (fo=3, routed)           0.951     9.364    task_s_inst/check_collision_inst/dist2_to_rect2_return0__21_carry__0_i_10_n_0
    SLICE_X45Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7/O
                         net (fo=17, routed)          0.554    10.041    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_7_n_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.124    10.165 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.624    10.789    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_10_n_0
    SLICE_X42Y55         LUT6 (Prop_lut6_I4_O)        0.124    10.913 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    10.913    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.143 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0/O[1]
                         net (fo=3, routed)           0.534    11.677    task_s_inst/check_collision_inst/dist2_to_rect2_return0__0_carry__0_n_6
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.306    11.983 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2/O
                         net (fo=1, routed)           0.671    12.654    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.180 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.180    task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.402 r  task_s_inst/check_collision_inst/dist2_to_rect2_return0__45_carry__1/O[0]
                         net (fo=1, routed)           0.577    13.979    task_s_inst/check_collision_inst/dist2_to_rect2_return0[11]
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.299    14.278 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.278    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_i_3_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.828 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.828    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__1_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.985 r  task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2/CO[1]
                         net (fo=6, routed)           0.984    15.969    task_s_inst/check_collision_inst/dist2_to_rect2_return__2_carry__2_n_2
    SLICE_X40Y59         LUT4 (Prop_lut4_I1_O)        0.329    16.298 r  task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.298    task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.699 r  task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=52, routed)          1.076    17.775    task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.124    17.899 r  task_s_inst/check_collision_inst/i__carry__0_i_10/O
                         net (fo=3, routed)           0.517    18.415    task_s_inst/check_collision_inst/i__carry__0_i_10_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.539 r  task_s_inst/check_collision_inst/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.527    19.066    task_s_inst/check_collision_inst/i__carry__0_i_2__2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.464 r  task_s_inst/check_collision_inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=11, routed)          0.964    20.429    task_s_inst/check_collision_inst/_inferred__1/i__carry__0_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124    20.553 r  task_s_inst/check_collision_inst/hits_next_carry_i_12/O
                         net (fo=1, routed)           0.585    21.138    task_s_inst/check_collision_inst/hits_next_carry_i_12_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124    21.262 r  task_s_inst/check_collision_inst/hits_next_carry_i_5/O
                         net (fo=1, routed)           0.000    21.262    task_s_inst/check_collision_inst/hits_next_carry_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.812 r  task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.812    task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.926 f  task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.754    22.680    task_s_inst/check_collision_inst/hits_next
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.124    22.804 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.291    23.095    task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I1_O)        0.124    23.219 f  task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.151    23.370    task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124    23.494 r  task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.375    23.869    task_s_inst/check_collision_inst_n_12
    SLICE_X45Y60         FDCE                                         r  task_s_inst/circle_centre_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.436    14.777    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y60         FDCE                                         r  task_s_inst/circle_centre_y_reg[0]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X45Y60         FDCE (Setup_fdce_C_CE)      -0.205    14.809    task_s_inst/circle_centre_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -23.869    
  -------------------------------------------------------------------
                         slack                                 -9.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (61.960%)  route 0.128ns (38.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y66         FDCE                                         r  task_s_inst/frame_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  task_s_inst/frame_count_reg[2]/Q
                         net (fo=5, routed)           0.128     1.732    task_s_inst/frame_count_reg_n_0_[2]
    SLICE_X30Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  task_s_inst/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.777    task_s_inst/frame_count[5]
    SLICE_X30Y65         FDCE                                         r  task_s_inst/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     1.951    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y65         FDCE                                         r  task_s_inst/frame_count_reg[5]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X30Y65         FDCE (Hold_fdce_C_D)         0.121     1.575    task_s_inst/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.440    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y65         FDCE                                         r  task_s_inst/frame_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  task_s_inst/frame_count_reg[6]/Q
                         net (fo=4, routed)           0.149     1.753    task_s_inst/frame_count_reg_n_0_[6]
    SLICE_X30Y65         LUT4 (Prop_lut4_I0_O)        0.045     1.798 r  task_s_inst/frame_count[6]_i_2/O
                         net (fo=1, routed)           0.000     1.798    task_s_inst/frame_count[6]
    SLICE_X30Y65         FDCE                                         r  task_s_inst/frame_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     1.951    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y65         FDCE                                         r  task_s_inst/frame_count_reg[6]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y65         FDCE (Hold_fdce_C_D)         0.121     1.561    task_s_inst/frame_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 task_s_inst/pix_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/pix_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    task_s_inst/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  task_s_inst/pix_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  task_s_inst/pix_reg[10]/Q
                         net (fo=7, routed)           0.168     1.747    oled_display_inst/pixel_data[1]
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  oled_display_inst/pix[10]_i_1/O
                         net (fo=1, routed)           0.000     1.792    task_s_inst/pix_reg[10]_6
    SLICE_X39Y68         FDCE                                         r  task_s_inst/pix_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.820     1.948    task_s_inst/clk_IBUF_BUFG
    SLICE_X39Y68         FDCE                                         r  task_s_inst/pix_reg[10]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.091     1.528    task_s_inst/pix_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 task_s_inst/moving_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/moving_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y53         FDCE                                         r  task_s_inst/moving_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  task_s_inst/moving_reg/Q
                         net (fo=2, routed)           0.170     1.757    task_s_inst/moving_reg_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  task_s_inst/moving_i_1/O
                         net (fo=1, routed)           0.000     1.802    task_s_inst/moving_i_1_n_0
    SLICE_X45Y53         FDCE                                         r  task_s_inst/moving_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     1.959    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y53         FDCE                                         r  task_s_inst/moving_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X45Y53         FDCE (Hold_fdce_C_D)         0.091     1.536    task_s_inst/moving_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 task_s_inst/circle_centre_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/circle_centre_y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.560     1.443    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y60         FDCE                                         r  task_s_inst/circle_centre_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  task_s_inst/circle_centre_y_reg[0]/Q
                         net (fo=9, routed)           0.181     1.765    task_s_inst/Q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.810 r  task_s_inst/circle_centre_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    task_s_inst/circle_centre_y[0]_i_1_n_0
    SLICE_X45Y60         FDCE                                         r  task_s_inst/circle_centre_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.957    task_s_inst/clk_IBUF_BUFG
    SLICE_X45Y60         FDCE                                         r  task_s_inst/circle_centre_y_reg[0]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X45Y60         FDCE (Hold_fdce_C_D)         0.091     1.534    task_s_inst/circle_centre_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 task_s_inst/pix_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/pix_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.554     1.437    task_s_inst/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  task_s_inst/pix_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  task_s_inst/pix_reg[15]/Q
                         net (fo=6, routed)           0.185     1.763    oled_display_inst/pixel_data[2]
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  oled_display_inst/pix[15]_i_1/O
                         net (fo=1, routed)           0.000     1.808    task_s_inst/pix_reg[15]_4
    SLICE_X40Y68         FDCE                                         r  task_s_inst/pix_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.822     1.949    task_s_inst/clk_IBUF_BUFG
    SLICE_X40Y68         FDCE                                         r  task_s_inst/pix_reg[15]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X40Y68         FDCE (Hold_fdce_C_D)         0.091     1.528    task_s_inst/pix_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.764%)  route 0.175ns (41.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y66         FDCE                                         r  task_s_inst/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  task_s_inst/frame_count_reg[1]/Q
                         net (fo=6, routed)           0.175     1.762    task_s_inst/frame_count_reg_n_0_[1]
    SLICE_X30Y66         LUT2 (Prop_lut2_I1_O)        0.101     1.863 r  task_s_inst/frame_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    task_s_inst/frame_count[1]
    SLICE_X30Y66         FDCE                                         r  task_s_inst/frame_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.822     1.950    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y66         FDCE                                         r  task_s_inst/frame_count_reg[1]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y66         FDCE (Hold_fdce_C_D)         0.131     1.570    task_s_inst/frame_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clk6p25m_inst/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m_inst/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.445    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  clk6p25m_inst/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  clk6p25m_inst/COUNT_reg[1]/Q
                         net (fo=3, routed)           0.173     1.746    clk6p25m_inst/COUNT[1]
    SLICE_X36Y52         LUT4 (Prop_lut4_I2_O)        0.103     1.849 r  clk6p25m_inst/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.849    clk6p25m_inst/slow_clk_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  clk6p25m_inst/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.830     1.958    clk6p25m_inst/clk_IBUF_BUFG
    SLICE_X36Y52         FDRE                                         r  clk6p25m_inst/slow_clk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.107     1.552    clk6p25m_inst/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.143%)  route 0.179ns (41.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.557     1.440    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y65         FDCE                                         r  task_s_inst/frame_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y65         FDCE (Prop_fdce_C_Q)         0.148     1.588 r  task_s_inst/frame_count_reg[4]/Q
                         net (fo=5, routed)           0.179     1.767    task_s_inst/frame_count_reg_n_0_[4]
    SLICE_X30Y65         LUT5 (Prop_lut5_I2_O)        0.101     1.868 r  task_s_inst/frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    task_s_inst/frame_count[4]
    SLICE_X30Y65         FDCE                                         r  task_s_inst/frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.823     1.951    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y65         FDCE                                         r  task_s_inst/frame_count_reg[4]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y65         FDCE (Hold_fdce_C_D)         0.131     1.571    task_s_inst/frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 task_s_inst/frame_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_s_inst/frame_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.246ns (57.919%)  route 0.179ns (42.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.556     1.439    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y66         FDCE                                         r  task_s_inst/frame_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  task_s_inst/frame_count_reg[1]/Q
                         net (fo=6, routed)           0.179     1.766    task_s_inst/frame_count_reg_n_0_[1]
    SLICE_X30Y66         LUT3 (Prop_lut3_I1_O)        0.098     1.864 r  task_s_inst/frame_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    task_s_inst/frame_count[2]
    SLICE_X30Y66         FDCE                                         r  task_s_inst/frame_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.822     1.950    task_s_inst/clk_IBUF_BUFG
    SLICE_X30Y66         FDCE                                         r  task_s_inst/frame_count_reg[2]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y66         FDCE (Hold_fdce_C_D)         0.121     1.560    task_s_inst/frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   clk6p25m_inst/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   clk6p25m_inst/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   clk6p25m_inst/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   clk6p25m_inst/slow_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y58   task_s_inst/circle_centre_x_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y59   task_s_inst/circle_centre_x_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y59   task_s_inst/circle_centre_x_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y59   task_s_inst/circle_centre_x_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X45Y60   task_s_inst/circle_centre_y_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y68   task_s_inst/pix_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y66   task_s_inst/frame_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y66   task_s_inst/frame_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y66   task_s_inst/frame_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   task_s_inst/frame_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   task_s_inst/frame_count_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   task_s_inst/frame_count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y65   task_s_inst/frame_count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y68   task_s_inst/pix_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y68   task_s_inst/pix_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   clk6p25m_inst/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   clk6p25m_inst/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   clk6p25m_inst/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   clk6p25m_inst/slow_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y60   task_s_inst/circle_centre_y_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   task_s_inst/circle_centre_y_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   task_s_inst/circle_centre_y_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y58   task_s_inst/circle_centre_y_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y59   task_s_inst/circle_centre_y_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y59   task_s_inst/circle_centre_y_reg[5]/C



