
*** Running vivado
    with args -log sensor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sensor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source sensor.tcl -notrace
Command: synth_design -top sensor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 357.066 ; gain = 99.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sensor' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:19]
INFO: [Synth 8-3491] module 'decooder' declared at 'C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/decoder.vhd:5' bound to instance 'decode' of component 'decooder' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:52]
INFO: [Synth 8-638] synthesizing module 'decooder' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/decoder.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'decooder' (1#1) [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/decoder.vhd:10]
INFO: [Synth 8-3491] module 'LDRsensor' declared at 'C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/LDRsensor.vhd:5' bound to instance 'ldrsen' of component 'LDRsensor' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:53]
INFO: [Synth 8-638] synthesizing module 'LDRsensor' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/LDRsensor.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LDRsensor' (2#1) [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/LDRsensor.vhd:12]
INFO: [Synth 8-3491] module 'LDRsensor' declared at 'C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/LDRsensor.vhd:5' bound to instance 'ldrsen2' of component 'LDRsensor' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:54]
INFO: [Synth 8-3491] module 'LDRsensor' declared at 'C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/LDRsensor.vhd:5' bound to instance 'ldrsen3' of component 'LDRsensor' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:55]
WARNING: [Synth 8-5640] Port 'rin' is missing in component declaration [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:32]
INFO: [Synth 8-3491] module 'VibrationRange' declared at 'C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/VibrationRange.vhd:5' bound to instance 'vibran' of component 'VibrationRange' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:56]
INFO: [Synth 8-638] synthesizing module 'VibrationRange' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/VibrationRange.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'VibrationRange' (3#1) [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/VibrationRange.vhd:13]
INFO: [Synth 8-3491] module 'RangeOnly' declared at 'C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/RangeOnly.vhd:10' bound to instance 'rangesen' of component 'RangeOnly' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:57]
INFO: [Synth 8-638] synthesizing module 'RangeOnly' [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/RangeOnly.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element digit_reg was removed.  [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/RangeOnly.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element santimetre_birler_reg was removed.  [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/RangeOnly.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element santimetre_onlar_reg was removed.  [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/RangeOnly.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element out_birler_reg was removed.  [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/RangeOnly.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element out_onlar_reg was removed.  [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/RangeOnly.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'RangeOnly' (4#1) [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/RangeOnly.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sensor' (5#1) [C:/Users/ege3b/project_final/project_final.srcs/sources_1/new/TopModule.vhd:19]
WARNING: [Synth 8-3331] design VibrationRange has unconnected port Rin
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.324 ; gain = 154.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.324 ; gain = 154.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.324 ; gain = 154.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ege3b/project_final/project_final.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/ege3b/project_final/project_final.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ege3b/project_final/project_final.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sensor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sensor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 737.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 737.871 ; gain = 479.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 737.871 ; gain = 479.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 737.871 ; gain = 479.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 737.871 ; gain = 479.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LDRsensor 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module VibrationRange 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module RangeOnly 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design sensor has port SEGMENTS[6] driven by constant 1
WARNING: [Synth 8-3917] design sensor has port SEGMENTS[5] driven by constant 0
WARNING: [Synth 8-3917] design sensor has port SEGMENTS[4] driven by constant 0
WARNING: [Synth 8-3917] design sensor has port SEGMENTS[3] driven by constant 0
WARNING: [Synth 8-3917] design sensor has port SEGMENTS[2] driven by constant 0
WARNING: [Synth 8-3917] design sensor has port SEGMENTS[1] driven by constant 0
WARNING: [Synth 8-3917] design sensor has port SEGMENTS[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'rangesen/SEG_SEC_reg[2]' (FDS) to 'rangesen/SEG_SEC_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rangesen/SEG_SEC_reg[3] )
WARNING: [Synth 8-3332] Sequential element (rangesen/SEG_SEC_reg[3]) is unused and will be removed from module sensor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 737.871 ; gain = 479.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 737.871 ; gain = 479.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 757.574 ; gain = 499.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 758.340 ; gain = 500.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 758.340 ; gain = 500.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 758.340 ; gain = 500.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 758.340 ; gain = 500.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 758.340 ; gain = 500.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 758.340 ; gain = 500.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 758.340 ; gain = 500.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     4|
|4     |LUT2   |     1|
|5     |LUT3   |     4|
|6     |LUT4   |     5|
|7     |LUT5   |     3|
|8     |LUT6   |     7|
|9     |FDRE   |    60|
|10    |IBUF   |    10|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   124|
|2     |  ldrsen   |LDRsensor      |     1|
|3     |  ldrsen2  |LDRsensor_0    |     1|
|4     |  ldrsen3  |LDRsensor_1    |     1|
|5     |  rangesen |RangeOnly      |    93|
|6     |  vibran   |VibrationRange |     1|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 758.340 ; gain = 500.313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 758.340 ; gain = 174.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 758.340 ; gain = 500.313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 760.449 ; gain = 515.242
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ege3b/project_final/project_final.runs/synth_1/sensor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sensor_utilization_synth.rpt -pb sensor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 760.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 24 13:16:44 2018...
