{"vcs1":{"timestamp_begin":1730984290.738446818, "rt":3.10, "ut":0.45, "st":0.26}}
{"vcselab":{"timestamp_begin":1730984293.935162502, "rt":2.26, "ut":0.25, "st":0.18}}
{"link":{"timestamp_begin":1730984296.282748948, "rt":0.43, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730984289.998812369}
{"VCS_COMP_START_TIME": 1730984289.998812369}
{"VCS_COMP_END_TIME": 1730984304.279609583}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 231552}}
