vendor_name = ModelSim
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Datapath.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/Multiplexer.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/Reg.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/combinatorial/ALU_16.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/sequential/LIFO_Stack.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.qip
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/onchip_ram/onchip_ram.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Control.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/S4PU-16.out.sdc
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_Mux.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_Reg.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_ALU.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_Stack.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/testbench/TB_Control.vht
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/s4pu/S4PU_Daughterboard.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.qip
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/main_ram/main_ram.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.qip
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/magic/prog_rom/prog_rom.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/memory/prog.mif
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/vhdl/FPGA.vhd
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/S4PU-16.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_vsa1.tdf
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_l1b1.tdf
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/decode_4oa.tdf
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/mux_3kb.tdf
source_file = 1, /mnt/STORAGE/Documents/Computacao/Projetos/S4PU/quartus/db/altsyncram_oh81.tdf
design_name = FPGA
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2], FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22, FPGA, 1
instance = comp, \U0|Add0~0\, U0|Add0~0, FPGA, 1
instance = comp, \U0|Add0~2\, U0|Add0~2, FPGA, 1
instance = comp, \U0|Add0~4\, U0|Add0~4, FPGA, 1
instance = comp, \U0|Add0~8\, U0|Add0~8, FPGA, 1
instance = comp, \U0|Add0~18\, U0|Add0~18, FPGA, 1
instance = comp, \U0|Add0~22\, U0|Add0~22, FPGA, 1
instance = comp, \U0|Add0~24\, U0|Add0~24, FPGA, 1
instance = comp, \U0|Add0~28\, U0|Add0~28, FPGA, 1
instance = comp, \U0|Add1~0\, U0|Add1~0, FPGA, 1
instance = comp, \U0|Add1~8\, U0|Add1~8, FPGA, 1
instance = comp, \U0|Add1~10\, U0|Add1~10, FPGA, 1
instance = comp, \U0|Add1~12\, U0|Add1~12, FPGA, 1
instance = comp, \U0|Add1~14\, U0|Add1~14, FPGA, 1
instance = comp, \U0|Add1~22\, U0|Add1~22, FPGA, 1
instance = comp, \U0|Add1~28\, U0|Add1~28, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[11]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[11], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1, FPGA, 1
instance = comp, \U0|cpu_readdata[14]~13\, U0|cpu_readdata[14]~13, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[8]\, U0|AVALON_ADDR_REG|curr_state[8], FPGA, 1
instance = comp, \readdata~4\, readdata~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[1]\, U0|AVALON_ADDR_REG|curr_state[1], FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[0]\, U0|AVALON_ADDR_REG|curr_state[0], FPGA, 1
instance = comp, \readdata~11\, readdata~11, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr2~0\, U0|CPU|CONTROL_BLOCK|WideOr2~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6, FPGA, 1
instance = comp, \U0|cpu_reset_n~0\, U0|cpu_reset_n~0, FPGA, 1
instance = comp, \U0|cpu_reset_n~1\, U0|cpu_reset_n~1, FPGA, 1
instance = comp, \U0|cpu_reset_n~3\, U0|cpu_reset_n~3, FPGA, 1
instance = comp, \U0|cpu_reset_n~4\, U0|cpu_reset_n~4, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~4\, U0|CPU|CONTROL_BLOCK|Equal0~4, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~5\, U0|CPU|CONTROL_BLOCK|Equal0~5, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~6\, U0|CPU|CONTROL_BLOCK|Equal0~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~8\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3, FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[10]\, U0|ADDR_REG|curr_state[10], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[8]\, U0|ADDR_REG|curr_state[8], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[6]\, U0|ADDR_REG|curr_state[6], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[5]\, U0|ADDR_REG|curr_state[5], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[3]\, U0|ADDR_REG|curr_state[3], FPGA, 1
instance = comp, \U0|address_range~3\, U0|address_range~3, FPGA, 1
instance = comp, \U0|Equal0~1\, U0|Equal0~1, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|op_or[15]\, U0|CPU|OPERATIVE_BLOCK|ALU|op_or[15], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Selector1~1\, U0|CPU|CONTROL_BLOCK|Selector1~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~12\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~12, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~13\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~13, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~18\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~18, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~19\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~19, FPGA, 1
instance = comp, \U0|cpu_reset_n~6\, U0|cpu_reset_n~6, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0, FPGA, 1
instance = comp, \readdata~15\, readdata~15, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9, FPGA, 1
instance = comp, \readdata[12]\, readdata[12], FPGA, 1
instance = comp, \readdata[14]\, readdata[14], FPGA, 1
instance = comp, \readdata[8]\, readdata[8], FPGA, 1
instance = comp, \readdata[1]\, readdata[1], FPGA, 1
instance = comp, \readdata[0]\, readdata[0], FPGA, 1
instance = comp, \readdata[4]\, readdata[4], FPGA, 1
instance = comp, \SW[12]~I\, SW[12], FPGA, 1
instance = comp, \SW[14]~I\, SW[14], FPGA, 1
instance = comp, \SW[8]~I\, SW[8], FPGA, 1
instance = comp, \SW[9]~I\, SW[9], FPGA, 1
instance = comp, \SW[5]~I\, SW[5], FPGA, 1
instance = comp, \SW[1]~I\, SW[1], FPGA, 1
instance = comp, \SW[0]~I\, SW[0], FPGA, 1
instance = comp, \SW[4]~I\, SW[4], FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[1]~feeder\, U0|AVALON_ADDR_REG|curr_state[1]~feeder, FPGA, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, FPGA, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[15]\, U0|ADDR_REG|curr_state[15], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8, FPGA, 1
instance = comp, \SW[2]~I\, SW[2], FPGA, 1
instance = comp, \SW[11]~I\, SW[11], FPGA, 1
instance = comp, \readdata[11]\, readdata[11], FPGA, 1
instance = comp, \SW[3]~I\, SW[3], FPGA, 1
instance = comp, \readdata[3]\, readdata[3], FPGA, 1
instance = comp, \readdata[5]\, readdata[5], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal5~0\, U0|CPU|CONTROL_BLOCK|Equal5~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.DUP~0\, U0|CPU|CONTROL_BLOCK|next_state.DUP~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.DUP\, U0|CPU|CONTROL_BLOCK|curr_state.DUP, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0\, U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0\, U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0\, U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1\, U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr3~0\, U0|CPU|CONTROL_BLOCK|WideOr3~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr3\, U0|CPU|CONTROL_BLOCK|WideOr3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8, FPGA, 1
instance = comp, \KEY[0]~I\, KEY[0], FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0\, U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.STORE_1\, U0|CPU|CONTROL_BLOCK|curr_state.STORE_1, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr2~1\, U0|CPU|CONTROL_BLOCK|WideOr2~1, FPGA, 1
instance = comp, \SW[6]~I\, SW[6], FPGA, 1
instance = comp, \readdata[6]\, readdata[6], FPGA, 1
instance = comp, \SW[17]~I\, SW[17], FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Selector2~0\, U0|CPU|CONTROL_BLOCK|Selector2~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr7~1\, U0|CPU|CONTROL_BLOCK|WideOr7~1, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal21~0\, U0|CPU|CONTROL_BLOCK|Equal21~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr7\, U0|CPU|CONTROL_BLOCK|WideOr7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal18~0\, U0|CPU|CONTROL_BLOCK|Equal18~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal23~0\, U0|CPU|CONTROL_BLOCK|Equal23~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal16~4\, U0|CPU|CONTROL_BLOCK|Equal16~4, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~3\, U0|CPU|CONTROL_BLOCK|WideOr9~3, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal7~0\, U0|CPU|CONTROL_BLOCK|Equal7~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~2\, U0|CPU|CONTROL_BLOCK|WideOr9~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~4\, U0|CPU|CONTROL_BLOCK|WideOr9~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.LIT~0\, U0|CPU|CONTROL_BLOCK|next_state.LIT~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.LIT\, U0|CPU|CONTROL_BLOCK|curr_state.LIT, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr11~0\, U0|CPU|CONTROL_BLOCK|WideOr11~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor3~1\, U0|CPU|CONTROL_BLOCK|WideNor3~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~11\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~11, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~7\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0\, U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0\, U0|CPU|CONTROL_BLOCK|curr_state.PICK_0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr12~0\, U0|CPU|CONTROL_BLOCK|WideOr12~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr12\, U0|CPU|CONTROL_BLOCK|WideOr12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[4], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3], FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal4~4\, U0|CPU|CONTROL_BLOCK|Equal4~4, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr11~1\, U0|CPU|CONTROL_BLOCK|WideOr11~1, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr11~2\, U0|CPU|CONTROL_BLOCK|WideOr11~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Selector1~2\, U0|CPU|CONTROL_BLOCK|Selector1~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0, FPGA, 1
instance = comp, \SW[15]~I\, SW[15], FPGA, 1
instance = comp, \readdata[15]\, readdata[15], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1, FPGA, 1
instance = comp, \SW[7]~I\, SW[7], FPGA, 1
instance = comp, \readdata[7]\, readdata[7], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr7~0\, U0|CPU|CONTROL_BLOCK|WideOr7~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr8~1\, U0|CPU|CONTROL_BLOCK|WideOr8~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~5\, U0|CPU|CONTROL_BLOCK|WideOr9~5, FPGA, 1
instance = comp, \SW[13]~I\, SW[13], FPGA, 1
instance = comp, \readdata[13]\, readdata[13], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2, FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[12]\, U0|ADDR_REG|curr_state[12], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal16~5\, U0|CPU|CONTROL_BLOCK|Equal16~5, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~1\, U0|CPU|CONTROL_BLOCK|WideOr9~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2, FPGA, 1
instance = comp, \readdata[9]\, readdata[9], FPGA, 1
instance = comp, \SW[10]~I\, SW[10], FPGA, 1
instance = comp, \readdata[10]\, readdata[10], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10, FPGA, 1
instance = comp, \U0|cpu_readdata[10]~11\, U0|cpu_readdata[10]~11, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr6\, U0|CPU|CONTROL_BLOCK|WideOr6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30\, U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~22\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~22, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[15]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[15], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32\, U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater\, U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[8]~feeder\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[8]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[8]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[8], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~8\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~8, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~9\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~9, FPGA, 1
instance = comp, \U0|cpu_readdata[10]~12\, U0|cpu_readdata[10]~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[10]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[10]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[10]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[10], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9, FPGA, 1
instance = comp, \U0|cpu_readdata[9]~17\, U0|cpu_readdata[9]~17, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~14\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~14, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~15\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~15, FPGA, 1
instance = comp, \U0|cpu_readdata[9]~18\, U0|cpu_readdata[9]~18, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12, FPGA, 1
instance = comp, \U0|cpu_readdata[12]~9\, U0|cpu_readdata[12]~9, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~6\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~6, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~7\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~7, FPGA, 1
instance = comp, \U0|cpu_readdata[12]~10\, U0|cpu_readdata[12]~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[12]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[12], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive\, U0|CPU|OPERATIVE_BLOCK|ALU|A_positive, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~10\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~10, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~11\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~11, FPGA, 1
instance = comp, \U0|cpu_readdata[14]~14\, U0|cpu_readdata[14]~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13, FPGA, 1
instance = comp, \U0|cpu_readdata[13]~3\, U0|cpu_readdata[13]~3, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~0, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~1\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~1, FPGA, 1
instance = comp, \U0|cpu_readdata[13]~4\, U0|cpu_readdata[13]~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[13]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[13]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[13]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[13], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[12]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[12], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7, FPGA, 1
instance = comp, \U0|cpu_readdata[7]~19\, U0|cpu_readdata[7]~19, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~16\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~16, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~17\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~17, FPGA, 1
instance = comp, \U0|cpu_readdata[7]~20\, U0|cpu_readdata[7]~20, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[7], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15, FPGA, 1
instance = comp, \U0|cpu_readdata[15]~5\, U0|cpu_readdata[15]~5, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~2\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~2, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~3\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~3, FPGA, 1
instance = comp, \U0|cpu_readdata[15]~6\, U0|cpu_readdata[15]~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[7], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~14\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~14, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~15\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~15, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~13\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~13, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[14]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[14], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[6], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[3], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~11\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~11, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~12\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~12, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~9\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~10\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0\, U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE\, U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~15\, U0|CPU|CONTROL_BLOCK|Equal0~15, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0\, U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.BRANCH\, U0|CPU|CONTROL_BLOCK|curr_state.BRANCH, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr15~0\, U0|CPU|CONTROL_BLOCK|WideOr15~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr15\, U0|CPU|CONTROL_BLOCK|WideOr15, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[5]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[5], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6, FPGA, 1
instance = comp, \U0|cpu_readdata[6]~21\, U0|cpu_readdata[6]~21, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~18\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~18, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~19\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~19, FPGA, 1
instance = comp, \U0|cpu_readdata[6]~22\, U0|cpu_readdata[6]~22, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~14\, U0|CPU|CONTROL_BLOCK|Equal0~14, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal8~0\, U0|CPU|CONTROL_BLOCK|Equal8~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr8~0\, U0|CPU|CONTROL_BLOCK|WideOr8~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.DROP~0\, U0|CPU|CONTROL_BLOCK|next_state.DROP~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.DROP\, U0|CPU|CONTROL_BLOCK|curr_state.DROP, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr2~2\, U0|CPU|CONTROL_BLOCK|WideOr2~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr2~3\, U0|CPU|CONTROL_BLOCK|WideOr2~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0], FPGA, 1
instance = comp, \U0|cpu_reset_n~2\, U0|cpu_reset_n~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Selector0~0\, U0|CPU|CONTROL_BLOCK|Selector0~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.DECODE~2\, U0|CPU|CONTROL_BLOCK|next_state.DECODE~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.DECODE\, U0|CPU|CONTROL_BLOCK|curr_state.DECODE, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0\, U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0\, U0|CPU|CONTROL_BLOCK|curr_state.STORE_0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Selector1~0\, U0|CPU|CONTROL_BLOCK|Selector1~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.FETCH~0\, U0|CPU|CONTROL_BLOCK|next_state.FETCH~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.FETCH\, U0|CPU|CONTROL_BLOCK|curr_state.FETCH, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor0~0\, U0|CPU|CONTROL_BLOCK|WideNor0~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor3~0\, U0|CPU|CONTROL_BLOCK|WideNor3~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~4\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~5\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~6\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[1], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8, FPGA, 1
instance = comp, \U0|cpu_readdata[8]~15\, U0|cpu_readdata[8]~15, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~12\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~12, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~13\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~13, FPGA, 1
instance = comp, \U0|cpu_readdata[8]~16\, U0|cpu_readdata[8]~16, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8], FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~11\, U0|CPU|CONTROL_BLOCK|Equal0~11, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~12\, U0|CPU|CONTROL_BLOCK|Equal0~12, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~7\, U0|CPU|CONTROL_BLOCK|Equal0~7, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~8\, U0|CPU|CONTROL_BLOCK|Equal0~8, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~9\, U0|CPU|CONTROL_BLOCK|Equal0~9, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~10\, U0|CPU|CONTROL_BLOCK|Equal0~10, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~13\, U0|CPU|CONTROL_BLOCK|Equal0~13, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal27~0\, U0|CPU|CONTROL_BLOCK|Equal27~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~14\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~14, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~23\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~23, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~16\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~16, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~17\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~17, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~15\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~15, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~20\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~20, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~21\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~21, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~22\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~22, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RESET~0\, U0|CPU|CONTROL_BLOCK|next_state.RESET~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.RESET\, U0|CPU|CONTROL_BLOCK|curr_state.RESET, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5, FPGA, 1
instance = comp, \U0|cpu_readdata[5]~23\, U0|cpu_readdata[5]~23, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~20\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~20, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~21\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~21, FPGA, 1
instance = comp, \U0|cpu_readdata[5]~24\, U0|cpu_readdata[5]~24, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal25~0\, U0|CPU|CONTROL_BLOCK|Equal25~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0\, U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL\, U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr9~0\, U0|CPU|CONTROL_BLOCK|WideOr9~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7\, U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[2], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3, FPGA, 1
instance = comp, \U0|cpu_readdata[3]~25\, U0|cpu_readdata[3]~25, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~22\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~22, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~23\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~23, FPGA, 1
instance = comp, \U0|cpu_readdata[3]~26\, U0|cpu_readdata[3]~26, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal0~16\, U0|CPU|CONTROL_BLOCK|Equal0~16, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0\, U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0\, U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr18\, U0|CPU|CONTROL_BLOCK|WideOr18, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11, FPGA, 1
instance = comp, \U0|cpu_readdata[11]~7\, U0|cpu_readdata[11]~7, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~4\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~4, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~5\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~5, FPGA, 1
instance = comp, \U0|cpu_readdata[11]~8\, U0|cpu_readdata[11]~8, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1, FPGA, 1
instance = comp, \U0|LessThan6~2\, U0|LessThan6~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3, FPGA, 1
instance = comp, \U0|LessThan6~3\, U0|LessThan6~3, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3, FPGA, 1
instance = comp, \U0|LessThan6~4\, U0|LessThan6~4, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[4]\, U0|AVALON_ADDR_REG|curr_state[4], FPGA, 1
instance = comp, \U0|address[4]~2\, U0|address[4]~2, FPGA, 1
instance = comp, \readdata~13\, readdata~13, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[11]\, U0|AVALON_ADDR_REG|curr_state[11], FPGA, 1
instance = comp, \U0|address[11]~1\, U0|address[11]~1, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[10]\, U0|AVALON_ADDR_REG|curr_state[10], FPGA, 1
instance = comp, \readdata~3\, readdata~3, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[7]\, U0|AVALON_ADDR_REG|curr_state[7], FPGA, 1
instance = comp, \readdata~5\, readdata~5, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[13]\, U0|AVALON_ADDR_REG|curr_state[13], FPGA, 1
instance = comp, \U0|address[13]~0\, U0|address[13]~0, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[12]\, U0|AVALON_ADDR_REG|curr_state[12], FPGA, 1
instance = comp, \readdata~2\, readdata~2, FPGA, 1
instance = comp, \readdata~6\, readdata~6, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[6]\, U0|AVALON_ADDR_REG|curr_state[6], FPGA, 1
instance = comp, \readdata~7\, readdata~7, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[5]\, U0|AVALON_ADDR_REG|curr_state[5], FPGA, 1
instance = comp, \readdata~8\, readdata~8, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[3]\, U0|AVALON_ADDR_REG|curr_state[3], FPGA, 1
instance = comp, \readdata~9\, readdata~9, FPGA, 1
instance = comp, \U0|AVALON_ADDR_REG|curr_state[2]\, U0|AVALON_ADDR_REG|curr_state[2], FPGA, 1
instance = comp, \readdata~10\, readdata~10, FPGA, 1
instance = comp, \readdata~12\, readdata~12, FPGA, 1
instance = comp, \readdata~14\, readdata~14, FPGA, 1
instance = comp, \readdata~14clkctrl\, readdata~14clkctrl, FPGA, 1
instance = comp, \readdata[2]\, readdata[2], FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2, FPGA, 1
instance = comp, \U0|cpu_readdata[2]~27\, U0|cpu_readdata[2]~27, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~24\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~24, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~25\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~25, FPGA, 1
instance = comp, \U0|cpu_readdata[2]~28\, U0|cpu_readdata[2]~28, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[2]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[2]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[2]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[2], FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal2~4\, U0|CPU|CONTROL_BLOCK|Equal2~4, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.TO_R~0\, U0|CPU|CONTROL_BLOCK|next_state.TO_R~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.TO_R\, U0|CPU|CONTROL_BLOCK|curr_state.TO_R, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr5~0\, U0|CPU|CONTROL_BLOCK|WideOr5~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0], FPGA, 1
instance = comp, \U0|cpu_reset_n~5\, U0|cpu_reset_n~5, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0\, U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1\, U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0\, U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.PICK_1\, U0|CPU|CONTROL_BLOCK|curr_state.PICK_1, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor7~0\, U0|CPU|CONTROL_BLOCK|WideNor7~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.CALL~3\, U0|CPU|CONTROL_BLOCK|next_state.CALL~3, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.CALL\, U0|CPU|CONTROL_BLOCK|curr_state.CALL, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr17\, U0|CPU|CONTROL_BLOCK|WideOr17, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1, FPGA, 1
instance = comp, \U0|cpu_readdata[1]~29\, U0|cpu_readdata[1]~29, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~26\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~26, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~27\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~27, FPGA, 1
instance = comp, \U0|cpu_readdata[1]~30\, U0|cpu_readdata[1]~30, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.RET~0\, U0|CPU|CONTROL_BLOCK|next_state.RET~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.RET\, U0|CPU|CONTROL_BLOCK|curr_state.RET, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2, FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[13]\, U0|ADDR_REG|curr_state[13], FPGA, 1
instance = comp, \U0|cpu_readdata~35\, U0|cpu_readdata~35, FPGA, 1
instance = comp, \U0|address_range[15]~5\, U0|address_range[15]~5, FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[14]\, U0|ADDR_REG|curr_state[14], FPGA, 1
instance = comp, \U0|address_range[14]~4\, U0|address_range[14]~4, FPGA, 1
instance = comp, \U0|cpu_readdata~36\, U0|cpu_readdata~36, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4, FPGA, 1
instance = comp, \U0|cpu_readdata[4]~33\, U0|cpu_readdata[4]~33, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31, FPGA, 1
instance = comp, \U0|cpu_readdata[4]~34\, U0|cpu_readdata[4]~34, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]~feeder\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]~feeder, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0\, U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|Equal3~0\, U0|CPU|CONTROL_BLOCK|Equal3~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0\, U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE\, U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor0~1\, U0|CPU|CONTROL_BLOCK|WideNor0~1, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideNor0~2\, U0|CPU|CONTROL_BLOCK|WideNor0~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.CALL~2\, U0|CPU|CONTROL_BLOCK|next_state.CALL~2, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0\, U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|curr_state.R_FROM\, U0|CPU|CONTROL_BLOCK|curr_state.R_FROM, FPGA, 1
instance = comp, \U0|CPU|CONTROL_BLOCK|WideOr4\, U0|CPU|CONTROL_BLOCK|WideOr4, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0\, U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4\, U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4, FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[11]\, U0|ADDR_REG|curr_state[11], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[9]\, U0|ADDR_REG|curr_state[9], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[7]\, U0|ADDR_REG|curr_state[7], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[4]\, U0|ADDR_REG|curr_state[4], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[2]\, U0|ADDR_REG|curr_state[2], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[1]\, U0|ADDR_REG|curr_state[1], FPGA, 1
instance = comp, \U0|ADDR_REG|curr_state[0]\, U0|ADDR_REG|curr_state[0], FPGA, 1
instance = comp, \U0|Add0~6\, U0|Add0~6, FPGA, 1
instance = comp, \U0|Add0~10\, U0|Add0~10, FPGA, 1
instance = comp, \U0|Add0~12\, U0|Add0~12, FPGA, 1
instance = comp, \U0|Add0~14\, U0|Add0~14, FPGA, 1
instance = comp, \U0|Add0~16\, U0|Add0~16, FPGA, 1
instance = comp, \U0|Add0~20\, U0|Add0~20, FPGA, 1
instance = comp, \U0|Add0~26\, U0|Add0~26, FPGA, 1
instance = comp, \U0|Add0~30\, U0|Add0~30, FPGA, 1
instance = comp, \U0|Add1~2\, U0|Add1~2, FPGA, 1
instance = comp, \U0|Add1~4\, U0|Add1~4, FPGA, 1
instance = comp, \U0|Add1~6\, U0|Add1~6, FPGA, 1
instance = comp, \U0|Add1~16\, U0|Add1~16, FPGA, 1
instance = comp, \U0|Add1~18\, U0|Add1~18, FPGA, 1
instance = comp, \U0|Add1~20\, U0|Add1~20, FPGA, 1
instance = comp, \U0|Add1~24\, U0|Add1~24, FPGA, 1
instance = comp, \U0|Add1~26\, U0|Add1~26, FPGA, 1
instance = comp, \U0|Add1~30\, U0|Add1~30, FPGA, 1
instance = comp, \U0|Equal0~3\, U0|Equal0~3, FPGA, 1
instance = comp, \U0|Equal0~2\, U0|Equal0~2, FPGA, 1
instance = comp, \U0|Equal0~0\, U0|Equal0~0, FPGA, 1
instance = comp, \U0|Equal0~4\, U0|Equal0~4, FPGA, 1
instance = comp, \U0|LessThan3~0\, U0|LessThan3~0, FPGA, 1
instance = comp, \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0\, U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0, FPGA, 1
instance = comp, \U0|cpu_readdata[0]~31\, U0|cpu_readdata[0]~31, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~28\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~28, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32, FPGA, 1
instance = comp, \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~29\, U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~29, FPGA, 1
instance = comp, \U0|cpu_readdata[0]~32\, U0|cpu_readdata[0]~32, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[0], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1\, U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]\, U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0], FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0, FPGA, 1
instance = comp, \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0\, U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0, FPGA, 1
instance = comp, \LEDR~0\, LEDR~0, FPGA, 1
instance = comp, \LEDR~0clkctrl\, LEDR~0clkctrl, FPGA, 1
instance = comp, \LEDR[0]$latch\, LEDR[0]$latch, FPGA, 1
instance = comp, \LEDR[1]$latch\, LEDR[1]$latch, FPGA, 1
instance = comp, \LEDR[2]$latch\, LEDR[2]$latch, FPGA, 1
instance = comp, \LEDR[3]$latch\, LEDR[3]$latch, FPGA, 1
instance = comp, \LEDR[4]$latch\, LEDR[4]$latch, FPGA, 1
instance = comp, \LEDR[5]$latch\, LEDR[5]$latch, FPGA, 1
instance = comp, \LEDR[6]$latch\, LEDR[6]$latch, FPGA, 1
instance = comp, \LEDR[7]$latch\, LEDR[7]$latch, FPGA, 1
instance = comp, \LEDR[8]$latch\, LEDR[8]$latch, FPGA, 1
instance = comp, \LEDR[9]$latch\, LEDR[9]$latch, FPGA, 1
instance = comp, \LEDR[10]$latch\, LEDR[10]$latch, FPGA, 1
instance = comp, \LEDR[11]$latch\, LEDR[11]$latch, FPGA, 1
instance = comp, \LEDR[12]$latch\, LEDR[12]$latch, FPGA, 1
instance = comp, \LEDR[13]$latch\, LEDR[13]$latch, FPGA, 1
instance = comp, \LEDR[14]$latch\, LEDR[14]$latch, FPGA, 1
instance = comp, \LEDR[15]$latch\, LEDR[15]$latch, FPGA, 1
instance = comp, \SW[16]~I\, SW[16], FPGA, 1
instance = comp, \LEDR[0]~I\, LEDR[0], FPGA, 1
instance = comp, \LEDR[1]~I\, LEDR[1], FPGA, 1
instance = comp, \LEDR[2]~I\, LEDR[2], FPGA, 1
instance = comp, \LEDR[3]~I\, LEDR[3], FPGA, 1
instance = comp, \LEDR[4]~I\, LEDR[4], FPGA, 1
instance = comp, \LEDR[5]~I\, LEDR[5], FPGA, 1
instance = comp, \LEDR[6]~I\, LEDR[6], FPGA, 1
instance = comp, \LEDR[7]~I\, LEDR[7], FPGA, 1
instance = comp, \LEDR[8]~I\, LEDR[8], FPGA, 1
instance = comp, \LEDR[9]~I\, LEDR[9], FPGA, 1
instance = comp, \LEDR[10]~I\, LEDR[10], FPGA, 1
instance = comp, \LEDR[11]~I\, LEDR[11], FPGA, 1
instance = comp, \LEDR[12]~I\, LEDR[12], FPGA, 1
instance = comp, \LEDR[13]~I\, LEDR[13], FPGA, 1
instance = comp, \LEDR[14]~I\, LEDR[14], FPGA, 1
instance = comp, \LEDR[15]~I\, LEDR[15], FPGA, 1
