module and_using_mux_behavioral (
    input wire A,
    input wire B,
    output reg Y
);
    reg [3:0] mux_inputs;

    always @(*) begin
        mux_inputs = 4'b0001; 
        case ({A, B})
            2'b00: Y = mux_inputs[0];
            2'b01: Y = mux_inputs[1];
            2'b10: Y = mux_inputs[2];
            2'b11: Y = mux_inputs[3];
            default: Y = 1'bx;
        endcase
    end
endmodule
