Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Tue Jan 28 09:39:56 2020
| Host             : ceacmsfw running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command          : report_power -file lpgbtfpga_kcu105_10g24_top_power_routed.rpt -pb lpgbtfpga_kcu105_10g24_top_power_summary_routed.pb -rpx lpgbtfpga_kcu105_10g24_top_power_routed.rpx
| Design           : lpgbtfpga_kcu105_10g24_top
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.404        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.871        |
| Device Static (W)        | 0.533        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.101 |       11 |       --- |             --- |
| CLB Logic                |     0.038 |    23677 |       --- |             --- |
|   LUT as Logic           |     0.035 |     8838 |    242400 |            3.65 |
|   Register               |     0.002 |    11865 |    484800 |            2.45 |
|   LUT as Shift Register  |    <0.001 |       63 |    112800 |            0.06 |
|   LUT as Distributed RAM |    <0.001 |       48 |    112800 |            0.04 |
|   CARRY8                 |    <0.001 |       87 |     30300 |            0.29 |
|   F7/F8 Muxes            |    <0.001 |      130 |    242400 |            0.05 |
|   Others                 |     0.000 |      614 |       --- |             --- |
| Signals                  |     0.052 |    18043 |       --- |             --- |
| Block RAM                |     0.106 |     44.5 |       600 |            7.42 |
| MMCM                     |     0.113 |        1 |        10 |           10.00 |
| I/O                      |     0.015 |       17 |       520 |            3.27 |
| GTH                      |     0.446 |        2 |        20 |           10.00 |
| Static Power             |     0.533 |          |           |                 |
| Total                    |     1.404 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.504 |       0.352 |      0.152 |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |
| Vccaux_io  |       1.800 |     0.069 |       0.004 |      0.065 |
| Vccint_io  |       0.950 |     0.017 |       0.001 |      0.016 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.003 |       0.003 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.015 |       0.004 |      0.012 |
| MGTAVcc    |       1.000 |     0.279 |       0.248 |      0.031 |
| MGTAVtt    |       1.200 |     0.145 |       0.131 |      0.014 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                                                                | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| SMA_MGT_REFCLK                                                                             | SMA_MGT_REFCLK_P                                                                                                                                                                                                                                                                                      |             3.1 |
| USER_CLOCK                                                                                 | USER_CLOCK_P                                                                                                                                                                                                                                                                                          |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                  |            33.0 |
| eth_refclk                                                                                 | eth_clk_p                                                                                                                                                                                                                                                                                             |             6.4 |
| ipbus_clk                                                                                  | infra/clocks/I                                                                                                                                                                                                                                                                                        |            32.0 |
| rxoutclk_out[0]_1                                                                          | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                              |             3.1 |
| txoutclk_out[0]                                                                            | infra/eth/phy/U0/pcs_pma_block_i/transceiver_inst/gig_ethernet_pcs_pma_basex_156_25_gt_i/inst/gen_gtwizard_gthe3_top.gig_ethernet_pcs_pma_basex_156_25_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             8.0 |
| txoutclk_out[0]_1                                                                          | lpgbtFpga_top_inst/mgt_inst/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                              |             3.1 |
| userclk_out                                                                                | infra/eth/phy/U0/core_clocking_i/userclk                                                                                                                                                                                                                                                              |            16.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| lpgbtfpga_kcu105_10g24_top                         |     0.871 |
|   dbg_hub                                          |     0.004 |
|     inst                                           |     0.004 |
|       BSCANID.u_xsdbm_id                           |     0.004 |
|   infra                                            |     0.313 |
|     clocks                                         |     0.114 |
|     eth                                            |     0.162 |
|       mac                                          |     0.004 |
|       phy                                          |     0.157 |
|     ipbus                                          |     0.038 |
|       trans                                        |     0.002 |
|       udp_if                                       |     0.036 |
|   lpgbtFpga_top_inst                               |     0.371 |
|     downlink_inst                                  |     0.006 |
|       lpgbtfpga_scrambler_inst                     |     0.001 |
|       lpgbtfpga_txGearbox_inst                     |     0.004 |
|     mgt_inst                                       |     0.295 |
|       xlx_ku_mgt_std_i                             |     0.294 |
|     uplink_inst                                    |     0.071 |
|       lpgbtfpga_descrambler_inst                   |     0.053 |
|       rxgearbox_10g_gen.rxGearbox_10g24_inst       |     0.010 |
|   lpgbtfpga_patternchecker_inst                    |     0.033 |
|     multi_elink_1g28_gen[0].prbs7_32b_checker_inst |     0.001 |
|     multi_elink_1g28_gen[1].prbs7_32b_checker_inst |     0.001 |
|     multi_elink_1g28_gen[2].prbs7_32b_checker_inst |     0.001 |
|     multi_elink_1g28_gen[3].prbs7_32b_checker_inst |     0.001 |
|     multi_elink_1g28_gen[4].prbs7_32b_checker_inst |     0.001 |
|     multi_elink_1g28_gen[5].prbs7_32b_checker_inst |     0.001 |
|     multi_elink_1g28_gen[6].prbs7_32b_checker_inst |     0.001 |
|   lpgbtfpga_patterngen_inst                        |     0.008 |
|   payload                                          |     0.118 |
|     example                                        |     0.118 |
|       lpGBTsc_inst                                 |     0.017 |
|       slave11                                      |     0.005 |
|       slave12                                      |     0.005 |
|       slave13                                      |     0.029 |
|       slave14                                      |     0.029 |
|       slave4                                       |     0.004 |
|       slave5                                       |     0.015 |
|       slave6                                       |     0.005 |
|   userClockIbufgds                                 |     0.005 |
|   vio_debug_inst                                   |     0.007 |
|     inst                                           |     0.007 |
|       PROBE_IN_INST                                |     0.003 |
|       PROBE_OUT_ALL_INST                           |     0.002 |
|       U_XSDB_SLAVE                                 |     0.002 |
+----------------------------------------------------+-----------+


