<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>top</header>
  <project-settings>
    <fam>IGLOO</fam>
    <die>AGLN250V2</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.2</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/matze/Documents/igloo/system/teamprojekt2/component/work/top</location>
    <state>GENERATED ( Fri Jan 22 11:29:20 2016 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\matze\Documents\igloo\system\teamprojekt2\component\work\top\top.v</file>
    <file>C:\Users\matze\Documents\igloo\system\teamprojekt2\smartgen\sCLK\sCLK.v</file>
    <file>C:\Users\matze\Documents\igloo\AD7782IF\AD7782CTRL.vhd</file>
    <file>C:\Users\matze\Documents\igloo\AD7782IF\AD7782IF.vhd</file>
    <file>C:\Users\matze\Documents\igloo\common\AliveCOUNTER.vhd</file>
    <file>C:\Users\matze\Documents\igloo\common\BusyCOUNTER.vhd</file>
    <file>C:\Users\matze\Documents\igloo\common\COMPCTRL.vhd</file>
    <file>C:\Users\matze\Documents\igloo\common\CONNECTOR.vhd</file>
    <file>C:\Users\matze\Documents\igloo\common\COUNTER.vhd</file>
    <file>C:\Users\matze\Documents\igloo\EEPROM93LC66\EEPROM93LC66CTRL.vhd</file>
    <file>C:\Users\matze\Documents\igloo\EEPROM93LC66\EEPROM93LC66IF.vhd</file>
    <file>C:\Users\matze\Documents\igloo\uart\baudgen.vhd</file>
    <file>C:\Users\matze\Documents\igloo\uart\glitchfilter.vhd</file>
    <file>C:\Users\matze\Documents\igloo\uart\receiver.vhd</file>
    <file>C:\Users\matze\Documents\igloo\uart\sync_flipflop.vhd</file>
    <file>C:\Users\matze\Documents\igloo\uart\transmitter.vhd</file>
    <file>C:\Users\matze\Documents\igloo\uart\uart.vhd</file>
  </fileset>
  <io>
    <port-name>rxd</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ADCsel</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>busyLEDADT7301</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>busyLEDEEPROM</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>rst</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ADCdin</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>busyLEDAD7782</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>eepromMOSI</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>CLKA</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>watchdogEnLED</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>txd</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>eepromORG</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ADCcs</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>eepromSCLK</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ADCmode</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>eepromCS</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>watchdogenSwitch</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ADCrng</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>aliveLED</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>busyLEDMstr</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ADCsclk</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>eepromMISO</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>CONNECTOR</core-exttype>
    <core-location>C:\Users\matze\Documents\igloo\common\CONNECTOR.vhd</core-location>
    <core-name>CONNECTOR_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartGen</core-exttype>
    <core-location>C:/Users/matze/Documents/igloo/system/teamprojekt2/smartgen/sCLK</core-location>
    <core-name>sCLK_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for top</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
