# VLSI-Project
## Design and Optimization of a 12-bit Asynchronous Counter using Cadence
Problem: <img width="741" height="502" alt="image" src="https://github.com/user-attachments/assets/5f84dc9d-abc4-4556-a1ef-6a5f249b58ac" />
### Here, you will find the Verilog Code, Layered Testbench, RTL Synthesis using **Cadence Genus Tool** and Power and Area Optimization using **Cadence Innovus Tool**
