/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [2:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [35:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [22:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [13:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [24:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = in_data[181] ? celloutsig_1_0z[0] : in_data[157];
  assign celloutsig_1_1z = ~(celloutsig_1_0z[0] & in_data[173]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z | celloutsig_0_2z[19]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z[2] | celloutsig_1_0z[13]);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[2] | celloutsig_0_0z[5]);
  assign celloutsig_0_21z = ~(celloutsig_0_2z[16] | celloutsig_0_7z[2]);
  assign celloutsig_0_17z = ~((celloutsig_0_4z | celloutsig_0_16z) & celloutsig_0_15z[0]);
  assign celloutsig_0_34z = ~((celloutsig_0_4z | celloutsig_0_24z) & (celloutsig_0_25z | celloutsig_0_2z[20]));
  assign celloutsig_1_9z = celloutsig_1_5z[5] | ~(celloutsig_1_0z[11]);
  assign celloutsig_1_3z = celloutsig_1_0z[7] | in_data[121];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_0z[10:9], celloutsig_1_6z };
  reg [2:0] _14_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 3'h0;
    else _14_ <= celloutsig_0_7z[2:0];
  assign { _02_[2], _00_, _02_[0] } = _14_;
  assign celloutsig_1_0z = in_data[111:98] & in_data[174:161];
  assign celloutsig_0_14z = celloutsig_0_2z[13:10] & { in_data[14:12], celloutsig_0_6z };
  assign celloutsig_0_15z = in_data[12:4] & { celloutsig_0_2z[8:1], celloutsig_0_11z };
  assign celloutsig_0_8z = { celloutsig_0_7z[3:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[4:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_11z = { celloutsig_1_0z[11:6], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } >= in_data[185:164];
  assign celloutsig_0_5z = { in_data[94:72], celloutsig_0_1z } > { in_data[47:26], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_2z[6:4], _02_[2], _00_, _02_[0] } > { in_data[4:0], celloutsig_0_11z };
  assign celloutsig_1_10z = { celloutsig_1_0z[13:2], celloutsig_1_1z, celloutsig_1_2z } % { 1'h1, in_data[170:158] };
  assign celloutsig_0_26z = { celloutsig_0_0z[1:0], celloutsig_0_3z, _02_[2], _00_, _02_[0], celloutsig_0_11z, celloutsig_0_3z } % { 1'h1, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_19z = { _01_, celloutsig_1_11z } * { celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_2z = { in_data[91:77], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } * { in_data[32:11], celloutsig_0_1z };
  assign celloutsig_0_7z = - celloutsig_0_0z;
  assign celloutsig_0_10z = - celloutsig_0_7z[3:0];
  assign celloutsig_0_23z = - { celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_1z, _02_[2], _00_, _02_[0], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_8z, _02_[2], _00_, _02_[0], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_0z = ~ in_data[26:21];
  assign celloutsig_0_11z = ~^ { in_data[28:23], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_19z = ~^ celloutsig_0_13z[10:6];
  assign celloutsig_0_16z = ^ { celloutsig_0_15z[7:6], _02_[2], _00_, _02_[0], celloutsig_0_3z };
  assign celloutsig_0_25z = ^ { celloutsig_0_15z[4], celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_1_5z = { in_data[172:168], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } >> { celloutsig_1_0z[6:0], celloutsig_1_2z };
  assign celloutsig_0_13z = { in_data[67:62], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } >> { celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_1_18z = in_data[150:126] - { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_33z = ~((celloutsig_0_1z & celloutsig_0_23z[13]) | (celloutsig_0_26z[1] & celloutsig_0_11z));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_3z) | (celloutsig_1_3z & celloutsig_1_5z[3]));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_2z[14]) | (celloutsig_0_3z & celloutsig_0_2z[22]));
  assign celloutsig_0_1z = ~((in_data[63] & in_data[24]) | (in_data[48] & in_data[18]));
  assign celloutsig_0_24z = ~((celloutsig_0_19z & celloutsig_0_4z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign _02_[1] = _00_;
  assign { out_data[152:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
