### uriscv - Another tiny RISC-V implementation

Github:   [https://github.com/ultraembedded/core_uriscv](https://github.com/ultraembedded/core_uriscv)

Simple, small, multi-cycle 32-bit RISC-V CPU implementation.  
Most instructions take 3 cycles, apart from load and stores which take 4+ cycles (depending on memory latency).

**For higher performance cores, see here:**
[http://github.com/ultraembedded/riscv](http://github.com/ultraembedded/riscv)
[http://github.com/ultraembedded/biriscv](http://github.com/ultraembedded/biriscv)
