# Reading D:/ProgramFiles/IntelFPGA_lite/21.1/modelsim_ase/tcl/vsim/pref.tcl
# do load_sim.tcl
# obj/default/runtime/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Platform Designer base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# ** Error: error copying "d:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/software/USERHW_NIOS_APP/mem_init/hdl_sim/unsaved_RAM.dat": no such file or directory
# Error in macro ./load_sim.tcl line 7
# error copying "d:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/software/USERHW_NIOS_APP/mem_init/hdl_sim/unsaved_RAM.dat": no such file or directory
#     while executing
# "file copy -force d:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/software/USERHW_NIOS_APP/mem_init/hdl_s..."
#  ld
# [exec] dev_com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:01 on Oct 29,2022
# vlog -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 23:56:02 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:02 on Oct 29,2022
# vlog -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 23:56:02 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:03 on Oct 29,2022
# vlog -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 23:56:03 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:03 on Oct 29,2022
# vlog -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 23:56:04 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:06 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 23:56:07 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:07 on Oct 29,2022
# vlog -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_atoms.v -work cyclone10lp_ver 
# -- Compiling UDP CYCLONE10LP_PRIM_DFFE
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS
# -- Compiling UDP CYCLONE10LP_PRIM_DFFEAS_HIGH
# -- Compiling module cyclone10lp_dffe
# -- Compiling module cyclone10lp_mux21
# -- Compiling module cyclone10lp_mux41
# -- Compiling module cyclone10lp_and1
# -- Compiling module cyclone10lp_and16
# -- Compiling module cyclone10lp_bmux21
# -- Compiling module cyclone10lp_b17mux21
# -- Compiling module cyclone10lp_nmux21
# -- Compiling module cyclone10lp_b5mux21
# -- Compiling module cyclone10lp_latch
# -- Compiling module cyclone10lp_routing_wire
# -- Compiling module cyclone10lp_m_cntr
# -- Compiling module cyclone10lp_n_cntr
# -- Compiling module cyclone10lp_scale_cntr
# -- Compiling module cyclone10lp_pll_reg
# -- Compiling module cyclone10lp_pll
# -- Compiling module cyclone10lp_lcell_comb
# -- Compiling module cyclone10lp_ff
# -- Compiling module cyclone10lp_ram_pulse_generator
# -- Compiling module cyclone10lp_ram_register
# -- Compiling module cyclone10lp_ram_block
# -- Compiling module cyclone10lp_mac_data_reg
# -- Compiling module cyclone10lp_mac_sign_reg
# -- Compiling module cyclone10lp_mac_mult_internal
# -- Compiling module cyclone10lp_mac_mult
# -- Compiling module cyclone10lp_mac_out
# -- Compiling module cyclone10lp_io_ibuf
# -- Compiling module cyclone10lp_io_obuf
# -- Compiling module cyclone10lp_ddio_out
# -- Compiling module cyclone10lp_ddio_oe
# -- Compiling module cyclone10lp_pseudo_diff_out
# -- Compiling module cyclone10lp_io_pad
# -- Compiling module cyclone10lp_asmiblock
# -- Compiling module cyclone10lp_ena_reg
# -- Compiling module cyclone10lp_clkctrl
# -- Compiling module cyclone10lp_rublock
# -- Compiling module cyclone10lp_apfcontroller
# -- Compiling module cyclone10lp_termination_ctrl
# -- Compiling module cyclone10lp_termination_rupdn
# -- Compiling module cyclone10lp_termination
# -- Compiling module cyclone10lp_jtag
# -- Compiling module cyclone10lp_crcblock
# -- Compiling module cyclone10lp_oscillator
# 
# Top level modules:
# 	cyclone10lp_dffe
# 	cyclone10lp_and1
# 	cyclone10lp_and16
# 	cyclone10lp_bmux21
# 	cyclone10lp_b17mux21
# 	cyclone10lp_nmux21
# 	cyclone10lp_b5mux21
# 	cyclone10lp_pll_reg
# 	cyclone10lp_pll
# 	cyclone10lp_lcell_comb
# 	cyclone10lp_ff
# 	cyclone10lp_ram_block
# 	cyclone10lp_mac_mult
# 	cyclone10lp_mac_out
# 	cyclone10lp_io_ibuf
# 	cyclone10lp_io_obuf
# 	cyclone10lp_ddio_out
# 	cyclone10lp_ddio_oe
# 	cyclone10lp_pseudo_diff_out
# 	cyclone10lp_io_pad
# 	cyclone10lp_asmiblock
# 	cyclone10lp_clkctrl
# 	cyclone10lp_rublock
# 	cyclone10lp_apfcontroller
# 	cyclone10lp_termination
# 	cyclone10lp_jtag
# 	cyclone10lp_crcblock
# 	cyclone10lp_oscillator
# End time: 23:56:08 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:08 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_syn_attributes.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_syn_attributes
# End time: 23:56:08 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:08 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_standard_functions.vhd -work altera 
# -- Loading package STANDARD
# -- Compiling package altera_standard_functions
# -- Compiling package body altera_standard_functions
# -- Loading package altera_standard_functions
# End time: 23:56:09 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:09 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/alt_dspbuilder_package.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package alt_dspbuilder_package
# -- Compiling package body alt_dspbuilder_package
# -- Loading package alt_dspbuilder_package
# End time: 23:56:09 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:09 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_europa_support_lib.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package altera_europa_support_lib
# -- Compiling package body altera_europa_support_lib
# -- Loading package altera_europa_support_lib
# End time: 23:56:09 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:09 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_primitives_components.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package dffeas_pack
# -- Loading package dffeas_pack
# -- Compiling package altera_primitives_components
# End time: 23:56:09 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:09 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_primitives.vhd -work altera 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity GLOBAL
# -- Compiling architecture BEHAVIOR of GLOBAL
# -- Compiling entity CARRY
# -- Compiling architecture BEHAVIOR of CARRY
# -- Compiling entity CASCADE
# -- Compiling architecture BEHAVIOR of CASCADE
# -- Compiling entity CARRY_SUM
# -- Compiling architecture BEHAVIOR of CARRY_SUM
# -- Compiling entity EXP
# -- Compiling architecture BEHAVIOR of EXP
# -- Compiling entity SOFT
# -- Compiling architecture BEHAVIOR of SOFT
# -- Compiling entity OPNDRN
# -- Compiling architecture BEHAVIOR of OPNDRN
# -- Compiling entity ROW_GLOBAL
# -- Compiling architecture BEHAVIOR of ROW_GLOBAL
# -- Compiling entity TRI
# -- Compiling architecture BEHAVIOR of TRI
# -- Compiling entity LUT_INPUT
# -- Compiling architecture BEHAVIOR of LUT_INPUT
# -- Compiling entity LUT_OUTPUT
# -- Compiling architecture BEHAVIOR of LUT_OUTPUT
# -- Compiling entity latch
# -- Compiling architecture BEHAVIOR of latch
# -- Compiling entity dlatch
# -- Compiling architecture BEHAVIOR of dlatch
# -- Compiling entity PRIM_GDFF
# -- Compiling architecture BEHAVIOR of PRIM_GDFF
# -- Loading entity PRIM_GDFF
# -- Compiling entity DFF
# -- Compiling architecture BEHAVIOR of DFF
# -- Compiling entity DFFE
# -- Compiling architecture BEHAVIOR of DFFE
# -- Compiling entity DFFEA
# -- Compiling architecture BEHAVIOR of DFFEA
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Compiling entity DFFEAS
# -- Compiling architecture vital_dffeas of dffeas
# -- Compiling entity PRIM_GTFF
# -- Compiling architecture BEHAVIOR of PRIM_GTFF
# -- Loading entity PRIM_GTFF
# -- Compiling entity TFF
# -- Compiling architecture BEHAVIOR of TFF
# -- Compiling entity TFFE
# -- Compiling architecture BEHAVIOR of TFFE
# -- Compiling entity PRIM_GJKFF
# -- Compiling architecture BEHAVIOR of PRIM_GJKFF
# -- Loading entity PRIM_GJKFF
# -- Compiling entity JKFF
# -- Compiling architecture BEHAVIOR of JKFF
# -- Compiling entity JKFFE
# -- Compiling architecture BEHAVIOR of JKFFE
# -- Compiling entity PRIM_GSRFF
# -- Compiling architecture BEHAVIOR of PRIM_GSRFF
# -- Loading entity PRIM_GSRFF
# -- Compiling entity SRFF
# -- Compiling architecture BEHAVIOR of SRFF
# -- Compiling entity SRFFE
# -- Compiling architecture BEHAVIOR of SRFFE
# -- Compiling entity clklock
# -- Compiling architecture behavior of clklock
# -- Compiling entity alt_inbuf
# -- Compiling architecture BEHAVIOR of alt_inbuf
# -- Compiling entity alt_outbuf
# -- Compiling architecture BEHAVIOR of alt_outbuf
# -- Compiling entity alt_outbuf_tri
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri
# -- Compiling entity alt_iobuf
# -- Compiling architecture BEHAVIOR of alt_iobuf
# -- Compiling entity alt_inbuf_diff
# -- Compiling architecture BEHAVIOR of alt_inbuf_diff
# -- Compiling entity alt_outbuf_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_diff
# -- Compiling entity alt_outbuf_tri_diff
# -- Compiling architecture BEHAVIOR of alt_outbuf_tri_diff
# -- Compiling entity alt_iobuf_diff
# -- Compiling architecture BEHAVIOR of alt_iobuf_diff
# -- Compiling entity alt_bidir_diff
# -- Compiling architecture BEHAVIOR of alt_bidir_diff
# -- Compiling entity alt_bidir_buf
# -- Compiling architecture BEHAVIOR of alt_bidir_buf
# End time: 23:56:09 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:09 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/220pack.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMPONENTS
# End time: 23:56:09 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:10 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/220model.vhd -work lpm 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package LPM_COMMON_CONVERSION
# -- Compiling package body LPM_COMMON_CONVERSION
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling package LPM_HINT_EVALUATION
# -- Compiling package body LPM_HINT_EVALUATION
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling package LPM_DEVICE_FAMILIES
# -- Compiling package body LPM_DEVICE_FAMILIES
# -- Loading package LPM_DEVICE_FAMILIES
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package LPM_COMPONENTS
# -- Compiling entity LPM_CONSTANT
# -- Compiling architecture LPM_SYN of LPM_CONSTANT
# -- Compiling entity LPM_INV
# -- Compiling architecture LPM_SYN of LPM_INV
# -- Compiling entity lpm_and
# -- Compiling architecture LPM_SYN of lpm_and
# -- Compiling entity LPM_OR
# -- Compiling architecture LPM_SYN of LPM_OR
# -- Compiling entity LPM_XOR
# -- Compiling architecture LPM_SYN of LPM_XOR
# -- Compiling entity LPM_BUSTRI
# -- Compiling architecture LPM_SYN of LPM_BUSTRI
# -- Compiling entity LPM_MUX
# -- Compiling architecture LPM_SYN of LPM_MUX
# -- Compiling entity LPM_DECODE
# -- Compiling architecture LPM_SYN of LPM_DECODE
# -- Compiling entity LPM_CLSHIFT
# -- Compiling architecture LPM_SYN of LPM_CLSHIFT
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity LPM_ADD_SUB_SIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_SIGNED
# -- Compiling entity LPM_ADD_SUB_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB_UNSIGNED
# -- Loading entity LPM_ADD_SUB_SIGNED
# -- Loading entity LPM_ADD_SUB_UNSIGNED
# -- Compiling entity LPM_ADD_SUB
# -- Compiling architecture LPM_SYN of LPM_ADD_SUB
# -- Compiling entity LPM_COMPARE_SIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_SIGNED
# -- Compiling entity LPM_COMPARE_UNSIGNED
# -- Compiling architecture LPM_SYN of LPM_COMPARE_UNSIGNED
# -- Loading entity LPM_COMPARE_SIGNED
# -- Loading entity LPM_COMPARE_UNSIGNED
# -- Compiling entity LPM_COMPARE
# -- Compiling architecture LPM_SYN of LPM_COMPARE
# -- Loading package LPM_HINT_EVALUATION
# -- Compiling entity LPM_MULT
# -- Compiling architecture LPM_SYN of LPM_MULT
# -- Compiling entity LPM_DIVIDE
# -- Compiling architecture behave of lpm_divide
# -- Compiling entity lpm_abs
# -- Compiling architecture LPM_SYN of LPM_ABS
# -- Loading package LPM_COMMON_CONVERSION
# -- Compiling entity LPM_COUNTER
# -- Compiling architecture LPM_SYN of LPM_COUNTER
# -- Compiling entity LPM_LATCH
# -- Compiling architecture LPM_SYN of LPM_LATCH
# -- Compiling entity LPM_FF
# -- Compiling architecture LPM_SYN of LPM_FF
# -- Compiling entity LPM_SHIFTREG
# -- Compiling architecture LPM_SYN of LPM_SHIFTREG
# -- Loading package LPM_DEVICE_FAMILIES
# -- Compiling entity LPM_RAM_DQ
# -- Compiling architecture LPM_SYN of lpm_ram_dq
# -- Compiling entity LPM_RAM_DP
# -- Compiling architecture LPM_SYN of LPM_RAM_DP
# -- Compiling entity LPM_RAM_IO
# -- Compiling architecture LPM_SYN of lpm_ram_io
# -- Compiling entity LPM_ROM
# -- Compiling architecture LPM_SYN of lpm_rom
# -- Compiling entity LPM_FIFO
# -- Compiling architecture behavior of LPM_FIFO
# -- Compiling entity LPM_FIFO_DC_DFFPIPE
# -- Compiling architecture behavior of LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_FEFIFO
# -- Compiling architecture behavior of LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_FEFIFO
# -- Loading entity LPM_FIFO_DC_DFFPIPE
# -- Compiling entity LPM_FIFO_DC_ASYNC
# -- Compiling architecture behavior of LPM_FIFO_DC_ASYNC
# -- Loading entity LPM_FIFO_DC_ASYNC
# -- Compiling entity LPM_FIFO_DC
# -- Compiling architecture behavior of LPM_FIFO_DC
# -- Compiling entity LPM_INpad
# -- Compiling architecture LPM_SYN of LPM_INpad
# -- Compiling entity LPM_OUTpad
# -- Compiling architecture LPM_SYN of LPM_OUTpad
# -- Compiling entity LPM_BIpad
# -- Compiling architecture LPM_SYN of LPM_BIpad
# End time: 23:56:10 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:11 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/sgate_pack.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sgate_pack
# -- Compiling package body sgate_pack
# -- Loading package sgate_pack
# End time: 23:56:11 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:11 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/sgate.vhd -work sgate 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity oper_add
# -- Compiling architecture sim_arch of oper_add
# -- Compiling entity oper_addsub
# -- Compiling architecture sim_arch of oper_addsub
# -- Compiling entity mux21
# -- Compiling architecture sim_arch of mux21
# -- Compiling entity io_buf_tri
# -- Compiling architecture sim_arch of io_buf_tri
# -- Compiling entity io_buf_opdrn
# -- Compiling architecture sim_arch of io_buf_opdrn
# -- Compiling entity tri_bus
# -- Compiling architecture sim_arch of tri_bus
# -- Compiling entity oper_mult
# -- Compiling architecture sim_arch of oper_mult
# -- Loading package LPM_COMPONENTS
# -- Compiling entity oper_div
# -- Compiling architecture sim_arch of oper_div
# -- Compiling entity oper_mod
# -- Compiling architecture sim_arch of oper_mod
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity oper_left_shift
# -- Compiling architecture sim_arch of oper_left_shift
# -- Compiling entity oper_right_shift
# -- Compiling architecture sim_arch of oper_right_shift
# -- Compiling entity oper_rotate_left
# -- Compiling architecture sim_arch of oper_rotate_left
# -- Compiling entity oper_rotate_right
# -- Compiling architecture sim_arch of oper_rotate_right
# -- Compiling entity oper_less_than
# -- Compiling architecture sim_arch of oper_less_than
# -- Loading package sgate_pack
# -- Compiling entity oper_mux
# -- Compiling architecture sim_arch of oper_mux
# -- Compiling entity oper_selector
# -- Compiling architecture sim_arch of oper_selector
# -- Compiling entity oper_prio_selector
# -- Compiling architecture sim_arch of oper_prio_selector
# -- Compiling entity oper_decoder
# -- Compiling architecture sim_arch of oper_decoder
# -- Compiling entity oper_bus_mux
# -- Compiling architecture sim_arch of oper_bus_mux
# -- Compiling entity oper_latch
# -- Compiling architecture sim_arch of oper_latch
# End time: 23:56:11 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:11 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf_components.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_mf_components
# End time: 23:56:11 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:11 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.vhd -work altera_mf 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LCELL
# -- Compiling architecture BEHAVIOR of LCELL
# -- Compiling package ALTERA_COMMON_CONVERSION
# -- Compiling package body ALTERA_COMMON_CONVERSION
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling package ALTERA_MF_HINT_EVALUATION
# -- Compiling package body ALTERA_MF_HINT_EVALUATION
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling package ALTERA_DEVICE_FAMILIES
# -- Compiling package body ALTERA_DEVICE_FAMILIES
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Compiling package MF_pllpack
# -- Compiling package body MF_pllpack
# -- Loading package MF_pllpack
# -- Compiling entity DFFP
# -- Compiling architecture behave of DFFP
# -- Compiling entity pll_iobuf
# -- Compiling architecture BEHAVIOR of pll_iobuf
# -- Compiling entity MF_m_cntr
# -- Compiling architecture behave of MF_m_cntr
# -- Compiling entity MF_n_cntr
# -- Compiling architecture behave of MF_n_cntr
# -- Compiling entity stx_scale_cntr
# -- Compiling architecture behave of stx_scale_cntr
# -- Compiling entity MF_pll_reg
# -- Compiling architecture behave of MF_pll_reg
# -- Loading package MF_pllpack
# -- Loading entity MF_m_cntr
# -- Loading entity MF_n_cntr
# -- Loading entity stx_scale_cntr
# -- Loading entity DFFP
# -- Loading entity MF_pll_reg
# -- Compiling entity MF_stratix_pll
# -- Compiling architecture vital_pll of MF_stratix_pll
# -- Compiling entity arm_m_cntr
# -- Compiling architecture behave of arm_m_cntr
# -- Compiling entity arm_n_cntr
# -- Compiling architecture behave of arm_n_cntr
# -- Compiling entity arm_scale_cntr
# -- Compiling architecture behave of arm_scale_cntr
# -- Loading entity arm_m_cntr
# -- Loading entity arm_n_cntr
# -- Loading entity arm_scale_cntr
# -- Compiling entity MF_stratixii_pll
# -- Compiling architecture vital_pll of MF_stratixii_pll
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity MF_ttn_mn_cntr
# -- Compiling architecture behave of MF_ttn_mn_cntr
# -- Compiling entity MF_ttn_scale_cntr
# -- Compiling architecture behave of MF_ttn_scale_cntr
# -- Loading entity MF_ttn_mn_cntr
# -- Loading entity MF_ttn_scale_cntr
# -- Compiling entity MF_stratixiii_pll
# -- Compiling architecture vital_pll of MF_stratixiii_pll
# -- Compiling entity MF_cda_mn_cntr
# -- Compiling architecture behave of MF_cda_mn_cntr
# -- Compiling entity MF_cda_scale_cntr
# -- Compiling architecture behave of MF_cda_scale_cntr
# -- Loading entity MF_cda_mn_cntr
# -- Loading entity MF_cda_scale_cntr
# -- Compiling entity MF_cycloneiii_pll
# -- Compiling architecture vital_pll of MF_cycloneiii_pll
# -- Compiling entity MF_stingray_mn_cntr
# -- Compiling architecture behave of MF_stingray_mn_cntr
# -- Compiling entity MF_stingray_post_divider
# -- Compiling architecture behave of MF_stingray_post_divider
# -- Compiling entity MF_stingray_scale_cntr
# -- Compiling architecture behave of MF_stingray_scale_cntr
# -- Loading entity MF_stingray_mn_cntr
# -- Loading entity MF_stingray_scale_cntr
# -- Compiling entity MF_cycloneiiigl_pll
# -- Compiling architecture vital_pll of MF_cycloneiiigl_pll
# -- Loading package ALTERA_DEVICE_FAMILIES
# -- Loading entity MF_stratix_pll
# -- Loading entity MF_stratixii_pll
# -- Loading entity MF_stratixiii_pll
# -- Loading entity MF_cycloneiii_pll
# -- Loading entity MF_cycloneiiigl_pll
# -- Loading entity pll_iobuf
# -- Compiling entity altpll
# -- Compiling architecture behavior of altpll
# -- Compiling entity altaccumulate
# -- Compiling architecture behaviour of altaccumulate
# -- Compiling entity altmult_accum
# -- Compiling architecture behaviour of altmult_accum
# -- Compiling entity altmult_add
# -- Compiling architecture behaviour of altmult_add
# -- Loading package ALTERA_COMMON_CONVERSION
# -- Compiling entity altfp_mult
# -- Compiling architecture behavior of altfp_mult
# -- Compiling entity altsqrt
# -- Compiling architecture behavior of altsqrt
# -- Compiling entity altclklock
# -- Compiling architecture behavior of altclklock
# -- Compiling entity altddio_in
# -- Compiling architecture behave of altddio_in
# -- Compiling entity altddio_out
# -- Compiling architecture behave of altddio_out
# -- Loading entity altddio_in
# -- Loading entity altddio_out
# -- Compiling entity altddio_bidir
# -- Compiling architecture struct of altddio_bidir
# -- Compiling entity stratixii_lvds_rx
# -- Compiling architecture behavior of stratixii_lvds_rx
# -- Compiling entity flexible_lvds_rx
# -- Compiling architecture behavior of flexible_lvds_rx
# -- Compiling entity stratixiii_lvds_rx_dpa
# -- Compiling architecture behavior of stratixiii_lvds_rx_dpa
# -- Compiling entity stratixv_local_clk_divider
# -- Compiling architecture behavior of stratixv_local_clk_divider
# -- Loading entity stratixiii_lvds_rx_dpa
# -- Loading entity stratixv_local_clk_divider
# -- Compiling entity stratixiii_lvds_rx_channel
# -- Compiling architecture behavior of stratixiii_lvds_rx_channel
# -- Loading entity stratixiii_lvds_rx_channel
# -- Compiling entity stratixiii_lvds_rx
# -- Compiling architecture behavior of stratixiii_lvds_rx
# -- Loading entity stratixii_lvds_rx
# -- Loading entity flexible_lvds_rx
# -- Loading entity stratixiii_lvds_rx
# -- Compiling entity altlvds_rx
# -- Compiling architecture behavior of altlvds_rx
# -- Compiling entity stratix_tx_outclk
# -- Compiling architecture behavior of stratix_tx_outclk
# -- Compiling entity stratixii_tx_outclk
# -- Compiling architecture behavior of stratixii_tx_outclk
# -- Compiling entity flexible_lvds_tx
# -- Compiling architecture behavior of flexible_lvds_tx
# -- Loading entity stratix_tx_outclk
# -- Loading entity stratixii_tx_outclk
# -- Loading entity flexible_lvds_tx
# -- Compiling entity altlvds_tx
# -- Compiling architecture behavior of altlvds_tx
# -- Compiling entity altdpram
# -- Compiling architecture behavior of altdpram
# -- Compiling entity altsyncram
# -- Compiling architecture translated of altsyncram
# -- Loading entity altsyncram
# -- Loading package ALTERA_MF_HINT_EVALUATION
# -- Compiling entity alt3pram
# -- Compiling architecture behavior of alt3pram
# -- Loading package altera_mf_components
# -- Compiling entity parallel_add
# -- Compiling architecture behaviour of parallel_add
# -- Compiling entity SCFIFO
# -- Compiling architecture behavior of SCFIFO
# -- Compiling entity DCFIFO_DFFPIPE
# -- Compiling architecture behavior of DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_FEFIFO
# -- Compiling architecture behavior of DCFIFO_FEFIFO
# -- Loading entity DCFIFO_FEFIFO
# -- Loading entity DCFIFO_DFFPIPE
# -- Compiling entity DCFIFO_ASYNC
# -- Compiling architecture behavior of DCFIFO_ASYNC
# -- Compiling entity DCFIFO_SYNC
# -- Compiling architecture behavior of DCFIFO_SYNC
# -- Compiling entity DCFIFO_LOW_LATENCY
# -- Compiling architecture behavior of DCFIFO_LOW_LATENCY
# -- Loading entity DCFIFO_ASYNC
# -- Loading entity DCFIFO_SYNC
# -- Loading entity DCFIFO_LOW_LATENCY
# -- Compiling entity DCFIFO_MIXED_WIDTHS
# -- Compiling architecture behavior of DCFIFO_MIXED_WIDTHS
# -- Loading entity DCFIFO_MIXED_WIDTHS
# -- Compiling entity DCFIFO
# -- Compiling architecture behavior of DCFIFO
# -- Compiling entity altshift_taps
# -- Compiling architecture behavioural of altshift_taps
# -- Compiling entity A_GRAYCOUNTER
# -- Compiling architecture behavior of A_GRAYCOUNTER
# -- Compiling entity altsquare
# -- Compiling architecture altsquare_syn of altsquare
# -- Compiling entity altera_std_synchronizer
# -- Compiling architecture behavioral of altera_std_synchronizer
# -- Compiling entity altera_std_synchronizer_bundle
# -- Compiling architecture behavioral of altera_std_synchronizer_bundle
# -- Compiling entity alt_cal
# -- Compiling architecture RTL of alt_cal
# -- Compiling entity alt_cal_mm
# -- Compiling architecture RTL of alt_cal_mm
# -- Compiling entity alt_cal_c3gxb
# -- Compiling architecture RTL of alt_cal_c3gxb
# -- Compiling entity alt_cal_sv
# -- Compiling architecture RTL of alt_cal_sv
# -- Compiling entity alt_cal_av
# -- Compiling architecture RTL of alt_cal_av
# -- Compiling package alt_aeq_s4_func
# -- Compiling package body alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Loading package alt_aeq_s4_func
# -- Compiling entity alt_aeq_s4
# -- Compiling architecture trans of alt_aeq_s4
# -- Compiling package alt_eyemon_func
# -- Compiling package body alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Loading package alt_eyemon_func
# -- Compiling entity alt_eyemon
# -- Compiling architecture trans of alt_eyemon
# -- Compiling package alt_dfe_func
# -- Compiling package body alt_dfe_func
# -- Loading package alt_dfe_func
# -- Loading package alt_dfe_func
# -- Compiling entity alt_dfe
# -- Compiling architecture trans of alt_dfe
# -- Compiling package SLD_NODE
# -- Compiling package body SLD_NODE
# -- Loading package SLD_NODE
# -- Loading package SLD_NODE
# -- Compiling entity signal_gen
# -- Compiling architecture simModel of signal_gen
# -- Compiling entity jtag_tap_controller
# -- Compiling architecture FSM of jtag_tap_controller
# -- Compiling entity dummy_hub
# -- Compiling architecture behavior of dummy_hub
# -- Loading entity signal_gen
# -- Loading entity jtag_tap_controller
# -- Loading entity dummy_hub
# -- Compiling entity sld_virtual_jtag
# -- Compiling architecture structural of sld_virtual_jtag
# -- Compiling entity sld_signaltap
# -- Compiling architecture sim_sld_signaltap of sld_signaltap
# -- Compiling entity altstratixii_oct
# -- Compiling architecture sim_altstratixii_oct of altstratixii_oct
# -- Compiling entity altparallel_flash_loader
# -- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
# -- Compiling entity altserial_flash_loader
# -- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
# -- Compiling entity alt_fault_injection
# -- Compiling architecture sim_alt_fault_injection of alt_fault_injection
# -- Compiling entity sld_virtual_jtag_basic
# -- Compiling architecture sim_sld_virtual_jtag_basic of sld_virtual_jtag_basic
# -- Compiling entity altsource_probe
# -- Compiling architecture sim_altsource_probe of altsource_probe
# End time: 23:56:13 on Oct 29,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:14 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/mentor/altera_lnsim_for_vhdl.sv -work altera_lnsim 
# 
# Top level modules:
# End time: 23:56:15 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:15 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_lnsim_components.vhd -work altera_lnsim 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package altera_lnsim_components
# End time: 23:56:15 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:15 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_atoms.vhd -work cyclone10lp 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling package cyclone10lp_atom_pack
# -- Compiling package body cyclone10lp_atom_pack
# -- Loading package cyclone10lp_atom_pack
# -- Compiling package cyclone10lp_pllpack
# -- Compiling package body cyclone10lp_pllpack
# -- Loading package cyclone10lp_pllpack
# -- Loading package cyclone10lp_atom_pack
# -- Compiling entity cyclone10lp_dffe
# -- Compiling architecture behave of cyclone10lp_dffe
# -- Compiling entity cyclone10lp_mux21
# -- Compiling architecture AltVITAL of cyclone10lp_mux21
# -- Compiling entity cyclone10lp_mux41
# -- Compiling architecture AltVITAL of cyclone10lp_mux41
# -- Compiling entity cyclone10lp_and1
# -- Compiling architecture AltVITAL of cyclone10lp_and1
# -- Compiling entity cyclone10lp_lcell_comb
# -- Compiling architecture vital_lcell_comb of cyclone10lp_lcell_comb
# -- Compiling entity cyclone10lp_routing_wire
# ** Warning: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_atoms.vhd(1667): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
# (1076.4 section 4.3.2.1.3)
# -- Compiling architecture behave of cyclone10lp_routing_wire
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity cyclone10lp_mn_cntr
# -- Compiling architecture behave of cyclone10lp_mn_cntr
# -- Compiling entity cyclone10lp_scale_cntr
# -- Compiling architecture behave of cyclone10lp_scale_cntr
# -- Compiling entity cyclone10lp_pll_reg
# -- Compiling architecture behave of cyclone10lp_pll_reg
# -- Loading package cyclone10lp_pllpack
# -- Loading entity cyclone10lp_mn_cntr
# -- Loading entity cyclone10lp_scale_cntr
# -- Loading entity cyclone10lp_dffe
# -- Loading entity cyclone10lp_pll_reg
# -- Compiling entity cyclone10lp_pll
# -- Compiling architecture vital_pll of cyclone10lp_pll
# -- Loading entity cyclone10lp_and1
# -- Compiling entity cyclone10lp_ff
# -- Compiling architecture vital_lcell_ff of cyclone10lp_ff
# -- Compiling entity cyclone10lp_ram_register
# -- Compiling architecture reg_arch of cyclone10lp_ram_register
# -- Compiling entity cyclone10lp_ram_pulse_generator
# -- Compiling architecture pgen_arch of cyclone10lp_ram_pulse_generator
# -- Loading entity cyclone10lp_ram_register
# -- Loading entity cyclone10lp_ram_pulse_generator
# -- Compiling entity cyclone10lp_ram_block
# -- Compiling architecture block_arch of cyclone10lp_ram_block
# -- Compiling entity cyclone10lp_mac_data_reg
# -- Compiling architecture vital_cyclone10lp_mac_data_reg of cyclone10lp_mac_data_reg
# -- Compiling entity cyclone10lp_mac_sign_reg
# -- Compiling architecture cyclone10lp_mac_sign_reg of cyclone10lp_mac_sign_reg
# -- Compiling entity cyclone10lp_mac_mult_internal
# -- Compiling architecture vital_cyclone10lp_mac_mult_internal of cyclone10lp_mac_mult_internal
# -- Loading entity cyclone10lp_mac_data_reg
# -- Loading entity cyclone10lp_mac_sign_reg
# -- Loading entity cyclone10lp_mac_mult_internal
# -- Compiling entity cyclone10lp_mac_mult
# -- Compiling architecture vital_cyclone10lp_mac_mult of cyclone10lp_mac_mult
# -- Compiling entity cyclone10lp_mac_out
# -- Compiling architecture vital_cyclone10lp_mac_out of cyclone10lp_mac_out
# -- Compiling entity cyclone10lp_io_ibuf
# -- Compiling architecture arch of cyclone10lp_io_ibuf
# -- Compiling entity cyclone10lp_io_obuf
# -- Compiling architecture arch of cyclone10lp_io_obuf
# -- Compiling entity cyclone10lp_ddio_oe
# -- Compiling architecture arch of cyclone10lp_ddio_oe
# -- Compiling entity cyclone10lp_latch
# -- Compiling architecture vital_latch of cyclone10lp_latch
# -- Compiling entity cyclone10lp_ddio_out
# -- Compiling architecture arch of cyclone10lp_ddio_out
# -- Compiling entity cyclone10lp_pseudo_diff_out
# -- Compiling architecture arch of cyclone10lp_pseudo_diff_out
# -- Compiling entity cyclone10lp_io_pad
# -- Compiling architecture arch of cyclone10lp_io_pad
# -- Compiling entity cyclone10lp_asmiblock
# -- Compiling architecture behavior of cyclone10lp_asmiblock
# -- Compiling entity cyclone10lp_ena_reg
# -- Compiling architecture behave of cyclone10lp_ena_reg
# -- Loading entity cyclone10lp_ena_reg
# -- Compiling entity cyclone10lp_clkctrl
# -- Compiling architecture vital_clkctrl of cyclone10lp_clkctrl
# -- Compiling entity cyclone10lp_rublock
# -- Compiling architecture architecture_rublock of cyclone10lp_rublock
# -- Compiling entity cyclone10lp_apfcontroller
# -- Compiling architecture architecture_apfcontroller of cyclone10lp_apfcontroller
# -- Compiling entity cyclone10lp_termination
# -- Compiling architecture cyclone10lp_termination_arch of cyclone10lp_termination
# -- Compiling entity cyclone10lp_jtag
# -- Compiling architecture architecture_jtag of cyclone10lp_jtag
# -- Compiling entity cyclone10lp_crcblock
# -- Compiling architecture architecture_crcblock of cyclone10lp_crcblock
# -- Compiling entity cyclone10lp_oscillator
# -- Compiling architecture architecture_oscillator of cyclone10lp_oscillator
# End time: 23:56:16 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Oct 29,2022
# vcom -reportprogress 300 D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/cyclone10lp_components.vhd -work cyclone10lp 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclone10lp_atom_pack
# -- Compiling package cyclone10lp_components
# End time: 23:56:16 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] com
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 23:56:16 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.vhd -work avalon_st_adapter 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsaved_mm_interconnect_0_avalon_st_adapter
# -- Compiling architecture rtl of unsaved_mm_interconnect_0_avalon_st_adapter
# End time: 23:56:16 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:16 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv -work rsp_mux_001 
# -- Compiling module unsaved_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_mux_001
# End time: 23:56:16 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:56:17 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_rsp_mux.sv -work rsp_mux 
# -- Compiling module unsaved_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_mux
# End time: 23:56:17 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:56:17 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_rsp_demux_001.sv -work rsp_demux_001 
# -- Compiling module unsaved_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_demux_001
# End time: 23:56:17 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_rsp_demux.sv -work rsp_demux 
# -- Compiling module unsaved_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_rsp_demux
# End time: 23:56:17 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv -work cmd_mux_001 
# -- Compiling module unsaved_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_mux_001
# End time: 23:56:17 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:56:17 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_cmd_mux.sv -work cmd_mux 
# -- Compiling module unsaved_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_mux
# End time: 23:56:17 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:17 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:56:18 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:18 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv -work cmd_demux_001 
# -- Compiling module unsaved_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_demux_001
# End time: 23:56:18 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:18 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_cmd_demux.sv -work cmd_demux 
# -- Compiling module unsaved_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_cmd_demux
# End time: 23:56:18 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:18 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv -work nios2_gen2_0_data_master_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 23:56:19 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 21
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:19 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_reorder_memory.sv -work nios2_gen2_0_data_master_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 23:56:19 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:19 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_avalon_sc_fifo.v -work nios2_gen2_0_data_master_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:56:19 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:19 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_avalon_st_pipeline_base.v -work nios2_gen2_0_data_master_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 23:56:19 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:19 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_router_005.sv -work router_005 
# -- Compiling module unsaved_mm_interconnect_0_router_005_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_005
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_005
# End time: 23:56:19 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:19 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_router_003.sv -work router_003 
# -- Compiling module unsaved_mm_interconnect_0_router_003_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_003
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_003
# End time: 23:56:19 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:19 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_router_002.sv -work router_002 
# -- Compiling module unsaved_mm_interconnect_0_router_002_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_002
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_002
# End time: 23:56:19 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_router_001.sv -work router_001 
# -- Compiling module unsaved_mm_interconnect_0_router_001_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router_001
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router_001
# End time: 23:56:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0_router.sv -work router 
# -- Compiling module unsaved_mm_interconnect_0_router_default_decode
# -- Compiling module unsaved_mm_interconnect_0_router
# 
# Top level modules:
# 	unsaved_mm_interconnect_0_router
# End time: 23:56:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_avalon_sc_fifo.v -work USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:56:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_slave_agent.sv -work USERHW_NIOS_0_avalon_slave_0_agent 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 23:56:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_burst_uncompressor.sv -work USERHW_NIOS_0_avalon_slave_0_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 23:56:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_master_agent.sv -work nios2_gen2_0_data_master_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 23:56:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_slave_translator.sv -work USERHW_NIOS_0_avalon_slave_0_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 23:56:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_merlin_master_translator.sv -work nios2_gen2_0_data_master_translator 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 23:56:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:20 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v -work cpu 
# -- Compiling module unsaved_nios2_gen2_0_cpu_ic_data_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_ic_tag_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_bht_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_dc_tag_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_dc_data_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_dc_victim_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module unsaved_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module unsaved_nios2_gen2_0_cpu
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_nios2_performance_monitors
# 	unsaved_nios2_gen2_0_cpu
# End time: 23:56:21 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_sysclk.v -work cpu 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 23:56:21 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_tck.v -work cpu 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_tck
# End time: 23:56:21 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_debug_slave_wrapper.v -work cpu 
# -- Compiling module unsaved_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 23:56:21 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v -work cpu 
# -- Compiling module unsaved_nios2_gen2_0_cpu_mult_cell
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_mult_cell
# End time: 23:56:21 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_test_bench.v -work cpu 
# -- Compiling module unsaved_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	unsaved_nios2_gen2_0_cpu_test_bench
# End time: 23:56:21 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:21 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/mentor/altera_nios2_gen2_rtl_module.sv -work cpu 
# 
# Top level modules:
# End time: 23:56:22 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 23:56:22 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 23:56:22 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Oct 29,2022
# vlog -reportprogress 300 -sv D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_irq_mapper.sv -work irq_mapper 
# -- Compiling module unsaved_irq_mapper
# 
# Top level modules:
# 	unsaved_irq_mapper
# End time: 23:56:22 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module unsaved_mm_interconnect_0
# 
# Top level modules:
# 	unsaved_mm_interconnect_0
# End time: 23:56:22 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Oct 29,2022
# vlog -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0.v -work nios2_gen2_0 
# -- Compiling module unsaved_nios2_gen2_0
# 
# Top level modules:
# 	unsaved_nios2_gen2_0
# End time: 23:56:22 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:22 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/USERHW_NIOS.vhd -work USERHW_NIOS_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity USERHW_NIOS
# -- Compiling architecture X of USERHW_NIOS
# End time: 23:56:22 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:23 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/RAM.vhd -work USERHW_NIOS_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 23:56:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:23 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/reg_32bit.vhd -work USERHW_NIOS_0 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg_32bit
# -- Compiling architecture x of reg_32bit
# End time: 23:56:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:23 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_ROM.vhd -work ROM 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity unsaved_ROM
# -- Compiling architecture europa of unsaved_ROM
# End time: 23:56:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:23 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_RAM.vhd -work RAM 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package altera_europa_support_lib
# -- Loading package altera_mf_components
# -- Compiling entity unsaved_RAM
# -- Compiling architecture europa of unsaved_RAM
# End time: 23:56:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:23 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/unsaved.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsaved
# -- Compiling architecture rtl of unsaved
# End time: 23:56:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:23 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/unsaved_rst_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsaved_rst_controller
# -- Compiling architecture rtl of unsaved_rst_controller
# End time: 23:56:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:56:23 on Oct 29,2022
# vcom -reportprogress 300 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/unsaved_rst_controller_001.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unsaved_rst_controller_001
# -- Compiling architecture rtl of unsaved_rst_controller_001
# End time: 23:56:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# [exec] elab
# vsim -t ps -L work -L work_lib -L error_adapter_0 -L avalon_st_adapter -L rsp_mux_001 -L rsp_mux -L rsp_demux_001 -L rsp_demux -L cmd_mux_001 -L cmd_mux -L cmd_demux_001 -L cmd_demux -L nios2_gen2_0_data_master_limiter -L router_005 -L router_003 -L router_002 -L router_001 -L router -L USERHW_NIOS_0_avalon_slave_0_agent_rsp_fifo -L USERHW_NIOS_0_avalon_slave_0_agent -L nios2_gen2_0_data_master_agent -L USERHW_NIOS_0_avalon_slave_0_translator -L nios2_gen2_0_data_master_translator -L cpu -L rst_controller -L irq_mapper -L mm_interconnect_0 -L nios2_gen2_0 -L USERHW_NIOS_0 -L ROM -L RAM -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclone10lp unsaved 
# Start time: 23:56:23 on Oct 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unsaved(rtl)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera.altera_europa_support_lib(body)
# Loading altera_mf.altera_mf_components
# Loading RAM.unsaved_ram(europa)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading ROM.unsaved_rom(europa)
# Loading work.userhw_nios(x)
# Loading work.reg_32bit(x)
# Loading work.reg_32bit(selfclear)
# Loading work.ram(syn)
# Loading nios2_gen2_0.unsaved_nios2_gen2_0
# Loading cpu.unsaved_nios2_gen2_0_cpu
# Loading cpu.unsaved_nios2_gen2_0_cpu_test_bench
# Loading cpu.unsaved_nios2_gen2_0_cpu_ic_data_module
# Loading altera_mf_ver.altsyncram
# Loading cpu.unsaved_nios2_gen2_0_cpu_ic_tag_module
# Loading cpu.unsaved_nios2_gen2_0_cpu_bht_module
# Loading cpu.unsaved_nios2_gen2_0_cpu_register_bank_a_module
# Loading cpu.unsaved_nios2_gen2_0_cpu_register_bank_b_module
# Loading cpu.unsaved_nios2_gen2_0_cpu_mult_cell
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_mult_add
# Loading altera_lnsim_ver.altera_mult_add_rtl
# Loading altera_lnsim_ver.ama_register_function
# Loading altera_lnsim_ver.ama_data_split_reg_ext_function
# Loading altera_lnsim_ver.ama_dynamic_signed_function
# Loading altera_lnsim_ver.ama_preadder_function
# Loading altera_lnsim_ver.ama_adder_function
# Loading altera_lnsim_ver.ama_signed_extension_function
# Loading altera_lnsim_ver.ama_multiplier_function
# Loading cpu.unsaved_nios2_gen2_0_cpu_dc_tag_module
# Loading cpu.unsaved_nios2_gen2_0_cpu_dc_data_module
# Loading cpu.unsaved_nios2_gen2_0_cpu_dc_victim_module
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_break
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_xbrk
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_dbrk
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_itrace
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_dtrace
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_td_mode
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_fifo
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_pib
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_oci_im
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_avalon_reg
# Loading cpu.unsaved_nios2_gen2_0_cpu_nios2_ocimem
# Loading cpu.unsaved_nios2_gen2_0_cpu_ociram_sp_ram_module
# Loading cpu.unsaved_nios2_gen2_0_cpu_debug_slave_wrapper
# Loading cpu.unsaved_nios2_gen2_0_cpu_debug_slave_tck
# Loading cpu.unsaved_nios2_gen2_0_cpu_debug_slave_sysclk
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading mm_interconnect_0.unsaved_mm_interconnect_0
# Loading nios2_gen2_0_data_master_translator.altera_merlin_master_translator
# Loading USERHW_NIOS_0_avalon_slave_0_translator.altera_merlin_slave_translator
# Loading nios2_gen2_0_data_master_agent.altera_merlin_master_agent
# Loading USERHW_NIOS_0_avalon_slave_0_agent.altera_merlin_slave_agent
# Loading USERHW_NIOS_0_avalon_slave_0_agent.altera_merlin_burst_uncompressor
# Loading nios2_gen2_0_data_master_limiter.altera_avalon_sc_fifo
# Loading router.unsaved_mm_interconnect_0_router
# Loading router.unsaved_mm_interconnect_0_router_default_decode
# Loading router_001.unsaved_mm_interconnect_0_router_001
# Loading router_001.unsaved_mm_interconnect_0_router_001_default_decode
# Loading router_002.unsaved_mm_interconnect_0_router_002
# Loading router_002.unsaved_mm_interconnect_0_router_002_default_decode
# Loading router_003.unsaved_mm_interconnect_0_router_003
# Loading router_003.unsaved_mm_interconnect_0_router_003_default_decode
# Loading router_005.unsaved_mm_interconnect_0_router_005
# Loading router_005.unsaved_mm_interconnect_0_router_005_default_decode
# Loading nios2_gen2_0_data_master_limiter.altera_merlin_traffic_limiter
# Loading cmd_demux.unsaved_mm_interconnect_0_cmd_demux
# Loading cmd_demux_001.unsaved_mm_interconnect_0_cmd_demux_001
# Loading cmd_mux.unsaved_mm_interconnect_0_cmd_mux
# Loading cmd_mux.altera_merlin_arbitrator
# Loading cmd_mux.altera_merlin_arb_adder
# Loading cmd_mux_001.unsaved_mm_interconnect_0_cmd_mux_001
# Loading rsp_demux.unsaved_mm_interconnect_0_rsp_demux
# Loading rsp_demux_001.unsaved_mm_interconnect_0_rsp_demux_001
# Loading rsp_mux.unsaved_mm_interconnect_0_rsp_mux
# Loading rsp_mux.altera_merlin_arbitrator
# Loading rsp_mux.altera_merlin_arb_adder
# Loading rsp_mux_001.unsaved_mm_interconnect_0_rsp_mux_001
# Loading rsp_mux_001.altera_merlin_arbitrator
# Loading rsp_mux_001.altera_merlin_arb_adder
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading avalon_st_adapter.unsaved_mm_interconnect_0_avalon_st_adapter(rtl)
# Loading error_adapter_0.unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading irq_mapper.unsaved_irq_mapper
# Loading work.unsaved_rst_controller(rtl)
# Loading rst_controller.altera_reset_controller
# Loading rst_controller.altera_reset_synchronizer
# Loading work.unsaved_rst_controller_001(rtl)
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/unsaved_nios2_gen2_0_cpu_ic_data/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(52): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/unsaved_nios2_gen2_0_cpu_ic_tag/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(120): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/unsaved_nios2_gen2_0_cpu_bht/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(189): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/unsaved_nios2_gen2_0_cpu_register_bank_a/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(256): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/unsaved_nios2_gen2_0_cpu_register_bank_b/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(322): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Too few port connections. Expected 58, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/the_unsaved_nios2_gen2_0_cpu_mult_cell/the_altmult_add_p1 File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'datac'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'scanina'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'scaninb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'sourcea'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'sourceb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'clock3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'clock2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'aclr3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'aclr2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'sclr3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'sclr2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'sclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'sclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'ena3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'ena2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'ena1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'signa'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'signb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'addnsub1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'addnsub3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'scanouta'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'scanoutb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'mult01_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'mult23_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'mult01_saturation'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'mult23_saturation'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'addnsub1_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'addnsub3_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'output_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'chainout_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'output_saturate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'chainout_saturate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'chainin'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'zero_chainout'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'rotate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'shift_right'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'zero_loopback'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'accum_sload'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'sload_accum'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'negate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'coefsel0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'coefsel1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'coefsel2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(55): [TFMPC] - Missing connection for port 'coefsel3'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Too few port connections. Expected 58, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/the_unsaved_nios2_gen2_0_cpu_mult_cell/the_altmult_add_p2 File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'datac'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'scanina'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'scaninb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'sourcea'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'sourceb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'clock3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'clock2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'aclr3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'aclr2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'sclr3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'sclr2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'sclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'sclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'ena3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'ena2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'ena1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'signa'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'signb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'addnsub1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'addnsub3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'scanouta'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'scanoutb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'mult01_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'mult23_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'mult01_saturation'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'mult23_saturation'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'addnsub1_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'addnsub3_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'output_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'chainout_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'output_saturate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'chainout_saturate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'chainin'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'zero_chainout'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'rotate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'shift_right'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'zero_loopback'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'accum_sload'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'sload_accum'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'negate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'coefsel0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'coefsel1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'coefsel2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(94): [TFMPC] - Missing connection for port 'coefsel3'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Too few port connections. Expected 58, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/the_unsaved_nios2_gen2_0_cpu_mult_cell/the_altmult_add_p3 File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_lnsim.sv
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'datac'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'scanina'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'scaninb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'sourcea'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'sourceb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'clock3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'clock2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'aclr3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'aclr2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'sclr3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'sclr2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'sclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'sclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'ena3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'ena2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'ena1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'signa'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'signb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'addnsub1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'addnsub3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'scanouta'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'scanoutb'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'mult01_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'mult23_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'mult01_saturation'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'mult23_saturation'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'addnsub1_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'addnsub3_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'output_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'chainout_round'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'output_saturate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'chainout_saturate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'chainin'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'zero_chainout'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'rotate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'shift_right'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'zero_loopback'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'accum_sload'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'sload_accum'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'negate'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'coefsel0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'coefsel1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'coefsel2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu_mult_cell.v(133): [TFMPC] - Missing connection for port 'coefsel3'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/unsaved_nios2_gen2_0_cpu_dc_tag/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(388): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/unsaved_nios2_gen2_0_cpu_dc_data/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(456): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/unsaved_nios2_gen2_0_cpu_dc_victim/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(525): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(3193): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(1491).
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/the_unsaved_nios2_gen2_0_cpu_nios2_oci/the_unsaved_nios2_gen2_0_cpu_nios2_oci_itrace File: D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v
# ** Warning: (vsim-3017) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/nios2_gen2_0/cpu/the_unsaved_nios2_gen2_0_cpu_nios2_oci/the_unsaved_nios2_gen2_0_cpu_nios2_ocimem/unsaved_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram File: D:/programfiles/intelfpga_lite/21.1/quartus/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/unsaved/simulation/submodules/unsaved_nios2_gen2_0_cpu.v(2679): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: Design size of 28446 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#  
add wave -position insertpoint  \
sim:/unsaved/clk_clk \
sim:/unsaved/reset_reset_n \
sim:/unsaved/nios2_gen2_0_data_master_readdata \
sim:/unsaved/nios2_gen2_0_data_master_waitrequest \
sim:/unsaved/nios2_gen2_0_data_master_debugaccess \
sim:/unsaved/nios2_gen2_0_data_master_address \
sim:/unsaved/nios2_gen2_0_data_master_byteenable \
sim:/unsaved/nios2_gen2_0_data_master_read \
sim:/unsaved/nios2_gen2_0_data_master_readdatavalid \
sim:/unsaved/nios2_gen2_0_data_master_write \
sim:/unsaved/nios2_gen2_0_data_master_writedata \
sim:/unsaved/nios2_gen2_0_instruction_master_readdata \
sim:/unsaved/nios2_gen2_0_instruction_master_waitrequest \
sim:/unsaved/nios2_gen2_0_instruction_master_address \
sim:/unsaved/nios2_gen2_0_instruction_master_read \
sim:/unsaved/nios2_gen2_0_instruction_master_readdatavalid \
sim:/unsaved/mm_interconnect_0_userhw_nios_0_avalon_slave_0_chipselect \
sim:/unsaved/mm_interconnect_0_userhw_nios_0_avalon_slave_0_readdata \
sim:/unsaved/mm_interconnect_0_userhw_nios_0_avalon_slave_0_address \
sim:/unsaved/mm_interconnect_0_userhw_nios_0_avalon_slave_0_read \
sim:/unsaved/mm_interconnect_0_userhw_nios_0_avalon_slave_0_write \
sim:/unsaved/mm_interconnect_0_userhw_nios_0_avalon_slave_0_writedata \
sim:/unsaved/mm_interconnect_0_ram_s1_chipselect \
sim:/unsaved/mm_interconnect_0_ram_s1_readdata \
sim:/unsaved/mm_interconnect_0_ram_s1_address \
sim:/unsaved/mm_interconnect_0_ram_s1_byteenable \
sim:/unsaved/mm_interconnect_0_ram_s1_write \
sim:/unsaved/mm_interconnect_0_ram_s1_writedata \
sim:/unsaved/mm_interconnect_0_ram_s1_clken \
sim:/unsaved/mm_interconnect_0_rom_s1_chipselect \
sim:/unsaved/mm_interconnect_0_rom_s1_readdata \
sim:/unsaved/mm_interconnect_0_rom_s1_debugaccess \
sim:/unsaved/mm_interconnect_0_rom_s1_address \
sim:/unsaved/mm_interconnect_0_rom_s1_byteenable \
sim:/unsaved/mm_interconnect_0_rom_s1_write \
sim:/unsaved/mm_interconnect_0_rom_s1_writedata \
sim:/unsaved/mm_interconnect_0_rom_s1_clken \
sim:/unsaved/mm_interconnect_0_nios2_gen2_0_debug_mem_slave_readdata \
sim:/unsaved/mm_interconnect_0_nios2_gen2_0_debug_mem_slave_waitrequest \
sim:/unsaved/mm_interconnect_0_nios2_gen2_0_debug_mem_slave_debugaccess \
sim:/unsaved/mm_interconnect_0_nios2_gen2_0_debug_mem_slave_address \
sim:/unsaved/mm_interconnect_0_nios2_gen2_0_debug_mem_slave_read \
sim:/unsaved/mm_interconnect_0_nios2_gen2_0_debug_mem_slave_byteenable \
sim:/unsaved/mm_interconnect_0_nios2_gen2_0_debug_mem_slave_write \
sim:/unsaved/mm_interconnect_0_nios2_gen2_0_debug_mem_slave_writedata \
sim:/unsaved/nios2_gen2_0_irq_irq \
sim:/unsaved/rst_controller_reset_out_reset \
sim:/unsaved/rst_controller_reset_out_reset_req \
sim:/unsaved/rst_controller_001_reset_out_reset \
sim:/unsaved/rst_controller_001_reset_out_reset_req \
sim:/unsaved/nios2_gen2_0_debug_reset_request_reset \
sim:/unsaved/reset_reset_n_ports_inv \
sim:/unsaved/rst_controller_001_reset_out_reset_ports_inv
add wave -position insertpoint  \
sim:/unsaved/userhw_nios_0/RST \
sim:/unsaved/userhw_nios_0/CLK \
sim:/unsaved/userhw_nios_0/READDATA \
sim:/unsaved/userhw_nios_0/WRITEDATA \
sim:/unsaved/userhw_nios_0/WRITE_EN \
sim:/unsaved/userhw_nios_0/READ_EN \
sim:/unsaved/userhw_nios_0/CS \
sim:/unsaved/userhw_nios_0/ADD \
sim:/unsaved/userhw_nios_0/VDD \
sim:/unsaved/userhw_nios_0/GND \
sim:/unsaved/userhw_nios_0/Q_BRAM \
sim:/unsaved/userhw_nios_0/WE_BRAM \
sim:/unsaved/userhw_nios_0/RE_BRAM \
sim:/unsaved/userhw_nios_0/WE_REG0 \
sim:/unsaved/userhw_nios_0/WE_REG1 \
sim:/unsaved/userhw_nios_0/WE_REG2 \
sim:/unsaved/userhw_nios_0/Q_REG0 \
sim:/unsaved/userhw_nios_0/Q_REG1 \
sim:/unsaved/userhw_nios_0/Q_REG2
run 1ms
# ** Warning: Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/rom/the_altsyncram
# ** Warning: Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
#    Time: 0 ps  Iteration: 0  Instance: /unsaved/ram/the_altsyncram
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: unsaved.nios2_gen2_0.cpu.the_unsaved_nios2_gen2_0_cpu_nios2_oci.the_unsaved_nios2_gen2_0_cpu_nios2_ocimem.unsaved_nios2_gen2_0_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# End time: 23:58:44 on Oct 29,2022, Elapsed time: 0:02:21
# Errors: 0, Warnings: 320
