timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use NMOS_S_21929916_X1_Y1_1677566905_1677566908 NMOS_S_21929916_X1_Y1_1677566905_1677566908_0 -1 0 516 0 -1 1512
use PMOS_S_95864420_X1_Y1_1677566906_1677566908 PMOS_S_95864420_X1_Y1_1677566906_1677566908_0 -1 0 516 0 1 1512
node "m1_312_1400#" 1 187.929 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "li_405_571#" 483 958.752 405 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_1400#" "li_405_571#" 22.6859
cap "PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_200_252#" 3.40916
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_200_252#" 206.319
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_230_483#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_200_252#" 25.1522
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" "PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" 18.7641
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_230_483#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" 13.4255
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" 6.20924
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" "PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" 30.5211
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_230_483#" 44.7185
cap "PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_230_483#" 7.8182
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_200_252#" "PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/w_0_0#" 332.819
cap "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_230_483#" 1.1722
merge "PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/VSUBS" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_147_483#" "VSUBS"
merge "PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/a_230_462#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_230_483#" -205.396 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_230_483#" "m1_312_1400#"
merge "PMOS_S_95864420_X1_Y1_1677566906_1677566908_0/a_200_252#" "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_200_252#" -639.273 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_21929916_X1_Y1_1677566905_1677566908_0/a_200_252#" "li_405_571#"
