-- Cabe√ßalho ----
-- Cawan da Silveira Soares --
-- Gabriel Casali --

Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity somador_subtrator is
port(

X,Y: in std_logic_vector(4 downto 0);
somasub: in std_logic;
s: out std_logic_vector(4 downto 0);
overflow: out std_logic
);
end somador_subtrator;

architecture arq_somador of somador_subtrator is

signal temp1, temp2, temp3, temp4,temp5: std_logic;
signal tempY:std_logic_vector(4 downto 0);
signal tempdisp_0, tempdisp_1,tempdisp_2:std_logic_vector(6 downto 0);

component half_adder
port(
a, b : in std_logic;
sum, carry: out std_logic
);
end component;


component full_add
port(
x, y, c_in : in std_logic;
s, c_out : out std_logic
);
end component;


begin

tempY(0)<= Y(0) xor somasub;
full0: full_add
port map(x =>X(0), y => tempY(0), c_in => somasub , s =>S(0), c_out=>temp1);

tempY(1)<= Y(1) xor somasub;
full1: full_add
port map(x =>X(1), y => tempY(1), c_in => temp1 , s =>S(1), c_out=>temp2);

tempY(2)<= Y(2) xor somasub;
full2: full_add
port map(x =>X(2), y => tempY(2), c_in => temp2 , s =>S(2), c_out=>temp3);

tempY(3)<= Y(3) xor somasub;
full3: full_add
port map(x =>X(3), y => tempY(3), c_in => temp3 , s =>S(3), c_out=>temp4);

tempY(4)<= Y(4) xor somasub;
full4: full_add
port map(x =>X(4), y => tempY(4), c_in => temp4 , s =>S(4), c_out=>temp5);

overflow <=(temp4 xor temp5);

end arq_somador;





