<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ID_AA64DFR2_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_AA64DFR2_EL1, AArch64 Debug Feature Register 2</h1><p>The ID_AA64DFR2_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides top-level information about the debug system in AArch64.</p>

      
        <p>For general information about the interpretation of the ID registers, see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_AA64 is implemented. Otherwise, direct accesses to ID_AA64DFR2_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <div class="note"><span class="note-header">Note</span><p>Prior to the introduction of the features described by this register, this register was unnamed and reserved, <span class="arm-defined-word">RES0</span> from EL1, EL2, and EL3.</p></div>
      <h2>Attributes</h2>
        <p>ID_AA64DFR2_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_28">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-63_28">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">TRBE_EXC</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">SPE_nVM</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">SPE_EXC</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">BWE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">STEP</a></td></tr></tbody></table><h4 id="fieldset_0-63_28">Bits [63:28]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-27_24">TRBE_EXC, bits [27:24]</h4><div class="field">
      <p>TRBE Profiling exception extension. Describes support for reporting trace buffer management events as TRBE Profiling exceptions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>TRBE_EXC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>TRBE Profiling exception not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>TRBE Profiling exception implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_TRBE_EXC</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_20">SPE_nVM, bits [23:20]</h4><div class="field">
      <p>Profiling Buffer physical address mode supported. Describes support for defining the Profiling Buffer using physical addresses or intermediate physical addresses.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SPE_nVM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Profiling Buffer physical address mode not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Profiling Buffer physical address mode implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SPE_nVM</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">SPE_EXC, bits [19:16]</h4><div class="field">
      <p>SPE Profiling exception extension. Describes support for reporting Profiling Buffer management events as SPE Profiling exceptions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>SPE_EXC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>SPE Profiling exception not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>SPE Profiling exception implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_SPE_EXC</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_8">Bits [15:8]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_4">BWE, bits [7:4]</h4><div class="field">
      <p>Breakpoints and watchpoint enhancements.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>BWE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>This field does not indicate whether <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.MASK and address mismatch breakpoints are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.MASK and address mismatch breakpoints are implemented.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As <span class="binarynumber">0b0001</span>, and address mismatch watchpoints are implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_BWE</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p>
<p><span class="xref">FEAT_BWE2</span> implements the functionality identified by the value <span class="binarynumber">0b0010</span>.</p>
<p>When this field is <span class="binarynumber">0b0000</span>, <a href="AArch64-id_aa64dfr1_el1.html">ID_AA64DFR1_EL1</a>.ABLE might indicate the presence of support for <a href="AArch64-dbgbcrn_el1.html">DBGBCR&lt;n&gt;_EL1</a>.MASK and address mismatch breakpoints.</p>
<p>From Armv9.5, the value <span class="binarynumber">0b0001</span> is not permitted.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-3_0">STEP, bits [3:0]</h4><div class="field">
      <p>Enhanced Software Step Extension.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>STEP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>Execution from <a href="AArch64-mdstepop_el1.html">MDSTEPOP_EL1</a> is not supported for Software Step.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Execution from <a href="AArch64-mdstepop_el1.html">MDSTEPOP_EL1</a> is supported for Software Step.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p><span class="xref">FEAT_STEP2</span> implements the functionality identified by the value <span class="binarynumber">0b0001</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_AA64DFR2_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, ID_AA64DFR2_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0000</td><td>0b0101</td><td>0b010</td></tr></table><p class="pseudocode">
if !IsFeatureImplemented(FEAT_AA64) then
    UnimplementedIDRegister();
elsif PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() &amp;&amp; HCR_EL2().TGE == '1' then
            AArch64_SystemAccessTrap(EL2, 0x18);
        else
            AArch64_SystemAccessTrap(EL1, 0x18);
        end;
    else
        Undefined();
    end;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3().TID3 == '1' then
        Undefined();
    elsif EL2Enabled() &amp;&amp; (IsFeatureImplemented(FEAT_FGT) || !IsZero(ID_AA64DFR2_EL1()) || ImpDefBool("ID_AA64DFR2_EL1 trapped by HCR_EL2.TID3")) &amp;&amp; HCR_EL2().TID3 == '1' then
        AArch64_SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3().TID3 == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        X{64}(t) = ID_AA64DFR2_EL1();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3().TID3 == '1' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; IsFeatureImplemented(FEAT_IDTE3) &amp;&amp; SCR_EL3().TID3 == '1' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        X{64}(t) = ID_AA64DFR2_EL1();
    end;
elsif PSTATE.EL == EL3 then
    X{64}(t) = ID_AA64DFR2_EL1();
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
