/// Auto-generated bit field definitions for TIM16
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f0::tim16 {

using namespace alloy::hal::bitfields;

// ============================================================================
// TIM16 Bit Field Definitions
// ============================================================================

/// CR1 - control register 1
namespace cr1 {
    /// Counter enable
    /// Position: 0, Width: 1
    using CEN = BitField<0, 1>;
    constexpr uint32_t CEN_Pos = 0;
    constexpr uint32_t CEN_Msk = CEN::mask;

    /// Update disable
    /// Position: 1, Width: 1
    using UDIS = BitField<1, 1>;
    constexpr uint32_t UDIS_Pos = 1;
    constexpr uint32_t UDIS_Msk = UDIS::mask;

    /// Update request source
    /// Position: 2, Width: 1
    using URS = BitField<2, 1>;
    constexpr uint32_t URS_Pos = 2;
    constexpr uint32_t URS_Msk = URS::mask;

    /// One-pulse mode
    /// Position: 3, Width: 1
    using OPM = BitField<3, 1>;
    constexpr uint32_t OPM_Pos = 3;
    constexpr uint32_t OPM_Msk = OPM::mask;

    /// Auto-reload preload enable
    /// Position: 7, Width: 1
    using ARPE = BitField<7, 1>;
    constexpr uint32_t ARPE_Pos = 7;
    constexpr uint32_t ARPE_Msk = ARPE::mask;

    /// Clock division
    /// Position: 8, Width: 2
    using CKD = BitField<8, 2>;
    constexpr uint32_t CKD_Pos = 8;
    constexpr uint32_t CKD_Msk = CKD::mask;

}  // namespace cr1

/// CR2 - control register 2
namespace cr2 {
    /// Capture/compare preloaded control
    /// Position: 0, Width: 1
    using CCPC = BitField<0, 1>;
    constexpr uint32_t CCPC_Pos = 0;
    constexpr uint32_t CCPC_Msk = CCPC::mask;

    /// Capture/compare control update selection
    /// Position: 2, Width: 1
    using CCUS = BitField<2, 1>;
    constexpr uint32_t CCUS_Pos = 2;
    constexpr uint32_t CCUS_Msk = CCUS::mask;

    /// Capture/compare DMA selection
    /// Position: 3, Width: 1
    using CCDS = BitField<3, 1>;
    constexpr uint32_t CCDS_Pos = 3;
    constexpr uint32_t CCDS_Msk = CCDS::mask;

    /// Output Idle state 1
    /// Position: 8, Width: 1
    using OIS1 = BitField<8, 1>;
    constexpr uint32_t OIS1_Pos = 8;
    constexpr uint32_t OIS1_Msk = OIS1::mask;

    /// Output Idle state 1
    /// Position: 9, Width: 1
    using OIS1N = BitField<9, 1>;
    constexpr uint32_t OIS1N_Pos = 9;
    constexpr uint32_t OIS1N_Msk = OIS1N::mask;

}  // namespace cr2

/// DIER - DMA/Interrupt enable register
namespace dier {
    /// Update interrupt enable
    /// Position: 0, Width: 1
    using UIE = BitField<0, 1>;
    constexpr uint32_t UIE_Pos = 0;
    constexpr uint32_t UIE_Msk = UIE::mask;

    /// Capture/Compare 1 interrupt enable
    /// Position: 1, Width: 1
    using CC1IE = BitField<1, 1>;
    constexpr uint32_t CC1IE_Pos = 1;
    constexpr uint32_t CC1IE_Msk = CC1IE::mask;

    /// COM interrupt enable
    /// Position: 5, Width: 1
    using COMIE = BitField<5, 1>;
    constexpr uint32_t COMIE_Pos = 5;
    constexpr uint32_t COMIE_Msk = COMIE::mask;

    /// Trigger interrupt enable
    /// Position: 6, Width: 1
    using TIE = BitField<6, 1>;
    constexpr uint32_t TIE_Pos = 6;
    constexpr uint32_t TIE_Msk = TIE::mask;

    /// Break interrupt enable
    /// Position: 7, Width: 1
    using BIE = BitField<7, 1>;
    constexpr uint32_t BIE_Pos = 7;
    constexpr uint32_t BIE_Msk = BIE::mask;

    /// Update DMA request enable
    /// Position: 8, Width: 1
    using UDE = BitField<8, 1>;
    constexpr uint32_t UDE_Pos = 8;
    constexpr uint32_t UDE_Msk = UDE::mask;

    /// Capture/Compare 1 DMA request enable
    /// Position: 9, Width: 1
    using CC1DE = BitField<9, 1>;
    constexpr uint32_t CC1DE_Pos = 9;
    constexpr uint32_t CC1DE_Msk = CC1DE::mask;

    /// Trigger DMA request enable
    /// Position: 14, Width: 1
    using TDE = BitField<14, 1>;
    constexpr uint32_t TDE_Pos = 14;
    constexpr uint32_t TDE_Msk = TDE::mask;

}  // namespace dier

/// SR - status register
namespace sr {
    /// Update interrupt flag
    /// Position: 0, Width: 1
    using UIF = BitField<0, 1>;
    constexpr uint32_t UIF_Pos = 0;
    constexpr uint32_t UIF_Msk = UIF::mask;

    /// Capture/compare 1 interrupt flag
    /// Position: 1, Width: 1
    using CC1IF = BitField<1, 1>;
    constexpr uint32_t CC1IF_Pos = 1;
    constexpr uint32_t CC1IF_Msk = CC1IF::mask;

    /// COM interrupt flag
    /// Position: 5, Width: 1
    using COMIF = BitField<5, 1>;
    constexpr uint32_t COMIF_Pos = 5;
    constexpr uint32_t COMIF_Msk = COMIF::mask;

    /// Trigger interrupt flag
    /// Position: 6, Width: 1
    using TIF = BitField<6, 1>;
    constexpr uint32_t TIF_Pos = 6;
    constexpr uint32_t TIF_Msk = TIF::mask;

    /// Break interrupt flag
    /// Position: 7, Width: 1
    using BIF = BitField<7, 1>;
    constexpr uint32_t BIF_Pos = 7;
    constexpr uint32_t BIF_Msk = BIF::mask;

    /// Capture/Compare 1 overcapture flag
    /// Position: 9, Width: 1
    using CC1OF = BitField<9, 1>;
    constexpr uint32_t CC1OF_Pos = 9;
    constexpr uint32_t CC1OF_Msk = CC1OF::mask;

}  // namespace sr

/// EGR - event generation register
namespace egr {
    /// Update generation
    /// Position: 0, Width: 1
    using UG = BitField<0, 1>;
    constexpr uint32_t UG_Pos = 0;
    constexpr uint32_t UG_Msk = UG::mask;

    /// Capture/compare 1 generation
    /// Position: 1, Width: 1
    using CC1G = BitField<1, 1>;
    constexpr uint32_t CC1G_Pos = 1;
    constexpr uint32_t CC1G_Msk = CC1G::mask;

    /// Capture/Compare control update generation
    /// Position: 5, Width: 1
    using COMG = BitField<5, 1>;
    constexpr uint32_t COMG_Pos = 5;
    constexpr uint32_t COMG_Msk = COMG::mask;

    /// Trigger generation
    /// Position: 6, Width: 1
    using TG = BitField<6, 1>;
    constexpr uint32_t TG_Pos = 6;
    constexpr uint32_t TG_Msk = TG::mask;

    /// Break generation
    /// Position: 7, Width: 1
    using BG = BitField<7, 1>;
    constexpr uint32_t BG_Pos = 7;
    constexpr uint32_t BG_Msk = BG::mask;

}  // namespace egr

/// CCMR1_Output - capture/compare mode register (output mode)
namespace ccmr1_output {
    /// Capture/Compare 1 selection
    /// Position: 0, Width: 2
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;

    /// Output Compare 1 fast enable
    /// Position: 2, Width: 1
    using OC1FE = BitField<2, 1>;
    constexpr uint32_t OC1FE_Pos = 2;
    constexpr uint32_t OC1FE_Msk = OC1FE::mask;

    /// Output Compare 1 preload enable
    /// Position: 3, Width: 1
    using OC1PE = BitField<3, 1>;
    constexpr uint32_t OC1PE_Pos = 3;
    constexpr uint32_t OC1PE_Msk = OC1PE::mask;

    /// Output Compare 1 mode
    /// Position: 4, Width: 3
    using OC1M = BitField<4, 3>;
    constexpr uint32_t OC1M_Pos = 4;
    constexpr uint32_t OC1M_Msk = OC1M::mask;

}  // namespace ccmr1_output

/// CCMR1_Input - capture/compare mode register 1 (input mode)
namespace ccmr1_input {
    /// Capture/Compare 1 selection
    /// Position: 0, Width: 2
    using CC1S = BitField<0, 2>;
    constexpr uint32_t CC1S_Pos = 0;
    constexpr uint32_t CC1S_Msk = CC1S::mask;

    /// Input capture 1 prescaler
    /// Position: 2, Width: 2
    using IC1PSC = BitField<2, 2>;
    constexpr uint32_t IC1PSC_Pos = 2;
    constexpr uint32_t IC1PSC_Msk = IC1PSC::mask;

    /// Input capture 1 filter
    /// Position: 4, Width: 4
    using IC1F = BitField<4, 4>;
    constexpr uint32_t IC1F_Pos = 4;
    constexpr uint32_t IC1F_Msk = IC1F::mask;

}  // namespace ccmr1_input

/// CCER - capture/compare enable register
namespace ccer {
    /// Capture/Compare 1 output enable
    /// Position: 0, Width: 1
    using CC1E = BitField<0, 1>;
    constexpr uint32_t CC1E_Pos = 0;
    constexpr uint32_t CC1E_Msk = CC1E::mask;

    /// Capture/Compare 1 output Polarity
    /// Position: 1, Width: 1
    using CC1P = BitField<1, 1>;
    constexpr uint32_t CC1P_Pos = 1;
    constexpr uint32_t CC1P_Msk = CC1P::mask;

    /// Capture/Compare 1 complementary output enable
    /// Position: 2, Width: 1
    using CC1NE = BitField<2, 1>;
    constexpr uint32_t CC1NE_Pos = 2;
    constexpr uint32_t CC1NE_Msk = CC1NE::mask;

    /// Capture/Compare 1 output Polarity
    /// Position: 3, Width: 1
    using CC1NP = BitField<3, 1>;
    constexpr uint32_t CC1NP_Pos = 3;
    constexpr uint32_t CC1NP_Msk = CC1NP::mask;

}  // namespace ccer

/// CNT - counter
namespace cnt {
    /// counter value
    /// Position: 0, Width: 16
    using CNT = BitField<0, 16>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace cnt

/// PSC - prescaler
namespace psc {
    /// Prescaler value
    /// Position: 0, Width: 16
    using PSC = BitField<0, 16>;
    constexpr uint32_t PSC_Pos = 0;
    constexpr uint32_t PSC_Msk = PSC::mask;

}  // namespace psc

/// ARR - auto-reload register
namespace arr {
    /// Auto-reload value
    /// Position: 0, Width: 16
    using ARR = BitField<0, 16>;
    constexpr uint32_t ARR_Pos = 0;
    constexpr uint32_t ARR_Msk = ARR::mask;

}  // namespace arr

/// RCR - repetition counter register
namespace rcr {
    /// Repetition counter value
    /// Position: 0, Width: 8
    using REP = BitField<0, 8>;
    constexpr uint32_t REP_Pos = 0;
    constexpr uint32_t REP_Msk = REP::mask;

}  // namespace rcr

/// CCR1 - capture/compare register 1
namespace ccr1 {
    /// Capture/Compare 1 value
    /// Position: 0, Width: 16
    using CCR1 = BitField<0, 16>;
    constexpr uint32_t CCR1_Pos = 0;
    constexpr uint32_t CCR1_Msk = CCR1::mask;

}  // namespace ccr1

/// BDTR - break and dead-time register
namespace bdtr {
    /// Dead-time generator setup
    /// Position: 0, Width: 8
    using DTG = BitField<0, 8>;
    constexpr uint32_t DTG_Pos = 0;
    constexpr uint32_t DTG_Msk = DTG::mask;

    /// Lock configuration
    /// Position: 8, Width: 2
    using LOCK = BitField<8, 2>;
    constexpr uint32_t LOCK_Pos = 8;
    constexpr uint32_t LOCK_Msk = LOCK::mask;

    /// Off-state selection for Idle mode
    /// Position: 10, Width: 1
    using OSSI = BitField<10, 1>;
    constexpr uint32_t OSSI_Pos = 10;
    constexpr uint32_t OSSI_Msk = OSSI::mask;

    /// Off-state selection for Run mode
    /// Position: 11, Width: 1
    using OSSR = BitField<11, 1>;
    constexpr uint32_t OSSR_Pos = 11;
    constexpr uint32_t OSSR_Msk = OSSR::mask;

    /// Break enable
    /// Position: 12, Width: 1
    using BKE = BitField<12, 1>;
    constexpr uint32_t BKE_Pos = 12;
    constexpr uint32_t BKE_Msk = BKE::mask;

    /// Break polarity
    /// Position: 13, Width: 1
    using BKP = BitField<13, 1>;
    constexpr uint32_t BKP_Pos = 13;
    constexpr uint32_t BKP_Msk = BKP::mask;

    /// Automatic output enable
    /// Position: 14, Width: 1
    using AOE = BitField<14, 1>;
    constexpr uint32_t AOE_Pos = 14;
    constexpr uint32_t AOE_Msk = AOE::mask;

    /// Main output enable
    /// Position: 15, Width: 1
    using MOE = BitField<15, 1>;
    constexpr uint32_t MOE_Pos = 15;
    constexpr uint32_t MOE_Msk = MOE::mask;

}  // namespace bdtr

/// DCR - DMA control register
namespace dcr {
    /// DMA base address
    /// Position: 0, Width: 5
    using DBA = BitField<0, 5>;
    constexpr uint32_t DBA_Pos = 0;
    constexpr uint32_t DBA_Msk = DBA::mask;

    /// DMA burst length
    /// Position: 8, Width: 5
    using DBL = BitField<8, 5>;
    constexpr uint32_t DBL_Pos = 8;
    constexpr uint32_t DBL_Msk = DBL::mask;

}  // namespace dcr

/// DMAR - DMA address for full transfer
namespace dmar {
    /// DMA register for burst accesses
    /// Position: 0, Width: 16
    using DMAB = BitField<0, 16>;
    constexpr uint32_t DMAB_Pos = 0;
    constexpr uint32_t DMAB_Msk = DMAB::mask;

}  // namespace dmar

}  // namespace alloy::hal::st::stm32f0::tim16
