ModuleName TEST_transfer
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 29
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 224 ,Y1: 128 ,X2: 328 ,Y2: 128
End
Branches
Branch Left: 248 ,Top: 128
BranchStrList
[3:1]
End
Branch Left: 288 ,Top: 128
BranchStrList
0
End
End
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 208 ,Y1: 168 ,X2: 328 ,Y2: 168
End
Branches
Branch Left: 248 ,Top: 168
BranchStrList
[2:0]
End
Branch Left: 288 ,Top: 168
BranchStrList
3
End
End
Wire Name: b3
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 248 ,Y1: 128 ,X2: 248 ,Y2: 168
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 128 ,X2: 288 ,Y2: 168
End
Branches
End
End
Ports
Port Left: 224 Top: 128 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 328 Top: 168 ,Orientation: 0
Portname: p1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
End
Texts
End
Links
End
