chipflow.platform.io.iosignature
================================

.. py:module:: chipflow.platform.io.iosignature

.. autoapi-nested-parse::

   IO signature definitions for ChipFlow platforms.



Classes
-------

.. autoapisummary::

   chipflow.platform.io.iosignature.IOTripPoint
   chipflow.platform.io.iosignature.IOModelOptions
   chipflow.platform.io.iosignature.IOModel
   chipflow.platform.io.iosignature.IOSignature


Functions
---------

.. autoapisummary::

   chipflow.platform.io.iosignature.OutputIOSignature
   chipflow.platform.io.iosignature.InputIOSignature
   chipflow.platform.io.iosignature.BidirIOSignature


Module Contents
---------------

.. py:class:: IOTripPoint

   Bases: :py:obj:`enum.StrEnum`


   Models various options for trip points for inputs.
   Depending on process and cell library, these may be statically or dynamically configurable.

   You will get an error if the option is not available with the chosen process and cell library


.. py:class:: IOModelOptions

   Bases: :py:obj:`typing_extensions.TypedDict`


   Options for an IO pad/pin.

   :Attributes: * **invert** -- Polarity inversion. If the value is a simple ``bool``, it specifies
                  inversion for the entire port. If the value is an iterable of ``bool``,
                  the iterable must have the same length as the width of ``io``, and the
                  inversion is specified for individual wires.
                * **individual_oe** -- Controls whether each output wire is associated with an
                  individual Output Enable bit or if a single OE bit will be used for
                  entire port. The default value is False (indicating that a single OE
                  bit controls the entire port).
                * **power_domain** -- The name of the I/O power domain. NB there is only one of
                  these, so IO with multiple power domains must be split up.
                * **clock_domain** -- The name of the I/O's clock domain (see
                  ``amaranth.hdl.ClockDomain``). NB there is only one of these, so IO
                  with multiple clocks must be split up.
                * **buffer_in** -- Should the IO pad have an input buffer? Defaults to True for
                  ports with input direction.
                * **buffer_out** -- Should the IO pad have an output buffer? Defaults to True for
                  ports with output direction.
                * **sky130_drive_mode** -- Drive mode for output buffer on sky130. See
                  :class:`Sky130DriveMode` for available options.
                * **trip_point** -- Trip Point configuration for input buffer. See
                  :class:`IOTripPoint` for available options.
                * **init** -- The value for the initial values of the port. Can be an integer or
                  boolean.
                * **init_oe** -- The value for the initial values of the output enable(s) of the
                  port. Can be an integer or boolean.


.. py:class:: IOModel

   Bases: :py:obj:`IOModelOptions`


   Setting for IO Ports (see also base class :class:`IOModelOptions`).

   :Attributes: * **direction** -- ``io.Direction.Input``, ``io.Direction.Output`` or ``io.Direction.Bidir``.
                * **width** -- Width of port, default is 1.


.. py:class:: IOSignature(**kwargs)

   Bases: :py:obj:`amaranth.lib.wiring.Signature`


   An :py:obj:`Amaranth Signature <amaranth.lib.wiring.Signature>` used to decorate wires that would usually be brought out onto a port on the package.
   This class is generally not directly used.  Instead, you would typically utilize the more specific
   :py:obj:`InputIOSignature`, :py:obj:`OutputIOSignature`, or :py:obj:`BidirIOSignature` for defining pin interfaces.


   .. py:property:: direction
      :type: amaranth.lib.io.Direction


      The direction of the IO port


   .. py:property:: width
      :type: int


      The width of the IO port, in wires


   .. py:property:: invert
      :type: collections.abc.Iterable[bool]


      A tuple as wide as the IO port, with a bool for the polarity inversion for each wire


   .. py:property:: options
      :type: IOModelOptions


      Options set on the io port at construction


.. py:function:: OutputIOSignature(width, **kwargs)

   This creates an :py:obj:`Amaranth Signature <amaranth.lib.wiring.Signature>` which is then used to decorate package output signals
   intended for connection to the physical pads of the integrated circuit package.

   :param width: specifies the number of individual output wires within this port, each of which will correspond to a separate physical pad on the integrated circuit package.


.. py:function:: InputIOSignature(width, **kwargs)

   This creates an :py:obj:`Amaranth Signature <amaranth.lib.wiring.Signature>` which is then used to decorate package input signals
   intended for connection to the physical pads of the integrated circuit package.

   :param width: specifies the number of individual input wires within this port, each of which will correspond to a separate physical pad on the integrated circuit package.


.. py:function:: BidirIOSignature(width, **kwargs)

   This creates an :py:obj:`Amaranth Signature <amaranth.lib.wiring.Signature>` which is then used to decorate package bi-directional signals
   intended for connection to the physical pads of the integrated circuit package.

   :param width: specifies the number of individual input/output wires within this port. Each pair of input/output wires will correspond to a separate physical pad on the integrated circuit package.


