synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Sep 29 11:36:39 2017


Command Line:  synthesis -f registro_registro_lattice.synproj -gui -msgset C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = registro.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro/registro (searchpath added)
-p C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro (searchpath added)
VHDL library = work
VHDL design file = C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro/div00vhdl/div00.vhdl
VHDL design file = C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro/div00vhdl/osc00.vhdl
VHDL design file = C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro/div00vhdl/packagediv00.vhdl
VHDL design file = C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro/div00vhdl/topdiv00.vhdl
VHDL design file = C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro/registro.vhdl
NGD file = registro_registro.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/CarmatchMX/Desktop/Practicas1erparcial/1617Mux_y_Registro-rot/registro/registro". VHDL-1504
Analyzing VHDL file c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/div00.vhdl. VHDL-1481
WARNING - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/div00.vhdl(6): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/div00.vhdl(10): analyzing entity div00. VHDL-1012
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/div00.vhdl(17): analyzing architecture div0. VHDL-1010
unit registro is not yet analyzed. VHDL-1485
unit registro is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/osc00.vhdl. VHDL-1481
WARNING - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/osc00.vhdl(5): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/osc00.vhdl(9): analyzing entity osc00. VHDL-1012
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/osc00.vhdl(14): analyzing architecture osc0. VHDL-1010
unit registro is not yet analyzed. VHDL-1485
unit registro is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/packagediv00.vhdl. VHDL-1481
WARNING - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/packagediv00.vhdl(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/packagediv00.vhdl(8): analyzing package packagediv00. VHDL-1014
unit registro is not yet analyzed. VHDL-1485
unit registro is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/topdiv00.vhdl. VHDL-1481
WARNING - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/topdiv00.vhdl(4): 'components' is not compiled in library lattice. VHDL-1240
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/topdiv00.vhdl(9): analyzing entity topdiv00. VHDL-1012
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/div00vhdl/topdiv00.vhdl(16): analyzing architecture topdiv0. VHDL-1010
unit registro is not yet analyzed. VHDL-1485
unit registro is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/registro.vhdl. VHDL-1481
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/registro.vhdl(8): analyzing entity registro. VHDL-1012
INFO - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/registro.vhdl(18): analyzing architecture behavioral. VHDL-1010
unit registro is not yet analyzed. VHDL-1485
unit registro is not yet analyzed. VHDL-1485
unit registro is not yet analyzed. VHDL-1485
c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/registro.vhdl(8): executing registro(behavioral)

WARNING - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/registro.vhdl(34): outdiv0 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/registro.vhdl(34): outdiv0 should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/registro.vhdl(104): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: c:/users/carmatchmx/desktop/practicas1erparcial/1617mux_y_registro-rot/registro/registro.vhdl(16): replacing existing netlist registro(behavioral). VHDL-1205
Top module name (VHDL): registro
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = registro.
######## Converting I/O port outdiv0 to output.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in registro_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file registro_registro.ngd.

################### Begin Area Report (registro)######################
Number of register bits => 38 of 7209 (0 % )
CCU2D => 11
FD1P3AX => 1
FD1P3IX => 29
FD1S3IX => 8
GSR => 1
IB => 15
LUT4 => 58
OB => 9
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH("2.08")(1,4) => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : UD00/sclk, loads : 22
  Net : UD01/outdiv0_c, loads : 18
Clock Enable Nets
Number of Clock Enables: 3
Top 3 highest fanout Clock Enables:
  Net : UD01/sclk_enable_22, loads : 21
  Net : outdiv0_c_enable_8, loads : 8
  Net : UD01/sclk_enable_18, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : UD01/sclk_enable_22, loads : 21
  Net : UD01/n438, loads : 21
  Net : clr_c, loads : 17
  Net : UD01/sdiv_18, loads : 10
  Net : UD01/sdiv_19, loads : 10
  Net : indiv0_c_0, loads : 9
  Net : Key_c_1, loads : 9
  Net : Key_c_0, loads : 9
  Net : UD01/sdiv_17, loads : 9
  Net : indiv0_c_2, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets outdiv0_c]               |    1.000 MHz|  208.899 MHz|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sclk]                    |    1.000 MHz|   64.943 MHz|    10  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 80.535  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.984  secs
--------------------------------------------------------------
