<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4830" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4830{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4830{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4830{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4830{left:81px;bottom:979px;letter-spacing:-0.16px;}
#t5_4830{left:142px;bottom:979px;letter-spacing:-0.17px;}
#t6_4830{left:189px;bottom:979px;letter-spacing:-0.15px;}
#t7_4830{left:439px;bottom:979px;letter-spacing:-0.13px;}
#t8_4830{left:532px;bottom:979px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_4830{left:532px;bottom:962px;letter-spacing:-0.12px;}
#ta_4830{left:189px;bottom:938px;letter-spacing:-0.11px;}
#tb_4830{left:532px;bottom:938px;letter-spacing:-0.14px;}
#tc_4830{left:189px;bottom:914px;letter-spacing:-0.14px;}
#td_4830{left:532px;bottom:914px;letter-spacing:-0.12px;}
#te_4830{left:532px;bottom:892px;letter-spacing:-0.12px;}
#tf_4830{left:189px;bottom:868px;letter-spacing:-0.14px;}
#tg_4830{left:532px;bottom:868px;letter-spacing:-0.13px;}
#th_4830{left:532px;bottom:846px;letter-spacing:-0.12px;}
#ti_4830{left:189px;bottom:822px;letter-spacing:-0.13px;}
#tj_4830{left:532px;bottom:822px;letter-spacing:-0.14px;}
#tk_4830{left:532px;bottom:800px;letter-spacing:-0.13px;}
#tl_4830{left:189px;bottom:776px;letter-spacing:-0.14px;}
#tm_4830{left:532px;bottom:776px;letter-spacing:-0.14px;}
#tn_4830{left:81px;bottom:752px;letter-spacing:-0.14px;}
#to_4830{left:142px;bottom:752px;letter-spacing:-0.18px;}
#tp_4830{left:189px;bottom:752px;letter-spacing:-0.15px;}
#tq_4830{left:439px;bottom:752px;letter-spacing:-0.12px;}
#tr_4830{left:532px;bottom:752px;letter-spacing:-0.12px;}
#ts_4830{left:189px;bottom:727px;}
#tt_4830{left:532px;bottom:727px;letter-spacing:-0.12px;}
#tu_4830{left:189px;bottom:703px;letter-spacing:-0.11px;}
#tv_4830{left:532px;bottom:703px;letter-spacing:-0.14px;}
#tw_4830{left:189px;bottom:678px;}
#tx_4830{left:532px;bottom:678px;letter-spacing:-0.12px;}
#ty_4830{left:189px;bottom:654px;}
#tz_4830{left:532px;bottom:654px;letter-spacing:-0.12px;}
#t10_4830{left:189px;bottom:629px;}
#t11_4830{left:532px;bottom:629px;letter-spacing:-0.12px;}
#t12_4830{left:189px;bottom:605px;letter-spacing:-0.13px;}
#t13_4830{left:532px;bottom:605px;letter-spacing:-0.14px;}
#t14_4830{left:81px;bottom:580px;letter-spacing:-0.16px;}
#t15_4830{left:142px;bottom:580px;letter-spacing:-0.16px;}
#t16_4830{left:189px;bottom:580px;letter-spacing:-0.16px;}
#t17_4830{left:397px;bottom:587px;}
#t18_4830{left:439px;bottom:580px;letter-spacing:-0.15px;}
#t19_4830{left:532px;bottom:580px;letter-spacing:-0.12px;}
#t1a_4830{left:532px;bottom:559px;letter-spacing:-0.12px;}
#t1b_4830{left:532px;bottom:542px;letter-spacing:-0.12px;}
#t1c_4830{left:532px;bottom:525px;letter-spacing:-0.11px;}
#t1d_4830{left:532px;bottom:509px;letter-spacing:-0.11px;}
#t1e_4830{left:532px;bottom:492px;letter-spacing:-0.11px;}
#t1f_4830{left:532px;bottom:475px;letter-spacing:-0.12px;}
#t1g_4830{left:189px;bottom:451px;letter-spacing:-0.13px;}
#t1h_4830{left:532px;bottom:451px;letter-spacing:-0.14px;}
#t1i_4830{left:189px;bottom:426px;letter-spacing:-0.15px;}
#t1j_4830{left:532px;bottom:426px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_4830{left:532px;bottom:405px;letter-spacing:-0.11px;}
#t1l_4830{left:532px;bottom:388px;letter-spacing:-0.12px;}
#t1m_4830{left:532px;bottom:371px;letter-spacing:-0.14px;}
#t1n_4830{left:189px;bottom:347px;letter-spacing:-0.14px;}
#t1o_4830{left:532px;bottom:347px;letter-spacing:-0.14px;}
#t1p_4830{left:81px;bottom:322px;letter-spacing:-0.16px;}
#t1q_4830{left:142px;bottom:322px;letter-spacing:-0.16px;}
#t1r_4830{left:189px;bottom:322px;letter-spacing:-0.16px;}
#t1s_4830{left:399px;bottom:329px;}
#t1t_4830{left:439px;bottom:322px;letter-spacing:-0.15px;}
#t1u_4830{left:532px;bottom:322px;letter-spacing:-0.12px;}
#t1v_4830{left:532px;bottom:301px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#t1w_4830{left:532px;bottom:284px;letter-spacing:-0.12px;}
#t1x_4830{left:532px;bottom:267px;letter-spacing:-0.11px;}
#t1y_4830{left:189px;bottom:243px;letter-spacing:-0.11px;}
#t1z_4830{left:532px;bottom:243px;letter-spacing:-0.14px;}
#t20_4830{left:189px;bottom:218px;letter-spacing:-0.14px;}
#t21_4830{left:532px;bottom:218px;letter-spacing:-0.12px;}
#t22_4830{left:532px;bottom:197px;letter-spacing:-0.1px;}
#t23_4830{left:532px;bottom:180px;letter-spacing:-0.1px;}
#t24_4830{left:189px;bottom:156px;letter-spacing:-0.11px;}
#t25_4830{left:532px;bottom:156px;letter-spacing:-0.14px;}
#t26_4830{left:532px;bottom:134px;letter-spacing:-0.12px;}
#t27_4830{left:532px;bottom:118px;letter-spacing:-0.09px;}
#t28_4830{left:72px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t29_4830{left:158px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2a_4830{left:201px;bottom:1068px;letter-spacing:0.12px;}
#t2b_4830{left:665px;bottom:1068px;letter-spacing:0.11px;}
#t2c_4830{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2d_4830{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2e_4830{left:227px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2f_4830{left:461px;bottom:1028px;letter-spacing:-0.14px;}
#t2g_4830{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2h_4830{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2i_4830{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4830{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4830{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4830{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4830{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4830{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4830{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4830" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4830Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4830" style="-webkit-user-select: none;"><object width="935" height="1210" data="4830/4830.svg" type="image/svg+xml" id="pdf4830" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4830" class="t s1_4830">2-308 </span><span id="t2_4830" class="t s1_4830">Vol. 4 </span>
<span id="t3_4830" class="t s2_4830">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4830" class="t s3_4830">1F5H </span><span id="t5_4830" class="t s3_4830">501 </span><span id="t6_4830" class="t s3_4830">MSR_PRMRR_PHYS_MASK </span><span id="t7_4830" class="t s3_4830">Core </span><span id="t8_4830" class="t s3_4830">Processor Reserved Memory Range Register - </span>
<span id="t9_4830" class="t s3_4830">Physical Mask Control Register (R/W) </span>
<span id="ta_4830" class="t s3_4830">9:0 </span><span id="tb_4830" class="t s3_4830">Reserved </span>
<span id="tc_4830" class="t s3_4830">10 </span><span id="td_4830" class="t s3_4830">Lock </span>
<span id="te_4830" class="t s3_4830">Lock bit for the PRMRR. </span>
<span id="tf_4830" class="t s3_4830">11 </span><span id="tg_4830" class="t s3_4830">VLD </span>
<span id="th_4830" class="t s3_4830">Enable bit for the PRMRR. </span>
<span id="ti_4830" class="t s3_4830">45:12 </span><span id="tj_4830" class="t s3_4830">Mask </span>
<span id="tk_4830" class="t s3_4830">PRMRR MASK bits. </span>
<span id="tl_4830" class="t s3_4830">63:46 </span><span id="tm_4830" class="t s3_4830">Reserved </span>
<span id="tn_4830" class="t s3_4830">1FBH </span><span id="to_4830" class="t s3_4830">507 </span><span id="tp_4830" class="t s3_4830">MSR_PRMRR_VALID_CONFIG </span><span id="tq_4830" class="t s3_4830">Core </span><span id="tr_4830" class="t s3_4830">Valid PRMRR Configurations (R/W) </span>
<span id="ts_4830" class="t s3_4830">0 </span><span id="tt_4830" class="t s3_4830">1M supported MEE size. </span>
<span id="tu_4830" class="t s3_4830">4:1 </span><span id="tv_4830" class="t s3_4830">Reserved </span>
<span id="tw_4830" class="t s3_4830">5 </span><span id="tx_4830" class="t s3_4830">32M supported MEE size. </span>
<span id="ty_4830" class="t s3_4830">6 </span><span id="tz_4830" class="t s3_4830">64M supported MEE size. </span>
<span id="t10_4830" class="t s3_4830">7 </span><span id="t11_4830" class="t s3_4830">128M supported MEE size. </span>
<span id="t12_4830" class="t s3_4830">31:8 </span><span id="t13_4830" class="t s3_4830">Reserved </span>
<span id="t14_4830" class="t s3_4830">2F4H </span><span id="t15_4830" class="t s3_4830">756 </span><span id="t16_4830" class="t s3_4830">MSR_UNCORE_PRMRR_PHYS_BASE </span>
<span id="t17_4830" class="t s4_4830">1 </span>
<span id="t18_4830" class="t s3_4830">Package </span><span id="t19_4830" class="t s3_4830">(R/W) </span>
<span id="t1a_4830" class="t s3_4830">The PRMRR range is used to protect the processor </span>
<span id="t1b_4830" class="t s3_4830">reserved memory from unauthorized reads and </span>
<span id="t1c_4830" class="t s3_4830">writes. Any IO access to this range is aborted. This </span>
<span id="t1d_4830" class="t s3_4830">register controls the location of the PRMRR range by </span>
<span id="t1e_4830" class="t s3_4830">indicating its starting address. It functions in tandem </span>
<span id="t1f_4830" class="t s3_4830">with the PRMRR mask register. </span>
<span id="t1g_4830" class="t s3_4830">11:0 </span><span id="t1h_4830" class="t s3_4830">Reserved </span>
<span id="t1i_4830" class="t s3_4830">PAWIDTH-1:12 </span><span id="t1j_4830" class="t s3_4830">Range Base </span>
<span id="t1k_4830" class="t s3_4830">This field corresponds to bits PAWIDTH-1:12 of the </span>
<span id="t1l_4830" class="t s3_4830">base address memory range which is allocated to </span>
<span id="t1m_4830" class="t s3_4830">PRMRR memory. </span>
<span id="t1n_4830" class="t s3_4830">63:PAWIDTH </span><span id="t1o_4830" class="t s3_4830">Reserved </span>
<span id="t1p_4830" class="t s3_4830">2F5H </span><span id="t1q_4830" class="t s3_4830">757 </span><span id="t1r_4830" class="t s3_4830">MSR_UNCORE_PRMRR_PHYS_MASK </span>
<span id="t1s_4830" class="t s4_4830">1 </span>
<span id="t1t_4830" class="t s3_4830">Package </span><span id="t1u_4830" class="t s3_4830">(R/W) </span>
<span id="t1v_4830" class="t s3_4830">This register controls the size of the PRMRR range by </span>
<span id="t1w_4830" class="t s3_4830">indicating which address bits must match the PRMRR </span>
<span id="t1x_4830" class="t s3_4830">base register value. </span>
<span id="t1y_4830" class="t s3_4830">9:0 </span><span id="t1z_4830" class="t s3_4830">Reserved </span>
<span id="t20_4830" class="t s3_4830">10 </span><span id="t21_4830" class="t s3_4830">Lock </span>
<span id="t22_4830" class="t s3_4830">Setting this bit locks all writeable settings in this </span>
<span id="t23_4830" class="t s3_4830">register, including itself. </span>
<span id="t24_4830" class="t s3_4830">11 </span><span id="t25_4830" class="t s3_4830">Range_En </span>
<span id="t26_4830" class="t s3_4830">Indicates whether the PRMRR range is enabled and </span>
<span id="t27_4830" class="t s3_4830">valid. </span>
<span id="t28_4830" class="t s5_4830">Table 2-41. </span><span id="t29_4830" class="t s5_4830">Additional MSRs Supported by the 7th Generation and 8th Generation Intel® Core™ Processors Based </span>
<span id="t2a_4830" class="t s5_4830">on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture </span><span id="t2b_4830" class="t s5_4830">(Contd.) </span>
<span id="t2c_4830" class="t s6_4830">Register </span>
<span id="t2d_4830" class="t s6_4830">Address </span><span id="t2e_4830" class="t s6_4830">Register Name / Bit Fields </span><span id="t2f_4830" class="t s6_4830">Scope </span><span id="t2g_4830" class="t s6_4830">Bit Description </span>
<span id="t2h_4830" class="t s6_4830">Hex </span><span id="t2i_4830" class="t s6_4830">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
