// Seed: 2266698492
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  logic id_3;
  logic id_4;
  assign #1 id_4 = id_2 && id_3 == 1 && 1;
endmodule
`default_nettype wire
