
---------- Begin Simulation Statistics ----------
final_tick                               2541691754500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193530                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   193529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.69                       # Real time elapsed on the host
host_tick_rate                              538632263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197276                       # Number of instructions simulated
sim_ops                                       4197276                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011682                       # Number of seconds simulated
sim_ticks                                 11681909500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             58.817019                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  328973                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               559316                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2644                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             57161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            861086                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              47653                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          194653                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           147000                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1033022                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       643186                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       142932                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1695                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          740                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       114432                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1        17850                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        14407                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        27607                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        17638                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        16046                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         4008                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         4658                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1519                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          559                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          208                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          225                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         3835                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4281                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2062                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       557340                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         7186                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        49484                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        31363                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        30954                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        29817                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        33022                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        20196                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         9247                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        11578                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2259                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          752                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          241                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          244                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       202143                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1789                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        11117                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   62987                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25631                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197276                       # Number of instructions committed
system.cpu.committedOps                       4197276                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.563151                       # CPI: cycles per instruction
system.cpu.discardedOps                        185872                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607806                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1450993                       # DTB hits
system.cpu.dtb.data_misses                       7555                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406066                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848449                       # DTB read hits
system.cpu.dtb.read_misses                       6746                       # DTB read misses
system.cpu.dtb.write_accesses                  201740                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602544                       # DTB write hits
system.cpu.dtb.write_misses                       809                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18076                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3384713                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1023037                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           654394                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16675830                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179754                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  892728                       # ITB accesses
system.cpu.itb.fetch_acv                          504                       # ITB acv
system.cpu.itb.fetch_hits                      887025                       # ITB hits
system.cpu.itb.fetch_misses                      5703                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4201     69.28%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6064                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14407                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2672     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10773652000     92.19%     92.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8954000      0.08%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18126000      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885471000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11686203000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902695                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946617                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7933857500     67.89%     67.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3752345500     32.11%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23350079                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85454      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542114     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839710     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592891     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104779      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197276                       # Class of committed instruction
system.cpu.quiesceCycles                        13740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6674249                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311169                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22824458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22824458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22824458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22824458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117048.502564                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117048.502564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117048.502564                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117048.502564                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13060493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13060493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13060493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13060493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66976.887179                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66976.887179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66976.887179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66976.887179                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22474961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22474961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117057.088542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117057.088542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12860996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12860996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66984.354167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66984.354167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.296596                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539283768000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.296596                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206037                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206037                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127320                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34848                       # Transaction distribution
system.membus.trans_dist::WritebackClean        85786                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34126                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28986                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86376                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40839                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       258476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       258476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11014400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11014400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17713521                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156616                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002797                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052810                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156178     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156616                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           816019038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375628250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          457947000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5524096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9992512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5524096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5524096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         472876117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         382507329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             855383446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    472876117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        472876117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190916733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190916733                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190916733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        472876117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        382507329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1046300179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000169361750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404611                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111039                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120416                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2154                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5829                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1995679000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  729455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4731135250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13679.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32429.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79710                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120416                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.754245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.499199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.149415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34153     42.18%     42.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24193     29.88%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10045     12.41%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4507      5.57%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2330      2.88%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1452      1.79%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          907      1.12%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          576      0.71%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2808      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.027457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.403979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.793100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1310     17.98%     17.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5491     75.38%     93.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.04%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.13%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            49      0.67%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           14      0.19%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.232015                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.216547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.742383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6557     90.02%     90.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      1.11%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              405      5.56%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              167      2.29%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               72      0.99%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9337024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  655488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7566976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9992512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7706624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       647.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    855.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    659.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11681904500                       # Total gap between requests
system.mem_ctrls.avgGap                      42241.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4899264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7566976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419388970.613066256046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 379883100.446891844273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 647751636.836426377296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120416                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2488958000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2242177250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 287487130500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28836.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32114.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2387449.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313467420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166592910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558276600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308809980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     921960000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5100194700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190952640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7560254250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.176239                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    445415750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    390000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10846493750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            264729780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140692035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           483385140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          308371500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     921960000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5051024790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232358880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7402522125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.673983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    552763000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    390000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10739146500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11674709500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1537435                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1537435                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1537435                       # number of overall hits
system.cpu.icache.overall_hits::total         1537435                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86377                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86377                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86377                       # number of overall misses
system.cpu.icache.overall_misses::total         86377                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5317263000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5317263000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5317263000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5317263000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1623812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1623812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1623812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1623812                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053194                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053194                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053194                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053194                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61558.783009                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61558.783009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61558.783009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61558.783009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        85786                       # number of writebacks
system.cpu.icache.writebacks::total             85786                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86377                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86377                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86377                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86377                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5230887000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5230887000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5230887000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5230887000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053194                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053194                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053194                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053194                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60558.794587                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60558.794587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60558.794587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60558.794587                       # average overall mshr miss latency
system.cpu.icache.replacements                  85786                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1537435                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1537435                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86377                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86377                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5317263000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5317263000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1623812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1623812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053194                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053194                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61558.783009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61558.783009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86377                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5230887000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5230887000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60558.794587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60558.794587                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.809688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1563318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.206909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.809688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3334000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3334000                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312061                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312061                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312061                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105666                       # number of overall misses
system.cpu.dcache.overall_misses::total        105666                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6777295500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6777295500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6777295500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6777295500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417727                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074532                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64138.847879                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64138.847879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64138.847879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64138.847879                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34672                       # number of writebacks
system.cpu.dcache.writebacks::total             34672                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36714                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36714                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36714                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68952                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68952                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68952                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68952                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4390571000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4390571000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4390571000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4390571000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63675.759949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63675.759949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63675.759949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63675.759949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780863                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67017.622309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67017.622309                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2667203000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2667203000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66760.187225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66760.187225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3480095500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3480095500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587665                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096087                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61630.607257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61630.607257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1723368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1723368000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59426.482759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59426.482759                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62212500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62212500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079249                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079249                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70217.268623                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70217.268623                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61326500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61326500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079249                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079249                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69217.268623                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69217.268623                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11114                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11114                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541691754500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.378050                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68795                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.045367                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.378050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978885                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949861                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949861                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2623228963500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 272406                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   272406                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   216.52                       # Real time elapsed on the host
host_tick_rate                              366372741                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58982724                       # Number of instructions simulated
sim_ops                                      58982724                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079329                       # Number of seconds simulated
sim_ticks                                 79328800000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.376295                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5366941                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              6213442                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1144                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            138837                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7601368                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             191345                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          310288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118943                       # Number of indirect misses.
system.cpu.branchPred.lookups                 9700819                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect      6651269                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       781915                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          424                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          174                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      1926696                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1       119269                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2       160087                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3       177935                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       154106                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5       159701                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       110023                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       100862                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8        42686                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9        46267                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10        22842                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11        32842                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         3831                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         2918                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2823                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      4377879                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1391                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1       782438                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       479966                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3       670438                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       296226                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5       209332                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       141876                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       176130                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       120924                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9        53049                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        52466                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        25839                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12        44632                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect      3033083                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1183                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        13579                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  391938                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23798                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54046179                       # Number of instructions committed
system.cpu.committedOps                      54046179                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.933496                       # CPI: cycles per instruction
system.cpu.discardedOps                        297290                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 14823222                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15345157                       # DTB hits
system.cpu.dtb.data_misses                       4492                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10356938                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10668087                       # DTB read hits
system.cpu.dtb.read_misses                       4247                       # DTB read misses
system.cpu.dtb.write_accesses                 4466284                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4677070                       # DTB write hits
system.cpu.dtb.write_misses                       245                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123502                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36922939                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          10891603                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4770572                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        88886630                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.340890                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                16862338                       # ITB accesses
system.cpu.itb.fetch_acv                          183                       # ITB acv
system.cpu.itb.fetch_hits                    16861070                       # ITB hits
system.cpu.itb.fetch_misses                      1268                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4928      9.67%      9.94% # number of callpals executed
system.cpu.kern.callpal::rdps                     297      0.58%     10.52% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.52% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.53% # number of callpals executed
system.cpu.kern.callpal::rti                      391      0.77%     11.29% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.52% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.52% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50975                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52618                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1912     35.16%     35.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      82      1.51%     37.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3407     62.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5438                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1910     48.49%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       82      2.08%     51.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1910     48.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3939                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              76644469000     96.61%     96.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61204000      0.08%     96.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                90680500      0.11%     96.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2534863500      3.20%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          79331217000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998954                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.560611                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.724347                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 348                      
system.cpu.kern.mode_good::user                   348                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               522                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 348                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800000                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6427764000      8.10%      8.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          72903453000     91.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        158544236                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897356      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37601143     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28360      0.05%     71.29% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.29% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605198     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549173      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84702      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54046179                       # Class of committed instruction
system.cpu.quiesceCycles                       113364                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        69657606                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1297364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2594617                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1842549118                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1842549118                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1842549118                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1842549118                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118157.568167                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118157.568167                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118157.568167                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118157.568167                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            94                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    18.800000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1061974636                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1061974636                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1061974636                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1061974636                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68101.490060                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68101.490060                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68101.490060                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68101.490060                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4864475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4864475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115820.833333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115820.833333                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2764475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2764475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65820.833333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65820.833333                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1837684643                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1837684643                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118163.878794                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118163.878794                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1059210161                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1059210161                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68107.649241                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68107.649241                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1270437                       # Transaction distribution
system.membus.trans_dist::WriteReq                734                       # Transaction distribution
system.membus.trans_dist::WriteResp               734                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31439                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1250680                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15132                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12057                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12057                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1250681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18995                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3752042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3752042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3879227                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160087104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160087104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3019                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3001408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3004427                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164086859                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1298790                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000112                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010566                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1298645     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     145      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1298790                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2570000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7864836791                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169092250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6391272500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80043584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1984640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82028224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80043584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80043584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2012096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2012096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1250681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1281691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31439                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31439                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst        1009010397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25017900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1034028297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst   1009010397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1009010397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       25364004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25364004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       25364004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst       1009010397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25017900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1059392301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    973970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    465359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091371250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56010                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56010                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2206356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             921479                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1281691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1282081                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1281691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1282081                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 785974                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                308111                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            134075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            159770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            274596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            390568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4887                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6213906000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2478585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15508599750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12535.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31285.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   392734                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  872645                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1281691                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1282081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  486571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  55999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  55746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  55935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  55953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    219                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       204305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.392766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.535827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.448367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31643     15.49%     15.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37709     18.46%     33.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25475     12.47%     46.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21376     10.46%     56.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20604     10.08%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18542      9.08%     76.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12397      6.07%     82.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5796      2.84%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        30763     15.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       204305                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.850295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.278164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50537     90.23%     90.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5303      9.47%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           122      0.22%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            23      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56010                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.389109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.318067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.605563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28851     51.51%     51.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1256      2.24%     53.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9231     16.48%     70.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10161     18.14%     88.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5826     10.40%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              399      0.71%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.15%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               50      0.09%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               44      0.08%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               44      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               39      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56010                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31725888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50302336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62333696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82028224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82053184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       399.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       785.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1034.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1034.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79328800000                       # Total gap between requests
system.mem_ctrls.avgGap                      30942.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     29782976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1942912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62333696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 375437117.415112793446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24491886.931354060769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 785763757.929024457932                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1250681                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1282081                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14477743500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1030856250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1933236978500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11575.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33242.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1507889.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            243766740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            129538530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           394584960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          277244640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6262566960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6439659930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25042137600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38789499360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.971210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65041648000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2649140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11645173000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1215470760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            646026645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3145569840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4807348560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6262566960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      35516529000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        556267200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52149778965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        657.387720                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1154040500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2649140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  75532557000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16286                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16286                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2990                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1352                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3019                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998683                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               359500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2256000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81235118                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1153500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              913500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               98000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     81477209000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16131802                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16131802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16131802                       # number of overall hits
system.cpu.icache.overall_hits::total        16131802                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1250681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1250681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1250681                       # number of overall misses
system.cpu.icache.overall_misses::total       1250681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48760920500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48760920500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48760920500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48760920500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17382483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17382483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17382483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17382483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071951                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071951                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071951                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071951                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38987.496012                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38987.496012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38987.496012                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38987.496012                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1250680                       # number of writebacks
system.cpu.icache.writebacks::total           1250680                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1250681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1250681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1250681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1250681                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47510239500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47510239500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47510239500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47510239500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.071951                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.071951                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.071951                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.071951                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37987.496012                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37987.496012                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37987.496012                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37987.496012                       # average overall mshr miss latency
system.cpu.icache.replacements                1250680                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16131802                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16131802                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1250681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1250681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48760920500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48760920500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17382483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17382483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071951                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38987.496012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38987.496012                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1250681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1250681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47510239500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47510239500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.071951                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.071951                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37987.496012                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37987.496012                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17424097                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1250680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.931699                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999864                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36015647                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36015647                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15212262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15212262                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15212262                       # number of overall hits
system.cpu.dcache.overall_hits::total        15212262                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41793                       # number of overall misses
system.cpu.dcache.overall_misses::total         41793                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2711132500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2711132500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2711132500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2711132500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15254055                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15254055                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15254055                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15254055                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002740                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64870.492666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64870.492666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64870.492666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64870.492666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15887                       # number of writebacks
system.cpu.dcache.writebacks::total             15887                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11159                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11159                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11159                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1495                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1495                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1980532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1980532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1980532000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1980532000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149753000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149753000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64651.433048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64651.433048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64651.433048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64651.433048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100169.230769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100169.230769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30977                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10597747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10597747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20317                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1408869500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1408869500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10618064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10618064                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69344.366786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69344.366786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1749                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1749                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1270944500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1270944500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149753000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149753000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001749                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68448.109651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68448.109651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196784.494087                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196784.494087                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1302263000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1302263000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4635991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4635991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004632                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004632                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60638.061091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60638.061091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9410                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12066                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12066                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          734                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          734                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    709587500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    709587500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58808.843030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58808.843030                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13857                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13857                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          388                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          388                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30078500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30078500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027238                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027238                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77521.907216                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77521.907216                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          386                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          386                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29568500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29568500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027097                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027097                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76602.331606                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76602.331606                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14092                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14092                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14092                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14092                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81537209000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.937736                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15252953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31010                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            491.872074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.937736                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          970                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30595794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30595794                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2934902926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 241092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   241092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1555.48                       # Real time elapsed on the host
host_tick_rate                              200372073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   375012839                       # Number of instructions simulated
sim_ops                                     375012839                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.311674                       # Number of seconds simulated
sim_ticks                                311673962500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             25.988813                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                14376302                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             55317270                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2682220                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4153686                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          75643279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7791184                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        37279044                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         29487860                       # Number of indirect misses.
system.cpu.branchPred.lookups                94530647                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     63332082                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      9696143                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          213                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           15                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      3155558                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1       813118                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        32301                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3       576803                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        39173                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        13702                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6        23967                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        58057                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       181714                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       428995                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       416326                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11        98447                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect        11248                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       109755                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong        10891                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     67189625                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          211                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1      1649073                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       607419                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3       973499                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      1254888                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        55219                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        39053                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        29173                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        51948                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9        84212                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       522765                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       408662                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       162250                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect      5543543                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         6603                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       272479                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 7046144                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1186171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   316030115                       # Number of instructions committed
system.cpu.committedOps                     316030115                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.972432                       # CPI: cycles per instruction
system.cpu.discardedOps                      27847598                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 32078833                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    104741719                       # DTB hits
system.cpu.dtb.data_misses                      86855                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 23047528                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     63198798                       # DTB read hits
system.cpu.dtb.read_misses                      86843                       # DTB read misses
system.cpu.dtb.write_accesses                 9031305                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    41542921                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            49797197                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          261951698                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          73897567                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         61830756                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        43255474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.506988                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               107103332                       # ITB accesses
system.cpu.itb.fetch_acv                       710864                       # ITB acv
system.cpu.itb.fetch_hits                   107103229                       # ITB hits
system.cpu.itb.fetch_misses                       103                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                889446     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     642      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   884706     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               884381     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               78979      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2738162                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2738573                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   885686     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     319      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  888466     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1774471                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    885686     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      319      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   885686     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1771691                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             255652496000     82.03%     82.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               201109000      0.06%     82.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             55820458500     17.91%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         311674063500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996871                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998433                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              884609                      
system.cpu.kern.mode_good::user                884609                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            884714                       # number of protection mode switches
system.cpu.kern.mode_switch::user              884609                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999881                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999941                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       141801676500     45.50%     45.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         169872387000     54.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        623347925                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            14253305      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               138586026     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2932      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              26614801      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3409477      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               3803657      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10225188      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                696162      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               149136      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               43706999     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              35588160     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          16129190      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5955345      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             16909737      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                316030115                       # Class of committed instruction
system.cpu.tickCycles                       580092451                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       574006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1148012                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             560100                       # Transaction distribution
system.membus.trans_dist::WriteReq                319                       # Transaction distribution
system.membus.trans_dist::WriteResp               319                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15732                       # Transaction distribution
system.membus.trans_dist::WritebackClean       470999                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87275                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13906                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13906                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         470999                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         89101                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1412997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1412997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       309021                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       309659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1722656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     60287872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     60287872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7599296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7601848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67889720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            574325                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001866                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  574323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              574325                       # Request fanout histogram
system.membus.reqLayer0.occupancy              797500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3217006500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          556851000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2363136750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       30143936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6592448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36736384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     30143936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30143936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1006848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1006848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          470999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          103007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              574006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        15732                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          96716247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21151744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             117867992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     96716247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         96716247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3230453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3230453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3230453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         96716247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21151744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121098444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     22098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     99235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001952846500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              805868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41634                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      574006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     486730                       # Number of write requests accepted
system.mem_ctrls.readBursts                    574006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   486730                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 452673                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                442488                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1354                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1967339500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  606665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4242333250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16214.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34964.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36176                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31249                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                574006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               486730                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        98173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.960274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.614715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.971754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        73440     74.81%     74.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14668     14.94%     89.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6936      7.07%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1652      1.68%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          728      0.74%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          344      0.35%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          164      0.17%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           89      0.09%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          152      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        98173                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.568532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.601026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.618354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            745     27.98%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           868     32.59%     60.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           183      6.87%     67.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           158      5.93%     73.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           186      6.98%     80.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           133      4.99%     85.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           92      3.45%     88.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           91      3.42%     92.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           57      2.14%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           45      1.69%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           43      1.61%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           24      0.90%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           17      0.64%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           13      0.49%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            7      0.26%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2663                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.618475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.588005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1907     71.61%     71.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      1.58%     73.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              574     21.55%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              103      3.87%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               37      1.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2663                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7765312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                28971072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2832320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36736384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31150720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    117.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  311672368000                       # Total gap between requests
system.mem_ctrls.avgGap                     293826.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1414272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6351040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2832320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4537664.900384483859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20377191.437671024352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9087445.025183968246                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       470999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       103007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       486730                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    747641250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3494692000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7777679378000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1587.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33926.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15979453.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            441837480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            234868755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           495251820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          149025780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24603424560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      47753080950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      79469680800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       153147170145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.369792                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 206075940250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10407540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95190482250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            259046340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            137697780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           371065800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           81985320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24603424560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34353369330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      90753648480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       150560237610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.069668                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 235590010250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10407540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65676412250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 319                       # Transaction distribution
system.iobus.trans_dist::WriteResp                319                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     638                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               797500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              319000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    311673962500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    137806267                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137806267                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137806267                       # number of overall hits
system.cpu.icache.overall_hits::total       137806267                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       470998                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         470998                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       470998                       # number of overall misses
system.cpu.icache.overall_misses::total        470998                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  11493167500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11493167500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  11493167500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11493167500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    138277265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    138277265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    138277265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    138277265                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003406                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003406                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003406                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003406                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24401.733128                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24401.733128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24401.733128                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24401.733128                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       470999                       # number of writebacks
system.cpu.icache.writebacks::total            470999                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       470998                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       470998                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       470998                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       470998                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11022168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11022168500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11022168500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11022168500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003406                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23401.731005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23401.731005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23401.731005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23401.731005                       # average overall mshr miss latency
system.cpu.icache.replacements                 470999                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137806267                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137806267                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       470998                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        470998                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11493167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11493167500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    138277265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    138277265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24401.733128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24401.733128                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       470998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       470998                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11022168500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11022168500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23401.731005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23401.731005                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           138295796                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            471511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            293.303435                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         277025529                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        277025529                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    102642433                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        102642433                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    102642433                       # number of overall hits
system.cpu.dcache.overall_hits::total       102642433                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106650                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106650                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106650                       # number of overall misses
system.cpu.dcache.overall_misses::total        106650                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6961798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6961798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6961798000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6961798000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    102749083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    102749083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    102749083                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    102749083                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65277.055790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65277.055790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65277.055790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65277.055790                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15732                       # number of writebacks
system.cpu.dcache.writebacks::total             15732                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3844                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3844                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       102806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       102806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          319                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          319                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6738559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6738559500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6738559500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6738559500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65546.364025                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65546.364025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65546.364025                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65546.364025                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103007                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     62004392                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        62004392                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        88934                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88934                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6045741500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6045741500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     62093326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     62093326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67980.091978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67980.091978                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        88900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        88900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5953871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5953871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66972.677165                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66972.677165                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40638041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40638041                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        17716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17716                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    916056500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    916056500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     40655757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     40655757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51707.862949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51707.862949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          319                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          319                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    784688500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    784688500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56428.052639                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56428.052639                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1867                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1867                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          201                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     15503000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15503000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.097195                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.097195                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77129.353234                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77129.353234                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          201                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          201                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     15302000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     15302000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.097195                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.097195                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76129.353234                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76129.353234                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2068                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2068                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 311673962500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           102790742                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            988.077996                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          655                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         205609445                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        205609445                       # Number of data accesses

---------- End Simulation Statistics   ----------
