Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Gray
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Setting FSM Encoding Algorithm to : Gray


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//file00.chalmers.se/home/lsofia/DigKon/project/digkon/project/host_cpld1/counter.vhd" in Library work.
Architecture arch of Entity counter is up to date.
Compiling vhdl file "//file00.chalmers.se/home/lsofia/DigKon/project/digkon/project/host_cpld1/sender.vhd" in Library work.
Architecture behavioral of Entity sender is up to date.
Compiling verilog file "rand.vf" in library work
Module <FD4CE_MXILINX_rand> compiled
Module <FD_MXILINX_rand> compiled
Module <FDRE_MXILINX_rand> compiled
Module <CJ4RE_MXILINX_rand> compiled
Compiling verilog file "top.vf" in library work
Module <rand> compiled
Module <FD4CE_MXILINX_top> compiled
Module <FD_MXILINX_top> compiled
Module <FDRE_MXILINX_top> compiled
Module <CJ4RE_MXILINX_top> compiled
Module <rand_MUSER_top> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for entity <counter> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <sender> in library <work> (architecture <behavioral>).

Analyzing hierarchy for module <rand_MUSER_top> in library <work>.

Analyzing hierarchy for module <FD4CE_MXILINX_top> in library <work>.

Analyzing hierarchy for module <CJ4RE_MXILINX_top> in library <work>.

Analyzing hierarchy for module <FDRE_MXILINX_top> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FDRE_MXILINX_top> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FDRE_MXILINX_top> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FDRE_MXILINX_top> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FD_MXILINX_top> in library <work> with parameters.
	INIT = "0"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing Entity <counter> in library <work> (Architecture <arch>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <sender> in library <work> (Architecture <behavioral>).
Entity <sender> analyzed. Unit <sender> generated.

Analyzing module <rand_MUSER_top> in library <work>.
Module <rand_MUSER_top> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_16_6" for instance <XLXI_16> in unit <rand_MUSER_top>.
    Set user-defined property "HU_SET =  XLXI_18_5" for instance <XLXI_18> in unit <rand_MUSER_top>.
Analyzing module <FD4CE_MXILINX_top> in library <work>.
Module <FD4CE_MXILINX_top> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <U0> in unit <FD4CE_MXILINX_top>.
    Set user-defined property "INIT =  0" for instance <U1> in unit <FD4CE_MXILINX_top>.
    Set user-defined property "INIT =  0" for instance <U2> in unit <FD4CE_MXILINX_top>.
    Set user-defined property "INIT =  0" for instance <U3> in unit <FD4CE_MXILINX_top>.
Analyzing module <CJ4RE_MXILINX_top> in library <work>.
Module <CJ4RE_MXILINX_top> is correct for synthesis.
 
    Set user-defined property "HU_SET =  U0_1" for instance <U0> in unit <CJ4RE_MXILINX_top>.
    Set user-defined property "HU_SET =  U1_2" for instance <U1> in unit <CJ4RE_MXILINX_top>.
    Set user-defined property "HU_SET =  U2_4" for instance <U2> in unit <CJ4RE_MXILINX_top>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CJ4RE_MXILINX_top>.
Analyzing module <FDRE_MXILINX_top.1> in library <work>.
	INIT = 1'b0
Module <FDRE_MXILINX_top.1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_36_42_0" for instance <I_36_42> in unit <FDRE_MXILINX_top.1>.
    Set user-defined property "RLOC =  R0C0" for instance <I_36_42> in unit <FDRE_MXILINX_top.1>.
Analyzing module <FD_MXILINX_top> in library <work>.
	INIT = 1'b0
Module <FD_MXILINX_top> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <U0> in unit <FD_MXILINX_top>.
Analyzing module <FDRE_MXILINX_top.2> in library <work>.
	INIT = 1'b0
Module <FDRE_MXILINX_top.2> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_36_42_0" for instance <I_36_42> in unit <FDRE_MXILINX_top.2>.
    Set user-defined property "RLOC =  R0C0" for instance <I_36_42> in unit <FDRE_MXILINX_top.2>.
Analyzing module <FDRE_MXILINX_top.3> in library <work>.
	INIT = 1'b0
Module <FDRE_MXILINX_top.3> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_36_42_0" for instance <I_36_42> in unit <FDRE_MXILINX_top.3>.
    Set user-defined property "RLOC =  R0C0" for instance <I_36_42> in unit <FDRE_MXILINX_top.3>.
Analyzing module <FDRE_MXILINX_top.4> in library <work>.
	INIT = 1'b0
Module <FDRE_MXILINX_top.4> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_36_42_0" for instance <I_36_42> in unit <FDRE_MXILINX_top.4>.
    Set user-defined property "RLOC =  R0C0" for instance <I_36_42> in unit <FDRE_MXILINX_top.4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "//file00.chalmers.se/home/lsofia/DigKon/project/digkon/project/host_cpld1/counter.vhd".
    Found 1-bit register for signal <done>.
    Found 8-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter> synthesized.


Synthesizing Unit <sender>.
    Related source file is "//file00.chalmers.se/home/lsofia/DigKon/project/digkon/project/host_cpld1/sender.vhd".
WARNING:Xst:646 - Signal <parity> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 18                                             |
    | Inputs             | 0                                              |
    | Outputs            | 18                                             |
    | Clock              | lowClk                    (rising_edge)        |
    | Reset              | sendEnable                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | gray                                           |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <transmitter>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <sender> synthesized.


Synthesizing Unit <FD4CE_MXILINX_top>.
    Related source file is "top.vf".
Unit <FD4CE_MXILINX_top> synthesized.


Synthesizing Unit <FD_MXILINX_top>.
    Related source file is "top.vf".
Unit <FD_MXILINX_top> synthesized.


Synthesizing Unit <FDRE_MXILINX_top_1>.
    Related source file is "top.vf".
Unit <FDRE_MXILINX_top_1> synthesized.


Synthesizing Unit <FDRE_MXILINX_top_2>.
    Related source file is "top.vf".
Unit <FDRE_MXILINX_top_2> synthesized.


Synthesizing Unit <FDRE_MXILINX_top_3>.
    Related source file is "top.vf".
Unit <FDRE_MXILINX_top_3> synthesized.


Synthesizing Unit <FDRE_MXILINX_top_4>.
    Related source file is "top.vf".
Unit <FDRE_MXILINX_top_4> synthesized.


Synthesizing Unit <CJ4RE_MXILINX_top>.
    Related source file is "top.vf".
Unit <CJ4RE_MXILINX_top> synthesized.


Synthesizing Unit <rand_MUSER_top>.
    Related source file is "top.vf".
Unit <rand_MUSER_top> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.vf".
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <XLXI_2/state/FSM> on signal <state[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00000
 s1    | 00001
 s2    | 00011
 s3    | 00010
 s4    | 00110
 s5    | 00111
 s6    | 00101
 s7    | 00100
 s8    | 01100
 s9    | 01101
 s10   | 01111
 s11   | 01110
 s12   | 01010
 s13   | 01011
 s14   | 01001
 s15   | 01000
 s16   | 11000
 swait | 11001
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <sender> ...
  implementation constraint: INIT=r	 : state_FSM_FFd4
  implementation constraint: INIT=r	 : state_FSM_FFd5
  implementation constraint: INIT=r	 : state_FSM_FFd1
  implementation constraint: INIT=r	 : state_FSM_FFd2
  implementation constraint: INIT=r	 : state_FSM_FFd3

Optimizing unit <FD4CE_MXILINX_top> ...
  implementation constraint: INIT=0	 : U0
  implementation constraint: INIT=0	 : U1
  implementation constraint: INIT=0	 : U2
  implementation constraint: INIT=0	 : U3

Optimizing unit <FD_MXILINX_top> ...
  implementation constraint: INIT=0	 : U0

Optimizing unit <FDRE_MXILINX_top_1> ...

Optimizing unit <FDRE_MXILINX_top_2> ...

Optimizing unit <FDRE_MXILINX_top_3> ...

Optimizing unit <FDRE_MXILINX_top_4> ...

Optimizing unit <counter> ...

Optimizing unit <CJ4RE_MXILINX_top> ...

Optimizing unit <rand_MUSER_top> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 109
#      AND2                        : 33
#      AND3                        : 6
#      AND4                        : 1
#      GND                         : 4
#      INV                         : 35
#      OR2                         : 19
#      OR3                         : 1
#      VCC                         : 1
#      XOR2                        : 9
# FlipFlops/Latches                : 23
#      FDC                         : 14
#      FDCE                        : 4
#      FDCP                        : 4
#      FDP                         : 1
# IO Buffers                       : 11
#      IBUF                        : 4
#      OBUF                        : 7
# Others                           : 8
#      AND3B1                      : 4
#      AND3B2                      : 4
=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.61 secs
 
--> 

Total memory usage is 250388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

