- status: 0 - openlane design prep
  runtime_s: 3.83
  runtime_ts: 0h0m3s834ms
- status: 1 - synthesis - yosys
  runtime_s: 1.33
  runtime_ts: 0h0m1s330ms
- status: 2 - sta - openroad
  runtime_s: 0.47
  runtime_ts: 0h0m0s472ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.32
  runtime_ts: 0h0m1s324ms
- status: 4 - ioplace - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s612ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.6
  runtime_ts: 0h0m0s596ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.65
  runtime_ts: 0h0m0s648ms
- status: 7 - global placement - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s676ms
- status: 8 - sta - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s542ms
- status: 9 - ioplace - openroad
  runtime_s: 0.6
  runtime_ts: 0h0m0s605ms
- status: 10 - global placement - openroad
  runtime_s: 0.68
  runtime_ts: 0h0m0s677ms
- status: 11 - sta - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s536ms
- status: 12 - resizer design optimizations - openroad
  runtime_s: 2.15
  runtime_ts: 0h0m2s149ms
- status: 13 - detailed placement - openroad
  runtime_s: 0.67
  runtime_ts: 0h0m0s670ms
- status: 14 - sta - openroad
  runtime_s: 0.58
  runtime_ts: 0h0m0s580ms
- status: 15 - cts - openroad
  runtime_s: 7.78
  runtime_ts: 0h0m7s780ms
- status: 16 - sta - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s540ms
- status: 17 - resizer timing optimizations - openroad
  runtime_s: 1.98
  runtime_ts: 0h0m1s980ms
- status: 18 - resizer design optimizations - openroad
  runtime_s: 2.14
  runtime_ts: 0h0m2s141ms
- status: 19 - sta - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s541ms
- status: 20 - resizer timing optimizations - openroad
  runtime_s: 1.82
  runtime_ts: 0h0m1s825ms
- status: 21 - sta - openroad
  runtime_s: 0.54
  runtime_ts: 0h0m0s538ms
- status: 23 - write verilog - openroad
  runtime_s: 0.53
  runtime_ts: 0h0m0s531ms
- status: 24 - sta - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s521ms
- status: 24 - global routing - openroad
  runtime_s: 0.52
  runtime_ts: 0h0m0s521ms
- status: 25 - fill insertion - openroad
  runtime_s: 0.64
  runtime_ts: 0h0m0s642ms
- status: 26 - detailed_routing - openroad
  runtime_s: 2.9
  runtime_ts: 0h0m2s897ms
- status: 27 - wire lengths - openlane
  runtime_s: 0.44
  runtime_ts: 0h0m0s443ms
- status: 28 - gdsii - magic
  runtime_s: 0.79
  runtime_ts: 0h0m0s790ms
- status: 28 - lef - magic
  runtime_s: 0.58
  runtime_ts: 0h0m0s585ms
- status: 29 - gdsii - klayout
  runtime_s: 0.95
  runtime_ts: 0h0m0s955ms
- status: 30 - xor - klayout
  runtime_s: 0.81
  runtime_ts: 0h0m0s812ms
- status: 31 - spice extraction - magic
  runtime_s: 0.38
  runtime_ts: 0h0m0s384ms
- status: 33 - write verilog - openroad
  runtime_s: 0.61
  runtime_ts: 0h0m0s612ms
- status: 33 - write powered verilog - openlane
  runtime_s: 0.7
  runtime_ts: 0h0m0s704ms
- status: 34 - lvs - netgen
  runtime_s: 0.19
  runtime_ts: 0h0m0s187ms
- status: 35 - drc - magic
  runtime_s: 0.93
  runtime_ts: 0h0m0s927ms
- status: 37 - antenna check - openroad
  runtime_s: 0.64
  runtime_ts: 0h0m0s639ms
---
- status: routed
  runtime_s: 90.0
  runtime_ts: 0h1m30s0ms
- status: flow completed
  runtime_s: 178.0
  runtime_ts: 0h2m58s0ms
