Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/jwong048/Desktop/CZ3001_Project/test_bench_5_stage_pipeline_isim_beh.exe -prj C:/Users/jwong048/Desktop/CZ3001_Project/test_bench_5_stage_pipeline_beh.prj work.test_bench_5_stage_pipeline work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/regfile.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/PC.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/MEM_WB_stage.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/memory.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/ID_EXEstage.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/EX_MEM_stage.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/dmemory.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/control.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/alu.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/pipelined_5_stage_cpu.v" into library work
Analyzing Verilog file "C:/Users/jwong048/Desktop/CZ3001_Project/test_bench_5_stage_pipeline.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module PC1
Compiling module memory
Compiling module dmemory
Compiling module control
Compiling module regfile
Compiling module ID_EXE_stage
Compiling module alu
Compiling module EX_MEM_stage
Compiling module MEM_WB_stage
Compiling module pipelined_5_stage_cpu
Compiling module test_bench_5_stage_pipeline
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/jwong048/Desktop/CZ3001_Project/test_bench_5_stage_pipeline_isim_beh.exe
Fuse Memory Usage: 30612 KB
Fuse CPU Usage: 545 ms
