// Seed: 353318954
`define pp_14 0
`resetall `resetall `timescale 1 ps / 1ps
`define pp_15 0
`timescale 1ps / 1ps
`define pp_16 0
`define pp_17 0
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input tri0 id_4,
    input reg id_5
    , id_14, id_15,
    input logic id_6,
    input logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    input logic id_11,
    output id_12,
    output logic id_13
);
  reg   id_16 = id_4[1];
  logic id_17;
  assign id_2  = ~1'b0;
  assign id_12 = id_7;
  assign id_15 = id_11;
  logic id_18;
  generate
    if (~1'b0) begin
      defparam id_19.id_20 = id_8;
    end
    always @(*) begin
      id_16 <= 1;
      id_16 <= id_5;
    end
  endgenerate
  logic id_21;
endmodule
