\BOOKMARK [2][]{Outline0.1}{FPGAs structure}{}% 1
\BOOKMARK [3][]{Outline0.1.1.3}{Description}{Outline0.1}% 2
\BOOKMARK [3][]{Outline0.1.2.4}{Look-Up Table}{Outline0.1}% 3
\BOOKMARK [3][]{Outline0.1.3.6}{Basic Logic Element}{Outline0.1}% 4
\BOOKMARK [3][]{Outline0.1.4.7}{Overview}{Outline0.1}% 5
\BOOKMARK [2][]{Outline0.2}{Optimization Using HLS tools}{}% 6
\BOOKMARK [3][]{Outline0.2.1.8}{Problem Description}{Outline0.2}% 7
\BOOKMARK [3][]{Outline0.2.2.9}{Serial Version}{Outline0.2}% 8
\BOOKMARK [3][]{Outline0.2.3.10}{Opt1: Inner Loop Unrolling}{Outline0.2}% 9
\BOOKMARK [3][]{Outline0.2.4.11}{Pipeline}{Outline0.2}% 10
\BOOKMARK [3][]{Outline0.2.5.12}{J-loop Unrolling}{Outline0.2}% 11
\BOOKMARK [3][]{Outline0.2.6.13}{Array Partitioning}{Outline0.2}% 12
