#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023e78aba120 .scope module, "Adder" "Adder" 2 597;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pcplus4";
    .port_info 1 /INPUT 32 "pc";
o0000023e78a3a538 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023e78a28ec0_0 .net "pc", 31 0, o0000023e78a3a538;  0 drivers
v0000023e78a29500_0 .var "pcplus4", 31 0;
E_0000023e78a2dbf0 .event anyedge, v0000023e78a28ec0_0;
S_0000023e78a0a160 .scope module, "processor_testbench" "processor_testbench" 2 755;
 .timescale 0 0;
v0000023e78ad2b00_0 .var "clk", 0 0;
v0000023e78ad3aa0_0 .var "reset", 0 0;
v0000023e78ad3d20_0 .var "s", 0 0;
S_0000023e78a0a2f0 .scope module, "uut" "processor" 2 777, 2 606 0, S_0000023e78a0a160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "s";
L_0000023e78ad4028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023e78ad2ce0_0 .net "IF_ID_LOAD", 0 0, L_0000023e78ad4028;  1 drivers
L_0000023e78ad42b0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023e78ad2f60_0 .net/2u *"_ivl_6", 31 0, L_0000023e78ad42b0;  1 drivers
v0000023e78ad3a00_0 .net "clk", 0 0, v0000023e78ad2b00_0;  1 drivers
v0000023e78ad35a0_0 .net "control_signals", 30 0, v0000023e78a7b4f0_0;  1 drivers
v0000023e78ad36e0_0 .net "ex_alu_op", 3 0, v0000023e78a28d80_0;  1 drivers
v0000023e78ad2920_0 .net "ex_auipc_s", 0 0, v0000023e78a28e20_0;  1 drivers
v0000023e78ad3000_0 .net "ex_full_cond", 9 0, v0000023e78a28f60_0;  1 drivers
v0000023e78ad3780_0 .net "ex_jal_sig", 0 0, v0000023e78a7bf90_0;  1 drivers
v0000023e78ad2560_0 .net "ex_jalr_sig", 0 0, v0000023e78a7be50_0;  1 drivers
v0000023e78ad3c80_0 .net "ex_load_inst", 0 0, v0000023e78a7c210_0;  1 drivers
v0000023e78ad2060_0 .net "ex_mem_ins_enable", 0 0, v0000023e78a7a5f0_0;  1 drivers
v0000023e78ad29c0_0 .net "ex_mem_write", 0 0, v0000023e78a7b270_0;  1 drivers
v0000023e78ad27e0_0 .net "ex_rf_enable", 0 0, v0000023e78a7c030_0;  1 drivers
v0000023e78ad3140_0 .net "ex_se", 0 0, v0000023e78a7b8b0_0;  1 drivers
v0000023e78ad2ba0_0 .net "ex_shifter_imm", 2 0, v0000023e78a7b630_0;  1 drivers
v0000023e78ad31e0_0 .net "ex_size", 1 0, v0000023e78a7b950_0;  1 drivers
v0000023e78ad2c40_0 .net "id_pc", 31 0, v0000023e78a7bc70_0;  1 drivers
v0000023e78ad38c0_0 .net "ins_mem_out", 31 0, v0000023e78a7bb30_0;  1 drivers
v0000023e78ad2a60_0 .net "instruction", 31 0, L_0000023e78b1d020;  1 drivers
v0000023e78ad2600_0 .net "mem_load_inst", 0 0, v0000023e78a291e0_0;  1 drivers
v0000023e78ad3280_0 .net "mem_mem_ins_enable", 0 0, v0000023e78a29280_0;  1 drivers
v0000023e78ad33c0_0 .net "mem_mem_write", 0 0, v0000023e78a28ce0_0;  1 drivers
v0000023e78ad3960_0 .net "mem_rf_enable", 0 0, v0000023e78a29320_0;  1 drivers
v0000023e78ad26a0_0 .net "mem_se", 0 0, v0000023e78a29000_0;  1 drivers
v0000023e78ad2740_0 .net "mem_size", 1 0, v0000023e78a287e0_0;  1 drivers
v0000023e78ad3b40_0 .net "muxed_control_signals", 30 0, v0000023e78a7bd10_0;  1 drivers
v0000023e78ad3f00_0 .net "pc_current", 31 0, v0000023e78ad21a0_0;  1 drivers
v0000023e78ad2e20_0 .net "pc_next", 31 0, L_0000023e78b1ca80;  1 drivers
v0000023e78ad2880_0 .net "reset", 0 0, v0000023e78ad3aa0_0;  1 drivers
v0000023e78ad2100_0 .net "s", 0 0, v0000023e78ad3d20_0;  1 drivers
v0000023e78ad3be0_0 .net "wb_rf_enable", 0 0, v0000023e78a7b1d0_0;  1 drivers
L_0000023e78b1c260 .part v0000023e78ad21a0_0, 0, 9;
L_0000023e78b1ca80 .arith/sum 32, v0000023e78ad21a0_0, L_0000023e78ad42b0;
S_0000023e78a38ee0 .scope module, "EX_MEM_pipeline_register_inst" "EX_MEM_pipeline_register" 2 724, 2 535 0, S_0000023e78a0a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ex_rf_enable";
    .port_info 3 /INPUT 1 "ex_load_inst";
    .port_info 4 /INPUT 1 "ex_mem_ins_enable";
    .port_info 5 /INPUT 1 "ex_mem_write";
    .port_info 6 /INPUT 2 "ex_size";
    .port_info 7 /INPUT 1 "ex_se";
    .port_info 8 /OUTPUT 1 "mem_rf_enable";
    .port_info 9 /OUTPUT 1 "mem_load_inst";
    .port_info 10 /OUTPUT 1 "mem_mem_ins_enable";
    .port_info 11 /OUTPUT 1 "mem_mem_write";
    .port_info 12 /OUTPUT 2 "mem_size";
    .port_info 13 /OUTPUT 1 "mem_se";
v0000023e78a293c0_0 .net "clk", 0 0, v0000023e78ad2b00_0;  alias, 1 drivers
v0000023e78a28b00_0 .net "ex_load_inst", 0 0, v0000023e78a7c210_0;  alias, 1 drivers
v0000023e78a28ba0_0 .net "ex_mem_ins_enable", 0 0, v0000023e78a7a5f0_0;  alias, 1 drivers
v0000023e78a29640_0 .net "ex_mem_write", 0 0, v0000023e78a7b270_0;  alias, 1 drivers
v0000023e78a290a0_0 .net "ex_rf_enable", 0 0, v0000023e78a7c030_0;  alias, 1 drivers
v0000023e78a28c40_0 .net "ex_se", 0 0, v0000023e78a7b8b0_0;  alias, 1 drivers
v0000023e78a29140_0 .net "ex_size", 1 0, v0000023e78a7b950_0;  alias, 1 drivers
v0000023e78a291e0_0 .var "mem_load_inst", 0 0;
v0000023e78a29280_0 .var "mem_mem_ins_enable", 0 0;
v0000023e78a28ce0_0 .var "mem_mem_write", 0 0;
v0000023e78a29320_0 .var "mem_rf_enable", 0 0;
v0000023e78a29000_0 .var "mem_se", 0 0;
v0000023e78a287e0_0 .var "mem_size", 1 0;
v0000023e78a28920_0 .net "reset", 0 0, v0000023e78ad3aa0_0;  alias, 1 drivers
E_0000023e78a2e0f0 .event posedge, v0000023e78a293c0_0;
S_0000023e78a39070 .scope module, "ID_EX_pipeline_register_inst" "ID_EX_pipeline_register" 2 705, 2 480 0, S_0000023e78a0a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 31 "control_signals";
    .port_info 3 /OUTPUT 1 "ex_rf_enable";
    .port_info 4 /OUTPUT 4 "ex_alu_op";
    .port_info 5 /OUTPUT 3 "ex_shifter_imm";
    .port_info 6 /OUTPUT 1 "ex_load_inst";
    .port_info 7 /OUTPUT 1 "ex_mem_ins_enable";
    .port_info 8 /OUTPUT 1 "ex_mem_write";
    .port_info 9 /OUTPUT 2 "ex_size";
    .port_info 10 /OUTPUT 1 "ex_se";
    .port_info 11 /OUTPUT 10 "ex_full_cond";
    .port_info 12 /OUTPUT 1 "ex_jalr_sig";
    .port_info 13 /OUTPUT 1 "ex_auipc_s";
    .port_info 14 /OUTPUT 1 "ex_jal_sig";
v0000023e78a289c0_0 .net "clk", 0 0, v0000023e78ad2b00_0;  alias, 1 drivers
v0000023e78a28a60_0 .net "control_signals", 30 0, v0000023e78a7bd10_0;  alias, 1 drivers
v0000023e78a28d80_0 .var "ex_alu_op", 3 0;
v0000023e78a28e20_0 .var "ex_auipc_s", 0 0;
v0000023e78a28f60_0 .var "ex_full_cond", 9 0;
v0000023e78a7bf90_0 .var "ex_jal_sig", 0 0;
v0000023e78a7be50_0 .var "ex_jalr_sig", 0 0;
v0000023e78a7c210_0 .var "ex_load_inst", 0 0;
v0000023e78a7a5f0_0 .var "ex_mem_ins_enable", 0 0;
v0000023e78a7b270_0 .var "ex_mem_write", 0 0;
v0000023e78a7c030_0 .var "ex_rf_enable", 0 0;
v0000023e78a7b8b0_0 .var "ex_se", 0 0;
v0000023e78a7b630_0 .var "ex_shifter_imm", 2 0;
v0000023e78a7b950_0 .var "ex_size", 1 0;
v0000023e78a7ba90_0 .net "reset", 0 0, v0000023e78ad3aa0_0;  alias, 1 drivers
S_0000023e789c62a0 .scope module, "IF_ID_pipeline_register_inst" "IF_ID_pipeline_register" 2 680, 2 455 0, S_0000023e78a0a2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "ID_PC";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "IF_ID_LOAD";
    .port_info 5 /INPUT 32 "ins_mem_out";
    .port_info 6 /INPUT 32 "PC";
v0000023e78a7bc70_0 .var "ID_PC", 31 0;
v0000023e78a7b810_0 .net "IF_ID_LOAD", 0 0, L_0000023e78ad4028;  alias, 1 drivers
v0000023e78a7ab90_0 .net "PC", 31 0, v0000023e78ad21a0_0;  alias, 1 drivers
v0000023e78a7b6d0_0 .net "clk", 0 0, v0000023e78ad2b00_0;  alias, 1 drivers
v0000023e78a7c0d0_0 .net "ins_mem_out", 31 0, L_0000023e78b1d020;  alias, 1 drivers
v0000023e78a7bb30_0 .var "instruction", 31 0;
v0000023e78a7c170_0 .net "reset", 0 0, v0000023e78ad3aa0_0;  alias, 1 drivers
S_0000023e789c6430 .scope module, "MEM_WB_pipeline_register_inst" "MEM_WB_pipeline_register" 2 742, 2 577 0, S_0000023e78a0a2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "wb_rf_enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "mem_rf_enable";
v0000023e78a7b770_0 .net "clk", 0 0, v0000023e78ad2b00_0;  alias, 1 drivers
v0000023e78a7ae10_0 .net "mem_rf_enable", 0 0, v0000023e78a29320_0;  alias, 1 drivers
v0000023e78a7bbd0_0 .net "reset", 0 0, v0000023e78ad3aa0_0;  alias, 1 drivers
v0000023e78a7b1d0_0 .var "wb_rf_enable", 0 0;
S_0000023e789c8140 .scope module, "control_mux_inst" "control_signals_mux" 2 697, 2 99 0, S_0000023e78a0a2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 31 "out_control_signals";
    .port_info 1 /INPUT 31 "control_signals";
    .port_info 2 /INPUT 1 "s";
v0000023e78a7aaf0_0 .net "control_signals", 30 0, v0000023e78a7b4f0_0;  alias, 1 drivers
v0000023e78a7bd10_0 .var "out_control_signals", 30 0;
v0000023e78a7aff0_0 .net "s", 0 0, v0000023e78ad3d20_0;  alias, 1 drivers
E_0000023e78a2e130 .event anyedge, v0000023e78a7aff0_0, v0000023e78a7aaf0_0;
S_0000023e789c82d0 .scope module, "control_unit_inst" "control_unit" 2 691, 2 117 0, S_0000023e78a0a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 31 "control_signals";
v0000023e78a7b130_0 .var "add_sub_sign", 0 0;
v0000023e78a7b4f0_0 .var "control_signals", 30 0;
v0000023e78a7c2b0_0 .var "func3", 2 0;
v0000023e78a7bdb0_0 .var "id_alu_op", 3 0;
v0000023e78a7b3b0_0 .var "id_auipc_s", 0 0;
v0000023e78a7b590_0 .var "id_full_cond", 9 0;
v0000023e78a7b450_0 .var "id_jal_sig", 0 0;
v0000023e78a7b9f0_0 .var "id_jalr_sig", 0 0;
v0000023e78a7c350_0 .var "id_load_inst", 0 0;
v0000023e78a7bef0_0 .var "id_mem_ins_enable", 0 0;
v0000023e78a7a730_0 .var "id_mem_write", 0 0;
v0000023e78a7c3f0_0 .var "id_rf_enable", 0 0;
v0000023e78a7a7d0_0 .var "id_se", 0 0;
v0000023e78a7b310_0 .var "id_shifter_imm", 2 0;
v0000023e78a7c490_0 .net "instruction", 31 0, v0000023e78a7bb30_0;  alias, 1 drivers
v0000023e78a7a690_0 .var "size", 1 0;
E_0000023e78a2e470 .event anyedge, v0000023e78a7bb30_0;
S_0000023e78abe210 .scope module, "instruction_memory_inst" "instruction_memory" 2 674, 2 67 0, S_0000023e78a0a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v0000023e78a7a870_0 .net *"_ivl_0", 7 0, L_0000023e78b1cee0;  1 drivers
v0000023e78a7a910_0 .net *"_ivl_10", 7 0, L_0000023e78b1dac0;  1 drivers
v0000023e78a7a9b0_0 .net *"_ivl_12", 31 0, L_0000023e78b1c940;  1 drivers
L_0000023e78ad4148 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e78a7aa50_0 .net *"_ivl_15", 22 0, L_0000023e78ad4148;  1 drivers
L_0000023e78ad4190 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000023e78a7ac30_0 .net/2u *"_ivl_16", 31 0, L_0000023e78ad4190;  1 drivers
v0000023e78a7acd0_0 .net *"_ivl_18", 31 0, L_0000023e78b1c9e0;  1 drivers
v0000023e78a7ad70_0 .net *"_ivl_2", 31 0, L_0000023e78b1dd40;  1 drivers
v0000023e78a7aeb0_0 .net *"_ivl_20", 7 0, L_0000023e78b1dde0;  1 drivers
v0000023e78a7af50_0 .net *"_ivl_22", 31 0, L_0000023e78b1d700;  1 drivers
L_0000023e78ad41d8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e78a7b090_0 .net *"_ivl_25", 22 0, L_0000023e78ad41d8;  1 drivers
L_0000023e78ad4220 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023e78ad2380_0 .net/2u *"_ivl_26", 31 0, L_0000023e78ad4220;  1 drivers
v0000023e78ad3320_0 .net *"_ivl_28", 31 0, L_0000023e78b1d340;  1 drivers
v0000023e78ad24c0_0 .net *"_ivl_30", 7 0, L_0000023e78b1c080;  1 drivers
v0000023e78ad2d80_0 .net *"_ivl_32", 10 0, L_0000023e78b1cf80;  1 drivers
L_0000023e78ad4268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023e78ad2240_0 .net *"_ivl_35", 1 0, L_0000023e78ad4268;  1 drivers
L_0000023e78ad40b8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023e78ad3dc0_0 .net *"_ivl_5", 22 0, L_0000023e78ad40b8;  1 drivers
L_0000023e78ad4100 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000023e78ad3460_0 .net/2u *"_ivl_6", 31 0, L_0000023e78ad4100;  1 drivers
v0000023e78ad22e0_0 .net *"_ivl_8", 31 0, L_0000023e78b1c120;  1 drivers
v0000023e78ad30a0_0 .net "address", 8 0, L_0000023e78b1c260;  1 drivers
v0000023e78ad3500_0 .net "instruction", 31 0, L_0000023e78b1d020;  alias, 1 drivers
v0000023e78ad3640 .array "mem", 0 511, 7 0;
L_0000023e78b1cee0 .array/port v0000023e78ad3640, L_0000023e78b1c120;
L_0000023e78b1dd40 .concat [ 9 23 0 0], L_0000023e78b1c260, L_0000023e78ad40b8;
L_0000023e78b1c120 .arith/sum 32, L_0000023e78b1dd40, L_0000023e78ad4100;
L_0000023e78b1dac0 .array/port v0000023e78ad3640, L_0000023e78b1c9e0;
L_0000023e78b1c940 .concat [ 9 23 0 0], L_0000023e78b1c260, L_0000023e78ad4148;
L_0000023e78b1c9e0 .arith/sum 32, L_0000023e78b1c940, L_0000023e78ad4190;
L_0000023e78b1dde0 .array/port v0000023e78ad3640, L_0000023e78b1d340;
L_0000023e78b1d700 .concat [ 9 23 0 0], L_0000023e78b1c260, L_0000023e78ad41d8;
L_0000023e78b1d340 .arith/sum 32, L_0000023e78b1d700, L_0000023e78ad4220;
L_0000023e78b1c080 .array/port v0000023e78ad3640, L_0000023e78b1cf80;
L_0000023e78b1cf80 .concat [ 9 2 0 0], L_0000023e78b1c260, L_0000023e78ad4268;
L_0000023e78b1d020 .concat [ 8 8 8 8], L_0000023e78b1c080, L_0000023e78b1dde0, L_0000023e78b1dac0, L_0000023e78b1cee0;
S_0000023e78abe3a0 .scope module, "pc_reg_inst" "pc_reg" 2 665, 2 85 0, S_0000023e78a0a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
v0000023e78ad2ec0_0 .net "clk", 0 0, v0000023e78ad2b00_0;  alias, 1 drivers
L_0000023e78ad4070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023e78ad3820_0 .net "en", 0 0, L_0000023e78ad4070;  1 drivers
v0000023e78ad3e60_0 .net "in", 31 0, L_0000023e78b1ca80;  alias, 1 drivers
v0000023e78ad21a0_0 .var "out", 31 0;
v0000023e78ad2420_0 .net "reset", 0 0, v0000023e78ad3aa0_0;  alias, 1 drivers
    .scope S_0000023e78aba120;
T_0 ;
    %wait E_0000023e78a2dbf0;
    %load/vec4 v0000023e78a28ec0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000023e78a29500_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023e78abe3a0;
T_1 ;
    %wait E_0000023e78a2e0f0;
    %load/vec4 v0000023e78ad2420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023e78ad21a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023e78ad3820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000023e78ad3e60_0;
    %assign/vec4 v0000023e78ad21a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023e78abe210;
T_2 ;
    %vpi_call 2 77 "$readmemb", "C:/Users/maxme/Desktop/project P/RISCV_Architecture-/test-code.txt", v0000023e78ad3640, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000023e789c62a0;
T_3 ;
    %wait E_0000023e78a2e0f0;
    %load/vec4 v0000023e78a7c170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 2 463 "$display", "-------------NOP IF/ID--------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023e78a7bb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023e78a7bc70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023e78a7b810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0000023e78a7c0d0_0;
    %assign/vec4 v0000023e78a7bb30_0, 0;
    %load/vec4 v0000023e78a7ab90_0;
    %assign/vec4 v0000023e78a7bc70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023e789c82d0;
T_4 ;
    %wait E_0000023e78a2e470;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023e78a7b310_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7c350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7bef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7a730_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023e78a7a690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000023e78a7b590_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7b9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7b3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7b450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78a7b130_0, 0, 1;
    %load/vec4 v0000023e78a7c490_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000023e78a7c2b0_0, 0, 3;
    %load/vec4 v0000023e78a7bdb0_0;
    %load/vec4 v0000023e78a7b310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7c3f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7c350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7bef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7a730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7a690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7a7d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7b590_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7b9f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7b3b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7b450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7b130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023e78a7c2b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023e78a7b4f0_0, 0, 31;
    %load/vec4 v0000023e78a7c490_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000023e78a7c490_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %vpi_call 2 444 "$display", "Undefined opcode" {0 0 0};
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7c3f0_0, 0, 1;
    %load/vec4 v0000023e78a7c2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.13 ;
    %load/vec4 v0000023e78a7c490_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0000023e78a7b130_0, 0, 1;
    %load/vec4 v0000023e78a7b130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 171 "$display", "SUB" {0 0 0};
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 177 "$display", "ADD" {0 0 0};
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.21;
T_4.14 ;
    %load/vec4 v0000023e78a7c490_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0000023e78a7b130_0, 0, 1;
    %load/vec4 v0000023e78a7b130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %jmp T_4.27;
T_4.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 189 "$display", "SRA" {0 0 0};
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 196 "$display", "SRL" {0 0 0};
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.21;
T_4.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 204 "$display", "SLT" {0 0 0};
    %jmp T_4.21;
T_4.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 209 "$display", "SLTU" {0 0 0};
    %jmp T_4.21;
T_4.17 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 214 "$display", "AND" {0 0 0};
    %jmp T_4.21;
T_4.18 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 219 "$display", "OR" {0 0 0};
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 224 "$display", "XOR" {0 0 0};
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 229 "$display", "SLL" {0 0 0};
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023e78a7b310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7c3f0_0, 0, 1;
    %load/vec4 v0000023e78a7c2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %jmp T_4.36;
T_4.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 247 "$display", "ADDI" {0 0 0};
    %jmp T_4.36;
T_4.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 253 "$display", "SLTI" {0 0 0};
    %jmp T_4.36;
T_4.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 259 "$display", "SLTIU" {0 0 0};
    %jmp T_4.36;
T_4.31 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 265 "$display", "ANDI" {0 0 0};
    %jmp T_4.36;
T_4.32 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 271 "$display", "ORI" {0 0 0};
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 277 "$display", "XORI" {0 0 0};
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 283 "$display", "SLLI" {0 0 0};
    %jmp T_4.36;
T_4.35 ;
    %load/vec4 v0000023e78a7c490_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0000023e78a7b130_0, 0, 1;
    %load/vec4 v0000023e78a7b130_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %jmp T_4.39;
T_4.37 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 293 "$display", "SRAI" {0 0 0};
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 299 "$display", "SRLI" {0 0 0};
    %jmp T_4.39;
T_4.39 ;
    %pop/vec4 1;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023e78a7b310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7c3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7b9f0_0, 0, 1;
    %vpi_call 2 314 "$display", "JALR" {0 0 0};
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023e78a7b310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7c3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7c350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7bef0_0, 0, 1;
    %load/vec4 v0000023e78a7c2b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %jmp T_4.45;
T_4.40 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023e78a7a690_0, 0, 2;
    %vpi_call 2 330 "$display", "LW" {0 0 0};
    %jmp T_4.45;
T_4.41 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023e78a7a690_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7a7d0_0, 0, 1;
    %vpi_call 2 335 "$display", "LH" {0 0 0};
    %jmp T_4.45;
T_4.42 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023e78a7a690_0, 0, 2;
    %vpi_call 2 339 "$display", "LHU" {0 0 0};
    %jmp T_4.45;
T_4.43 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023e78a7a690_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7a7d0_0, 0, 1;
    %vpi_call 2 345 "$display", "LB" {0 0 0};
    %jmp T_4.45;
T_4.44 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023e78a7a690_0, 0, 2;
    %vpi_call 2 349 "$display", "LBU" {0 0 0};
    %jmp T_4.45;
T_4.45 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023e78a7b310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7bef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7a730_0, 0, 1;
    %load/vec4 v0000023e78a7c2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %jmp T_4.49;
T_4.46 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023e78a7a690_0, 0;
    %vpi_call 2 363 "$display", "SB" {0 0 0};
    %jmp T_4.49;
T_4.47 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023e78a7a690_0, 0;
    %vpi_call 2 367 "$display", "SH" {0 0 0};
    %jmp T_4.49;
T_4.48 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023e78a7a690_0, 0;
    %vpi_call 2 371 "$display", "SW" {0 0 0};
    %jmp T_4.49;
T_4.49 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0000023e78a7c490_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000023e78a7c490_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023e78a7b590_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023e78a7b310_0, 0, 3;
    %load/vec4 v0000023e78a7c2b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %jmp T_4.56;
T_4.50 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 387 "$display", "BEQ" {0 0 0};
    %jmp T_4.56;
T_4.51 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 392 "$display", "BNE" {0 0 0};
    %jmp T_4.56;
T_4.52 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 397 "$display", "BLT" {0 0 0};
    %jmp T_4.56;
T_4.53 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 402 "$display", "BGE" {0 0 0};
    %jmp T_4.56;
T_4.54 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 407 "$display", "BLTU" {0 0 0};
    %jmp T_4.56;
T_4.55 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %vpi_call 2 412 "$display", "BGEU" {0 0 0};
    %jmp T_4.56;
T_4.56 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023e78a7b310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7c3f0_0, 0, 1;
    %vpi_call 2 422 "$display", "LUI" {0 0 0};
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000023e78a7bdb0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023e78a7b310_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7c3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7b3b0_0, 0, 1;
    %vpi_call 2 433 "$display", "AUIPC" {0 0 0};
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7c3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78a7b450_0, 0, 1;
    %vpi_call 2 440 "$display", "JAL" {0 0 0};
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 449 "$display", "NOP" {0 0 0};
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023e789c8140;
T_5 ;
    %wait E_0000023e78a2e130;
    %load/vec4 v0000023e78a7aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 31;
    %store/vec4 v0000023e78a7bd10_0, 0, 31;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023e78a7aaf0_0;
    %store/vec4 v0000023e78a7bd10_0, 0, 31;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023e78a39070;
T_6 ;
    %wait E_0000023e78a2e0f0;
    %load/vec4 v0000023e78a7ba90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a7c030_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023e78a28d80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023e78a7b630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a7c210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a7a5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a7b270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023e78a7b950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a7b8b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023e78a28f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a7be50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a28e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a7bf90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 4, 27, 6;
    %assign/vec4 v0000023e78a28d80_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 3, 24, 6;
    %assign/vec4 v0000023e78a7b630_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 1, 23, 6;
    %assign/vec4 v0000023e78a7c030_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 1, 22, 6;
    %assign/vec4 v0000023e78a7c210_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 1, 21, 6;
    %assign/vec4 v0000023e78a7a5f0_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 1, 20, 6;
    %assign/vec4 v0000023e78a7b270_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 2, 18, 6;
    %assign/vec4 v0000023e78a7b950_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 1, 17, 6;
    %assign/vec4 v0000023e78a7b8b0_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 10, 7, 4;
    %assign/vec4 v0000023e78a28f60_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000023e78a7be50_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0000023e78a28e20_0, 0;
    %load/vec4 v0000023e78a28a60_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0000023e78a7bf90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023e78a38ee0;
T_7 ;
    %wait E_0000023e78a2e0f0;
    %load/vec4 v0000023e78a28920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 555 "$display", "-------------NOP EXE/MEM--------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a29320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a291e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a29280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a28ce0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023e78a287e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a29000_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000023e78a290a0_0;
    %assign/vec4 v0000023e78a29320_0, 0;
    %load/vec4 v0000023e78a28b00_0;
    %assign/vec4 v0000023e78a291e0_0, 0;
    %load/vec4 v0000023e78a28ba0_0;
    %assign/vec4 v0000023e78a29280_0, 0;
    %load/vec4 v0000023e78a29640_0;
    %assign/vec4 v0000023e78a28ce0_0, 0;
    %load/vec4 v0000023e78a29140_0;
    %assign/vec4 v0000023e78a287e0_0, 0;
    %load/vec4 v0000023e78a28c40_0;
    %assign/vec4 v0000023e78a29000_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023e789c6430;
T_8 ;
    %wait E_0000023e78a2e0f0;
    %load/vec4 v0000023e78a7bbd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 586 "$display", "-------------NOP MEM/WB--------------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023e78a7b1d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023e78a7ae10_0;
    %assign/vec4 v0000023e78a7b1d0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023e78a0a160;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78ad2b00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78ad3aa0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023e78ad3aa0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023e78ad3d20_0, 0, 1;
    %delay 48, 0;
    %vpi_call 2 798 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000023e78a0a160;
T_10 ;
    %delay 1, 0;
    %load/vec4 v0000023e78ad2b00_0;
    %nor/r;
    %store/vec4 v0000023e78ad2b00_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023e78a0a160;
T_11 ;
    %wait E_0000023e78a2e0f0;
    %load/vec4 v0000023e78ad3aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 823 "$display", "\012Time: %t \012PC:%d \012Instruction Fetched: %b", $time, v0000023e78ad21a0_0, v0000023e78ad3500_0 {0 0 0};
    %vpi_call 2 825 "$display", "\012| ID Signals: RF En %b, ALU Op %b, SOH %b, Load Inst %b, Mem Ins En %b, MemWrite %b, Size %b, SE %b Full Cond %b, JALR Sig %b, AUIPC S %b, JAL Sig %b |", v0000023e78a7c3f0_0, v0000023e78a7bdb0_0, v0000023e78a7b310_0, v0000023e78a7c350_0, v0000023e78a7bef0_0, v0000023e78a7a730_0, v0000023e78a7a690_0, v0000023e78a7a7d0_0, v0000023e78a7b590_0, v0000023e78a7b9f0_0, v0000023e78a7b3b0_0, v0000023e78a7b450_0 {0 0 0};
    %vpi_call 2 832 "$display", "\012| EX Signals: RF En %b, ALU Op %b, SOH %b, Load Inst %b, Mem Ins En %b, MemWrite %b, Size %b, SE %b, Full Cond %b, JALR Sig %b, AUIPC S %b, JAL Sig %b |", v0000023e78a7c030_0, v0000023e78a28d80_0, v0000023e78a7b630_0, v0000023e78a7c210_0, v0000023e78a7a5f0_0, v0000023e78a7b270_0, v0000023e78a7b950_0, v0000023e78a7b8b0_0, v0000023e78a28f60_0, v0000023e78a7be50_0, v0000023e78a28e20_0, v0000023e78a7bf90_0, " " {0 0 0};
    %vpi_call 2 840 "$display", "\012| MEM Signals: RF En %b, Load Inst %b, Mem Ins En %b, MemWrite %b, Size %b, SE %b |", v0000023e78a29320_0, v0000023e78a291e0_0, v0000023e78a29280_0, v0000023e78a28ce0_0, v0000023e78a287e0_0, v0000023e78a29000_0 {0 0 0};
    %vpi_call 2 847 "$display", "\012| WB Signals: RF En %b |", v0000023e78a7b1d0_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PF3-Gadiel_Mathew_Ernest.v";
