// Seed: 3745597166
module module_0 #(
    parameter id_5 = 32'd54,
    parameter id_6 = 32'd77
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_6 = 0;
  wire [1 : 1] id_4, _id_5;
  wire _id_6;
  logic [7:0] id_7;
  wire id_8;
  assign {1, id_4} = id_7;
  assign id_5 = id_7;
  wire id_9;
  wire [id_6 : id_5] id_10;
  assign id_7[1-:1'b0] = id_10;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3
    , id_6,
    input tri id_4
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
