# RTL Cheat

VHDL and Verilog minimal examples. IC design and synthesis tutorials. Asserts used wherever possible.

1.  [Getting started](getting-started.md)
1.  Examples
    1. [VHDL](vhdl/)
    1. [Verilog](verilog/)
    1. [Interactive](interactive/)
1.  Theory
    1.  [Introduction](introduction.md)
        1.  [Motivation](motivation.md)
    1.  [Synthesis](synthesis.md)
        1.  [Standard cell library](standard-cell-library.md)
            1. [KLayout](https://github.com/klayoutmatthias/klayout)
        1.  [Yosys](yosys.md)
    1.  [History](history.md)
    1.  [Standards](standards.md)
    1.  [Wave files](wave-files.md)
        1. [VCD](vcd.md)
        1. [GTKWave](gtkwave.md)
    1.  [Language](language.md)
    1.  [Behavioural vs structural](behavioural-vs-structural.md)
    1.  [Design](design.md)
        1.  [Clock tree](clock-tree.md)
        1.  [CPU](cpu.md)
            1.  [Open CPUs](open-cpus.md)
                1.  [Y86](y86.md)
                1.  [RISC-V](risc-v.md)
            1.  [SMP](smp.md)
    1.  [Latch](latch.md)
    1.  [Vendors](vendors.md)
        1.  [Synopsys](synopsys.md)
            1. [VCS](vcs.md)
        1.  [Cadence](cadence.md)
            1. [Incisive](incisive.md)
            1. [SimVision](simvision.md)
            1. [Genus](genus.md)
    1.  [FPGA](fpga.md)
    1.  [Microchip fabrication](microchip-fabrication.md)
    1.  [Memory model](memory-model.md)
1.  [Simulators](simulators.md)
    1.  [GHDL](ghdl.md)
1.  [Glossary](glossary.md)
1.  [Bibliography](bibliography.md)
