<stg><name>dense_latency<ap_fixed,ap_fixed<16,4,4,0,0>,config3_dense_qk>.9</name>


<trans_list>

<trans id="779" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:2 %idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %weights_195_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_195_val

]]></Node>
<StgValue><ssdm name="weights_195_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %weights_194_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_194_val

]]></Node>
<StgValue><ssdm name="weights_194_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %weights_193_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_193_val

]]></Node>
<StgValue><ssdm name="weights_193_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %weights_192_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_192_val

]]></Node>
<StgValue><ssdm name="weights_192_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %weights_191_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_191_val

]]></Node>
<StgValue><ssdm name="weights_191_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %weights_190_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_190_val

]]></Node>
<StgValue><ssdm name="weights_190_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %weights_189_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_189_val

]]></Node>
<StgValue><ssdm name="weights_189_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %weights_188_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_188_val

]]></Node>
<StgValue><ssdm name="weights_188_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:11 %weights_187_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_187_val

]]></Node>
<StgValue><ssdm name="weights_187_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:12 %weights_186_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_186_val

]]></Node>
<StgValue><ssdm name="weights_186_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:13 %weights_185_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_185_val

]]></Node>
<StgValue><ssdm name="weights_185_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:14 %weights_184_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_184_val

]]></Node>
<StgValue><ssdm name="weights_184_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:15 %weights_183_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_183_val

]]></Node>
<StgValue><ssdm name="weights_183_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:16 %weights_182_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_182_val

]]></Node>
<StgValue><ssdm name="weights_182_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:17 %data_195_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_195_val

]]></Node>
<StgValue><ssdm name="data_195_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:18 %data_194_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_194_val

]]></Node>
<StgValue><ssdm name="data_194_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:19 %data_193_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_193_val

]]></Node>
<StgValue><ssdm name="data_193_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:20 %data_192_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_192_val

]]></Node>
<StgValue><ssdm name="data_192_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:21 %data_191_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_191_val

]]></Node>
<StgValue><ssdm name="data_191_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:22 %data_190_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_190_val

]]></Node>
<StgValue><ssdm name="data_190_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:23 %data_189_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_189_val

]]></Node>
<StgValue><ssdm name="data_189_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:24 %data_188_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_188_val

]]></Node>
<StgValue><ssdm name="data_188_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:25 %data_187_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_187_val

]]></Node>
<StgValue><ssdm name="data_187_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:26 %data_186_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_186_val

]]></Node>
<StgValue><ssdm name="data_186_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:27 %data_185_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_185_val

]]></Node>
<StgValue><ssdm name="data_185_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:28 %data_184_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_184_val

]]></Node>
<StgValue><ssdm name="data_184_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:29 %data_183_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_183_val

]]></Node>
<StgValue><ssdm name="data_183_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:30 %data_182_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_182_val

]]></Node>
<StgValue><ssdm name="data_182_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:31 %a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 182, i16 %data_182_val_read, i8 183, i16 %data_183_val_read, i8 184, i16 %data_184_val_read, i8 185, i16 %data_185_val_read, i8 186, i16 %data_186_val_read, i8 187, i16 %data_187_val_read, i8 188, i16 %data_188_val_read, i8 189, i16 %data_189_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:32 %conv_i_i = sext i16 %a

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:33 %sext_ln73 = sext i16 %weights_182_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:34 %mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:35 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:36 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1680"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:38 %tmp_1681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1681"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:39 %trunc_ln42 = trunc i32 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:40 %icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:41 %tmp_1682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1682"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:42 %or_ln42 = or i1 %tmp_1680, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %and_ln42 = and i1 %or_ln42, i1 %tmp_1681

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:44 %zext_ln42 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:45 %add_ln42 = add i16 %trunc_ln, i16 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:46 %tmp_1683 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1683"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:47 %xor_ln42 = xor i1 %tmp_1683, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:48 %and_ln42_1 = and i1 %tmp_1682, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:49 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:50 %icmp_ln42_1 = icmp_eq  i3 %tmp_8, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:51 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:52 %icmp_ln42_2 = icmp_eq  i4 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:53 %icmp_ln42_3 = icmp_eq  i4 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:71 %sext_ln73_1 = sext i16 %weights_183_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:72 %mul_ln73_1 = mul i32 %conv_i_i, i32 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:73 %tmp_1685 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1685"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:74 %trunc_ln42_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_1, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_1686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1686"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:76 %tmp_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1687"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:77 %trunc_ln42_1 = trunc i32 %mul_ln73_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:78 %icmp_ln42_4 = icmp_ne  i11 %trunc_ln42_1, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_4"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:79 %tmp_1688 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1688"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:80 %or_ln42_4 = or i1 %tmp_1686, i1 %icmp_ln42_4

]]></Node>
<StgValue><ssdm name="or_ln42_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %and_ln42_7 = and i1 %or_ln42_4, i1 %tmp_1687

]]></Node>
<StgValue><ssdm name="and_ln42_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:82 %zext_ln42_1 = zext i1 %and_ln42_7

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:83 %add_ln42_1 = add i16 %trunc_ln42_5, i16 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:84 %tmp_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1689"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %xor_ln42_4 = xor i1 %tmp_1689, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %and_ln42_8 = and i1 %tmp_1688, i1 %xor_ln42_4

]]></Node>
<StgValue><ssdm name="and_ln42_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:87 %tmp_685 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_1, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:88 %icmp_ln42_5 = icmp_eq  i3 %tmp_685, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:89 %tmp_686 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_1, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:90 %icmp_ln42_6 = icmp_eq  i4 %tmp_686, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_6"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:91 %icmp_ln42_7 = icmp_eq  i4 %tmp_686, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_7"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:109 %a_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 182, i16 %data_183_val_read, i8 183, i16 %data_184_val_read, i8 184, i16 %data_185_val_read, i8 185, i16 %data_186_val_read, i8 186, i16 %data_187_val_read, i8 187, i16 %data_188_val_read, i8 188, i16 %data_189_val_read, i8 189, i16 %data_190_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:110 %conv_i_i_1 = sext i16 %a_1

]]></Node>
<StgValue><ssdm name="conv_i_i_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:111 %sext_ln73_2 = sext i16 %weights_184_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:112 %mul_ln73_2 = mul i32 %conv_i_i_1, i32 %sext_ln73_2

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:113 %tmp_1691 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1691"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:114 %trunc_ln42_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_2, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_9"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:115 %tmp_1692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1692"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:116 %tmp_1693 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1693"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:117 %trunc_ln42_2 = trunc i32 %mul_ln73_2

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:118 %icmp_ln42_8 = icmp_ne  i11 %trunc_ln42_2, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_8"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:119 %tmp_1694 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_2, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1694"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:120 %or_ln42_8 = or i1 %tmp_1692, i1 %icmp_ln42_8

]]></Node>
<StgValue><ssdm name="or_ln42_8"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %and_ln42_14 = and i1 %or_ln42_8, i1 %tmp_1693

]]></Node>
<StgValue><ssdm name="and_ln42_14"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:122 %zext_ln42_2 = zext i1 %and_ln42_14

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:123 %add_ln42_2 = add i16 %trunc_ln42_9, i16 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:124 %tmp_1695 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1695"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:125 %xor_ln42_8 = xor i1 %tmp_1695, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_8"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %and_ln42_15 = and i1 %tmp_1694, i1 %xor_ln42_8

]]></Node>
<StgValue><ssdm name="and_ln42_15"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:127 %tmp_687 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_2, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:128 %icmp_ln42_9 = icmp_eq  i3 %tmp_687, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_9"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:129 %tmp_688 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_2, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:130 %icmp_ln42_10 = icmp_eq  i4 %tmp_688, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_10"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:131 %icmp_ln42_11 = icmp_eq  i4 %tmp_688, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_11"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:149 %sext_ln73_3 = sext i16 %weights_185_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:150 %mul_ln73_3 = mul i32 %conv_i_i_1, i32 %sext_ln73_3

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:151 %tmp_1697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1697"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:152 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_3, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:153 %tmp_1698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_3, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1698"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:154 %tmp_1699 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_3, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1699"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:155 %trunc_ln42_3 = trunc i32 %mul_ln73_3

]]></Node>
<StgValue><ssdm name="trunc_ln42_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:156 %icmp_ln42_12 = icmp_ne  i11 %trunc_ln42_3, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_12"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:157 %tmp_1700 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_3, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1700"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:158 %or_ln42_12 = or i1 %tmp_1698, i1 %icmp_ln42_12

]]></Node>
<StgValue><ssdm name="or_ln42_12"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %and_ln42_21 = and i1 %or_ln42_12, i1 %tmp_1699

]]></Node>
<StgValue><ssdm name="and_ln42_21"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:160 %zext_ln42_3 = zext i1 %and_ln42_21

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:161 %add_ln42_3 = add i16 %trunc_ln42_s, i16 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:162 %tmp_1701 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1701"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:163 %xor_ln42_12 = xor i1 %tmp_1701, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_12"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:164 %and_ln42_22 = and i1 %tmp_1700, i1 %xor_ln42_12

]]></Node>
<StgValue><ssdm name="and_ln42_22"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:165 %tmp_689 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_3, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:166 %icmp_ln42_13 = icmp_eq  i3 %tmp_689, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_13"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:167 %tmp_690 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_3, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:168 %icmp_ln42_14 = icmp_eq  i4 %tmp_690, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_14"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:169 %icmp_ln42_15 = icmp_eq  i4 %tmp_690, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_15"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:187 %a_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 182, i16 %data_184_val_read, i8 183, i16 %data_185_val_read, i8 184, i16 %data_186_val_read, i8 185, i16 %data_187_val_read, i8 186, i16 %data_188_val_read, i8 187, i16 %data_189_val_read, i8 188, i16 %data_190_val_read, i8 189, i16 %data_191_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:188 %conv_i_i_2 = sext i16 %a_2

]]></Node>
<StgValue><ssdm name="conv_i_i_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:189 %sext_ln73_4 = sext i16 %weights_186_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:190 %mul_ln73_4 = mul i32 %conv_i_i_2, i32 %sext_ln73_4

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:191 %tmp_1703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1703"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:192 %trunc_ln42_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_4, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_4"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:193 %tmp_1704 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_4, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1704"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:194 %tmp_1705 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1705"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:195 %trunc_ln42_6 = trunc i32 %mul_ln73_4

]]></Node>
<StgValue><ssdm name="trunc_ln42_6"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:196 %icmp_ln42_16 = icmp_ne  i11 %trunc_ln42_6, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_16"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:197 %tmp_1706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_4, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1706"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:198 %or_ln42_16 = or i1 %tmp_1704, i1 %icmp_ln42_16

]]></Node>
<StgValue><ssdm name="or_ln42_16"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %and_ln42_28 = and i1 %or_ln42_16, i1 %tmp_1705

]]></Node>
<StgValue><ssdm name="and_ln42_28"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:200 %zext_ln42_4 = zext i1 %and_ln42_28

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:201 %add_ln42_4 = add i16 %trunc_ln42_4, i16 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:202 %tmp_1707 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1707"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:203 %xor_ln42_16 = xor i1 %tmp_1707, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_16"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:204 %and_ln42_29 = and i1 %tmp_1706, i1 %xor_ln42_16

]]></Node>
<StgValue><ssdm name="and_ln42_29"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:205 %tmp_691 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_4, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:206 %icmp_ln42_17 = icmp_eq  i3 %tmp_691, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_17"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:207 %tmp_692 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_4, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:208 %icmp_ln42_18 = icmp_eq  i4 %tmp_692, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_18"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:209 %icmp_ln42_19 = icmp_eq  i4 %tmp_692, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_19"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:227 %sext_ln73_5 = sext i16 %weights_187_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:228 %mul_ln73_5 = mul i32 %conv_i_i_2, i32 %sext_ln73_5

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:229 %tmp_1709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1709"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:230 %trunc_ln42_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_5, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_7"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:231 %tmp_1710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_5, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1710"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:232 %tmp_1711 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1711"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:233 %trunc_ln42_8 = trunc i32 %mul_ln73_5

]]></Node>
<StgValue><ssdm name="trunc_ln42_8"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:234 %icmp_ln42_20 = icmp_ne  i11 %trunc_ln42_8, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_20"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:235 %tmp_1712 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_5, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1712"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:236 %or_ln42_20 = or i1 %tmp_1710, i1 %icmp_ln42_20

]]></Node>
<StgValue><ssdm name="or_ln42_20"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %and_ln42_35 = and i1 %or_ln42_20, i1 %tmp_1711

]]></Node>
<StgValue><ssdm name="and_ln42_35"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:238 %zext_ln42_5 = zext i1 %and_ln42_35

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:239 %add_ln42_5 = add i16 %trunc_ln42_7, i16 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:240 %tmp_1713 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1713"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:241 %xor_ln42_20 = xor i1 %tmp_1713, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_20"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:242 %and_ln42_36 = and i1 %tmp_1712, i1 %xor_ln42_20

]]></Node>
<StgValue><ssdm name="and_ln42_36"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:243 %tmp_693 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_5, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:244 %icmp_ln42_21 = icmp_eq  i3 %tmp_693, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_21"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:245 %tmp_694 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_5, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:246 %icmp_ln42_22 = icmp_eq  i4 %tmp_694, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_22"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:247 %icmp_ln42_23 = icmp_eq  i4 %tmp_694, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_23"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:265 %a_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 182, i16 %data_185_val_read, i8 183, i16 %data_186_val_read, i8 184, i16 %data_187_val_read, i8 185, i16 %data_188_val_read, i8 186, i16 %data_189_val_read, i8 187, i16 %data_190_val_read, i8 188, i16 %data_191_val_read, i8 189, i16 %data_192_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:266 %conv_i_i_3 = sext i16 %a_3

]]></Node>
<StgValue><ssdm name="conv_i_i_3"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:267 %sext_ln73_6 = sext i16 %weights_188_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:268 %mul_ln73_6 = mul i32 %conv_i_i_3, i32 %sext_ln73_6

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:269 %tmp_1715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1715"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:270 %trunc_ln42_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_6, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_10"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:271 %tmp_1716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_6, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1716"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:272 %tmp_1717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1717"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:273 %trunc_ln42_11 = trunc i32 %mul_ln73_6

]]></Node>
<StgValue><ssdm name="trunc_ln42_11"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:274 %icmp_ln42_24 = icmp_ne  i11 %trunc_ln42_11, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_24"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:275 %tmp_1718 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_6, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1718"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:276 %or_ln42_24 = or i1 %tmp_1716, i1 %icmp_ln42_24

]]></Node>
<StgValue><ssdm name="or_ln42_24"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %and_ln42_42 = and i1 %or_ln42_24, i1 %tmp_1717

]]></Node>
<StgValue><ssdm name="and_ln42_42"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:278 %zext_ln42_6 = zext i1 %and_ln42_42

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:279 %add_ln42_6 = add i16 %trunc_ln42_10, i16 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:280 %tmp_1719 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1719"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:281 %xor_ln42_24 = xor i1 %tmp_1719, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_24"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:282 %and_ln42_43 = and i1 %tmp_1718, i1 %xor_ln42_24

]]></Node>
<StgValue><ssdm name="and_ln42_43"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:283 %tmp_695 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_6, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:284 %icmp_ln42_25 = icmp_eq  i3 %tmp_695, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_25"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:285 %tmp_696 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_6, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:286 %icmp_ln42_26 = icmp_eq  i4 %tmp_696, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_26"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:287 %icmp_ln42_27 = icmp_eq  i4 %tmp_696, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_27"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:305 %sext_ln73_7 = sext i16 %weights_189_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:306 %mul_ln73_7 = mul i32 %conv_i_i_3, i32 %sext_ln73_7

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:307 %tmp_1721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1721"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:308 %trunc_ln42_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_7, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_12"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:309 %tmp_1722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1722"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:310 %tmp_1723 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1723"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:311 %trunc_ln42_13 = trunc i32 %mul_ln73_7

]]></Node>
<StgValue><ssdm name="trunc_ln42_13"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:312 %icmp_ln42_28 = icmp_ne  i11 %trunc_ln42_13, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_28"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:313 %tmp_1724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_7, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1724"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:314 %or_ln42_28 = or i1 %tmp_1722, i1 %icmp_ln42_28

]]></Node>
<StgValue><ssdm name="or_ln42_28"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %and_ln42_49 = and i1 %or_ln42_28, i1 %tmp_1723

]]></Node>
<StgValue><ssdm name="and_ln42_49"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:316 %zext_ln42_7 = zext i1 %and_ln42_49

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:317 %add_ln42_7 = add i16 %trunc_ln42_12, i16 %zext_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:318 %tmp_1725 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1725"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:319 %xor_ln42_28 = xor i1 %tmp_1725, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_28"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:320 %and_ln42_50 = and i1 %tmp_1724, i1 %xor_ln42_28

]]></Node>
<StgValue><ssdm name="and_ln42_50"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:321 %tmp_697 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_7, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:322 %icmp_ln42_29 = icmp_eq  i3 %tmp_697, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_29"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:323 %tmp_698 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_7, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:324 %icmp_ln42_30 = icmp_eq  i4 %tmp_698, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_30"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:325 %icmp_ln42_31 = icmp_eq  i4 %tmp_698, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_31"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:343 %a_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 182, i16 %data_186_val_read, i8 183, i16 %data_187_val_read, i8 184, i16 %data_188_val_read, i8 185, i16 %data_189_val_read, i8 186, i16 %data_190_val_read, i8 187, i16 %data_191_val_read, i8 188, i16 %data_192_val_read, i8 189, i16 %data_193_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:421 %a_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 182, i16 %data_187_val_read, i8 183, i16 %data_188_val_read, i8 184, i16 %data_189_val_read, i8 185, i16 %data_190_val_read, i8 186, i16 %data_191_val_read, i8 187, i16 %data_192_val_read, i8 188, i16 %data_193_val_read, i8 189, i16 %data_194_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="16" op_18_bw="8">
<![CDATA[
entry_ifconv:499 %a_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i8, i8 182, i16 %data_188_val_read, i8 183, i16 %data_189_val_read, i8 184, i16 %data_190_val_read, i8 185, i16 %data_191_val_read, i8 186, i16 %data_192_val_read, i8 187, i16 %data_193_val_read, i8 188, i16 %data_194_val_read, i8 189, i16 %data_195_val_read, i16 0, i8 %idx_read

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="212" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:54 %select_ln42 = select i1 %and_ln42_1, i1 %icmp_ln42_2, i1 %icmp_ln42_3

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:55 %tmp_1684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1684"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %xor_ln42_56 = xor i1 %tmp_1684, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_56"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %and_ln42_2 = and i1 %icmp_ln42_1, i1 %xor_ln42_56

]]></Node>
<StgValue><ssdm name="and_ln42_2"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:58 %select_ln42_1 = select i1 %and_ln42_1, i1 %and_ln42_2, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %and_ln42_3 = and i1 %and_ln42_1, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="and_ln42_3"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %xor_ln42_1 = xor i1 %select_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_1"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %or_ln42_1 = or i1 %tmp_1683, i1 %xor_ln42_1

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %xor_ln42_2 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_2"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln42_4 = and i1 %or_ln42_1, i1 %xor_ln42_2

]]></Node>
<StgValue><ssdm name="and_ln42_4"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:64 %and_ln42_5 = and i1 %tmp_1683, i1 %select_ln42_1

]]></Node>
<StgValue><ssdm name="and_ln42_5"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %or_ln42_2 = or i1 %and_ln42_3, i1 %and_ln42_5

]]></Node>
<StgValue><ssdm name="or_ln42_2"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:66 %xor_ln42_3 = xor i1 %or_ln42_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_3"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:67 %and_ln42_6 = and i1 %tmp, i1 %xor_ln42_3

]]></Node>
<StgValue><ssdm name="and_ln42_6"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:68 %select_ln42_2 = select i1 %and_ln42_4, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:69 %or_ln42_3 = or i1 %and_ln42_4, i1 %and_ln42_6

]]></Node>
<StgValue><ssdm name="or_ln42_3"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:70 %select_ln42_3 = select i1 %or_ln42_3, i16 %select_ln42_2, i16 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:92 %select_ln42_4 = select i1 %and_ln42_8, i1 %icmp_ln42_6, i1 %icmp_ln42_7

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:93 %tmp_1690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_1, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1690"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %xor_ln42_57 = xor i1 %tmp_1690, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_57"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %and_ln42_9 = and i1 %icmp_ln42_5, i1 %xor_ln42_57

]]></Node>
<StgValue><ssdm name="and_ln42_9"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:96 %select_ln42_5 = select i1 %and_ln42_8, i1 %and_ln42_9, i1 %icmp_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln42_5"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:97 %and_ln42_10 = and i1 %and_ln42_8, i1 %icmp_ln42_6

]]></Node>
<StgValue><ssdm name="and_ln42_10"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %xor_ln42_5 = xor i1 %select_ln42_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_5"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %or_ln42_5 = or i1 %tmp_1689, i1 %xor_ln42_5

]]></Node>
<StgValue><ssdm name="or_ln42_5"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %xor_ln42_6 = xor i1 %tmp_1685, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_6"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %and_ln42_11 = and i1 %or_ln42_5, i1 %xor_ln42_6

]]></Node>
<StgValue><ssdm name="and_ln42_11"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:102 %and_ln42_12 = and i1 %tmp_1689, i1 %select_ln42_5

]]></Node>
<StgValue><ssdm name="and_ln42_12"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %or_ln42_6 = or i1 %and_ln42_10, i1 %and_ln42_12

]]></Node>
<StgValue><ssdm name="or_ln42_6"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:104 %xor_ln42_7 = xor i1 %or_ln42_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_7"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:105 %and_ln42_13 = and i1 %tmp_1685, i1 %xor_ln42_7

]]></Node>
<StgValue><ssdm name="and_ln42_13"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:106 %select_ln42_6 = select i1 %and_ln42_11, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_6"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:107 %or_ln42_7 = or i1 %and_ln42_11, i1 %and_ln42_13

]]></Node>
<StgValue><ssdm name="or_ln42_7"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:108 %select_ln42_7 = select i1 %or_ln42_7, i16 %select_ln42_6, i16 %add_ln42_1

]]></Node>
<StgValue><ssdm name="select_ln42_7"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:132 %select_ln42_8 = select i1 %and_ln42_15, i1 %icmp_ln42_10, i1 %icmp_ln42_11

]]></Node>
<StgValue><ssdm name="select_ln42_8"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:133 %tmp_1696 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_2, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1696"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %xor_ln42_58 = xor i1 %tmp_1696, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_58"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %and_ln42_16 = and i1 %icmp_ln42_9, i1 %xor_ln42_58

]]></Node>
<StgValue><ssdm name="and_ln42_16"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:136 %select_ln42_9 = select i1 %and_ln42_15, i1 %and_ln42_16, i1 %icmp_ln42_10

]]></Node>
<StgValue><ssdm name="select_ln42_9"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %and_ln42_17 = and i1 %and_ln42_15, i1 %icmp_ln42_10

]]></Node>
<StgValue><ssdm name="and_ln42_17"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %xor_ln42_9 = xor i1 %select_ln42_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_9"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %or_ln42_9 = or i1 %tmp_1695, i1 %xor_ln42_9

]]></Node>
<StgValue><ssdm name="or_ln42_9"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %xor_ln42_10 = xor i1 %tmp_1691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_10"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %and_ln42_18 = and i1 %or_ln42_9, i1 %xor_ln42_10

]]></Node>
<StgValue><ssdm name="and_ln42_18"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %and_ln42_19 = and i1 %tmp_1695, i1 %select_ln42_9

]]></Node>
<StgValue><ssdm name="and_ln42_19"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:143 %or_ln42_10 = or i1 %and_ln42_17, i1 %and_ln42_19

]]></Node>
<StgValue><ssdm name="or_ln42_10"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:144 %xor_ln42_11 = xor i1 %or_ln42_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_11"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:145 %and_ln42_20 = and i1 %tmp_1691, i1 %xor_ln42_11

]]></Node>
<StgValue><ssdm name="and_ln42_20"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:146 %select_ln42_10 = select i1 %and_ln42_18, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_10"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:147 %or_ln42_11 = or i1 %and_ln42_18, i1 %and_ln42_20

]]></Node>
<StgValue><ssdm name="or_ln42_11"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:148 %select_ln42_11 = select i1 %or_ln42_11, i16 %select_ln42_10, i16 %add_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42_11"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:170 %select_ln42_12 = select i1 %and_ln42_22, i1 %icmp_ln42_14, i1 %icmp_ln42_15

]]></Node>
<StgValue><ssdm name="select_ln42_12"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:171 %tmp_1702 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_3, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1702"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %xor_ln42_59 = xor i1 %tmp_1702, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_59"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %and_ln42_23 = and i1 %icmp_ln42_13, i1 %xor_ln42_59

]]></Node>
<StgValue><ssdm name="and_ln42_23"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:174 %select_ln42_13 = select i1 %and_ln42_22, i1 %and_ln42_23, i1 %icmp_ln42_14

]]></Node>
<StgValue><ssdm name="select_ln42_13"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %and_ln42_24 = and i1 %and_ln42_22, i1 %icmp_ln42_14

]]></Node>
<StgValue><ssdm name="and_ln42_24"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %xor_ln42_13 = xor i1 %select_ln42_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_13"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %or_ln42_13 = or i1 %tmp_1701, i1 %xor_ln42_13

]]></Node>
<StgValue><ssdm name="or_ln42_13"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %xor_ln42_14 = xor i1 %tmp_1697, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_14"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %and_ln42_25 = and i1 %or_ln42_13, i1 %xor_ln42_14

]]></Node>
<StgValue><ssdm name="and_ln42_25"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:180 %and_ln42_26 = and i1 %tmp_1701, i1 %select_ln42_13

]]></Node>
<StgValue><ssdm name="and_ln42_26"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %or_ln42_14 = or i1 %and_ln42_24, i1 %and_ln42_26

]]></Node>
<StgValue><ssdm name="or_ln42_14"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %xor_ln42_15 = xor i1 %or_ln42_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_15"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %and_ln42_27 = and i1 %tmp_1697, i1 %xor_ln42_15

]]></Node>
<StgValue><ssdm name="and_ln42_27"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:184 %select_ln42_14 = select i1 %and_ln42_25, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_14"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:185 %or_ln42_15 = or i1 %and_ln42_25, i1 %and_ln42_27

]]></Node>
<StgValue><ssdm name="or_ln42_15"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:186 %select_ln42_15 = select i1 %or_ln42_15, i16 %select_ln42_14, i16 %add_ln42_3

]]></Node>
<StgValue><ssdm name="select_ln42_15"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:210 %select_ln42_16 = select i1 %and_ln42_29, i1 %icmp_ln42_18, i1 %icmp_ln42_19

]]></Node>
<StgValue><ssdm name="select_ln42_16"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:211 %tmp_1708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_4, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1708"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:212 %xor_ln42_60 = xor i1 %tmp_1708, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_60"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:213 %and_ln42_30 = and i1 %icmp_ln42_17, i1 %xor_ln42_60

]]></Node>
<StgValue><ssdm name="and_ln42_30"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:214 %select_ln42_17 = select i1 %and_ln42_29, i1 %and_ln42_30, i1 %icmp_ln42_18

]]></Node>
<StgValue><ssdm name="select_ln42_17"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:215 %and_ln42_31 = and i1 %and_ln42_29, i1 %icmp_ln42_18

]]></Node>
<StgValue><ssdm name="and_ln42_31"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:216 %xor_ln42_17 = xor i1 %select_ln42_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_17"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:217 %or_ln42_17 = or i1 %tmp_1707, i1 %xor_ln42_17

]]></Node>
<StgValue><ssdm name="or_ln42_17"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:218 %xor_ln42_18 = xor i1 %tmp_1703, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_18"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %and_ln42_32 = and i1 %or_ln42_17, i1 %xor_ln42_18

]]></Node>
<StgValue><ssdm name="and_ln42_32"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:220 %and_ln42_33 = and i1 %tmp_1707, i1 %select_ln42_17

]]></Node>
<StgValue><ssdm name="and_ln42_33"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:221 %or_ln42_18 = or i1 %and_ln42_31, i1 %and_ln42_33

]]></Node>
<StgValue><ssdm name="or_ln42_18"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:222 %xor_ln42_19 = xor i1 %or_ln42_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_19"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:223 %and_ln42_34 = and i1 %tmp_1703, i1 %xor_ln42_19

]]></Node>
<StgValue><ssdm name="and_ln42_34"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:224 %select_ln42_18 = select i1 %and_ln42_32, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_18"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:225 %or_ln42_19 = or i1 %and_ln42_32, i1 %and_ln42_34

]]></Node>
<StgValue><ssdm name="or_ln42_19"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:226 %select_ln42_19 = select i1 %or_ln42_19, i16 %select_ln42_18, i16 %add_ln42_4

]]></Node>
<StgValue><ssdm name="select_ln42_19"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:248 %select_ln42_20 = select i1 %and_ln42_36, i1 %icmp_ln42_22, i1 %icmp_ln42_23

]]></Node>
<StgValue><ssdm name="select_ln42_20"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:249 %tmp_1714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_5, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1714"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:250 %xor_ln42_61 = xor i1 %tmp_1714, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_61"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:251 %and_ln42_37 = and i1 %icmp_ln42_21, i1 %xor_ln42_61

]]></Node>
<StgValue><ssdm name="and_ln42_37"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:252 %select_ln42_21 = select i1 %and_ln42_36, i1 %and_ln42_37, i1 %icmp_ln42_22

]]></Node>
<StgValue><ssdm name="select_ln42_21"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:253 %and_ln42_38 = and i1 %and_ln42_36, i1 %icmp_ln42_22

]]></Node>
<StgValue><ssdm name="and_ln42_38"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:254 %xor_ln42_21 = xor i1 %select_ln42_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_21"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:255 %or_ln42_21 = or i1 %tmp_1713, i1 %xor_ln42_21

]]></Node>
<StgValue><ssdm name="or_ln42_21"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:256 %xor_ln42_22 = xor i1 %tmp_1709, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_22"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:257 %and_ln42_39 = and i1 %or_ln42_21, i1 %xor_ln42_22

]]></Node>
<StgValue><ssdm name="and_ln42_39"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:258 %and_ln42_40 = and i1 %tmp_1713, i1 %select_ln42_21

]]></Node>
<StgValue><ssdm name="and_ln42_40"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:259 %or_ln42_22 = or i1 %and_ln42_38, i1 %and_ln42_40

]]></Node>
<StgValue><ssdm name="or_ln42_22"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:260 %xor_ln42_23 = xor i1 %or_ln42_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_23"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:261 %and_ln42_41 = and i1 %tmp_1709, i1 %xor_ln42_23

]]></Node>
<StgValue><ssdm name="and_ln42_41"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:262 %select_ln42_22 = select i1 %and_ln42_39, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_22"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:263 %or_ln42_23 = or i1 %and_ln42_39, i1 %and_ln42_41

]]></Node>
<StgValue><ssdm name="or_ln42_23"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:264 %select_ln42_23 = select i1 %or_ln42_23, i16 %select_ln42_22, i16 %add_ln42_5

]]></Node>
<StgValue><ssdm name="select_ln42_23"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:288 %select_ln42_24 = select i1 %and_ln42_43, i1 %icmp_ln42_26, i1 %icmp_ln42_27

]]></Node>
<StgValue><ssdm name="select_ln42_24"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:289 %tmp_1720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_6, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1720"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:290 %xor_ln42_62 = xor i1 %tmp_1720, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_62"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:291 %and_ln42_44 = and i1 %icmp_ln42_25, i1 %xor_ln42_62

]]></Node>
<StgValue><ssdm name="and_ln42_44"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:292 %select_ln42_25 = select i1 %and_ln42_43, i1 %and_ln42_44, i1 %icmp_ln42_26

]]></Node>
<StgValue><ssdm name="select_ln42_25"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:293 %and_ln42_45 = and i1 %and_ln42_43, i1 %icmp_ln42_26

]]></Node>
<StgValue><ssdm name="and_ln42_45"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:294 %xor_ln42_25 = xor i1 %select_ln42_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_25"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:295 %or_ln42_25 = or i1 %tmp_1719, i1 %xor_ln42_25

]]></Node>
<StgValue><ssdm name="or_ln42_25"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %xor_ln42_26 = xor i1 %tmp_1715, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_26"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %and_ln42_46 = and i1 %or_ln42_25, i1 %xor_ln42_26

]]></Node>
<StgValue><ssdm name="and_ln42_46"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:298 %and_ln42_47 = and i1 %tmp_1719, i1 %select_ln42_25

]]></Node>
<StgValue><ssdm name="and_ln42_47"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %or_ln42_26 = or i1 %and_ln42_45, i1 %and_ln42_47

]]></Node>
<StgValue><ssdm name="or_ln42_26"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:300 %xor_ln42_27 = xor i1 %or_ln42_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_27"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:301 %and_ln42_48 = and i1 %tmp_1715, i1 %xor_ln42_27

]]></Node>
<StgValue><ssdm name="and_ln42_48"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:302 %select_ln42_26 = select i1 %and_ln42_46, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_26"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:303 %or_ln42_27 = or i1 %and_ln42_46, i1 %and_ln42_48

]]></Node>
<StgValue><ssdm name="or_ln42_27"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:304 %select_ln42_27 = select i1 %or_ln42_27, i16 %select_ln42_26, i16 %add_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln42_27"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:326 %select_ln42_28 = select i1 %and_ln42_50, i1 %icmp_ln42_30, i1 %icmp_ln42_31

]]></Node>
<StgValue><ssdm name="select_ln42_28"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:327 %tmp_1726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_7, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1726"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:328 %xor_ln42_63 = xor i1 %tmp_1726, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_63"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %and_ln42_51 = and i1 %icmp_ln42_29, i1 %xor_ln42_63

]]></Node>
<StgValue><ssdm name="and_ln42_51"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:330 %select_ln42_29 = select i1 %and_ln42_50, i1 %and_ln42_51, i1 %icmp_ln42_30

]]></Node>
<StgValue><ssdm name="select_ln42_29"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:331 %and_ln42_52 = and i1 %and_ln42_50, i1 %icmp_ln42_30

]]></Node>
<StgValue><ssdm name="and_ln42_52"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:332 %xor_ln42_29 = xor i1 %select_ln42_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_29"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:333 %or_ln42_29 = or i1 %tmp_1725, i1 %xor_ln42_29

]]></Node>
<StgValue><ssdm name="or_ln42_29"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %xor_ln42_30 = xor i1 %tmp_1721, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_30"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:335 %and_ln42_53 = and i1 %or_ln42_29, i1 %xor_ln42_30

]]></Node>
<StgValue><ssdm name="and_ln42_53"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:336 %and_ln42_54 = and i1 %tmp_1725, i1 %select_ln42_29

]]></Node>
<StgValue><ssdm name="and_ln42_54"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:337 %or_ln42_30 = or i1 %and_ln42_52, i1 %and_ln42_54

]]></Node>
<StgValue><ssdm name="or_ln42_30"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:338 %xor_ln42_31 = xor i1 %or_ln42_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_31"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:339 %and_ln42_55 = and i1 %tmp_1721, i1 %xor_ln42_31

]]></Node>
<StgValue><ssdm name="and_ln42_55"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:340 %select_ln42_30 = select i1 %and_ln42_53, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_30"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:341 %or_ln42_31 = or i1 %and_ln42_53, i1 %and_ln42_55

]]></Node>
<StgValue><ssdm name="or_ln42_31"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:342 %select_ln42_31 = select i1 %or_ln42_31, i16 %select_ln42_30, i16 %add_ln42_7

]]></Node>
<StgValue><ssdm name="select_ln42_31"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:344 %conv_i_i_4 = sext i16 %a_4

]]></Node>
<StgValue><ssdm name="conv_i_i_4"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:345 %sext_ln73_8 = sext i16 %weights_190_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:346 %mul_ln73_8 = mul i32 %conv_i_i_4, i32 %sext_ln73_8

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:347 %tmp_1727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1727"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:348 %trunc_ln42_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_8, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_14"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:349 %tmp_1728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1728"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:350 %tmp_1729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1729"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:351 %trunc_ln42_15 = trunc i32 %mul_ln73_8

]]></Node>
<StgValue><ssdm name="trunc_ln42_15"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:352 %icmp_ln42_32 = icmp_ne  i11 %trunc_ln42_15, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_32"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:353 %tmp_1730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_8, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1730"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:354 %or_ln42_32 = or i1 %tmp_1728, i1 %icmp_ln42_32

]]></Node>
<StgValue><ssdm name="or_ln42_32"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:355 %and_ln42_56 = and i1 %or_ln42_32, i1 %tmp_1729

]]></Node>
<StgValue><ssdm name="and_ln42_56"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:356 %zext_ln42_8 = zext i1 %and_ln42_56

]]></Node>
<StgValue><ssdm name="zext_ln42_8"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:357 %add_ln42_8 = add i16 %trunc_ln42_14, i16 %zext_ln42_8

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:358 %tmp_1731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1731"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:359 %xor_ln42_32 = xor i1 %tmp_1731, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_32"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:360 %and_ln42_57 = and i1 %tmp_1730, i1 %xor_ln42_32

]]></Node>
<StgValue><ssdm name="and_ln42_57"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:361 %tmp_699 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_8, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:362 %icmp_ln42_33 = icmp_eq  i3 %tmp_699, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_33"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:363 %tmp_700 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_8, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:364 %icmp_ln42_34 = icmp_eq  i4 %tmp_700, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_34"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:365 %icmp_ln42_35 = icmp_eq  i4 %tmp_700, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_35"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:366 %select_ln42_32 = select i1 %and_ln42_57, i1 %icmp_ln42_34, i1 %icmp_ln42_35

]]></Node>
<StgValue><ssdm name="select_ln42_32"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:367 %tmp_1732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_8, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1732"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:368 %xor_ln42_64 = xor i1 %tmp_1732, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_64"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:369 %and_ln42_58 = and i1 %icmp_ln42_33, i1 %xor_ln42_64

]]></Node>
<StgValue><ssdm name="and_ln42_58"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:370 %select_ln42_33 = select i1 %and_ln42_57, i1 %and_ln42_58, i1 %icmp_ln42_34

]]></Node>
<StgValue><ssdm name="select_ln42_33"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:371 %and_ln42_59 = and i1 %and_ln42_57, i1 %icmp_ln42_34

]]></Node>
<StgValue><ssdm name="and_ln42_59"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:372 %xor_ln42_33 = xor i1 %select_ln42_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_33"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:373 %or_ln42_33 = or i1 %tmp_1731, i1 %xor_ln42_33

]]></Node>
<StgValue><ssdm name="or_ln42_33"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:374 %xor_ln42_34 = xor i1 %tmp_1727, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_34"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:375 %and_ln42_60 = and i1 %or_ln42_33, i1 %xor_ln42_34

]]></Node>
<StgValue><ssdm name="and_ln42_60"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:376 %and_ln42_61 = and i1 %tmp_1731, i1 %select_ln42_33

]]></Node>
<StgValue><ssdm name="and_ln42_61"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:377 %or_ln42_34 = or i1 %and_ln42_59, i1 %and_ln42_61

]]></Node>
<StgValue><ssdm name="or_ln42_34"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:378 %xor_ln42_35 = xor i1 %or_ln42_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_35"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:379 %and_ln42_62 = and i1 %tmp_1727, i1 %xor_ln42_35

]]></Node>
<StgValue><ssdm name="and_ln42_62"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:380 %select_ln42_34 = select i1 %and_ln42_60, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_34"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:381 %or_ln42_35 = or i1 %and_ln42_60, i1 %and_ln42_62

]]></Node>
<StgValue><ssdm name="or_ln42_35"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:382 %select_ln42_35 = select i1 %or_ln42_35, i16 %select_ln42_34, i16 %add_ln42_8

]]></Node>
<StgValue><ssdm name="select_ln42_35"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:383 %sext_ln73_9 = sext i16 %weights_191_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:384 %mul_ln73_9 = mul i32 %conv_i_i_4, i32 %sext_ln73_9

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:385 %tmp_1733 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1733"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:386 %trunc_ln42_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_9, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_16"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:387 %tmp_1734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_9, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1734"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:388 %tmp_1735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_9, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1735"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:389 %trunc_ln42_17 = trunc i32 %mul_ln73_9

]]></Node>
<StgValue><ssdm name="trunc_ln42_17"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:390 %icmp_ln42_36 = icmp_ne  i11 %trunc_ln42_17, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_36"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:391 %tmp_1736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_9, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1736"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:392 %or_ln42_36 = or i1 %tmp_1734, i1 %icmp_ln42_36

]]></Node>
<StgValue><ssdm name="or_ln42_36"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:393 %and_ln42_63 = and i1 %or_ln42_36, i1 %tmp_1735

]]></Node>
<StgValue><ssdm name="and_ln42_63"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:394 %zext_ln42_9 = zext i1 %and_ln42_63

]]></Node>
<StgValue><ssdm name="zext_ln42_9"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:395 %add_ln42_9 = add i16 %trunc_ln42_16, i16 %zext_ln42_9

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:396 %tmp_1737 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1737"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %xor_ln42_36 = xor i1 %tmp_1737, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_36"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %and_ln42_64 = and i1 %tmp_1736, i1 %xor_ln42_36

]]></Node>
<StgValue><ssdm name="and_ln42_64"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:399 %tmp_701 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_9, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:400 %icmp_ln42_37 = icmp_eq  i3 %tmp_701, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_37"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:401 %tmp_702 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_9, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:402 %icmp_ln42_38 = icmp_eq  i4 %tmp_702, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_38"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:403 %icmp_ln42_39 = icmp_eq  i4 %tmp_702, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_39"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:404 %select_ln42_36 = select i1 %and_ln42_64, i1 %icmp_ln42_38, i1 %icmp_ln42_39

]]></Node>
<StgValue><ssdm name="select_ln42_36"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:405 %tmp_1738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_9, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1738"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:406 %xor_ln42_65 = xor i1 %tmp_1738, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_65"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:407 %and_ln42_65 = and i1 %icmp_ln42_37, i1 %xor_ln42_65

]]></Node>
<StgValue><ssdm name="and_ln42_65"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:408 %select_ln42_37 = select i1 %and_ln42_64, i1 %and_ln42_65, i1 %icmp_ln42_38

]]></Node>
<StgValue><ssdm name="select_ln42_37"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:409 %and_ln42_66 = and i1 %and_ln42_64, i1 %icmp_ln42_38

]]></Node>
<StgValue><ssdm name="and_ln42_66"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:410 %xor_ln42_37 = xor i1 %select_ln42_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_37"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:411 %or_ln42_37 = or i1 %tmp_1737, i1 %xor_ln42_37

]]></Node>
<StgValue><ssdm name="or_ln42_37"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %xor_ln42_38 = xor i1 %tmp_1733, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_38"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %and_ln42_67 = and i1 %or_ln42_37, i1 %xor_ln42_38

]]></Node>
<StgValue><ssdm name="and_ln42_67"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:414 %and_ln42_68 = and i1 %tmp_1737, i1 %select_ln42_37

]]></Node>
<StgValue><ssdm name="and_ln42_68"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %or_ln42_38 = or i1 %and_ln42_66, i1 %and_ln42_68

]]></Node>
<StgValue><ssdm name="or_ln42_38"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:416 %xor_ln42_39 = xor i1 %or_ln42_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_39"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:417 %and_ln42_69 = and i1 %tmp_1733, i1 %xor_ln42_39

]]></Node>
<StgValue><ssdm name="and_ln42_69"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:418 %select_ln42_38 = select i1 %and_ln42_67, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_38"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:419 %or_ln42_39 = or i1 %and_ln42_67, i1 %and_ln42_69

]]></Node>
<StgValue><ssdm name="or_ln42_39"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:420 %select_ln42_39 = select i1 %or_ln42_39, i16 %select_ln42_38, i16 %add_ln42_9

]]></Node>
<StgValue><ssdm name="select_ln42_39"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:422 %conv_i_i_5 = sext i16 %a_5

]]></Node>
<StgValue><ssdm name="conv_i_i_5"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:423 %sext_ln73_10 = sext i16 %weights_192_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:424 %mul_ln73_10 = mul i32 %conv_i_i_5, i32 %sext_ln73_10

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:425 %tmp_1739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1739"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:426 %trunc_ln42_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_10, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_18"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:427 %tmp_1740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1740"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:428 %tmp_1741 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_10, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1741"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:429 %trunc_ln42_19 = trunc i32 %mul_ln73_10

]]></Node>
<StgValue><ssdm name="trunc_ln42_19"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:430 %icmp_ln42_40 = icmp_ne  i11 %trunc_ln42_19, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_40"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:431 %tmp_1742 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_10, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1742"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:432 %or_ln42_40 = or i1 %tmp_1740, i1 %icmp_ln42_40

]]></Node>
<StgValue><ssdm name="or_ln42_40"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:433 %and_ln42_70 = and i1 %or_ln42_40, i1 %tmp_1741

]]></Node>
<StgValue><ssdm name="and_ln42_70"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:434 %zext_ln42_10 = zext i1 %and_ln42_70

]]></Node>
<StgValue><ssdm name="zext_ln42_10"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:435 %add_ln42_10 = add i16 %trunc_ln42_18, i16 %zext_ln42_10

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:436 %tmp_1743 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1743"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:437 %xor_ln42_40 = xor i1 %tmp_1743, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_40"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:438 %and_ln42_71 = and i1 %tmp_1742, i1 %xor_ln42_40

]]></Node>
<StgValue><ssdm name="and_ln42_71"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:439 %tmp_703 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_10, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:440 %icmp_ln42_41 = icmp_eq  i3 %tmp_703, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_41"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:441 %tmp_704 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_10, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:442 %icmp_ln42_42 = icmp_eq  i4 %tmp_704, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_42"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:443 %icmp_ln42_43 = icmp_eq  i4 %tmp_704, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_43"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:444 %select_ln42_40 = select i1 %and_ln42_71, i1 %icmp_ln42_42, i1 %icmp_ln42_43

]]></Node>
<StgValue><ssdm name="select_ln42_40"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:445 %tmp_1744 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_10, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1744"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:446 %xor_ln42_66 = xor i1 %tmp_1744, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_66"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:447 %and_ln42_72 = and i1 %icmp_ln42_41, i1 %xor_ln42_66

]]></Node>
<StgValue><ssdm name="and_ln42_72"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:448 %select_ln42_41 = select i1 %and_ln42_71, i1 %and_ln42_72, i1 %icmp_ln42_42

]]></Node>
<StgValue><ssdm name="select_ln42_41"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:449 %and_ln42_73 = and i1 %and_ln42_71, i1 %icmp_ln42_42

]]></Node>
<StgValue><ssdm name="and_ln42_73"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:450 %xor_ln42_41 = xor i1 %select_ln42_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_41"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:451 %or_ln42_41 = or i1 %tmp_1743, i1 %xor_ln42_41

]]></Node>
<StgValue><ssdm name="or_ln42_41"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:452 %xor_ln42_42 = xor i1 %tmp_1739, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_42"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:453 %and_ln42_74 = and i1 %or_ln42_41, i1 %xor_ln42_42

]]></Node>
<StgValue><ssdm name="and_ln42_74"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:454 %and_ln42_75 = and i1 %tmp_1743, i1 %select_ln42_41

]]></Node>
<StgValue><ssdm name="and_ln42_75"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:455 %or_ln42_42 = or i1 %and_ln42_73, i1 %and_ln42_75

]]></Node>
<StgValue><ssdm name="or_ln42_42"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:456 %xor_ln42_43 = xor i1 %or_ln42_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_43"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:457 %and_ln42_76 = and i1 %tmp_1739, i1 %xor_ln42_43

]]></Node>
<StgValue><ssdm name="and_ln42_76"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:458 %select_ln42_42 = select i1 %and_ln42_74, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_42"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:459 %or_ln42_43 = or i1 %and_ln42_74, i1 %and_ln42_76

]]></Node>
<StgValue><ssdm name="or_ln42_43"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:460 %select_ln42_43 = select i1 %or_ln42_43, i16 %select_ln42_42, i16 %add_ln42_10

]]></Node>
<StgValue><ssdm name="select_ln42_43"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:461 %sext_ln73_11 = sext i16 %weights_193_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:462 %mul_ln73_11 = mul i32 %conv_i_i_5, i32 %sext_ln73_11

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:463 %tmp_1745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_11, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1745"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:464 %trunc_ln42_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_11, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_20"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:465 %tmp_1746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1746"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:466 %tmp_1747 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_11, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1747"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:467 %trunc_ln42_21 = trunc i32 %mul_ln73_11

]]></Node>
<StgValue><ssdm name="trunc_ln42_21"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:468 %icmp_ln42_44 = icmp_ne  i11 %trunc_ln42_21, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_44"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:469 %tmp_1748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_11, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1748"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:470 %or_ln42_44 = or i1 %tmp_1746, i1 %icmp_ln42_44

]]></Node>
<StgValue><ssdm name="or_ln42_44"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:471 %and_ln42_77 = and i1 %or_ln42_44, i1 %tmp_1747

]]></Node>
<StgValue><ssdm name="and_ln42_77"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:472 %zext_ln42_11 = zext i1 %and_ln42_77

]]></Node>
<StgValue><ssdm name="zext_ln42_11"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:473 %add_ln42_11 = add i16 %trunc_ln42_20, i16 %zext_ln42_11

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:474 %tmp_1749 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1749"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:475 %xor_ln42_44 = xor i1 %tmp_1749, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_44"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:476 %and_ln42_78 = and i1 %tmp_1748, i1 %xor_ln42_44

]]></Node>
<StgValue><ssdm name="and_ln42_78"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:477 %tmp_705 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_11, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:478 %icmp_ln42_45 = icmp_eq  i3 %tmp_705, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_45"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:479 %tmp_706 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_11, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:480 %icmp_ln42_46 = icmp_eq  i4 %tmp_706, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_46"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:481 %icmp_ln42_47 = icmp_eq  i4 %tmp_706, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_47"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:482 %select_ln42_44 = select i1 %and_ln42_78, i1 %icmp_ln42_46, i1 %icmp_ln42_47

]]></Node>
<StgValue><ssdm name="select_ln42_44"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:483 %tmp_1750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_11, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1750"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:484 %xor_ln42_67 = xor i1 %tmp_1750, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_67"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:485 %and_ln42_79 = and i1 %icmp_ln42_45, i1 %xor_ln42_67

]]></Node>
<StgValue><ssdm name="and_ln42_79"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:486 %select_ln42_45 = select i1 %and_ln42_78, i1 %and_ln42_79, i1 %icmp_ln42_46

]]></Node>
<StgValue><ssdm name="select_ln42_45"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:487 %and_ln42_80 = and i1 %and_ln42_78, i1 %icmp_ln42_46

]]></Node>
<StgValue><ssdm name="and_ln42_80"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:488 %xor_ln42_45 = xor i1 %select_ln42_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_45"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:489 %or_ln42_45 = or i1 %tmp_1749, i1 %xor_ln42_45

]]></Node>
<StgValue><ssdm name="or_ln42_45"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:490 %xor_ln42_46 = xor i1 %tmp_1745, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_46"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:491 %and_ln42_81 = and i1 %or_ln42_45, i1 %xor_ln42_46

]]></Node>
<StgValue><ssdm name="and_ln42_81"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:492 %and_ln42_82 = and i1 %tmp_1749, i1 %select_ln42_45

]]></Node>
<StgValue><ssdm name="and_ln42_82"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:493 %or_ln42_46 = or i1 %and_ln42_80, i1 %and_ln42_82

]]></Node>
<StgValue><ssdm name="or_ln42_46"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:494 %xor_ln42_47 = xor i1 %or_ln42_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_47"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:495 %and_ln42_83 = and i1 %tmp_1745, i1 %xor_ln42_47

]]></Node>
<StgValue><ssdm name="and_ln42_83"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:496 %select_ln42_46 = select i1 %and_ln42_81, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_46"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:497 %or_ln42_47 = or i1 %and_ln42_81, i1 %and_ln42_83

]]></Node>
<StgValue><ssdm name="or_ln42_47"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:498 %select_ln42_47 = select i1 %or_ln42_47, i16 %select_ln42_46, i16 %add_ln42_11

]]></Node>
<StgValue><ssdm name="select_ln42_47"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:500 %conv_i_i_6 = sext i16 %a_6

]]></Node>
<StgValue><ssdm name="conv_i_i_6"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:501 %sext_ln73_12 = sext i16 %weights_194_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:502 %mul_ln73_12 = mul i32 %conv_i_i_6, i32 %sext_ln73_12

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:503 %tmp_1751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1751"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:504 %trunc_ln42_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_12, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_22"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:505 %tmp_1752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_12, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1752"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:506 %tmp_1753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_12, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1753"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:507 %trunc_ln42_23 = trunc i32 %mul_ln73_12

]]></Node>
<StgValue><ssdm name="trunc_ln42_23"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:508 %icmp_ln42_48 = icmp_ne  i11 %trunc_ln42_23, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_48"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:509 %tmp_1754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_12, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1754"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:510 %or_ln42_48 = or i1 %tmp_1752, i1 %icmp_ln42_48

]]></Node>
<StgValue><ssdm name="or_ln42_48"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:511 %and_ln42_84 = and i1 %or_ln42_48, i1 %tmp_1753

]]></Node>
<StgValue><ssdm name="and_ln42_84"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:512 %zext_ln42_12 = zext i1 %and_ln42_84

]]></Node>
<StgValue><ssdm name="zext_ln42_12"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:513 %add_ln42_12 = add i16 %trunc_ln42_22, i16 %zext_ln42_12

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:514 %tmp_1755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1755"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:515 %xor_ln42_48 = xor i1 %tmp_1755, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_48"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:516 %and_ln42_85 = and i1 %tmp_1754, i1 %xor_ln42_48

]]></Node>
<StgValue><ssdm name="and_ln42_85"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:517 %tmp_707 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_12, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:518 %icmp_ln42_49 = icmp_eq  i3 %tmp_707, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_49"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:519 %tmp_708 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_12, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:520 %icmp_ln42_50 = icmp_eq  i4 %tmp_708, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_50"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:521 %icmp_ln42_51 = icmp_eq  i4 %tmp_708, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_51"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:522 %select_ln42_48 = select i1 %and_ln42_85, i1 %icmp_ln42_50, i1 %icmp_ln42_51

]]></Node>
<StgValue><ssdm name="select_ln42_48"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:523 %tmp_1756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_12, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1756"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:524 %xor_ln42_68 = xor i1 %tmp_1756, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_68"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:525 %and_ln42_86 = and i1 %icmp_ln42_49, i1 %xor_ln42_68

]]></Node>
<StgValue><ssdm name="and_ln42_86"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:526 %select_ln42_49 = select i1 %and_ln42_85, i1 %and_ln42_86, i1 %icmp_ln42_50

]]></Node>
<StgValue><ssdm name="select_ln42_49"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:527 %and_ln42_87 = and i1 %and_ln42_85, i1 %icmp_ln42_50

]]></Node>
<StgValue><ssdm name="and_ln42_87"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:528 %xor_ln42_49 = xor i1 %select_ln42_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_49"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:529 %or_ln42_49 = or i1 %tmp_1755, i1 %xor_ln42_49

]]></Node>
<StgValue><ssdm name="or_ln42_49"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:530 %xor_ln42_50 = xor i1 %tmp_1751, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_50"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:531 %and_ln42_88 = and i1 %or_ln42_49, i1 %xor_ln42_50

]]></Node>
<StgValue><ssdm name="and_ln42_88"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:532 %and_ln42_89 = and i1 %tmp_1755, i1 %select_ln42_49

]]></Node>
<StgValue><ssdm name="and_ln42_89"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:533 %or_ln42_50 = or i1 %and_ln42_87, i1 %and_ln42_89

]]></Node>
<StgValue><ssdm name="or_ln42_50"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:534 %xor_ln42_51 = xor i1 %or_ln42_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_51"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:535 %and_ln42_90 = and i1 %tmp_1751, i1 %xor_ln42_51

]]></Node>
<StgValue><ssdm name="and_ln42_90"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:536 %select_ln42_50 = select i1 %and_ln42_88, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_50"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:537 %or_ln42_51 = or i1 %and_ln42_88, i1 %and_ln42_90

]]></Node>
<StgValue><ssdm name="or_ln42_51"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:538 %select_ln42_51 = select i1 %or_ln42_51, i16 %select_ln42_50, i16 %add_ln42_12

]]></Node>
<StgValue><ssdm name="select_ln42_51"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="16">
<![CDATA[
entry_ifconv:539 %sext_ln73_13 = sext i16 %weights_195_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_13"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:540 %mul_ln73_13 = mul i32 %conv_i_i_6, i32 %sext_ln73_13

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:541 %tmp_1757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_13, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1757"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:542 %trunc_ln42_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_13, i32 12, i32 27

]]></Node>
<StgValue><ssdm name="trunc_ln42_24"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:543 %tmp_1758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_13, i32 12

]]></Node>
<StgValue><ssdm name="tmp_1758"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:544 %tmp_1759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_13, i32 11

]]></Node>
<StgValue><ssdm name="tmp_1759"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="11" op_0_bw="32">
<![CDATA[
entry_ifconv:545 %trunc_ln42_25 = trunc i32 %mul_ln73_13

]]></Node>
<StgValue><ssdm name="trunc_ln42_25"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:546 %icmp_ln42_52 = icmp_ne  i11 %trunc_ln42_25, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_52"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:547 %tmp_1760 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_13, i32 27

]]></Node>
<StgValue><ssdm name="tmp_1760"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:548 %or_ln42_52 = or i1 %tmp_1758, i1 %icmp_ln42_52

]]></Node>
<StgValue><ssdm name="or_ln42_52"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:549 %and_ln42_91 = and i1 %or_ln42_52, i1 %tmp_1759

]]></Node>
<StgValue><ssdm name="and_ln42_91"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="1">
<![CDATA[
entry_ifconv:550 %zext_ln42_13 = zext i1 %and_ln42_91

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:551 %add_ln42_13 = add i16 %trunc_ln42_24, i16 %zext_ln42_13

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:552 %tmp_1761 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1761"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:553 %xor_ln42_52 = xor i1 %tmp_1761, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_52"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:554 %and_ln42_92 = and i1 %tmp_1760, i1 %xor_ln42_52

]]></Node>
<StgValue><ssdm name="and_ln42_92"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:555 %tmp_709 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_13, i32 29, i32 31

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:556 %icmp_ln42_53 = icmp_eq  i3 %tmp_709, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_53"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:557 %tmp_710 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_13, i32 28, i32 31

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:558 %icmp_ln42_54 = icmp_eq  i4 %tmp_710, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_54"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:559 %icmp_ln42_55 = icmp_eq  i4 %tmp_710, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_55"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:560 %select_ln42_52 = select i1 %and_ln42_92, i1 %icmp_ln42_54, i1 %icmp_ln42_55

]]></Node>
<StgValue><ssdm name="select_ln42_52"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:561 %tmp_1762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_13, i32 28

]]></Node>
<StgValue><ssdm name="tmp_1762"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:562 %xor_ln42_69 = xor i1 %tmp_1762, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_69"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:563 %and_ln42_93 = and i1 %icmp_ln42_53, i1 %xor_ln42_69

]]></Node>
<StgValue><ssdm name="and_ln42_93"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:564 %select_ln42_53 = select i1 %and_ln42_92, i1 %and_ln42_93, i1 %icmp_ln42_54

]]></Node>
<StgValue><ssdm name="select_ln42_53"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:565 %and_ln42_94 = and i1 %and_ln42_92, i1 %icmp_ln42_54

]]></Node>
<StgValue><ssdm name="and_ln42_94"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:566 %xor_ln42_53 = xor i1 %select_ln42_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_53"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:567 %or_ln42_53 = or i1 %tmp_1761, i1 %xor_ln42_53

]]></Node>
<StgValue><ssdm name="or_ln42_53"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:568 %xor_ln42_54 = xor i1 %tmp_1757, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_54"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:569 %and_ln42_95 = and i1 %or_ln42_53, i1 %xor_ln42_54

]]></Node>
<StgValue><ssdm name="and_ln42_95"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:570 %and_ln42_96 = and i1 %tmp_1761, i1 %select_ln42_53

]]></Node>
<StgValue><ssdm name="and_ln42_96"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:571 %or_ln42_54 = or i1 %and_ln42_94, i1 %and_ln42_96

]]></Node>
<StgValue><ssdm name="or_ln42_54"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:572 %xor_ln42_55 = xor i1 %or_ln42_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_55"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:573 %and_ln42_97 = and i1 %tmp_1757, i1 %xor_ln42_55

]]></Node>
<StgValue><ssdm name="and_ln42_97"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:574 %select_ln42_54 = select i1 %and_ln42_95, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln42_54"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:575 %or_ln42_55 = or i1 %and_ln42_95, i1 %and_ln42_97

]]></Node>
<StgValue><ssdm name="or_ln42_55"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:576 %select_ln42_55 = select i1 %or_ln42_55, i16 %select_ln42_54, i16 %add_ln42_13

]]></Node>
<StgValue><ssdm name="select_ln42_55"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:577 %sext_ln58 = sext i16 %select_ln42_3

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:578 %sext_ln58_1 = sext i16 %select_ln42_11

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:579 %add_ln58_1 = add i16 %select_ln42_11, i16 %select_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:580 %add_ln58 = add i17 %sext_ln58_1, i17 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:581 %tmp_1763 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1763"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:582 %tmp_1764 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1764"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:583 %xor_ln58 = xor i1 %tmp_1763, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:584 %and_ln58 = and i1 %tmp_1764, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:585 %xor_ln58_1 = xor i1 %tmp_1764, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_1"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:586 %and_ln58_1 = and i1 %tmp_1763, i1 %xor_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln58_1"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:587 %xor_ln58_2 = xor i1 %tmp_1763, i1 %tmp_1764

]]></Node>
<StgValue><ssdm name="xor_ln58_2"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:588 %xor_ln58_3 = xor i1 %xor_ln58_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_3"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:589 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_3

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:590 %select_ln58 = select i1 %xor_ln58_2, i16 32767, i16 %add_ln58_1

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:591 %select_ln58_1 = select i1 %and_ln58_1, i16 32768, i16 %add_ln58_1

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:592 %select_ln58_2 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_1

]]></Node>
<StgValue><ssdm name="select_ln58_2"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:593 %sext_ln58_2 = sext i16 %select_ln42_7

]]></Node>
<StgValue><ssdm name="sext_ln58_2"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:594 %sext_ln58_3 = sext i16 %select_ln42_15

]]></Node>
<StgValue><ssdm name="sext_ln58_3"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:595 %add_ln58_2 = add i16 %select_ln42_15, i16 %select_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:596 %add_ln58_3 = add i17 %sext_ln58_3, i17 %sext_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_3"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:597 %tmp_1765 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_3, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1765"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:598 %tmp_1766 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1766"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:599 %xor_ln58_4 = xor i1 %tmp_1765, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_4"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:600 %and_ln58_2 = and i1 %tmp_1766, i1 %xor_ln58_4

]]></Node>
<StgValue><ssdm name="and_ln58_2"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:601 %xor_ln58_5 = xor i1 %tmp_1766, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:602 %and_ln58_3 = and i1 %tmp_1765, i1 %xor_ln58_5

]]></Node>
<StgValue><ssdm name="and_ln58_3"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:603 %xor_ln58_6 = xor i1 %tmp_1765, i1 %tmp_1766

]]></Node>
<StgValue><ssdm name="xor_ln58_6"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:604 %xor_ln58_7 = xor i1 %xor_ln58_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_7"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:605 %or_ln58_1 = or i1 %and_ln58_2, i1 %xor_ln58_7

]]></Node>
<StgValue><ssdm name="or_ln58_1"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:606 %select_ln58_3 = select i1 %xor_ln58_6, i16 32767, i16 %add_ln58_2

]]></Node>
<StgValue><ssdm name="select_ln58_3"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:607 %select_ln58_4 = select i1 %and_ln58_3, i16 32768, i16 %add_ln58_2

]]></Node>
<StgValue><ssdm name="select_ln58_4"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:608 %select_ln58_5 = select i1 %or_ln58_1, i16 %select_ln58_3, i16 %select_ln58_4

]]></Node>
<StgValue><ssdm name="select_ln58_5"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:609 %sext_ln58_4 = sext i16 %select_ln58_2

]]></Node>
<StgValue><ssdm name="sext_ln58_4"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:610 %sext_ln58_5 = sext i16 %select_ln42_19

]]></Node>
<StgValue><ssdm name="sext_ln58_5"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:611 %add_ln58_4 = add i16 %select_ln42_19, i16 %select_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_4"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:612 %add_ln58_5 = add i17 %sext_ln58_5, i17 %sext_ln58_4

]]></Node>
<StgValue><ssdm name="add_ln58_5"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:613 %tmp_1767 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_5, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1767"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:614 %tmp_1768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1768"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:615 %xor_ln58_8 = xor i1 %tmp_1767, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_8"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:616 %and_ln58_4 = and i1 %tmp_1768, i1 %xor_ln58_8

]]></Node>
<StgValue><ssdm name="and_ln58_4"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:617 %xor_ln58_9 = xor i1 %tmp_1768, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_9"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:618 %and_ln58_5 = and i1 %tmp_1767, i1 %xor_ln58_9

]]></Node>
<StgValue><ssdm name="and_ln58_5"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:619 %xor_ln58_10 = xor i1 %tmp_1767, i1 %tmp_1768

]]></Node>
<StgValue><ssdm name="xor_ln58_10"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:620 %xor_ln58_11 = xor i1 %xor_ln58_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_11"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:621 %or_ln58_2 = or i1 %and_ln58_4, i1 %xor_ln58_11

]]></Node>
<StgValue><ssdm name="or_ln58_2"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:622 %select_ln58_6 = select i1 %xor_ln58_10, i16 32767, i16 %add_ln58_4

]]></Node>
<StgValue><ssdm name="select_ln58_6"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:623 %select_ln58_7 = select i1 %and_ln58_5, i16 32768, i16 %add_ln58_4

]]></Node>
<StgValue><ssdm name="select_ln58_7"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:624 %select_ln58_8 = select i1 %or_ln58_2, i16 %select_ln58_6, i16 %select_ln58_7

]]></Node>
<StgValue><ssdm name="select_ln58_8"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:625 %sext_ln58_6 = sext i16 %select_ln58_5

]]></Node>
<StgValue><ssdm name="sext_ln58_6"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:626 %sext_ln58_7 = sext i16 %select_ln42_23

]]></Node>
<StgValue><ssdm name="sext_ln58_7"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:627 %add_ln58_6 = add i16 %select_ln42_23, i16 %select_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln58_6"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:628 %add_ln58_7 = add i17 %sext_ln58_7, i17 %sext_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_7"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:629 %tmp_1769 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_7, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1769"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:630 %tmp_1770 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1770"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:631 %xor_ln58_12 = xor i1 %tmp_1769, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_12"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:632 %and_ln58_6 = and i1 %tmp_1770, i1 %xor_ln58_12

]]></Node>
<StgValue><ssdm name="and_ln58_6"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:633 %xor_ln58_13 = xor i1 %tmp_1770, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_13"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:634 %and_ln58_7 = and i1 %tmp_1769, i1 %xor_ln58_13

]]></Node>
<StgValue><ssdm name="and_ln58_7"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:635 %xor_ln58_14 = xor i1 %tmp_1769, i1 %tmp_1770

]]></Node>
<StgValue><ssdm name="xor_ln58_14"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:636 %xor_ln58_15 = xor i1 %xor_ln58_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_15"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:637 %or_ln58_3 = or i1 %and_ln58_6, i1 %xor_ln58_15

]]></Node>
<StgValue><ssdm name="or_ln58_3"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:638 %select_ln58_9 = select i1 %xor_ln58_14, i16 32767, i16 %add_ln58_6

]]></Node>
<StgValue><ssdm name="select_ln58_9"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:639 %select_ln58_10 = select i1 %and_ln58_7, i16 32768, i16 %add_ln58_6

]]></Node>
<StgValue><ssdm name="select_ln58_10"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:640 %select_ln58_11 = select i1 %or_ln58_3, i16 %select_ln58_9, i16 %select_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58_11"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:641 %sext_ln58_8 = sext i16 %select_ln58_8

]]></Node>
<StgValue><ssdm name="sext_ln58_8"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:642 %sext_ln58_9 = sext i16 %select_ln42_27

]]></Node>
<StgValue><ssdm name="sext_ln58_9"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:643 %add_ln58_8 = add i16 %select_ln42_27, i16 %select_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln58_8"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:644 %add_ln58_9 = add i17 %sext_ln58_9, i17 %sext_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln58_9"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:645 %tmp_1771 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_9, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1771"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:646 %tmp_1772 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1772"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:657 %sext_ln58_10 = sext i16 %select_ln58_11

]]></Node>
<StgValue><ssdm name="sext_ln58_10"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:658 %sext_ln58_11 = sext i16 %select_ln42_31

]]></Node>
<StgValue><ssdm name="sext_ln58_11"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:659 %add_ln58_10 = add i16 %select_ln42_31, i16 %select_ln58_11

]]></Node>
<StgValue><ssdm name="add_ln58_10"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:660 %add_ln58_11 = add i17 %sext_ln58_11, i17 %sext_ln58_10

]]></Node>
<StgValue><ssdm name="add_ln58_11"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:661 %tmp_1773 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_11, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1773"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:662 %tmp_1774 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1774"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:647 %xor_ln58_16 = xor i1 %tmp_1771, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_16"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:648 %and_ln58_8 = and i1 %tmp_1772, i1 %xor_ln58_16

]]></Node>
<StgValue><ssdm name="and_ln58_8"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:649 %xor_ln58_17 = xor i1 %tmp_1772, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_17"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:650 %and_ln58_9 = and i1 %tmp_1771, i1 %xor_ln58_17

]]></Node>
<StgValue><ssdm name="and_ln58_9"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:651 %xor_ln58_18 = xor i1 %tmp_1771, i1 %tmp_1772

]]></Node>
<StgValue><ssdm name="xor_ln58_18"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:652 %xor_ln58_19 = xor i1 %xor_ln58_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_19"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:653 %or_ln58_4 = or i1 %and_ln58_8, i1 %xor_ln58_19

]]></Node>
<StgValue><ssdm name="or_ln58_4"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:654 %select_ln58_12 = select i1 %xor_ln58_18, i16 32767, i16 %add_ln58_8

]]></Node>
<StgValue><ssdm name="select_ln58_12"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:655 %select_ln58_13 = select i1 %and_ln58_9, i16 32768, i16 %add_ln58_8

]]></Node>
<StgValue><ssdm name="select_ln58_13"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:656 %select_ln58_14 = select i1 %or_ln58_4, i16 %select_ln58_12, i16 %select_ln58_13

]]></Node>
<StgValue><ssdm name="select_ln58_14"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:663 %xor_ln58_20 = xor i1 %tmp_1773, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_20"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:664 %and_ln58_10 = and i1 %tmp_1774, i1 %xor_ln58_20

]]></Node>
<StgValue><ssdm name="and_ln58_10"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:665 %xor_ln58_21 = xor i1 %tmp_1774, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_21"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:666 %and_ln58_11 = and i1 %tmp_1773, i1 %xor_ln58_21

]]></Node>
<StgValue><ssdm name="and_ln58_11"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:667 %xor_ln58_22 = xor i1 %tmp_1773, i1 %tmp_1774

]]></Node>
<StgValue><ssdm name="xor_ln58_22"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:668 %xor_ln58_23 = xor i1 %xor_ln58_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_23"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:669 %or_ln58_5 = or i1 %and_ln58_10, i1 %xor_ln58_23

]]></Node>
<StgValue><ssdm name="or_ln58_5"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:670 %select_ln58_15 = select i1 %xor_ln58_22, i16 32767, i16 %add_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58_15"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:671 %select_ln58_16 = select i1 %and_ln58_11, i16 32768, i16 %add_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58_16"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:672 %select_ln58_17 = select i1 %or_ln58_5, i16 %select_ln58_15, i16 %select_ln58_16

]]></Node>
<StgValue><ssdm name="select_ln58_17"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:673 %sext_ln58_12 = sext i16 %select_ln58_14

]]></Node>
<StgValue><ssdm name="sext_ln58_12"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:674 %sext_ln58_13 = sext i16 %select_ln42_35

]]></Node>
<StgValue><ssdm name="sext_ln58_13"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:675 %add_ln58_12 = add i16 %select_ln42_35, i16 %select_ln58_14

]]></Node>
<StgValue><ssdm name="add_ln58_12"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:676 %add_ln58_13 = add i17 %sext_ln58_13, i17 %sext_ln58_12

]]></Node>
<StgValue><ssdm name="add_ln58_13"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:677 %tmp_1775 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_13, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1775"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:678 %tmp_1776 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1776"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:679 %xor_ln58_24 = xor i1 %tmp_1775, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_24"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:680 %and_ln58_12 = and i1 %tmp_1776, i1 %xor_ln58_24

]]></Node>
<StgValue><ssdm name="and_ln58_12"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:681 %xor_ln58_25 = xor i1 %tmp_1776, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_25"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:682 %and_ln58_13 = and i1 %tmp_1775, i1 %xor_ln58_25

]]></Node>
<StgValue><ssdm name="and_ln58_13"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:683 %xor_ln58_26 = xor i1 %tmp_1775, i1 %tmp_1776

]]></Node>
<StgValue><ssdm name="xor_ln58_26"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:684 %xor_ln58_27 = xor i1 %xor_ln58_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_27"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:685 %or_ln58_6 = or i1 %and_ln58_12, i1 %xor_ln58_27

]]></Node>
<StgValue><ssdm name="or_ln58_6"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:686 %select_ln58_18 = select i1 %xor_ln58_26, i16 32767, i16 %add_ln58_12

]]></Node>
<StgValue><ssdm name="select_ln58_18"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:687 %select_ln58_19 = select i1 %and_ln58_13, i16 32768, i16 %add_ln58_12

]]></Node>
<StgValue><ssdm name="select_ln58_19"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:688 %select_ln58_20 = select i1 %or_ln58_6, i16 %select_ln58_18, i16 %select_ln58_19

]]></Node>
<StgValue><ssdm name="select_ln58_20"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:689 %sext_ln58_14 = sext i16 %select_ln58_17

]]></Node>
<StgValue><ssdm name="sext_ln58_14"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:690 %sext_ln58_15 = sext i16 %select_ln42_39

]]></Node>
<StgValue><ssdm name="sext_ln58_15"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:691 %add_ln58_14 = add i16 %select_ln42_39, i16 %select_ln58_17

]]></Node>
<StgValue><ssdm name="add_ln58_14"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:692 %add_ln58_15 = add i17 %sext_ln58_15, i17 %sext_ln58_14

]]></Node>
<StgValue><ssdm name="add_ln58_15"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:693 %tmp_1777 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1777"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:694 %tmp_1778 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1778"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:695 %xor_ln58_28 = xor i1 %tmp_1777, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_28"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:696 %and_ln58_14 = and i1 %tmp_1778, i1 %xor_ln58_28

]]></Node>
<StgValue><ssdm name="and_ln58_14"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:697 %xor_ln58_29 = xor i1 %tmp_1778, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_29"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:698 %and_ln58_15 = and i1 %tmp_1777, i1 %xor_ln58_29

]]></Node>
<StgValue><ssdm name="and_ln58_15"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:699 %xor_ln58_30 = xor i1 %tmp_1777, i1 %tmp_1778

]]></Node>
<StgValue><ssdm name="xor_ln58_30"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:700 %xor_ln58_31 = xor i1 %xor_ln58_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_31"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:701 %or_ln58_7 = or i1 %and_ln58_14, i1 %xor_ln58_31

]]></Node>
<StgValue><ssdm name="or_ln58_7"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:702 %select_ln58_21 = select i1 %xor_ln58_30, i16 32767, i16 %add_ln58_14

]]></Node>
<StgValue><ssdm name="select_ln58_21"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:703 %select_ln58_22 = select i1 %and_ln58_15, i16 32768, i16 %add_ln58_14

]]></Node>
<StgValue><ssdm name="select_ln58_22"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:704 %select_ln58_23 = select i1 %or_ln58_7, i16 %select_ln58_21, i16 %select_ln58_22

]]></Node>
<StgValue><ssdm name="select_ln58_23"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:705 %sext_ln58_16 = sext i16 %select_ln58_20

]]></Node>
<StgValue><ssdm name="sext_ln58_16"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:706 %sext_ln58_17 = sext i16 %select_ln42_43

]]></Node>
<StgValue><ssdm name="sext_ln58_17"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:707 %add_ln58_16 = add i16 %select_ln42_43, i16 %select_ln58_20

]]></Node>
<StgValue><ssdm name="add_ln58_16"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:708 %add_ln58_17 = add i17 %sext_ln58_17, i17 %sext_ln58_16

]]></Node>
<StgValue><ssdm name="add_ln58_17"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:709 %tmp_1779 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_17, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1779"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:710 %tmp_1780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1780"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:711 %xor_ln58_32 = xor i1 %tmp_1779, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_32"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:712 %and_ln58_16 = and i1 %tmp_1780, i1 %xor_ln58_32

]]></Node>
<StgValue><ssdm name="and_ln58_16"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:713 %xor_ln58_33 = xor i1 %tmp_1780, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_33"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:714 %and_ln58_17 = and i1 %tmp_1779, i1 %xor_ln58_33

]]></Node>
<StgValue><ssdm name="and_ln58_17"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:715 %xor_ln58_34 = xor i1 %tmp_1779, i1 %tmp_1780

]]></Node>
<StgValue><ssdm name="xor_ln58_34"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:716 %xor_ln58_35 = xor i1 %xor_ln58_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_35"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:717 %or_ln58_8 = or i1 %and_ln58_16, i1 %xor_ln58_35

]]></Node>
<StgValue><ssdm name="or_ln58_8"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:718 %select_ln58_24 = select i1 %xor_ln58_34, i16 32767, i16 %add_ln58_16

]]></Node>
<StgValue><ssdm name="select_ln58_24"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:719 %select_ln58_25 = select i1 %and_ln58_17, i16 32768, i16 %add_ln58_16

]]></Node>
<StgValue><ssdm name="select_ln58_25"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:720 %select_ln58_26 = select i1 %or_ln58_8, i16 %select_ln58_24, i16 %select_ln58_25

]]></Node>
<StgValue><ssdm name="select_ln58_26"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:721 %sext_ln58_18 = sext i16 %select_ln58_23

]]></Node>
<StgValue><ssdm name="sext_ln58_18"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:722 %sext_ln58_19 = sext i16 %select_ln42_47

]]></Node>
<StgValue><ssdm name="sext_ln58_19"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:723 %add_ln58_18 = add i16 %select_ln42_47, i16 %select_ln58_23

]]></Node>
<StgValue><ssdm name="add_ln58_18"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:724 %add_ln58_19 = add i17 %sext_ln58_19, i17 %sext_ln58_18

]]></Node>
<StgValue><ssdm name="add_ln58_19"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:725 %tmp_1781 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_19, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1781"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:726 %tmp_1782 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1782"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:727 %xor_ln58_36 = xor i1 %tmp_1781, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_36"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:728 %and_ln58_18 = and i1 %tmp_1782, i1 %xor_ln58_36

]]></Node>
<StgValue><ssdm name="and_ln58_18"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:729 %xor_ln58_37 = xor i1 %tmp_1782, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_37"/></StgValue>
</operation>

<operation id="734" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:730 %and_ln58_19 = and i1 %tmp_1781, i1 %xor_ln58_37

]]></Node>
<StgValue><ssdm name="and_ln58_19"/></StgValue>
</operation>

<operation id="735" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:731 %xor_ln58_38 = xor i1 %tmp_1781, i1 %tmp_1782

]]></Node>
<StgValue><ssdm name="xor_ln58_38"/></StgValue>
</operation>

<operation id="736" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:732 %xor_ln58_39 = xor i1 %xor_ln58_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_39"/></StgValue>
</operation>

<operation id="737" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:733 %or_ln58_9 = or i1 %and_ln58_18, i1 %xor_ln58_39

]]></Node>
<StgValue><ssdm name="or_ln58_9"/></StgValue>
</operation>

<operation id="738" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:734 %select_ln58_27 = select i1 %xor_ln58_38, i16 32767, i16 %add_ln58_18

]]></Node>
<StgValue><ssdm name="select_ln58_27"/></StgValue>
</operation>

<operation id="739" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:735 %select_ln58_28 = select i1 %and_ln58_19, i16 32768, i16 %add_ln58_18

]]></Node>
<StgValue><ssdm name="select_ln58_28"/></StgValue>
</operation>

<operation id="740" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:736 %select_ln58_29 = select i1 %or_ln58_9, i16 %select_ln58_27, i16 %select_ln58_28

]]></Node>
<StgValue><ssdm name="select_ln58_29"/></StgValue>
</operation>

<operation id="741" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:737 %sext_ln58_20 = sext i16 %select_ln58_26

]]></Node>
<StgValue><ssdm name="sext_ln58_20"/></StgValue>
</operation>

<operation id="742" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:738 %sext_ln58_21 = sext i16 %select_ln42_51

]]></Node>
<StgValue><ssdm name="sext_ln58_21"/></StgValue>
</operation>

<operation id="743" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:739 %add_ln58_20 = add i16 %select_ln42_51, i16 %select_ln58_26

]]></Node>
<StgValue><ssdm name="add_ln58_20"/></StgValue>
</operation>

<operation id="744" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:740 %add_ln58_21 = add i17 %sext_ln58_21, i17 %sext_ln58_20

]]></Node>
<StgValue><ssdm name="add_ln58_21"/></StgValue>
</operation>

<operation id="745" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:741 %tmp_1783 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_21, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1783"/></StgValue>
</operation>

<operation id="746" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:742 %tmp_1784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1784"/></StgValue>
</operation>

<operation id="747" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:743 %xor_ln58_40 = xor i1 %tmp_1783, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_40"/></StgValue>
</operation>

<operation id="748" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:744 %and_ln58_20 = and i1 %tmp_1784, i1 %xor_ln58_40

]]></Node>
<StgValue><ssdm name="and_ln58_20"/></StgValue>
</operation>

<operation id="749" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:745 %xor_ln58_41 = xor i1 %tmp_1784, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_41"/></StgValue>
</operation>

<operation id="750" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:746 %and_ln58_21 = and i1 %tmp_1783, i1 %xor_ln58_41

]]></Node>
<StgValue><ssdm name="and_ln58_21"/></StgValue>
</operation>

<operation id="751" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:747 %xor_ln58_42 = xor i1 %tmp_1783, i1 %tmp_1784

]]></Node>
<StgValue><ssdm name="xor_ln58_42"/></StgValue>
</operation>

<operation id="752" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:748 %xor_ln58_43 = xor i1 %xor_ln58_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_43"/></StgValue>
</operation>

<operation id="753" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:749 %or_ln58_10 = or i1 %and_ln58_20, i1 %xor_ln58_43

]]></Node>
<StgValue><ssdm name="or_ln58_10"/></StgValue>
</operation>

<operation id="754" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:750 %select_ln58_30 = select i1 %xor_ln58_42, i16 32767, i16 %add_ln58_20

]]></Node>
<StgValue><ssdm name="select_ln58_30"/></StgValue>
</operation>

<operation id="755" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:751 %select_ln58_31 = select i1 %and_ln58_21, i16 32768, i16 %add_ln58_20

]]></Node>
<StgValue><ssdm name="select_ln58_31"/></StgValue>
</operation>

<operation id="756" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:752 %select_ln58_32 = select i1 %or_ln58_10, i16 %select_ln58_30, i16 %select_ln58_31

]]></Node>
<StgValue><ssdm name="select_ln58_32"/></StgValue>
</operation>

<operation id="757" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:753 %sext_ln58_22 = sext i16 %select_ln58_29

]]></Node>
<StgValue><ssdm name="sext_ln58_22"/></StgValue>
</operation>

<operation id="758" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="17" op_0_bw="16">
<![CDATA[
entry_ifconv:754 %sext_ln58_23 = sext i16 %select_ln42_55

]]></Node>
<StgValue><ssdm name="sext_ln58_23"/></StgValue>
</operation>

<operation id="759" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:755 %add_ln58_22 = add i16 %select_ln42_55, i16 %select_ln58_29

]]></Node>
<StgValue><ssdm name="add_ln58_22"/></StgValue>
</operation>

<operation id="760" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry_ifconv:756 %add_ln58_23 = add i17 %sext_ln58_23, i17 %sext_ln58_22

]]></Node>
<StgValue><ssdm name="add_ln58_23"/></StgValue>
</operation>

<operation id="761" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry_ifconv:757 %tmp_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_23, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1785"/></StgValue>
</operation>

<operation id="762" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:758 %tmp_1786 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1786"/></StgValue>
</operation>

<operation id="763" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:759 %xor_ln58_44 = xor i1 %tmp_1785, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_44"/></StgValue>
</operation>

<operation id="764" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:760 %and_ln58_22 = and i1 %tmp_1786, i1 %xor_ln58_44

]]></Node>
<StgValue><ssdm name="and_ln58_22"/></StgValue>
</operation>

<operation id="765" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:761 %xor_ln58_45 = xor i1 %tmp_1786, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_45"/></StgValue>
</operation>

<operation id="766" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:762 %and_ln58_23 = and i1 %tmp_1785, i1 %xor_ln58_45

]]></Node>
<StgValue><ssdm name="and_ln58_23"/></StgValue>
</operation>

<operation id="767" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:763 %xor_ln58_46 = xor i1 %tmp_1785, i1 %tmp_1786

]]></Node>
<StgValue><ssdm name="xor_ln58_46"/></StgValue>
</operation>

<operation id="768" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:764 %xor_ln58_47 = xor i1 %xor_ln58_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_47"/></StgValue>
</operation>

<operation id="769" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:765 %or_ln58_11 = or i1 %and_ln58_22, i1 %xor_ln58_47

]]></Node>
<StgValue><ssdm name="or_ln58_11"/></StgValue>
</operation>

<operation id="770" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:766 %select_ln58_33 = select i1 %xor_ln58_46, i16 32767, i16 %add_ln58_22

]]></Node>
<StgValue><ssdm name="select_ln58_33"/></StgValue>
</operation>

<operation id="771" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:767 %select_ln58_34 = select i1 %and_ln58_23, i16 32768, i16 %add_ln58_22

]]></Node>
<StgValue><ssdm name="select_ln58_34"/></StgValue>
</operation>

<operation id="772" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:768 %select_ln58_35 = select i1 %or_ln58_11, i16 %select_ln58_33, i16 %select_ln58_34

]]></Node>
<StgValue><ssdm name="select_ln58_35"/></StgValue>
</operation>

<operation id="773" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry_ifconv:769 %mrv = insertvalue i32 <undef>, i16 %select_ln58_32

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="774" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="16">
<![CDATA[
entry_ifconv:770 %mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_35

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="775" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:771 %ret_ln68 = ret i32 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
