set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {socv2.vo socv2_v.sdo}}
	{{"Fast Model"} {socv2_fast.vo socv2_v_fast.sdo}}
}
