`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  9 2025 16:44:27 CST (Jun  9 2025 08:44:27 UTC)

module dut_LessThan_2Ux8U_1U_4(in2, in1, out1);
  input [1:0] in2;
  input [7:0] in1;
  output out1;
  wire [1:0] in2;
  wire [7:0] in1;
  wire out1;
  wire lt_16_36_n_0, lt_16_36_n_1, lt_16_36_n_2, lt_16_36_n_3,
       lt_16_36_n_4, lt_16_36_n_5;
  OAI211X1 lt_16_36_g104(.A0 (lt_16_36_n_2), .A1 (lt_16_36_n_5), .B0
       (lt_16_36_n_4), .C0 (lt_16_36_n_3), .Y (out1));
  AOI22X1 lt_16_36_g105(.A0 (in1[0]), .A1 (lt_16_36_n_0), .B0 (in1[1]),
       .B1 (lt_16_36_n_1), .Y (lt_16_36_n_5));
  NOR4X1 lt_16_36_g106(.A (in1[7]), .B (in1[6]), .C (in1[5]), .D
       (in1[4]), .Y (lt_16_36_n_4));
  NOR2X1 lt_16_36_g107(.A (in1[3]), .B (in1[2]), .Y (lt_16_36_n_3));
  NOR2X1 lt_16_36_g108(.A (lt_16_36_n_1), .B (in1[1]), .Y
       (lt_16_36_n_2));
  INVX1 lt_16_36_g109(.A (in2[1]), .Y (lt_16_36_n_1));
  INVX1 lt_16_36_g110(.A (in2[0]), .Y (lt_16_36_n_0));
endmodule


