// src/prefill/fp4/moe_fp4.cu - see include/basalt/prefill/moe_fp4.hpp.
// The block-scaled MMA wrapper and the tile structure (64 tokens x 128 weight rows per block, eight warps, activation
// fragments through ldmatrix, scale registers per 64-wide K step) follow Infernix's grouped NVFP4 GEMM
// (src/ops/offloaded_sparse_moe/cuda/wide_expert.cuh, src/ops/common/mma.cuh).
// Adapted from Infernix (Ian Ranson and contributors), Apache-2.0: see THIRD_PARTY_LICENSES.
#include "basalt/prefill/moe_fp4.hpp"

#include <cuda_fp16.h>
#include <cuda_fp8.h>
#include <cuda_runtime.h>

#include <atomic>
#include <cstdio>
#include <cstdlib>

namespace basalt::prefill::fp4 {
namespace {

constexpr int kRowsPerBlock = 128;
constexpr int kKTile = 128;                         // values per pipeline stage
constexpr int kStages = 4;
constexpr int kACodeBytes = kTileTokens * kKTile / 2;   // 4096
constexpr int kAScaleBytes = kTileTokens * kKTile / 16; // 512
constexpr int kAStage = kACodeBytes + kAScaleBytes;     // 4608
constexpr int kBRowBytes = kKTile / 64 * 36;            // 72
constexpr int kBStage = kRowsPerBlock * kBRowBytes;     // 9216
constexpr int kSmem = kStages * (kAStage + kBStage);
constexpr int kThreads = 256;

void ck(cudaError_t e, const char* what) {
    if (e != cudaSuccess) {
        std::fprintf(stderr, "prefill fp4: %s: %s\n", what, cudaGetErrorString(e));
        std::exit(1);
    }
}

__device__ __forceinline__ uint32_t smem_addr(const void* p) { return (uint32_t) __cvta_generic_to_shared(p); }

__device__ __forceinline__ void ldmatrix_x4(unsigned& r0, unsigned& r1, unsigned& r2, unsigned& r3, unsigned addr) {
    asm volatile("ldmatrix.sync.aligned.m8n8.x4.shared.b16 {%0,%1,%2,%3}, [%4];\n"
                 : "=r"(r0), "=r"(r1), "=r"(r2), "=r"(r3) : "r"(addr));
}

// c += A (16 tokens x 64 values, E2M1 with a UE4M3 scale per 16) * B (64 x 8 weight rows, same format)
__device__ __forceinline__ void mma_fp4(float* c, const unsigned* a, unsigned b0, unsigned b1, unsigned sfa,
                                        unsigned sfb) {
    constexpr unsigned short kId = 0;
    asm volatile("mma.sync.aligned.kind::mxf4nvf4.block_scale.scale_vec::4X.m16n8k64.row.col.f32.e2m1.e2m1.f32.ue4m3 "
                 "{%0,%1,%2,%3}, {%4,%5,%6,%7}, {%8,%9}, {%0,%1,%2,%3}, {%10}, {%11,%12}, {%13}, {%14,%15};\n"
                 : "+f"(c[0]), "+f"(c[1]), "+f"(c[2]), "+f"(c[3])
                 : "r"(a[0]), "r"(a[1]), "r"(a[2]), "r"(a[3]), "r"(b0), "r"(b1), "r"(sfa), "h"(kId), "h"(kId),
                   "r"(sfb), "h"(kId), "h"(kId));
}

__device__ __forceinline__ void cp_async8(void* dst, const void* src) {
    asm volatile("cp.async.ca.shared.global [%0], [%1], 8;\n" ::"r"(smem_addr(dst)), "l"(src));
}
__device__ __forceinline__ void cp_async16(void* dst, const void* src) {
    asm volatile("cp.async.cg.shared.global [%0], [%1], 16;\n" ::"r"(smem_addr(dst)), "l"(src));
}
__device__ __forceinline__ void cp_commit() { asm volatile("cp.async.commit_group;\n" ::); }
template <int N> __device__ __forceinline__ void cp_wait() { asm volatile("cp.async.wait_group %0;\n" ::"n"(N)); }

// the byte of a 64-byte tile row holding logical byte lb of row rr: the four 16-byte chunks rotate with the row so
// that eight rows of an ldmatrix read different banks
__device__ __forceinline__ int swz(int rr, int lb) { return (((lb >> 4) ^ ((rr >> 1) & 3)) << 4) + (lb & 15); }

// ------------------------------------------------------------------------------------------ planning

__global__ void plan_kernel(const int32_t* __restrict__ bounds, int n, int32_t* __restrict__ tile_off) {
    if (threadIdx.x != 0) return;
    int t = 0;
    for (int j = 0; j < n; ++j) {
        tile_off[j] = t;
        t += (bounds[j + 1] - bounds[j] + kTileTokens - 1) / kTileTokens;
    }
    tile_off[n] = t;
}

__global__ void rebase_kernel(const int32_t* __restrict__ bounds, int n, int32_t* __restrict__ out) {
    const int i = threadIdx.x;
    if (i <= n) out[i] = bounds[i] - bounds[0];
}

// ---------------------------------------------------------------------------------------- quantizer

// One warp per row: token scale g = amax / (6 * 448); per 16 values a UE4M3 scale of block amax / (6 g); codes
// round to nearest even on x / (scale * g).  A sub-block's 8 bytes hold value j in the low nibble of byte j and value
// j + 8 in the high one (the layout of an NVFP4 weight sub-block).
template <int NBL>
__global__ void quantize_kernel(const float* __restrict__ x, const int32_t* __restrict__ ids,
                                const int32_t* __restrict__ bounds, const int32_t* __restrict__ tile_off, int n,
                                uint8_t* __restrict__ a4, float* __restrict__ gs, int cols, int64_t ld, int64_t rows) {
    const int lane = threadIdx.x & 31;
    const int64_t r = (int64_t) blockIdx.x * (blockDim.x >> 5) + (threadIdx.x >> 5);
    if (r >= rows) return;
    int lo = 0, hi = n;   // the segment: last j with bounds[j] <= r
    while (hi - lo > 1) {
        const int mid = (lo + hi) >> 1;
        if (bounds[mid] <= r) lo = mid; else hi = mid;
    }
    const int64_t pos = (int64_t) tile_off[lo] * kTileTokens + (r - bounds[lo]);
    const int64_t tile = pos / kTileTokens;
    const int rr = (int) (pos % kTileTokens);
    const int nkt = cols / kKTile, nb = cols / 16;
    const float* xr = x + (ids ? ids[r] : r) * ld;
    float bm[NBL];
    float amax = 0.0f;
#pragma unroll
    for (int i = 0; i < NBL; ++i) {
        const int b = lane + 32 * i;
        float m = 0.0f;
        if (b < nb) {
            const float4* p = (const float4*) (xr + 16 * b);
#pragma unroll
            for (int q = 0; q < 4; ++q) {
                const float4 v = p[q];
                m = fmaxf(m, fmaxf(fmaxf(fabsf(v.x), fabsf(v.y)), fmaxf(fabsf(v.z), fabsf(v.w))));
            }
        }
        bm[i] = m;
        amax = fmaxf(amax, m);
    }
#pragma unroll
    for (int o = 16; o > 0; o >>= 1) amax = fmaxf(amax, __shfl_xor_sync(0xffffffffu, amax, o));
    const float g = amax * (1.0f / (6.0f * 448.0f));
    if (lane == 0) gs[pos] = g;
    const float inv_g = amax > 0.0f ? 1.0f / g : 0.0f;
    uint8_t* tbase = a4 + tile * ((int64_t) nkt * kAStage);
#pragma unroll
    for (int i = 0; i < NBL; ++i) {
        const int b = lane + 32 * i;
        if (b >= nb) continue;
        const __nv_fp8_storage_t sb = __nv_cvt_float_to_fp8(bm[i] * inv_g * (1.0f / 6.0f), __NV_SATFINITE, __NV_E4M3);
        const float sd = __half2float(__half(__nv_cvt_fp8_to_halfraw(sb, __NV_E4M3)));
        const float inv = sd > 0.0f ? 1.0f / (sd * g) : 0.0f;
        const float4* p = (const float4*) (xr + 16 * b);
        float v[16];
#pragma unroll
        for (int q = 0; q < 4; ++q) {
            const float4 t = p[q];
            v[4 * q] = t.x * inv; v[4 * q + 1] = t.y * inv; v[4 * q + 2] = t.z * inv; v[4 * q + 3] = t.w * inv;
        }
        uint32_t w[2] = {0, 0};
#pragma unroll
        for (int j = 0; j < 8; ++j) {
            unsigned short c;
            asm("{ .reg .b8 t; cvt.rn.satfinite.e2m1x2.f32 t, %2, %1; cvt.u16.u8 %0, t; }"
                : "=h"(c) : "f"(v[j]), "f"(v[j + 8]));
            w[j >> 2] |= (uint32_t) (c & 0xff) << (8 * (j & 3));
        }
        const int kt = b / 8, lb = (b % 8) * 8;
        uint8_t* ktp = tbase + (int64_t) kt * kAStage;
        *(uint2*) (ktp + rr * 64 + swz(rr, lb)) = make_uint2(w[0], w[1]);
        ktp[kACodeBytes + rr * 8 + (b % 8)] = (uint8_t) sb;
    }
}

// ----------------------------------------------------------------------------------------------- GEMM

struct GemmArgs {
    const uint8_t* blob[kMaxExperts];
    size_t w_off;
    int w_cols;
    const uint8_t* a4;
    const float* gs;
    const int32_t* bounds;
    const int32_t* tile_off;
    float* dst;
    int64_t ld_dst;
};

__device__ __forceinline__ void load_stage(int stage, int kt, uint8_t* smem, const uint8_t* a_src, const uint8_t* w_src,
                                           size_t row_bytes) {
    uint8_t* as = smem + stage * kAStage;
    uint8_t* bs = smem + kStages * kAStage + stage * kBStage;
    for (int i = threadIdx.x; i < kAStage / 16; i += kThreads) cp_async16(as + 16 * i, a_src + (size_t) kt * kAStage + 16 * i);
    for (int i = threadIdx.x; i < kRowsPerBlock * (kBRowBytes / 8); i += kThreads) {
        const int row = i / (kBRowBytes / 8), c = i % (kBRowBytes / 8);
        cp_async8(bs + row * kBRowBytes + 8 * c, w_src + (size_t) row * row_bytes + (size_t) kt * kBRowBytes + 8 * c);
    }
}

__global__ __launch_bounds__(kThreads, 2) void gemm_kernel(const GemmArgs a) {
    extern __shared__ __align__(1024) uint8_t smem[];
    const int j = blockIdx.z, tl = blockIdx.y, rb = blockIdx.x;
    const int cnt = a.bounds[j + 1] - a.bounds[j];
    if (tl * kTileTokens >= cnt) return;
    const int64_t tile = a.tile_off[j] + tl;
    const int nkt = a.w_cols / kKTile;
    const size_t row_bytes = (size_t) (a.w_cols / 64) * 36;
    const uint8_t* w_src = a.blob[j] + a.w_off + (size_t) rb * kRowsPerBlock * row_bytes;
    const uint8_t* a_src = a.a4 + tile * ((int64_t) nkt * kAStage);

    const int lane = threadIdx.x & 31, warp = threadIdx.x >> 5;
    const int warp_m = warp >> 2, warp_n = warp & 3;   // 2 token halves x 4 row quarters
    const int group = lane >> 2, tig = lane & 3;
    const int a_row = (lane & 7) + (((lane >> 3) & 1) << 3);
    const int a_col = (lane >> 4) * 16;
    const int sfa_row = ((lane & 1) << 3) | (lane >> 2);

    float acc[2][4][4] = {};
#pragma unroll
    for (int s = 0; s < kStages - 1; ++s) {
        if (s < nkt) load_stage(s, s, smem, a_src, w_src, row_bytes);
        cp_commit();
    }
    for (int kt = 0; kt < nkt; ++kt) {
        cp_wait<kStages - 2>();
        __syncthreads();
        if (kt + kStages - 1 < nkt) load_stage((kt + kStages - 1) % kStages, kt + kStages - 1, smem, a_src, w_src, row_bytes);
        cp_commit();
        const int stage = kt % kStages;
        const uint8_t* as = smem + stage * kAStage;
        const uint8_t* bs = smem + kStages * kAStage + stage * kBStage;
#pragma unroll
        for (int s = 0; s < 2; ++s) {
            unsigned af[2][4], asc[2];
#pragma unroll
            for (int mt = 0; mt < 2; ++mt) {
                const int row = warp_m * 32 + mt * 16 + a_row;
                ldmatrix_x4(af[mt][0], af[mt][1], af[mt][2], af[mt][3],
                            smem_addr(as + row * 64 + swz(row, s * 32 + a_col)));
                asc[mt] = *(const uint32_t*) (as + kACodeBytes + (warp_m * 32 + mt * 16 + sfa_row) * 8 + 4 * s);
            }
            unsigned b0[4], b1[4], sb[4];
#pragma unroll
            for (int r = 0; r < 4; ++r) {
                const uint8_t* p = bs + (warp_n * 32 + r * 8 + group) * kBRowBytes + s * 36;
                b0[r] = *(const uint32_t*) (p + 4 + 4 * tig);
                b1[r] = *(const uint32_t*) (p + 20 + 4 * tig);
                // scale bytes: bit 7 ignored, 0x7F (NaN in hardware) as 0
                unsigned v = *(const uint32_t*) p & 0x7f7f7f7fu;
                sb[r] = v & ~__vcmpeq4(v, 0x7f7f7f7fu);
            }
#pragma unroll
            for (int mt = 0; mt < 2; ++mt)
#pragma unroll
                for (int r = 0; r < 4; ++r) mma_fp4(acc[mt][r], af[mt], b0[r], b1[r], asc[mt], sb[r]);
        }
    }
    cp_wait<0>();

    const int64_t row0 = a.bounds[j] + (int64_t) tl * kTileTokens;
#pragma unroll
    for (int mt = 0; mt < 2; ++mt)
#pragma unroll
        for (int h = 0; h < 2; ++h) {
            const int t = warp_m * 32 + mt * 16 + group + 8 * h;
            if (tl * kTileTokens + t >= cnt) continue;
            const float g = a.gs[tile * kTileTokens + t];
            float* out = a.dst + (row0 + t) * a.ld_dst + rb * kRowsPerBlock + warp_n * 32 + 2 * tig;
#pragma unroll
            for (int r = 0; r < 4; ++r) *(float2*) (out + 8 * r) = make_float2(acc[mt][r][2 * h] * g, acc[mt][r][2 * h + 1] * g);
        }
}

__global__ void tails_kernel(GemmArgs a, size_t off, int n, float* dst) {
    const int j = threadIdx.x;
    if (j < n) ((float4*) dst)[j] = *(const float4*) (a.blob[j] + off);
}

}  // namespace

size_t a4_bytes(int64_t rows, int64_t cols, int experts) {
    return (size_t) ((rows + kTileTokens - 1) / kTileTokens + experts) * (size_t) (cols / kKTile) * kAStage;
}
size_t scale_count(int64_t rows, int experts) {
    return (size_t) ((rows + kTileTokens - 1) / kTileTokens + experts) * kTileTokens;
}

void plan(const int32_t* bounds, int n, int32_t* tile_off, void* stream) {
    plan_kernel<<<1, 32, 0, (cudaStream_t) stream>>>(bounds, n, tile_off);
    ck(cudaGetLastError(), "plan");
}

void rebase(const int32_t* bounds, int n, int32_t* out, void* stream) {
    rebase_kernel<<<1, 32, 0, (cudaStream_t) stream>>>(bounds, n, out);
    ck(cudaGetLastError(), "rebase");
}

void quantize(const float* x, const int32_t* ids, const int32_t* bounds, const int32_t* tile_off, int n, void* a4,
              float* gs, int64_t cols, int64_t ld, int64_t rows, void* stream) {
    if (rows <= 0) return;
    const unsigned grid = (unsigned) ((rows + 7) / 8);
    const cudaStream_t s = (cudaStream_t) stream;
    if (cols == 2560) quantize_kernel<5><<<grid, 256, 0, s>>>(x, ids, bounds, tile_off, n, (uint8_t*) a4, gs, (int) cols, ld, rows);
    else if (cols == 640) quantize_kernel<2><<<grid, 256, 0, s>>>(x, ids, bounds, tile_off, n, (uint8_t*) a4, gs, (int) cols, ld, rows);
    else { std::fprintf(stderr, "prefill fp4: %lld columns\n", (long long) cols); std::exit(1); }
    ck(cudaGetLastError(), "quantize");
}

void gather_tails(const Product& p, size_t tail_off, float* dst, void* stream) {
    GemmArgs a{};
    for (int j = 0; j < p.n; ++j) a.blob[j] = p.blob[j];
    tails_kernel<<<1, 32, 0, (cudaStream_t) stream>>>(a, tail_off, p.n, dst);
    ck(cudaGetLastError(), "tails");
}

void run(const Product& p, void* stream) {
    if (p.n <= 0 || p.max_rows <= 0) return;
    GemmArgs a{};
    for (int j = 0; j < p.n; ++j) a.blob[j] = p.blob[j];
    a.w_off = p.w_off; a.w_cols = (int) p.w_cols; a.a4 = (const uint8_t*) p.a4; a.gs = p.gs; a.bounds = p.bounds;
    a.tile_off = p.tile_off; a.dst = p.dst; a.ld_dst = p.ld_dst;
    // the shared-memory opt-in is per device (a layer split runs this on several, from different threads)
    static std::atomic<bool> configured[64];
    int dev = 0;
    ck(cudaGetDevice(&dev), "device");
    if (dev < 0 || dev >= 64) ck(cudaErrorInvalidDevice, "device range");
    if (!configured[dev].load(std::memory_order_acquire)) {
        ck(cudaFuncSetAttribute(gemm_kernel, cudaFuncAttributeMaxDynamicSharedMemorySize, kSmem), "smem");
        configured[dev].store(true, std::memory_order_release);
    }
    const dim3 grid((unsigned) (p.w_rows / kRowsPerBlock), (unsigned) ((p.max_rows + kTileTokens - 1) / kTileTokens),
                    (unsigned) p.n);
    gemm_kernel<<<grid, kThreads, kSmem, (cudaStream_t) stream>>>(a);
    ck(cudaGetLastError(), "gemm");
}

}  // namespace basalt::prefill::fp4
