// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Infeasi_Res_S2_Infeasi_Res_S2,hls_ip_2024_1_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.509000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=1452,HLS_SYN_DSP=0,HLS_SYN_FF=176798,HLS_SYN_LUT=182579,HLS_VERSION=2024_1_2}" *)

module Infeasi_Res_S2 (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem10_AWVALID,
        m_axi_gmem10_AWREADY,
        m_axi_gmem10_AWADDR,
        m_axi_gmem10_AWID,
        m_axi_gmem10_AWLEN,
        m_axi_gmem10_AWSIZE,
        m_axi_gmem10_AWBURST,
        m_axi_gmem10_AWLOCK,
        m_axi_gmem10_AWCACHE,
        m_axi_gmem10_AWPROT,
        m_axi_gmem10_AWQOS,
        m_axi_gmem10_AWREGION,
        m_axi_gmem10_AWUSER,
        m_axi_gmem10_WVALID,
        m_axi_gmem10_WREADY,
        m_axi_gmem10_WDATA,
        m_axi_gmem10_WSTRB,
        m_axi_gmem10_WLAST,
        m_axi_gmem10_WID,
        m_axi_gmem10_WUSER,
        m_axi_gmem10_ARVALID,
        m_axi_gmem10_ARREADY,
        m_axi_gmem10_ARADDR,
        m_axi_gmem10_ARID,
        m_axi_gmem10_ARLEN,
        m_axi_gmem10_ARSIZE,
        m_axi_gmem10_ARBURST,
        m_axi_gmem10_ARLOCK,
        m_axi_gmem10_ARCACHE,
        m_axi_gmem10_ARPROT,
        m_axi_gmem10_ARQOS,
        m_axi_gmem10_ARREGION,
        m_axi_gmem10_ARUSER,
        m_axi_gmem10_RVALID,
        m_axi_gmem10_RREADY,
        m_axi_gmem10_RDATA,
        m_axi_gmem10_RLAST,
        m_axi_gmem10_RID,
        m_axi_gmem10_RUSER,
        m_axi_gmem10_RRESP,
        m_axi_gmem10_BVALID,
        m_axi_gmem10_BREADY,
        m_axi_gmem10_BRESP,
        m_axi_gmem10_BID,
        m_axi_gmem10_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        m_axi_gmem6_AWVALID,
        m_axi_gmem6_AWREADY,
        m_axi_gmem6_AWADDR,
        m_axi_gmem6_AWID,
        m_axi_gmem6_AWLEN,
        m_axi_gmem6_AWSIZE,
        m_axi_gmem6_AWBURST,
        m_axi_gmem6_AWLOCK,
        m_axi_gmem6_AWCACHE,
        m_axi_gmem6_AWPROT,
        m_axi_gmem6_AWQOS,
        m_axi_gmem6_AWREGION,
        m_axi_gmem6_AWUSER,
        m_axi_gmem6_WVALID,
        m_axi_gmem6_WREADY,
        m_axi_gmem6_WDATA,
        m_axi_gmem6_WSTRB,
        m_axi_gmem6_WLAST,
        m_axi_gmem6_WID,
        m_axi_gmem6_WUSER,
        m_axi_gmem6_ARVALID,
        m_axi_gmem6_ARREADY,
        m_axi_gmem6_ARADDR,
        m_axi_gmem6_ARID,
        m_axi_gmem6_ARLEN,
        m_axi_gmem6_ARSIZE,
        m_axi_gmem6_ARBURST,
        m_axi_gmem6_ARLOCK,
        m_axi_gmem6_ARCACHE,
        m_axi_gmem6_ARPROT,
        m_axi_gmem6_ARQOS,
        m_axi_gmem6_ARREGION,
        m_axi_gmem6_ARUSER,
        m_axi_gmem6_RVALID,
        m_axi_gmem6_RREADY,
        m_axi_gmem6_RDATA,
        m_axi_gmem6_RLAST,
        m_axi_gmem6_RID,
        m_axi_gmem6_RUSER,
        m_axi_gmem6_RRESP,
        m_axi_gmem6_BVALID,
        m_axi_gmem6_BREADY,
        m_axi_gmem6_BRESP,
        m_axi_gmem6_BID,
        m_axi_gmem6_BUSER,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY,
        m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY,
        m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST,
        m_axi_gmem8_WID,
        m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST,
        m_axi_gmem8_RID,
        m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID,
        m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP,
        m_axi_gmem8_BID,
        m_axi_gmem8_BUSER,
        m_axi_gmem9_AWVALID,
        m_axi_gmem9_AWREADY,
        m_axi_gmem9_AWADDR,
        m_axi_gmem9_AWID,
        m_axi_gmem9_AWLEN,
        m_axi_gmem9_AWSIZE,
        m_axi_gmem9_AWBURST,
        m_axi_gmem9_AWLOCK,
        m_axi_gmem9_AWCACHE,
        m_axi_gmem9_AWPROT,
        m_axi_gmem9_AWQOS,
        m_axi_gmem9_AWREGION,
        m_axi_gmem9_AWUSER,
        m_axi_gmem9_WVALID,
        m_axi_gmem9_WREADY,
        m_axi_gmem9_WDATA,
        m_axi_gmem9_WSTRB,
        m_axi_gmem9_WLAST,
        m_axi_gmem9_WID,
        m_axi_gmem9_WUSER,
        m_axi_gmem9_ARVALID,
        m_axi_gmem9_ARREADY,
        m_axi_gmem9_ARADDR,
        m_axi_gmem9_ARID,
        m_axi_gmem9_ARLEN,
        m_axi_gmem9_ARSIZE,
        m_axi_gmem9_ARBURST,
        m_axi_gmem9_ARLOCK,
        m_axi_gmem9_ARCACHE,
        m_axi_gmem9_ARPROT,
        m_axi_gmem9_ARQOS,
        m_axi_gmem9_ARREGION,
        m_axi_gmem9_ARUSER,
        m_axi_gmem9_RVALID,
        m_axi_gmem9_RREADY,
        m_axi_gmem9_RDATA,
        m_axi_gmem9_RLAST,
        m_axi_gmem9_RID,
        m_axi_gmem9_RUSER,
        m_axi_gmem9_RRESP,
        m_axi_gmem9_BVALID,
        m_axi_gmem9_BREADY,
        m_axi_gmem9_BRESP,
        m_axi_gmem9_BID,
        m_axi_gmem9_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM10_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM10_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM10_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM10_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM10_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM10_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM10_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM10_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM10_USER_VALUE = 0;
parameter    C_M_AXI_GMEM10_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM10_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM4_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM4_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM4_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_USER_VALUE = 0;
parameter    C_M_AXI_GMEM4_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM4_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM5_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM5_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM5_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM5_USER_VALUE = 0;
parameter    C_M_AXI_GMEM5_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM5_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM6_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM6_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM6_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM6_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM6_USER_VALUE = 0;
parameter    C_M_AXI_GMEM6_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM6_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM7_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM7_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM7_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_USER_VALUE = 0;
parameter    C_M_AXI_GMEM7_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM7_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM8_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM8_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM8_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM8_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_USER_VALUE = 0;
parameter    C_M_AXI_GMEM8_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM8_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM9_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM9_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM9_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM9_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_USER_VALUE = 0;
parameter    C_M_AXI_GMEM9_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM9_CACHE_VALUE = 3;

parameter C_M_AXI_GMEM4_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM9_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM8_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM7_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM6_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM5_WSTRB_WIDTH = (512 / 8);
parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM10_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem10_AWVALID;
input   m_axi_gmem10_AWREADY;
output  [C_M_AXI_GMEM10_ADDR_WIDTH - 1:0] m_axi_gmem10_AWADDR;
output  [C_M_AXI_GMEM10_ID_WIDTH - 1:0] m_axi_gmem10_AWID;
output  [7:0] m_axi_gmem10_AWLEN;
output  [2:0] m_axi_gmem10_AWSIZE;
output  [1:0] m_axi_gmem10_AWBURST;
output  [1:0] m_axi_gmem10_AWLOCK;
output  [3:0] m_axi_gmem10_AWCACHE;
output  [2:0] m_axi_gmem10_AWPROT;
output  [3:0] m_axi_gmem10_AWQOS;
output  [3:0] m_axi_gmem10_AWREGION;
output  [C_M_AXI_GMEM10_AWUSER_WIDTH - 1:0] m_axi_gmem10_AWUSER;
output   m_axi_gmem10_WVALID;
input   m_axi_gmem10_WREADY;
output  [C_M_AXI_GMEM10_DATA_WIDTH - 1:0] m_axi_gmem10_WDATA;
output  [C_M_AXI_GMEM10_WSTRB_WIDTH - 1:0] m_axi_gmem10_WSTRB;
output   m_axi_gmem10_WLAST;
output  [C_M_AXI_GMEM10_ID_WIDTH - 1:0] m_axi_gmem10_WID;
output  [C_M_AXI_GMEM10_WUSER_WIDTH - 1:0] m_axi_gmem10_WUSER;
output   m_axi_gmem10_ARVALID;
input   m_axi_gmem10_ARREADY;
output  [C_M_AXI_GMEM10_ADDR_WIDTH - 1:0] m_axi_gmem10_ARADDR;
output  [C_M_AXI_GMEM10_ID_WIDTH - 1:0] m_axi_gmem10_ARID;
output  [7:0] m_axi_gmem10_ARLEN;
output  [2:0] m_axi_gmem10_ARSIZE;
output  [1:0] m_axi_gmem10_ARBURST;
output  [1:0] m_axi_gmem10_ARLOCK;
output  [3:0] m_axi_gmem10_ARCACHE;
output  [2:0] m_axi_gmem10_ARPROT;
output  [3:0] m_axi_gmem10_ARQOS;
output  [3:0] m_axi_gmem10_ARREGION;
output  [C_M_AXI_GMEM10_ARUSER_WIDTH - 1:0] m_axi_gmem10_ARUSER;
input   m_axi_gmem10_RVALID;
output   m_axi_gmem10_RREADY;
input  [C_M_AXI_GMEM10_DATA_WIDTH - 1:0] m_axi_gmem10_RDATA;
input   m_axi_gmem10_RLAST;
input  [C_M_AXI_GMEM10_ID_WIDTH - 1:0] m_axi_gmem10_RID;
input  [C_M_AXI_GMEM10_RUSER_WIDTH - 1:0] m_axi_gmem10_RUSER;
input  [1:0] m_axi_gmem10_RRESP;
input   m_axi_gmem10_BVALID;
output   m_axi_gmem10_BREADY;
input  [1:0] m_axi_gmem10_BRESP;
input  [C_M_AXI_GMEM10_ID_WIDTH - 1:0] m_axi_gmem10_BID;
input  [C_M_AXI_GMEM10_BUSER_WIDTH - 1:0] m_axi_gmem10_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_AWADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_AWID;
output  [7:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [C_M_AXI_GMEM4_AWUSER_WIDTH - 1:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_WDATA;
output  [C_M_AXI_GMEM4_WSTRB_WIDTH - 1:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_WID;
output  [C_M_AXI_GMEM4_WUSER_WIDTH - 1:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_ARADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_ARID;
output  [7:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [C_M_AXI_GMEM4_ARUSER_WIDTH - 1:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_RID;
input  [C_M_AXI_GMEM4_RUSER_WIDTH - 1:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_BID;
input  [C_M_AXI_GMEM4_BUSER_WIDTH - 1:0] m_axi_gmem4_BUSER;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_AWADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_AWID;
output  [7:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [C_M_AXI_GMEM5_AWUSER_WIDTH - 1:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_WDATA;
output  [C_M_AXI_GMEM5_WSTRB_WIDTH - 1:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_WID;
output  [C_M_AXI_GMEM5_WUSER_WIDTH - 1:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [C_M_AXI_GMEM5_ADDR_WIDTH - 1:0] m_axi_gmem5_ARADDR;
output  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_ARID;
output  [7:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [C_M_AXI_GMEM5_ARUSER_WIDTH - 1:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [C_M_AXI_GMEM5_DATA_WIDTH - 1:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_RID;
input  [C_M_AXI_GMEM5_RUSER_WIDTH - 1:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [C_M_AXI_GMEM5_ID_WIDTH - 1:0] m_axi_gmem5_BID;
input  [C_M_AXI_GMEM5_BUSER_WIDTH - 1:0] m_axi_gmem5_BUSER;
output   m_axi_gmem6_AWVALID;
input   m_axi_gmem6_AWREADY;
output  [C_M_AXI_GMEM6_ADDR_WIDTH - 1:0] m_axi_gmem6_AWADDR;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_AWID;
output  [7:0] m_axi_gmem6_AWLEN;
output  [2:0] m_axi_gmem6_AWSIZE;
output  [1:0] m_axi_gmem6_AWBURST;
output  [1:0] m_axi_gmem6_AWLOCK;
output  [3:0] m_axi_gmem6_AWCACHE;
output  [2:0] m_axi_gmem6_AWPROT;
output  [3:0] m_axi_gmem6_AWQOS;
output  [3:0] m_axi_gmem6_AWREGION;
output  [C_M_AXI_GMEM6_AWUSER_WIDTH - 1:0] m_axi_gmem6_AWUSER;
output   m_axi_gmem6_WVALID;
input   m_axi_gmem6_WREADY;
output  [C_M_AXI_GMEM6_DATA_WIDTH - 1:0] m_axi_gmem6_WDATA;
output  [C_M_AXI_GMEM6_WSTRB_WIDTH - 1:0] m_axi_gmem6_WSTRB;
output   m_axi_gmem6_WLAST;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_WID;
output  [C_M_AXI_GMEM6_WUSER_WIDTH - 1:0] m_axi_gmem6_WUSER;
output   m_axi_gmem6_ARVALID;
input   m_axi_gmem6_ARREADY;
output  [C_M_AXI_GMEM6_ADDR_WIDTH - 1:0] m_axi_gmem6_ARADDR;
output  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_ARID;
output  [7:0] m_axi_gmem6_ARLEN;
output  [2:0] m_axi_gmem6_ARSIZE;
output  [1:0] m_axi_gmem6_ARBURST;
output  [1:0] m_axi_gmem6_ARLOCK;
output  [3:0] m_axi_gmem6_ARCACHE;
output  [2:0] m_axi_gmem6_ARPROT;
output  [3:0] m_axi_gmem6_ARQOS;
output  [3:0] m_axi_gmem6_ARREGION;
output  [C_M_AXI_GMEM6_ARUSER_WIDTH - 1:0] m_axi_gmem6_ARUSER;
input   m_axi_gmem6_RVALID;
output   m_axi_gmem6_RREADY;
input  [C_M_AXI_GMEM6_DATA_WIDTH - 1:0] m_axi_gmem6_RDATA;
input   m_axi_gmem6_RLAST;
input  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_RID;
input  [C_M_AXI_GMEM6_RUSER_WIDTH - 1:0] m_axi_gmem6_RUSER;
input  [1:0] m_axi_gmem6_RRESP;
input   m_axi_gmem6_BVALID;
output   m_axi_gmem6_BREADY;
input  [1:0] m_axi_gmem6_BRESP;
input  [C_M_AXI_GMEM6_ID_WIDTH - 1:0] m_axi_gmem6_BID;
input  [C_M_AXI_GMEM6_BUSER_WIDTH - 1:0] m_axi_gmem6_BUSER;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_AWADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_AWID;
output  [7:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [C_M_AXI_GMEM7_AWUSER_WIDTH - 1:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_WDATA;
output  [C_M_AXI_GMEM7_WSTRB_WIDTH - 1:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_WID;
output  [C_M_AXI_GMEM7_WUSER_WIDTH - 1:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_ARADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_ARID;
output  [7:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [C_M_AXI_GMEM7_ARUSER_WIDTH - 1:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_RID;
input  [C_M_AXI_GMEM7_RUSER_WIDTH - 1:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_BID;
input  [C_M_AXI_GMEM7_BUSER_WIDTH - 1:0] m_axi_gmem7_BUSER;
output   m_axi_gmem8_AWVALID;
input   m_axi_gmem8_AWREADY;
output  [C_M_AXI_GMEM8_ADDR_WIDTH - 1:0] m_axi_gmem8_AWADDR;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_AWID;
output  [7:0] m_axi_gmem8_AWLEN;
output  [2:0] m_axi_gmem8_AWSIZE;
output  [1:0] m_axi_gmem8_AWBURST;
output  [1:0] m_axi_gmem8_AWLOCK;
output  [3:0] m_axi_gmem8_AWCACHE;
output  [2:0] m_axi_gmem8_AWPROT;
output  [3:0] m_axi_gmem8_AWQOS;
output  [3:0] m_axi_gmem8_AWREGION;
output  [C_M_AXI_GMEM8_AWUSER_WIDTH - 1:0] m_axi_gmem8_AWUSER;
output   m_axi_gmem8_WVALID;
input   m_axi_gmem8_WREADY;
output  [C_M_AXI_GMEM8_DATA_WIDTH - 1:0] m_axi_gmem8_WDATA;
output  [C_M_AXI_GMEM8_WSTRB_WIDTH - 1:0] m_axi_gmem8_WSTRB;
output   m_axi_gmem8_WLAST;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_WID;
output  [C_M_AXI_GMEM8_WUSER_WIDTH - 1:0] m_axi_gmem8_WUSER;
output   m_axi_gmem8_ARVALID;
input   m_axi_gmem8_ARREADY;
output  [C_M_AXI_GMEM8_ADDR_WIDTH - 1:0] m_axi_gmem8_ARADDR;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_ARID;
output  [7:0] m_axi_gmem8_ARLEN;
output  [2:0] m_axi_gmem8_ARSIZE;
output  [1:0] m_axi_gmem8_ARBURST;
output  [1:0] m_axi_gmem8_ARLOCK;
output  [3:0] m_axi_gmem8_ARCACHE;
output  [2:0] m_axi_gmem8_ARPROT;
output  [3:0] m_axi_gmem8_ARQOS;
output  [3:0] m_axi_gmem8_ARREGION;
output  [C_M_AXI_GMEM8_ARUSER_WIDTH - 1:0] m_axi_gmem8_ARUSER;
input   m_axi_gmem8_RVALID;
output   m_axi_gmem8_RREADY;
input  [C_M_AXI_GMEM8_DATA_WIDTH - 1:0] m_axi_gmem8_RDATA;
input   m_axi_gmem8_RLAST;
input  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_RID;
input  [C_M_AXI_GMEM8_RUSER_WIDTH - 1:0] m_axi_gmem8_RUSER;
input  [1:0] m_axi_gmem8_RRESP;
input   m_axi_gmem8_BVALID;
output   m_axi_gmem8_BREADY;
input  [1:0] m_axi_gmem8_BRESP;
input  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_BID;
input  [C_M_AXI_GMEM8_BUSER_WIDTH - 1:0] m_axi_gmem8_BUSER;
output   m_axi_gmem9_AWVALID;
input   m_axi_gmem9_AWREADY;
output  [C_M_AXI_GMEM9_ADDR_WIDTH - 1:0] m_axi_gmem9_AWADDR;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_AWID;
output  [7:0] m_axi_gmem9_AWLEN;
output  [2:0] m_axi_gmem9_AWSIZE;
output  [1:0] m_axi_gmem9_AWBURST;
output  [1:0] m_axi_gmem9_AWLOCK;
output  [3:0] m_axi_gmem9_AWCACHE;
output  [2:0] m_axi_gmem9_AWPROT;
output  [3:0] m_axi_gmem9_AWQOS;
output  [3:0] m_axi_gmem9_AWREGION;
output  [C_M_AXI_GMEM9_AWUSER_WIDTH - 1:0] m_axi_gmem9_AWUSER;
output   m_axi_gmem9_WVALID;
input   m_axi_gmem9_WREADY;
output  [C_M_AXI_GMEM9_DATA_WIDTH - 1:0] m_axi_gmem9_WDATA;
output  [C_M_AXI_GMEM9_WSTRB_WIDTH - 1:0] m_axi_gmem9_WSTRB;
output   m_axi_gmem9_WLAST;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_WID;
output  [C_M_AXI_GMEM9_WUSER_WIDTH - 1:0] m_axi_gmem9_WUSER;
output   m_axi_gmem9_ARVALID;
input   m_axi_gmem9_ARREADY;
output  [C_M_AXI_GMEM9_ADDR_WIDTH - 1:0] m_axi_gmem9_ARADDR;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_ARID;
output  [7:0] m_axi_gmem9_ARLEN;
output  [2:0] m_axi_gmem9_ARSIZE;
output  [1:0] m_axi_gmem9_ARBURST;
output  [1:0] m_axi_gmem9_ARLOCK;
output  [3:0] m_axi_gmem9_ARCACHE;
output  [2:0] m_axi_gmem9_ARPROT;
output  [3:0] m_axi_gmem9_ARQOS;
output  [3:0] m_axi_gmem9_ARREGION;
output  [C_M_AXI_GMEM9_ARUSER_WIDTH - 1:0] m_axi_gmem9_ARUSER;
input   m_axi_gmem9_RVALID;
output   m_axi_gmem9_RREADY;
input  [C_M_AXI_GMEM9_DATA_WIDTH - 1:0] m_axi_gmem9_RDATA;
input   m_axi_gmem9_RLAST;
input  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_RID;
input  [C_M_AXI_GMEM9_RUSER_WIDTH - 1:0] m_axi_gmem9_RUSER;
input  [1:0] m_axi_gmem9_RRESP;
input   m_axi_gmem9_BVALID;
output   m_axi_gmem9_BREADY;
input  [1:0] m_axi_gmem9_BRESP;
input  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_BID;
input  [C_M_AXI_GMEM9_BUSER_WIDTH - 1:0] m_axi_gmem9_BUSER;

 reg    ap_rst_n_inv;
wire   [63:0] y;
wire   [63:0] dSlackPos;
wire   [63:0] dSlackNeg;
wire   [63:0] aty;
wire   [63:0] colScale0;
wire   [63:0] x;
wire   [63:0] ax;
wire   [63:0] colScale1;
wire   [63:0] rowScale;
wire   [63:0] hasLower;
wire   [63:0] hasUpper;
wire   [31:0] nRows;
wire   [31:0] nCols;
wire   [31:0] problem_nEqs;
wire   [31:0] ifScaled;
wire   [63:0] inverse_dScale;
wire   [63:0] inverse_pScale;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [12:0] gmem0_RFIFONUM;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [12:0] gmem1_RFIFONUM;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire    gmem10_AWREADY;
wire    gmem10_WREADY;
wire    gmem10_ARREADY;
wire    gmem10_RVALID;
wire   [511:0] gmem10_RDATA;
wire    gmem10_RLAST;
wire   [0:0] gmem10_RID;
wire   [12:0] gmem10_RFIFONUM;
wire   [0:0] gmem10_RUSER;
wire   [1:0] gmem10_RRESP;
wire    gmem10_BVALID;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [511:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [12:0] gmem2_RFIFONUM;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire    gmem3_AWREADY;
wire    gmem3_WREADY;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
wire   [511:0] gmem3_RDATA;
wire    gmem3_RLAST;
wire   [0:0] gmem3_RID;
wire   [12:0] gmem3_RFIFONUM;
wire   [0:0] gmem3_RUSER;
wire   [1:0] gmem3_RRESP;
wire    gmem3_BVALID;
wire    gmem4_AWREADY;
wire    gmem4_WREADY;
wire    gmem4_ARREADY;
wire    gmem4_RVALID;
wire   [511:0] gmem4_RDATA;
wire    gmem4_RLAST;
wire   [0:0] gmem4_RID;
wire   [12:0] gmem4_RFIFONUM;
wire   [0:0] gmem4_RUSER;
wire   [1:0] gmem4_RRESP;
wire    gmem4_BVALID;
wire    gmem5_AWREADY;
wire    gmem5_WREADY;
wire    gmem5_ARREADY;
wire    gmem5_RVALID;
wire   [511:0] gmem5_RDATA;
wire    gmem5_RLAST;
wire   [0:0] gmem5_RID;
wire   [12:0] gmem5_RFIFONUM;
wire   [0:0] gmem5_RUSER;
wire   [1:0] gmem5_RRESP;
wire    gmem5_BVALID;
wire    gmem6_AWREADY;
wire    gmem6_WREADY;
wire    gmem6_ARREADY;
wire    gmem6_RVALID;
wire   [511:0] gmem6_RDATA;
wire    gmem6_RLAST;
wire   [0:0] gmem6_RID;
wire   [12:0] gmem6_RFIFONUM;
wire   [0:0] gmem6_RUSER;
wire   [1:0] gmem6_RRESP;
wire    gmem6_BVALID;
wire    gmem7_AWREADY;
wire    gmem7_WREADY;
wire    gmem7_ARREADY;
wire    gmem7_RVALID;
wire   [511:0] gmem7_RDATA;
wire    gmem7_RLAST;
wire   [0:0] gmem7_RID;
wire   [12:0] gmem7_RFIFONUM;
wire   [0:0] gmem7_RUSER;
wire   [1:0] gmem7_RRESP;
wire    gmem7_BVALID;
wire    gmem8_AWREADY;
wire    gmem8_WREADY;
wire    gmem8_ARREADY;
wire    gmem8_RVALID;
wire   [511:0] gmem8_RDATA;
wire    gmem8_RLAST;
wire   [0:0] gmem8_RID;
wire   [12:0] gmem8_RFIFONUM;
wire   [0:0] gmem8_RUSER;
wire   [1:0] gmem8_RRESP;
wire    gmem8_BVALID;
wire    gmem9_AWREADY;
wire    gmem9_WREADY;
wire    gmem9_ARREADY;
wire    gmem9_RVALID;
wire   [511:0] gmem9_RDATA;
wire    gmem9_RLAST;
wire   [0:0] gmem9_RID;
wire   [12:0] gmem9_RFIFONUM;
wire   [0:0] gmem9_RUSER;
wire   [1:0] gmem9_RRESP;
wire    gmem9_BVALID;
wire    Block_entry_split_proc_U0_ap_start;
wire    Block_entry_split_proc_U0_ap_done;
wire    Block_entry_split_proc_U0_ap_continue;
wire    Block_entry_split_proc_U0_ap_idle;
wire    Block_entry_split_proc_U0_ap_ready;
wire   [31:0] Block_entry_split_proc_U0_ap_return_0;
wire   [31:0] Block_entry_split_proc_U0_ap_return_1;
wire    ap_channel_done_nCols_assign_out_tmp_channel;
wire    nCols_assign_out_tmp_channel_full_n;
reg    ap_sync_reg_channel_write_nCols_assign_out_tmp_channel;
wire    ap_sync_channel_write_nCols_assign_out_tmp_channel;
wire    ap_channel_done_nRows_assign_out_tmp_channel;
wire    nRows_assign_out_tmp_channel_full_n;
reg    ap_sync_reg_channel_write_nRows_assign_out_tmp_channel;
wire    ap_sync_channel_write_nRows_assign_out_tmp_channel;
wire    Process_N_U0_ap_start;
wire    Process_N_U0_ap_done;
wire    Process_N_U0_ap_continue;
wire    Process_N_U0_ap_idle;
wire    Process_N_U0_ap_ready;
wire   [31:0] Process_N_U0_ap_return_0;
wire   [31:0] Process_N_U0_ap_return_1;
wire   [31:0] Process_N_U0_ap_return_2;
wire   [31:0] Process_N_U0_ap_return_3;
wire    ap_channel_done_nCols_assign_c_channel;
wire    nCols_assign_c_channel_full_n;
reg    ap_sync_reg_channel_write_nCols_assign_c_channel;
wire    ap_sync_channel_write_nCols_assign_c_channel;
wire    ap_channel_done_nRows_assign_c_channel;
wire    nRows_assign_c_channel_full_n;
reg    ap_sync_reg_channel_write_nRows_assign_c_channel;
wire    ap_sync_channel_write_nRows_assign_c_channel;
wire    ap_channel_done_nRows_assign_c2_channel;
wire    nRows_assign_c2_channel_full_n;
reg    ap_sync_reg_channel_write_nRows_assign_c2_channel;
wire    ap_sync_channel_write_nRows_assign_c2_channel;
wire    ap_channel_done_nCols_assign_c3_channel;
wire    nCols_assign_c3_channel_full_n;
reg    ap_sync_reg_channel_write_nCols_assign_c3_channel;
wire    ap_sync_channel_write_nCols_assign_c3_channel;
wire    Compute_Primal_Infeasibility_stage2_U0_ap_start;
wire    Compute_Primal_Infeasibility_stage2_U0_start_out;
wire    Compute_Primal_Infeasibility_stage2_U0_start_write;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WVALID;
wire   [511:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WDATA;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WSTRB;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WLAST;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WID;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_RREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_BREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WVALID;
wire   [511:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WDATA;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WSTRB;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WLAST;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WID;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_RREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_BREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WVALID;
wire   [511:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WDATA;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WSTRB;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WLAST;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WID;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_RREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_BREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WVALID;
wire   [511:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WDATA;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WSTRB;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WLAST;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WID;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_RREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_BREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WVALID;
wire   [511:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WDATA;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WSTRB;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WLAST;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WID;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARVALID;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARADDR;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARID;
wire   [31:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLEN;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARSIZE;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARBURST;
wire   [1:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLOCK;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARCACHE;
wire   [2:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARPROT;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARQOS;
wire   [3:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARREGION;
wire   [0:0] Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARUSER;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_RREADY;
wire    Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_BREADY;
wire   [63:0] Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_din;
wire    Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_write;
wire    Compute_Primal_Infeasibility_stage2_U0_ap_done;
wire    Compute_Primal_Infeasibility_stage2_U0_ap_ready;
wire    Compute_Primal_Infeasibility_stage2_U0_ap_idle;
wire    Compute_Primal_Infeasibility_stage2_U0_ap_continue;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WVALID;
wire   [511:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WDATA;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WSTRB;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WLAST;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WID;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_RREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_BREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WVALID;
wire   [511:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WDATA;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WSTRB;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WLAST;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WID;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_RREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_BREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WVALID;
wire   [511:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WDATA;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WSTRB;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WLAST;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WID;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_RREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_BREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WVALID;
wire   [511:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WDATA;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WSTRB;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WLAST;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WID;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_RREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_BREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WVALID;
wire   [511:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WDATA;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WSTRB;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WLAST;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WID;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_RREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_BREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WVALID;
wire   [511:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WDATA;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WSTRB;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WLAST;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WID;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARVALID;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARADDR;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARID;
wire   [31:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLEN;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARSIZE;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARBURST;
wire   [1:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLOCK;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARCACHE;
wire   [2:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARPROT;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARQOS;
wire   [3:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARREGION;
wire   [0:0] Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARUSER;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_RREADY;
wire    Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_BREADY;
wire   [63:0] Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_din;
wire    Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_write;
wire    Compute_Dual_Infeasibility_stage2_U0_ap_start;
wire    Compute_Dual_Infeasibility_stage2_U0_ap_done;
wire    Compute_Dual_Infeasibility_stage2_U0_ap_ready;
wire    Compute_Dual_Infeasibility_stage2_U0_ap_idle;
wire    Compute_Dual_Infeasibility_stage2_U0_ap_continue;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_start;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_done;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_continue;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_idle;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_ready;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_read;
wire   [63:0] Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val_ap_vld;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_read;
wire   [63:0] Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val;
wire    Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val_ap_vld;
wire   [31:0] nRows_assign_out_tmp_channel_dout;
wire   [2:0] nRows_assign_out_tmp_channel_num_data_valid;
wire   [2:0] nRows_assign_out_tmp_channel_fifo_cap;
wire    nRows_assign_out_tmp_channel_empty_n;
wire   [31:0] nCols_assign_out_tmp_channel_dout;
wire   [2:0] nCols_assign_out_tmp_channel_num_data_valid;
wire   [2:0] nCols_assign_out_tmp_channel_fifo_cap;
wire    nCols_assign_out_tmp_channel_empty_n;
wire   [31:0] nCols_assign_c3_channel_dout;
wire   [2:0] nCols_assign_c3_channel_num_data_valid;
wire   [2:0] nCols_assign_c3_channel_fifo_cap;
wire    nCols_assign_c3_channel_empty_n;
wire   [31:0] nRows_assign_c2_channel_dout;
wire   [2:0] nRows_assign_c2_channel_num_data_valid;
wire   [2:0] nRows_assign_c2_channel_fifo_cap;
wire    nRows_assign_c2_channel_empty_n;
wire   [31:0] nRows_assign_c_channel_dout;
wire   [2:0] nRows_assign_c_channel_num_data_valid;
wire   [2:0] nRows_assign_c_channel_fifo_cap;
wire    nRows_assign_c_channel_empty_n;
wire   [31:0] nCols_assign_c_channel_dout;
wire   [2:0] nCols_assign_c_channel_num_data_valid;
wire   [2:0] nCols_assign_c_channel_fifo_cap;
wire    nCols_assign_c_channel_empty_n;
wire    dPrimalInfeasRes_full_n;
wire   [63:0] dPrimalInfeasRes_dout;
wire   [2:0] dPrimalInfeasRes_num_data_valid;
wire   [2:0] dPrimalInfeasRes_fifo_cap;
wire    dPrimalInfeasRes_empty_n;
wire    dDualInfeasRes_full_n;
wire   [63:0] dDualInfeasRes_dout;
wire   [2:0] dDualInfeasRes_num_data_valid;
wire   [2:0] dDualInfeasRes_fifo_cap;
wire    dDualInfeasRes_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_entry_split_proc_U0_ap_ready;
wire    ap_sync_Block_entry_split_proc_U0_ap_ready;
reg    ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready;
wire    ap_sync_Compute_Primal_Infeasibility_stage2_U0_ap_ready;
reg    ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready;
wire    ap_sync_Compute_Dual_Infeasibility_stage2_U0_ap_ready;
wire   [0:0] start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_din;
wire    start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_full_n;
wire   [0:0] start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dout;
wire    start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_nCols_assign_out_tmp_channel = 1'b0;
#0 ap_sync_reg_channel_write_nRows_assign_out_tmp_channel = 1'b0;
#0 ap_sync_reg_channel_write_nCols_assign_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_nRows_assign_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_nRows_assign_c2_channel = 1'b0;
#0 ap_sync_reg_channel_write_nCols_assign_c3_channel = 1'b0;
#0 ap_sync_reg_Block_entry_split_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready = 1'b0;
end

Infeasi_Res_S2_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .y(y),
    .dSlackPos(dSlackPos),
    .dSlackNeg(dSlackNeg),
    .aty(aty),
    .colScale0(colScale0),
    .x(x),
    .ax(ax),
    .colScale1(colScale1),
    .rowScale(rowScale),
    .hasLower(hasLower),
    .hasUpper(hasUpper),
    .dPrimalInfeasRes_val(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val),
    .dPrimalInfeasRes_val_ap_vld(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val_ap_vld),
    .dDualInfeasRes_val(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val),
    .dDualInfeasRes_val_ap_vld(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val_ap_vld),
    .nRows(nRows),
    .nCols(nCols),
    .problem_nEqs(problem_nEqs),
    .ifScaled(ifScaled),
    .inverse_dScale(inverse_dScale),
    .inverse_pScale(inverse_pScale),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

Infeasi_Res_S2_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARVALID),
    .I_CH0_ARREADY(gmem0_ARREADY),
    .I_CH0_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARADDR),
    .I_CH0_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLEN),
    .I_CH0_RVALID(gmem0_RVALID),
    .I_CH0_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_RREADY),
    .I_CH0_RDATA(gmem0_RDATA),
    .I_CH0_RFIFONUM(gmem0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem0_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem0_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARVALID),
    .I_CH0_ARREADY(gmem1_ARREADY),
    .I_CH0_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARADDR),
    .I_CH0_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLEN),
    .I_CH0_RVALID(gmem1_RVALID),
    .I_CH0_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_RREADY),
    .I_CH0_RDATA(gmem1_RDATA),
    .I_CH0_RFIFONUM(gmem1_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem1_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem1_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem1_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem10_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM10_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM10_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM10_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM10_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM10_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM10_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM10_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM10_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM10_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM10_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM10_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem10_m_axi_U(
    .AWVALID(m_axi_gmem10_AWVALID),
    .AWREADY(m_axi_gmem10_AWREADY),
    .AWADDR(m_axi_gmem10_AWADDR),
    .AWID(m_axi_gmem10_AWID),
    .AWLEN(m_axi_gmem10_AWLEN),
    .AWSIZE(m_axi_gmem10_AWSIZE),
    .AWBURST(m_axi_gmem10_AWBURST),
    .AWLOCK(m_axi_gmem10_AWLOCK),
    .AWCACHE(m_axi_gmem10_AWCACHE),
    .AWPROT(m_axi_gmem10_AWPROT),
    .AWQOS(m_axi_gmem10_AWQOS),
    .AWREGION(m_axi_gmem10_AWREGION),
    .AWUSER(m_axi_gmem10_AWUSER),
    .WVALID(m_axi_gmem10_WVALID),
    .WREADY(m_axi_gmem10_WREADY),
    .WDATA(m_axi_gmem10_WDATA),
    .WSTRB(m_axi_gmem10_WSTRB),
    .WLAST(m_axi_gmem10_WLAST),
    .WID(m_axi_gmem10_WID),
    .WUSER(m_axi_gmem10_WUSER),
    .ARVALID(m_axi_gmem10_ARVALID),
    .ARREADY(m_axi_gmem10_ARREADY),
    .ARADDR(m_axi_gmem10_ARADDR),
    .ARID(m_axi_gmem10_ARID),
    .ARLEN(m_axi_gmem10_ARLEN),
    .ARSIZE(m_axi_gmem10_ARSIZE),
    .ARBURST(m_axi_gmem10_ARBURST),
    .ARLOCK(m_axi_gmem10_ARLOCK),
    .ARCACHE(m_axi_gmem10_ARCACHE),
    .ARPROT(m_axi_gmem10_ARPROT),
    .ARQOS(m_axi_gmem10_ARQOS),
    .ARREGION(m_axi_gmem10_ARREGION),
    .ARUSER(m_axi_gmem10_ARUSER),
    .RVALID(m_axi_gmem10_RVALID),
    .RREADY(m_axi_gmem10_RREADY),
    .RDATA(m_axi_gmem10_RDATA),
    .RLAST(m_axi_gmem10_RLAST),
    .RID(m_axi_gmem10_RID),
    .RUSER(m_axi_gmem10_RUSER),
    .RRESP(m_axi_gmem10_RRESP),
    .BVALID(m_axi_gmem10_BVALID),
    .BREADY(m_axi_gmem10_BREADY),
    .BRESP(m_axi_gmem10_BRESP),
    .BID(m_axi_gmem10_BID),
    .BUSER(m_axi_gmem10_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARVALID),
    .I_CH0_ARREADY(gmem10_ARREADY),
    .I_CH0_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARADDR),
    .I_CH0_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLEN),
    .I_CH0_RVALID(gmem10_RVALID),
    .I_CH0_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_RREADY),
    .I_CH0_RDATA(gmem10_RDATA),
    .I_CH0_RFIFONUM(gmem10_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem10_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem10_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem10_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARVALID),
    .I_CH0_ARREADY(gmem2_ARREADY),
    .I_CH0_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARADDR),
    .I_CH0_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLEN),
    .I_CH0_RVALID(gmem2_RVALID),
    .I_CH0_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_RREADY),
    .I_CH0_RDATA(gmem2_RDATA),
    .I_CH0_RFIFONUM(gmem2_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem2_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem2_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem2_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem3_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARVALID),
    .I_CH0_ARREADY(gmem3_ARREADY),
    .I_CH0_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARADDR),
    .I_CH0_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLEN),
    .I_CH0_RVALID(gmem3_RVALID),
    .I_CH0_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_RREADY),
    .I_CH0_RDATA(gmem3_RDATA),
    .I_CH0_RFIFONUM(gmem3_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem3_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem3_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem3_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem4_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM4_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM4_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM4_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM4_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM4_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM4_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM4_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM4_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM4_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM4_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM4_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem4_m_axi_U(
    .AWVALID(m_axi_gmem4_AWVALID),
    .AWREADY(m_axi_gmem4_AWREADY),
    .AWADDR(m_axi_gmem4_AWADDR),
    .AWID(m_axi_gmem4_AWID),
    .AWLEN(m_axi_gmem4_AWLEN),
    .AWSIZE(m_axi_gmem4_AWSIZE),
    .AWBURST(m_axi_gmem4_AWBURST),
    .AWLOCK(m_axi_gmem4_AWLOCK),
    .AWCACHE(m_axi_gmem4_AWCACHE),
    .AWPROT(m_axi_gmem4_AWPROT),
    .AWQOS(m_axi_gmem4_AWQOS),
    .AWREGION(m_axi_gmem4_AWREGION),
    .AWUSER(m_axi_gmem4_AWUSER),
    .WVALID(m_axi_gmem4_WVALID),
    .WREADY(m_axi_gmem4_WREADY),
    .WDATA(m_axi_gmem4_WDATA),
    .WSTRB(m_axi_gmem4_WSTRB),
    .WLAST(m_axi_gmem4_WLAST),
    .WID(m_axi_gmem4_WID),
    .WUSER(m_axi_gmem4_WUSER),
    .ARVALID(m_axi_gmem4_ARVALID),
    .ARREADY(m_axi_gmem4_ARREADY),
    .ARADDR(m_axi_gmem4_ARADDR),
    .ARID(m_axi_gmem4_ARID),
    .ARLEN(m_axi_gmem4_ARLEN),
    .ARSIZE(m_axi_gmem4_ARSIZE),
    .ARBURST(m_axi_gmem4_ARBURST),
    .ARLOCK(m_axi_gmem4_ARLOCK),
    .ARCACHE(m_axi_gmem4_ARCACHE),
    .ARPROT(m_axi_gmem4_ARPROT),
    .ARQOS(m_axi_gmem4_ARQOS),
    .ARREGION(m_axi_gmem4_ARREGION),
    .ARUSER(m_axi_gmem4_ARUSER),
    .RVALID(m_axi_gmem4_RVALID),
    .RREADY(m_axi_gmem4_RREADY),
    .RDATA(m_axi_gmem4_RDATA),
    .RLAST(m_axi_gmem4_RLAST),
    .RID(m_axi_gmem4_RID),
    .RUSER(m_axi_gmem4_RUSER),
    .RRESP(m_axi_gmem4_RRESP),
    .BVALID(m_axi_gmem4_BVALID),
    .BREADY(m_axi_gmem4_BREADY),
    .BRESP(m_axi_gmem4_BRESP),
    .BID(m_axi_gmem4_BID),
    .BUSER(m_axi_gmem4_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARVALID),
    .I_CH0_ARREADY(gmem4_ARREADY),
    .I_CH0_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARADDR),
    .I_CH0_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLEN),
    .I_CH0_RVALID(gmem4_RVALID),
    .I_CH0_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_RREADY),
    .I_CH0_RDATA(gmem4_RDATA),
    .I_CH0_RFIFONUM(gmem4_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem4_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem4_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem4_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem5_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM5_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM5_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM5_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM5_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM5_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM5_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM5_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM5_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM5_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM5_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM5_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem5_m_axi_U(
    .AWVALID(m_axi_gmem5_AWVALID),
    .AWREADY(m_axi_gmem5_AWREADY),
    .AWADDR(m_axi_gmem5_AWADDR),
    .AWID(m_axi_gmem5_AWID),
    .AWLEN(m_axi_gmem5_AWLEN),
    .AWSIZE(m_axi_gmem5_AWSIZE),
    .AWBURST(m_axi_gmem5_AWBURST),
    .AWLOCK(m_axi_gmem5_AWLOCK),
    .AWCACHE(m_axi_gmem5_AWCACHE),
    .AWPROT(m_axi_gmem5_AWPROT),
    .AWQOS(m_axi_gmem5_AWQOS),
    .AWREGION(m_axi_gmem5_AWREGION),
    .AWUSER(m_axi_gmem5_AWUSER),
    .WVALID(m_axi_gmem5_WVALID),
    .WREADY(m_axi_gmem5_WREADY),
    .WDATA(m_axi_gmem5_WDATA),
    .WSTRB(m_axi_gmem5_WSTRB),
    .WLAST(m_axi_gmem5_WLAST),
    .WID(m_axi_gmem5_WID),
    .WUSER(m_axi_gmem5_WUSER),
    .ARVALID(m_axi_gmem5_ARVALID),
    .ARREADY(m_axi_gmem5_ARREADY),
    .ARADDR(m_axi_gmem5_ARADDR),
    .ARID(m_axi_gmem5_ARID),
    .ARLEN(m_axi_gmem5_ARLEN),
    .ARSIZE(m_axi_gmem5_ARSIZE),
    .ARBURST(m_axi_gmem5_ARBURST),
    .ARLOCK(m_axi_gmem5_ARLOCK),
    .ARCACHE(m_axi_gmem5_ARCACHE),
    .ARPROT(m_axi_gmem5_ARPROT),
    .ARQOS(m_axi_gmem5_ARQOS),
    .ARREGION(m_axi_gmem5_ARREGION),
    .ARUSER(m_axi_gmem5_ARUSER),
    .RVALID(m_axi_gmem5_RVALID),
    .RREADY(m_axi_gmem5_RREADY),
    .RDATA(m_axi_gmem5_RDATA),
    .RLAST(m_axi_gmem5_RLAST),
    .RID(m_axi_gmem5_RID),
    .RUSER(m_axi_gmem5_RUSER),
    .RRESP(m_axi_gmem5_RRESP),
    .BVALID(m_axi_gmem5_BVALID),
    .BREADY(m_axi_gmem5_BREADY),
    .BRESP(m_axi_gmem5_BRESP),
    .BID(m_axi_gmem5_BID),
    .BUSER(m_axi_gmem5_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARVALID),
    .I_CH0_ARREADY(gmem5_ARREADY),
    .I_CH0_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARADDR),
    .I_CH0_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLEN),
    .I_CH0_RVALID(gmem5_RVALID),
    .I_CH0_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_RREADY),
    .I_CH0_RDATA(gmem5_RDATA),
    .I_CH0_RFIFONUM(gmem5_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem5_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem5_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem5_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem6_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM6_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM6_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM6_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM6_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM6_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM6_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM6_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM6_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM6_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM6_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM6_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem6_m_axi_U(
    .AWVALID(m_axi_gmem6_AWVALID),
    .AWREADY(m_axi_gmem6_AWREADY),
    .AWADDR(m_axi_gmem6_AWADDR),
    .AWID(m_axi_gmem6_AWID),
    .AWLEN(m_axi_gmem6_AWLEN),
    .AWSIZE(m_axi_gmem6_AWSIZE),
    .AWBURST(m_axi_gmem6_AWBURST),
    .AWLOCK(m_axi_gmem6_AWLOCK),
    .AWCACHE(m_axi_gmem6_AWCACHE),
    .AWPROT(m_axi_gmem6_AWPROT),
    .AWQOS(m_axi_gmem6_AWQOS),
    .AWREGION(m_axi_gmem6_AWREGION),
    .AWUSER(m_axi_gmem6_AWUSER),
    .WVALID(m_axi_gmem6_WVALID),
    .WREADY(m_axi_gmem6_WREADY),
    .WDATA(m_axi_gmem6_WDATA),
    .WSTRB(m_axi_gmem6_WSTRB),
    .WLAST(m_axi_gmem6_WLAST),
    .WID(m_axi_gmem6_WID),
    .WUSER(m_axi_gmem6_WUSER),
    .ARVALID(m_axi_gmem6_ARVALID),
    .ARREADY(m_axi_gmem6_ARREADY),
    .ARADDR(m_axi_gmem6_ARADDR),
    .ARID(m_axi_gmem6_ARID),
    .ARLEN(m_axi_gmem6_ARLEN),
    .ARSIZE(m_axi_gmem6_ARSIZE),
    .ARBURST(m_axi_gmem6_ARBURST),
    .ARLOCK(m_axi_gmem6_ARLOCK),
    .ARCACHE(m_axi_gmem6_ARCACHE),
    .ARPROT(m_axi_gmem6_ARPROT),
    .ARQOS(m_axi_gmem6_ARQOS),
    .ARREGION(m_axi_gmem6_ARREGION),
    .ARUSER(m_axi_gmem6_ARUSER),
    .RVALID(m_axi_gmem6_RVALID),
    .RREADY(m_axi_gmem6_RREADY),
    .RDATA(m_axi_gmem6_RDATA),
    .RLAST(m_axi_gmem6_RLAST),
    .RID(m_axi_gmem6_RID),
    .RUSER(m_axi_gmem6_RUSER),
    .RRESP(m_axi_gmem6_RRESP),
    .BVALID(m_axi_gmem6_BVALID),
    .BREADY(m_axi_gmem6_BREADY),
    .BRESP(m_axi_gmem6_BRESP),
    .BID(m_axi_gmem6_BID),
    .BUSER(m_axi_gmem6_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARVALID),
    .I_CH0_ARREADY(gmem6_ARREADY),
    .I_CH0_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARADDR),
    .I_CH0_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLEN),
    .I_CH0_RVALID(gmem6_RVALID),
    .I_CH0_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_RREADY),
    .I_CH0_RDATA(gmem6_RDATA),
    .I_CH0_RFIFONUM(gmem6_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem6_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem6_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem6_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem7_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM7_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM7_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM7_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM7_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM7_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM7_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM7_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM7_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM7_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM7_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM7_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem7_m_axi_U(
    .AWVALID(m_axi_gmem7_AWVALID),
    .AWREADY(m_axi_gmem7_AWREADY),
    .AWADDR(m_axi_gmem7_AWADDR),
    .AWID(m_axi_gmem7_AWID),
    .AWLEN(m_axi_gmem7_AWLEN),
    .AWSIZE(m_axi_gmem7_AWSIZE),
    .AWBURST(m_axi_gmem7_AWBURST),
    .AWLOCK(m_axi_gmem7_AWLOCK),
    .AWCACHE(m_axi_gmem7_AWCACHE),
    .AWPROT(m_axi_gmem7_AWPROT),
    .AWQOS(m_axi_gmem7_AWQOS),
    .AWREGION(m_axi_gmem7_AWREGION),
    .AWUSER(m_axi_gmem7_AWUSER),
    .WVALID(m_axi_gmem7_WVALID),
    .WREADY(m_axi_gmem7_WREADY),
    .WDATA(m_axi_gmem7_WDATA),
    .WSTRB(m_axi_gmem7_WSTRB),
    .WLAST(m_axi_gmem7_WLAST),
    .WID(m_axi_gmem7_WID),
    .WUSER(m_axi_gmem7_WUSER),
    .ARVALID(m_axi_gmem7_ARVALID),
    .ARREADY(m_axi_gmem7_ARREADY),
    .ARADDR(m_axi_gmem7_ARADDR),
    .ARID(m_axi_gmem7_ARID),
    .ARLEN(m_axi_gmem7_ARLEN),
    .ARSIZE(m_axi_gmem7_ARSIZE),
    .ARBURST(m_axi_gmem7_ARBURST),
    .ARLOCK(m_axi_gmem7_ARLOCK),
    .ARCACHE(m_axi_gmem7_ARCACHE),
    .ARPROT(m_axi_gmem7_ARPROT),
    .ARQOS(m_axi_gmem7_ARQOS),
    .ARREGION(m_axi_gmem7_ARREGION),
    .ARUSER(m_axi_gmem7_ARUSER),
    .RVALID(m_axi_gmem7_RVALID),
    .RREADY(m_axi_gmem7_RREADY),
    .RDATA(m_axi_gmem7_RDATA),
    .RLAST(m_axi_gmem7_RLAST),
    .RID(m_axi_gmem7_RID),
    .RUSER(m_axi_gmem7_RUSER),
    .RRESP(m_axi_gmem7_RRESP),
    .BVALID(m_axi_gmem7_BVALID),
    .BREADY(m_axi_gmem7_BREADY),
    .BRESP(m_axi_gmem7_BRESP),
    .BID(m_axi_gmem7_BID),
    .BUSER(m_axi_gmem7_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARVALID),
    .I_CH0_ARREADY(gmem7_ARREADY),
    .I_CH0_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARADDR),
    .I_CH0_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLEN),
    .I_CH0_RVALID(gmem7_RVALID),
    .I_CH0_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_RREADY),
    .I_CH0_RDATA(gmem7_RDATA),
    .I_CH0_RFIFONUM(gmem7_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem7_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem7_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem7_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem8_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM8_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM8_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM8_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM8_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM8_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM8_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM8_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM8_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM8_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM8_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM8_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem8_m_axi_U(
    .AWVALID(m_axi_gmem8_AWVALID),
    .AWREADY(m_axi_gmem8_AWREADY),
    .AWADDR(m_axi_gmem8_AWADDR),
    .AWID(m_axi_gmem8_AWID),
    .AWLEN(m_axi_gmem8_AWLEN),
    .AWSIZE(m_axi_gmem8_AWSIZE),
    .AWBURST(m_axi_gmem8_AWBURST),
    .AWLOCK(m_axi_gmem8_AWLOCK),
    .AWCACHE(m_axi_gmem8_AWCACHE),
    .AWPROT(m_axi_gmem8_AWPROT),
    .AWQOS(m_axi_gmem8_AWQOS),
    .AWREGION(m_axi_gmem8_AWREGION),
    .AWUSER(m_axi_gmem8_AWUSER),
    .WVALID(m_axi_gmem8_WVALID),
    .WREADY(m_axi_gmem8_WREADY),
    .WDATA(m_axi_gmem8_WDATA),
    .WSTRB(m_axi_gmem8_WSTRB),
    .WLAST(m_axi_gmem8_WLAST),
    .WID(m_axi_gmem8_WID),
    .WUSER(m_axi_gmem8_WUSER),
    .ARVALID(m_axi_gmem8_ARVALID),
    .ARREADY(m_axi_gmem8_ARREADY),
    .ARADDR(m_axi_gmem8_ARADDR),
    .ARID(m_axi_gmem8_ARID),
    .ARLEN(m_axi_gmem8_ARLEN),
    .ARSIZE(m_axi_gmem8_ARSIZE),
    .ARBURST(m_axi_gmem8_ARBURST),
    .ARLOCK(m_axi_gmem8_ARLOCK),
    .ARCACHE(m_axi_gmem8_ARCACHE),
    .ARPROT(m_axi_gmem8_ARPROT),
    .ARQOS(m_axi_gmem8_ARQOS),
    .ARREGION(m_axi_gmem8_ARREGION),
    .ARUSER(m_axi_gmem8_ARUSER),
    .RVALID(m_axi_gmem8_RVALID),
    .RREADY(m_axi_gmem8_RREADY),
    .RDATA(m_axi_gmem8_RDATA),
    .RLAST(m_axi_gmem8_RLAST),
    .RID(m_axi_gmem8_RID),
    .RUSER(m_axi_gmem8_RUSER),
    .RRESP(m_axi_gmem8_RRESP),
    .BVALID(m_axi_gmem8_BVALID),
    .BREADY(m_axi_gmem8_BREADY),
    .BRESP(m_axi_gmem8_BRESP),
    .BID(m_axi_gmem8_BID),
    .BUSER(m_axi_gmem8_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARVALID),
    .I_CH0_ARREADY(gmem8_ARREADY),
    .I_CH0_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARADDR),
    .I_CH0_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLEN),
    .I_CH0_RVALID(gmem8_RVALID),
    .I_CH0_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_RREADY),
    .I_CH0_RDATA(gmem8_RDATA),
    .I_CH0_RFIFONUM(gmem8_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem8_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem8_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem8_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_gmem9_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 10 ),
    .MAX_READ_BURST_LENGTH( 64 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM9_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM9_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM9_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM9_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM9_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM9_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM9_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM9_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM9_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM9_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM9_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 13 ),
    .CH0_USER_DW( 512 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 64 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem9_m_axi_U(
    .AWVALID(m_axi_gmem9_AWVALID),
    .AWREADY(m_axi_gmem9_AWREADY),
    .AWADDR(m_axi_gmem9_AWADDR),
    .AWID(m_axi_gmem9_AWID),
    .AWLEN(m_axi_gmem9_AWLEN),
    .AWSIZE(m_axi_gmem9_AWSIZE),
    .AWBURST(m_axi_gmem9_AWBURST),
    .AWLOCK(m_axi_gmem9_AWLOCK),
    .AWCACHE(m_axi_gmem9_AWCACHE),
    .AWPROT(m_axi_gmem9_AWPROT),
    .AWQOS(m_axi_gmem9_AWQOS),
    .AWREGION(m_axi_gmem9_AWREGION),
    .AWUSER(m_axi_gmem9_AWUSER),
    .WVALID(m_axi_gmem9_WVALID),
    .WREADY(m_axi_gmem9_WREADY),
    .WDATA(m_axi_gmem9_WDATA),
    .WSTRB(m_axi_gmem9_WSTRB),
    .WLAST(m_axi_gmem9_WLAST),
    .WID(m_axi_gmem9_WID),
    .WUSER(m_axi_gmem9_WUSER),
    .ARVALID(m_axi_gmem9_ARVALID),
    .ARREADY(m_axi_gmem9_ARREADY),
    .ARADDR(m_axi_gmem9_ARADDR),
    .ARID(m_axi_gmem9_ARID),
    .ARLEN(m_axi_gmem9_ARLEN),
    .ARSIZE(m_axi_gmem9_ARSIZE),
    .ARBURST(m_axi_gmem9_ARBURST),
    .ARLOCK(m_axi_gmem9_ARLOCK),
    .ARCACHE(m_axi_gmem9_ARCACHE),
    .ARPROT(m_axi_gmem9_ARPROT),
    .ARQOS(m_axi_gmem9_ARQOS),
    .ARREGION(m_axi_gmem9_ARREGION),
    .ARUSER(m_axi_gmem9_ARUSER),
    .RVALID(m_axi_gmem9_RVALID),
    .RREADY(m_axi_gmem9_RREADY),
    .RDATA(m_axi_gmem9_RDATA),
    .RLAST(m_axi_gmem9_RLAST),
    .RID(m_axi_gmem9_RID),
    .RUSER(m_axi_gmem9_RUSER),
    .RRESP(m_axi_gmem9_RRESP),
    .BVALID(m_axi_gmem9_BVALID),
    .BREADY(m_axi_gmem9_BREADY),
    .BRESP(m_axi_gmem9_BRESP),
    .BID(m_axi_gmem9_BID),
    .BUSER(m_axi_gmem9_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARVALID),
    .I_CH0_ARREADY(gmem9_ARREADY),
    .I_CH0_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARADDR),
    .I_CH0_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLEN),
    .I_CH0_RVALID(gmem9_RVALID),
    .I_CH0_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_RREADY),
    .I_CH0_RDATA(gmem9_RDATA),
    .I_CH0_RFIFONUM(gmem9_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem9_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem9_WREADY),
    .I_CH0_WDATA(512'd0),
    .I_CH0_WSTRB(64'd0),
    .I_CH0_BVALID(gmem9_BVALID),
    .I_CH0_BREADY(1'b0)
);

Infeasi_Res_S2_Block_entry_split_proc Block_entry_split_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_split_proc_U0_ap_start),
    .ap_done(Block_entry_split_proc_U0_ap_done),
    .ap_continue(Block_entry_split_proc_U0_ap_continue),
    .ap_idle(Block_entry_split_proc_U0_ap_idle),
    .ap_ready(Block_entry_split_proc_U0_ap_ready),
    .nRows(nRows),
    .nCols(nCols),
    .ap_return_0(Block_entry_split_proc_U0_ap_return_0),
    .ap_return_1(Block_entry_split_proc_U0_ap_return_1)
);

Infeasi_Res_S2_Process_N Process_N_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Process_N_U0_ap_start),
    .ap_done(Process_N_U0_ap_done),
    .ap_continue(Process_N_U0_ap_continue),
    .ap_idle(Process_N_U0_ap_idle),
    .ap_ready(Process_N_U0_ap_ready),
    .p_read(nCols_assign_out_tmp_channel_dout),
    .p_read1(nRows_assign_out_tmp_channel_dout),
    .ap_return_0(Process_N_U0_ap_return_0),
    .ap_return_1(Process_N_U0_ap_return_1),
    .ap_return_2(Process_N_U0_ap_return_2),
    .ap_return_3(Process_N_U0_ap_return_3)
);

Infeasi_Res_S2_Compute_Primal_Infeasibility_stage2 Compute_Primal_Infeasibility_stage2_U0(
    .ap_start(Compute_Primal_Infeasibility_stage2_U0_ap_start),
    .start_full_n(start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_full_n),
    .start_out(Compute_Primal_Infeasibility_stage2_U0_start_out),
    .start_write(Compute_Primal_Infeasibility_stage2_U0_start_write),
    .m_axi_gmem0_AWVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .y(y),
    .m_axi_gmem1_AWVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RFIFONUM(gmem1_RFIFONUM),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .dSlackPos(dSlackPos),
    .m_axi_gmem2_AWVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(gmem2_RVALID),
    .m_axi_gmem2_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(gmem2_RDATA),
    .m_axi_gmem2_RLAST(gmem2_RLAST),
    .m_axi_gmem2_RID(gmem2_RID),
    .m_axi_gmem2_RFIFONUM(gmem2_RFIFONUM),
    .m_axi_gmem2_RUSER(gmem2_RUSER),
    .m_axi_gmem2_RRESP(gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .dSlackNeg(dSlackNeg),
    .m_axi_gmem3_AWVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(gmem3_RVALID),
    .m_axi_gmem3_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(gmem3_RDATA),
    .m_axi_gmem3_RLAST(gmem3_RLAST),
    .m_axi_gmem3_RID(gmem3_RID),
    .m_axi_gmem3_RFIFONUM(gmem3_RFIFONUM),
    .m_axi_gmem3_RUSER(gmem3_RUSER),
    .m_axi_gmem3_RRESP(gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .aty(aty),
    .m_axi_gmem4_AWVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(gmem4_RVALID),
    .m_axi_gmem4_RREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(gmem4_RDATA),
    .m_axi_gmem4_RLAST(gmem4_RLAST),
    .m_axi_gmem4_RID(gmem4_RID),
    .m_axi_gmem4_RFIFONUM(gmem4_RFIFONUM),
    .m_axi_gmem4_RUSER(gmem4_RUSER),
    .m_axi_gmem4_RRESP(gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(Compute_Primal_Infeasibility_stage2_U0_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .colScale0(colScale0),
    .dPrimalInfeasRes_din(Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_din),
    .dPrimalInfeasRes_full_n(dPrimalInfeasRes_full_n),
    .dPrimalInfeasRes_write(Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_write),
    .p_read(nRows_assign_c2_channel_dout),
    .p_read1(nCols_assign_c3_channel_dout),
    .ifScaled(ifScaled),
    .inverse_dScale(inverse_dScale),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .inverse_dScale_ap_vld(1'b1),
    .y_ap_vld(1'b1),
    .p_read_ap_vld(1'b0),
    .dSlackPos_ap_vld(1'b1),
    .p_read1_ap_vld(1'b0),
    .dSlackNeg_ap_vld(1'b1),
    .aty_ap_vld(1'b1),
    .ap_done(Compute_Primal_Infeasibility_stage2_U0_ap_done),
    .colScale0_ap_vld(1'b1),
    .ifScaled_ap_vld(1'b1),
    .ap_ready(Compute_Primal_Infeasibility_stage2_U0_ap_ready),
    .ap_idle(Compute_Primal_Infeasibility_stage2_U0_ap_idle),
    .ap_continue(Compute_Primal_Infeasibility_stage2_U0_ap_continue)
);

Infeasi_Res_S2_Compute_Dual_Infeasibility_stage2 Compute_Dual_Infeasibility_stage2_U0(
    .m_axi_gmem5_AWVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(1'b0),
    .m_axi_gmem5_AWADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(1'b0),
    .m_axi_gmem5_WDATA(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(gmem5_RVALID),
    .m_axi_gmem5_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(gmem5_RDATA),
    .m_axi_gmem5_RLAST(gmem5_RLAST),
    .m_axi_gmem5_RID(gmem5_RID),
    .m_axi_gmem5_RFIFONUM(gmem5_RFIFONUM),
    .m_axi_gmem5_RUSER(gmem5_RUSER),
    .m_axi_gmem5_RRESP(gmem5_RRESP),
    .m_axi_gmem5_BVALID(1'b0),
    .m_axi_gmem5_BREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(2'd0),
    .m_axi_gmem5_BID(1'd0),
    .m_axi_gmem5_BUSER(1'd0),
    .x(x),
    .m_axi_gmem6_AWVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWVALID),
    .m_axi_gmem6_AWREADY(1'b0),
    .m_axi_gmem6_AWADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWADDR),
    .m_axi_gmem6_AWID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWID),
    .m_axi_gmem6_AWLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWLEN),
    .m_axi_gmem6_AWSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWSIZE),
    .m_axi_gmem6_AWBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWBURST),
    .m_axi_gmem6_AWLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWLOCK),
    .m_axi_gmem6_AWCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWCACHE),
    .m_axi_gmem6_AWPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWPROT),
    .m_axi_gmem6_AWQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWQOS),
    .m_axi_gmem6_AWREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWREGION),
    .m_axi_gmem6_AWUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_AWUSER),
    .m_axi_gmem6_WVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WVALID),
    .m_axi_gmem6_WREADY(1'b0),
    .m_axi_gmem6_WDATA(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WDATA),
    .m_axi_gmem6_WSTRB(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WSTRB),
    .m_axi_gmem6_WLAST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WLAST),
    .m_axi_gmem6_WID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WID),
    .m_axi_gmem6_WUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_WUSER),
    .m_axi_gmem6_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARVALID),
    .m_axi_gmem6_ARREADY(gmem6_ARREADY),
    .m_axi_gmem6_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARADDR),
    .m_axi_gmem6_ARID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARID),
    .m_axi_gmem6_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLEN),
    .m_axi_gmem6_ARSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARSIZE),
    .m_axi_gmem6_ARBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARBURST),
    .m_axi_gmem6_ARLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARLOCK),
    .m_axi_gmem6_ARCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARCACHE),
    .m_axi_gmem6_ARPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARPROT),
    .m_axi_gmem6_ARQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARQOS),
    .m_axi_gmem6_ARREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARREGION),
    .m_axi_gmem6_ARUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_ARUSER),
    .m_axi_gmem6_RVALID(gmem6_RVALID),
    .m_axi_gmem6_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_RREADY),
    .m_axi_gmem6_RDATA(gmem6_RDATA),
    .m_axi_gmem6_RLAST(gmem6_RLAST),
    .m_axi_gmem6_RID(gmem6_RID),
    .m_axi_gmem6_RFIFONUM(gmem6_RFIFONUM),
    .m_axi_gmem6_RUSER(gmem6_RUSER),
    .m_axi_gmem6_RRESP(gmem6_RRESP),
    .m_axi_gmem6_BVALID(1'b0),
    .m_axi_gmem6_BREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem6_BREADY),
    .m_axi_gmem6_BRESP(2'd0),
    .m_axi_gmem6_BID(1'd0),
    .m_axi_gmem6_BUSER(1'd0),
    .ax(ax),
    .m_axi_gmem8_AWVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWVALID),
    .m_axi_gmem8_AWREADY(1'b0),
    .m_axi_gmem8_AWADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWADDR),
    .m_axi_gmem8_AWID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWID),
    .m_axi_gmem8_AWLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWLEN),
    .m_axi_gmem8_AWSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWSIZE),
    .m_axi_gmem8_AWBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWBURST),
    .m_axi_gmem8_AWLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWLOCK),
    .m_axi_gmem8_AWCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWCACHE),
    .m_axi_gmem8_AWPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWPROT),
    .m_axi_gmem8_AWQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWQOS),
    .m_axi_gmem8_AWREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWREGION),
    .m_axi_gmem8_AWUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_AWUSER),
    .m_axi_gmem8_WVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WVALID),
    .m_axi_gmem8_WREADY(1'b0),
    .m_axi_gmem8_WDATA(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WDATA),
    .m_axi_gmem8_WSTRB(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WSTRB),
    .m_axi_gmem8_WLAST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WLAST),
    .m_axi_gmem8_WID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WID),
    .m_axi_gmem8_WUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_WUSER),
    .m_axi_gmem8_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARVALID),
    .m_axi_gmem8_ARREADY(gmem8_ARREADY),
    .m_axi_gmem8_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARADDR),
    .m_axi_gmem8_ARID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARID),
    .m_axi_gmem8_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLEN),
    .m_axi_gmem8_ARSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARSIZE),
    .m_axi_gmem8_ARBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARBURST),
    .m_axi_gmem8_ARLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARLOCK),
    .m_axi_gmem8_ARCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARCACHE),
    .m_axi_gmem8_ARPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARPROT),
    .m_axi_gmem8_ARQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARQOS),
    .m_axi_gmem8_ARREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARREGION),
    .m_axi_gmem8_ARUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_ARUSER),
    .m_axi_gmem8_RVALID(gmem8_RVALID),
    .m_axi_gmem8_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_RREADY),
    .m_axi_gmem8_RDATA(gmem8_RDATA),
    .m_axi_gmem8_RLAST(gmem8_RLAST),
    .m_axi_gmem8_RID(gmem8_RID),
    .m_axi_gmem8_RFIFONUM(gmem8_RFIFONUM),
    .m_axi_gmem8_RUSER(gmem8_RUSER),
    .m_axi_gmem8_RRESP(gmem8_RRESP),
    .m_axi_gmem8_BVALID(1'b0),
    .m_axi_gmem8_BREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem8_BREADY),
    .m_axi_gmem8_BRESP(2'd0),
    .m_axi_gmem8_BID(1'd0),
    .m_axi_gmem8_BUSER(1'd0),
    .rowScale(rowScale),
    .m_axi_gmem7_AWVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWVALID),
    .m_axi_gmem7_AWREADY(1'b0),
    .m_axi_gmem7_AWADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWADDR),
    .m_axi_gmem7_AWID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWID),
    .m_axi_gmem7_AWLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWLEN),
    .m_axi_gmem7_AWSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWSIZE),
    .m_axi_gmem7_AWBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWBURST),
    .m_axi_gmem7_AWLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWLOCK),
    .m_axi_gmem7_AWCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWCACHE),
    .m_axi_gmem7_AWPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWPROT),
    .m_axi_gmem7_AWQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWQOS),
    .m_axi_gmem7_AWREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWREGION),
    .m_axi_gmem7_AWUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_AWUSER),
    .m_axi_gmem7_WVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WVALID),
    .m_axi_gmem7_WREADY(1'b0),
    .m_axi_gmem7_WDATA(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WDATA),
    .m_axi_gmem7_WSTRB(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WSTRB),
    .m_axi_gmem7_WLAST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WLAST),
    .m_axi_gmem7_WID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WID),
    .m_axi_gmem7_WUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_WUSER),
    .m_axi_gmem7_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARVALID),
    .m_axi_gmem7_ARREADY(gmem7_ARREADY),
    .m_axi_gmem7_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARADDR),
    .m_axi_gmem7_ARID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARID),
    .m_axi_gmem7_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLEN),
    .m_axi_gmem7_ARSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARSIZE),
    .m_axi_gmem7_ARBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARBURST),
    .m_axi_gmem7_ARLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARLOCK),
    .m_axi_gmem7_ARCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARCACHE),
    .m_axi_gmem7_ARPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARPROT),
    .m_axi_gmem7_ARQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARQOS),
    .m_axi_gmem7_ARREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARREGION),
    .m_axi_gmem7_ARUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_ARUSER),
    .m_axi_gmem7_RVALID(gmem7_RVALID),
    .m_axi_gmem7_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_RREADY),
    .m_axi_gmem7_RDATA(gmem7_RDATA),
    .m_axi_gmem7_RLAST(gmem7_RLAST),
    .m_axi_gmem7_RID(gmem7_RID),
    .m_axi_gmem7_RFIFONUM(gmem7_RFIFONUM),
    .m_axi_gmem7_RUSER(gmem7_RUSER),
    .m_axi_gmem7_RRESP(gmem7_RRESP),
    .m_axi_gmem7_BVALID(1'b0),
    .m_axi_gmem7_BREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem7_BREADY),
    .m_axi_gmem7_BRESP(2'd0),
    .m_axi_gmem7_BID(1'd0),
    .m_axi_gmem7_BUSER(1'd0),
    .colScale1(colScale1),
    .m_axi_gmem9_AWVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWVALID),
    .m_axi_gmem9_AWREADY(1'b0),
    .m_axi_gmem9_AWADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWADDR),
    .m_axi_gmem9_AWID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWID),
    .m_axi_gmem9_AWLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWLEN),
    .m_axi_gmem9_AWSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWSIZE),
    .m_axi_gmem9_AWBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWBURST),
    .m_axi_gmem9_AWLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWLOCK),
    .m_axi_gmem9_AWCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWCACHE),
    .m_axi_gmem9_AWPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWPROT),
    .m_axi_gmem9_AWQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWQOS),
    .m_axi_gmem9_AWREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWREGION),
    .m_axi_gmem9_AWUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_AWUSER),
    .m_axi_gmem9_WVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WVALID),
    .m_axi_gmem9_WREADY(1'b0),
    .m_axi_gmem9_WDATA(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WDATA),
    .m_axi_gmem9_WSTRB(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WSTRB),
    .m_axi_gmem9_WLAST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WLAST),
    .m_axi_gmem9_WID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WID),
    .m_axi_gmem9_WUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_WUSER),
    .m_axi_gmem9_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARVALID),
    .m_axi_gmem9_ARREADY(gmem9_ARREADY),
    .m_axi_gmem9_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARADDR),
    .m_axi_gmem9_ARID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARID),
    .m_axi_gmem9_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLEN),
    .m_axi_gmem9_ARSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARSIZE),
    .m_axi_gmem9_ARBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARBURST),
    .m_axi_gmem9_ARLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARLOCK),
    .m_axi_gmem9_ARCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARCACHE),
    .m_axi_gmem9_ARPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARPROT),
    .m_axi_gmem9_ARQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARQOS),
    .m_axi_gmem9_ARREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARREGION),
    .m_axi_gmem9_ARUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_ARUSER),
    .m_axi_gmem9_RVALID(gmem9_RVALID),
    .m_axi_gmem9_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_RREADY),
    .m_axi_gmem9_RDATA(gmem9_RDATA),
    .m_axi_gmem9_RLAST(gmem9_RLAST),
    .m_axi_gmem9_RID(gmem9_RID),
    .m_axi_gmem9_RFIFONUM(gmem9_RFIFONUM),
    .m_axi_gmem9_RUSER(gmem9_RUSER),
    .m_axi_gmem9_RRESP(gmem9_RRESP),
    .m_axi_gmem9_BVALID(1'b0),
    .m_axi_gmem9_BREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem9_BREADY),
    .m_axi_gmem9_BRESP(2'd0),
    .m_axi_gmem9_BID(1'd0),
    .m_axi_gmem9_BUSER(1'd0),
    .hasLower(hasLower),
    .m_axi_gmem10_AWVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWVALID),
    .m_axi_gmem10_AWREADY(1'b0),
    .m_axi_gmem10_AWADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWADDR),
    .m_axi_gmem10_AWID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWID),
    .m_axi_gmem10_AWLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWLEN),
    .m_axi_gmem10_AWSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWSIZE),
    .m_axi_gmem10_AWBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWBURST),
    .m_axi_gmem10_AWLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWLOCK),
    .m_axi_gmem10_AWCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWCACHE),
    .m_axi_gmem10_AWPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWPROT),
    .m_axi_gmem10_AWQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWQOS),
    .m_axi_gmem10_AWREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWREGION),
    .m_axi_gmem10_AWUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_AWUSER),
    .m_axi_gmem10_WVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WVALID),
    .m_axi_gmem10_WREADY(1'b0),
    .m_axi_gmem10_WDATA(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WDATA),
    .m_axi_gmem10_WSTRB(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WSTRB),
    .m_axi_gmem10_WLAST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WLAST),
    .m_axi_gmem10_WID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WID),
    .m_axi_gmem10_WUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_WUSER),
    .m_axi_gmem10_ARVALID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARVALID),
    .m_axi_gmem10_ARREADY(gmem10_ARREADY),
    .m_axi_gmem10_ARADDR(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARADDR),
    .m_axi_gmem10_ARID(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARID),
    .m_axi_gmem10_ARLEN(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLEN),
    .m_axi_gmem10_ARSIZE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARSIZE),
    .m_axi_gmem10_ARBURST(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARBURST),
    .m_axi_gmem10_ARLOCK(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARLOCK),
    .m_axi_gmem10_ARCACHE(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARCACHE),
    .m_axi_gmem10_ARPROT(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARPROT),
    .m_axi_gmem10_ARQOS(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARQOS),
    .m_axi_gmem10_ARREGION(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARREGION),
    .m_axi_gmem10_ARUSER(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_ARUSER),
    .m_axi_gmem10_RVALID(gmem10_RVALID),
    .m_axi_gmem10_RREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_RREADY),
    .m_axi_gmem10_RDATA(gmem10_RDATA),
    .m_axi_gmem10_RLAST(gmem10_RLAST),
    .m_axi_gmem10_RID(gmem10_RID),
    .m_axi_gmem10_RFIFONUM(gmem10_RFIFONUM),
    .m_axi_gmem10_RUSER(gmem10_RUSER),
    .m_axi_gmem10_RRESP(gmem10_RRESP),
    .m_axi_gmem10_BVALID(1'b0),
    .m_axi_gmem10_BREADY(Compute_Dual_Infeasibility_stage2_U0_m_axi_gmem10_BREADY),
    .m_axi_gmem10_BRESP(2'd0),
    .m_axi_gmem10_BID(1'd0),
    .m_axi_gmem10_BUSER(1'd0),
    .hasUpper(hasUpper),
    .p_read(nRows_assign_c_channel_dout),
    .p_read1(nCols_assign_c_channel_dout),
    .ifScaled(ifScaled),
    .problem_nEqs(problem_nEqs),
    .inverse_pScale(inverse_pScale),
    .dDualInfeasRes_din(Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_din),
    .dDualInfeasRes_full_n(dDualInfeasRes_full_n),
    .dDualInfeasRes_write(Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .inverse_pScale_ap_vld(1'b1),
    .ap_start(Compute_Dual_Infeasibility_stage2_U0_ap_start),
    .x_ap_vld(1'b1),
    .p_read1_ap_vld(1'b0),
    .ax_ap_vld(1'b1),
    .p_read_ap_vld(1'b0),
    .rowScale_ap_vld(1'b1),
    .problem_nEqs_ap_vld(1'b1),
    .ifScaled_ap_vld(1'b1),
    .hasLower_ap_vld(1'b1),
    .hasUpper_ap_vld(1'b1),
    .colScale1_ap_vld(1'b1),
    .ap_done(Compute_Dual_Infeasibility_stage2_U0_ap_done),
    .ap_ready(Compute_Dual_Infeasibility_stage2_U0_ap_ready),
    .ap_idle(Compute_Dual_Infeasibility_stage2_U0_ap_idle),
    .ap_continue(Compute_Dual_Infeasibility_stage2_U0_ap_continue)
);

Infeasi_Res_S2_Block_entry_split_split_split_split_split_split_split_split_split_proc1 Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_start),
    .ap_done(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_done),
    .ap_continue(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_continue),
    .ap_idle(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_idle),
    .ap_ready(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_ready),
    .dPrimalInfeasRes_dout(dPrimalInfeasRes_dout),
    .dPrimalInfeasRes_num_data_valid(dPrimalInfeasRes_num_data_valid),
    .dPrimalInfeasRes_fifo_cap(dPrimalInfeasRes_fifo_cap),
    .dPrimalInfeasRes_empty_n(dPrimalInfeasRes_empty_n),
    .dPrimalInfeasRes_read(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_read),
    .dPrimalInfeasRes_val(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val),
    .dPrimalInfeasRes_val_ap_vld(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_val_ap_vld),
    .dDualInfeasRes_dout(dDualInfeasRes_dout),
    .dDualInfeasRes_num_data_valid(dDualInfeasRes_num_data_valid),
    .dDualInfeasRes_fifo_cap(dDualInfeasRes_fifo_cap),
    .dDualInfeasRes_empty_n(dDualInfeasRes_empty_n),
    .dDualInfeasRes_read(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_read),
    .dDualInfeasRes_val(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val),
    .dDualInfeasRes_val_ap_vld(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_val_ap_vld)
);

Infeasi_Res_S2_fifo_w32_d2_S_x4 nRows_assign_out_tmp_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_split_proc_U0_ap_return_0),
    .if_full_n(nRows_assign_out_tmp_channel_full_n),
    .if_write(ap_channel_done_nRows_assign_out_tmp_channel),
    .if_dout(nRows_assign_out_tmp_channel_dout),
    .if_num_data_valid(nRows_assign_out_tmp_channel_num_data_valid),
    .if_fifo_cap(nRows_assign_out_tmp_channel_fifo_cap),
    .if_empty_n(nRows_assign_out_tmp_channel_empty_n),
    .if_read(Process_N_U0_ap_ready)
);

Infeasi_Res_S2_fifo_w32_d2_S_x4 nCols_assign_out_tmp_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_split_proc_U0_ap_return_1),
    .if_full_n(nCols_assign_out_tmp_channel_full_n),
    .if_write(ap_channel_done_nCols_assign_out_tmp_channel),
    .if_dout(nCols_assign_out_tmp_channel_dout),
    .if_num_data_valid(nCols_assign_out_tmp_channel_num_data_valid),
    .if_fifo_cap(nCols_assign_out_tmp_channel_fifo_cap),
    .if_empty_n(nCols_assign_out_tmp_channel_empty_n),
    .if_read(Process_N_U0_ap_ready)
);

Infeasi_Res_S2_fifo_w32_d2_S_x4 nCols_assign_c3_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Process_N_U0_ap_return_1),
    .if_full_n(nCols_assign_c3_channel_full_n),
    .if_write(ap_channel_done_nCols_assign_c3_channel),
    .if_dout(nCols_assign_c3_channel_dout),
    .if_num_data_valid(nCols_assign_c3_channel_num_data_valid),
    .if_fifo_cap(nCols_assign_c3_channel_fifo_cap),
    .if_empty_n(nCols_assign_c3_channel_empty_n),
    .if_read(Compute_Primal_Infeasibility_stage2_U0_ap_ready)
);

Infeasi_Res_S2_fifo_w32_d2_S_x4 nRows_assign_c2_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Process_N_U0_ap_return_0),
    .if_full_n(nRows_assign_c2_channel_full_n),
    .if_write(ap_channel_done_nRows_assign_c2_channel),
    .if_dout(nRows_assign_c2_channel_dout),
    .if_num_data_valid(nRows_assign_c2_channel_num_data_valid),
    .if_fifo_cap(nRows_assign_c2_channel_fifo_cap),
    .if_empty_n(nRows_assign_c2_channel_empty_n),
    .if_read(Compute_Primal_Infeasibility_stage2_U0_ap_ready)
);

Infeasi_Res_S2_fifo_w32_d2_S_x4 nRows_assign_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Process_N_U0_ap_return_2),
    .if_full_n(nRows_assign_c_channel_full_n),
    .if_write(ap_channel_done_nRows_assign_c_channel),
    .if_dout(nRows_assign_c_channel_dout),
    .if_num_data_valid(nRows_assign_c_channel_num_data_valid),
    .if_fifo_cap(nRows_assign_c_channel_fifo_cap),
    .if_empty_n(nRows_assign_c_channel_empty_n),
    .if_read(Compute_Dual_Infeasibility_stage2_U0_ap_ready)
);

Infeasi_Res_S2_fifo_w32_d2_S_x4 nCols_assign_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Process_N_U0_ap_return_3),
    .if_full_n(nCols_assign_c_channel_full_n),
    .if_write(ap_channel_done_nCols_assign_c_channel),
    .if_dout(nCols_assign_c_channel_dout),
    .if_num_data_valid(nCols_assign_c_channel_num_data_valid),
    .if_fifo_cap(nCols_assign_c_channel_fifo_cap),
    .if_empty_n(nCols_assign_c_channel_empty_n),
    .if_read(Compute_Dual_Infeasibility_stage2_U0_ap_ready)
);

Infeasi_Res_S2_fifo_w64_d2_S_x dPrimalInfeasRes_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_din),
    .if_full_n(dPrimalInfeasRes_full_n),
    .if_write(Compute_Primal_Infeasibility_stage2_U0_dPrimalInfeasRes_write),
    .if_dout(dPrimalInfeasRes_dout),
    .if_num_data_valid(dPrimalInfeasRes_num_data_valid),
    .if_fifo_cap(dPrimalInfeasRes_fifo_cap),
    .if_empty_n(dPrimalInfeasRes_empty_n),
    .if_read(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dPrimalInfeasRes_read)
);

Infeasi_Res_S2_fifo_w64_d2_S_x dDualInfeasRes_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_din),
    .if_full_n(dDualInfeasRes_full_n),
    .if_write(Compute_Dual_Infeasibility_stage2_U0_dDualInfeasRes_write),
    .if_dout(dDualInfeasRes_dout),
    .if_num_data_valid(dDualInfeasRes_num_data_valid),
    .if_fifo_cap(dDualInfeasRes_fifo_cap),
    .if_empty_n(dDualInfeasRes_empty_n),
    .if_read(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dDualInfeasRes_read)
);

Infeasi_Res_S2_start_for_Block_entry_split_split_split_split_split_split_split_split_split_pbkb start_for_Block_entry_split_split_split_split_split_split_split_split_split_pbkb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_din),
    .if_full_n(start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_full_n),
    .if_write(Compute_Primal_Infeasibility_stage2_U0_start_write),
    .if_dout(start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_dout),
    .if_empty_n(start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_empty_n),
    .if_read(Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_split_proc_U0_ap_ready <= ap_sync_Block_entry_split_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready <= ap_sync_Compute_Dual_Infeasibility_stage2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready <= ap_sync_Compute_Primal_Infeasibility_stage2_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_nCols_assign_c3_channel <= 1'b0;
    end else begin
        if (((Process_N_U0_ap_done & Process_N_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_nCols_assign_c3_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_nCols_assign_c3_channel <= ap_sync_channel_write_nCols_assign_c3_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_nCols_assign_c_channel <= 1'b0;
    end else begin
        if (((Process_N_U0_ap_done & Process_N_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_nCols_assign_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_nCols_assign_c_channel <= ap_sync_channel_write_nCols_assign_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_nCols_assign_out_tmp_channel <= 1'b0;
    end else begin
        if (((Block_entry_split_proc_U0_ap_done & Block_entry_split_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_nCols_assign_out_tmp_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_nCols_assign_out_tmp_channel <= ap_sync_channel_write_nCols_assign_out_tmp_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_nRows_assign_c2_channel <= 1'b0;
    end else begin
        if (((Process_N_U0_ap_done & Process_N_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_nRows_assign_c2_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_nRows_assign_c2_channel <= ap_sync_channel_write_nRows_assign_c2_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_nRows_assign_c_channel <= 1'b0;
    end else begin
        if (((Process_N_U0_ap_done & Process_N_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_nRows_assign_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_nRows_assign_c_channel <= ap_sync_channel_write_nRows_assign_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_nRows_assign_out_tmp_channel <= 1'b0;
    end else begin
        if (((Block_entry_split_proc_U0_ap_done & Block_entry_split_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_nRows_assign_out_tmp_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_nRows_assign_out_tmp_channel <= ap_sync_channel_write_nRows_assign_out_tmp_channel;
        end
    end
end

assign Block_entry_split_proc_U0_ap_continue = (ap_sync_channel_write_nRows_assign_out_tmp_channel & ap_sync_channel_write_nCols_assign_out_tmp_channel);

assign Block_entry_split_proc_U0_ap_start = ((ap_sync_reg_Block_entry_split_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_continue = 1'b1;

assign Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_start = start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_empty_n;

assign Compute_Dual_Infeasibility_stage2_U0_ap_continue = 1'b1;

assign Compute_Dual_Infeasibility_stage2_U0_ap_start = (nRows_assign_c_channel_empty_n & nCols_assign_c_channel_empty_n & (ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready ^ 1'b1) & ap_start);

assign Compute_Primal_Infeasibility_stage2_U0_ap_continue = 1'b1;

assign Compute_Primal_Infeasibility_stage2_U0_ap_start = (nRows_assign_c2_channel_empty_n & nCols_assign_c3_channel_empty_n & (ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready ^ 1'b1) & ap_start);

assign Process_N_U0_ap_continue = (ap_sync_channel_write_nRows_assign_c_channel & ap_sync_channel_write_nRows_assign_c2_channel & ap_sync_channel_write_nCols_assign_c_channel & ap_sync_channel_write_nCols_assign_c3_channel);

assign Process_N_U0_ap_start = (nRows_assign_out_tmp_channel_empty_n & nCols_assign_out_tmp_channel_empty_n);

assign ap_channel_done_nCols_assign_c3_channel = ((ap_sync_reg_channel_write_nCols_assign_c3_channel ^ 1'b1) & Process_N_U0_ap_done);

assign ap_channel_done_nCols_assign_c_channel = ((ap_sync_reg_channel_write_nCols_assign_c_channel ^ 1'b1) & Process_N_U0_ap_done);

assign ap_channel_done_nCols_assign_out_tmp_channel = ((ap_sync_reg_channel_write_nCols_assign_out_tmp_channel ^ 1'b1) & Block_entry_split_proc_U0_ap_done);

assign ap_channel_done_nRows_assign_c2_channel = ((ap_sync_reg_channel_write_nRows_assign_c2_channel ^ 1'b1) & Process_N_U0_ap_done);

assign ap_channel_done_nRows_assign_c_channel = ((ap_sync_reg_channel_write_nRows_assign_c_channel ^ 1'b1) & Process_N_U0_ap_done);

assign ap_channel_done_nRows_assign_out_tmp_channel = ((ap_sync_reg_channel_write_nRows_assign_out_tmp_channel ^ 1'b1) & Block_entry_split_proc_U0_ap_done);

assign ap_done = Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_done;

assign ap_idle = ((nCols_assign_c_channel_empty_n ^ 1'b1) & (nRows_assign_c_channel_empty_n ^ 1'b1) & (nRows_assign_c2_channel_empty_n ^ 1'b1) & (nCols_assign_c3_channel_empty_n ^ 1'b1) & (nCols_assign_out_tmp_channel_empty_n ^ 1'b1) & (nRows_assign_out_tmp_channel_empty_n ^ 1'b1) & Process_N_U0_ap_idle & Compute_Primal_Infeasibility_stage2_U0_ap_idle & Compute_Dual_Infeasibility_stage2_U0_ap_idle & Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_ap_idle & Block_entry_split_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_entry_split_proc_U0_ap_ready = (ap_sync_reg_Block_entry_split_proc_U0_ap_ready | Block_entry_split_proc_U0_ap_ready);

assign ap_sync_Compute_Dual_Infeasibility_stage2_U0_ap_ready = (ap_sync_reg_Compute_Dual_Infeasibility_stage2_U0_ap_ready | Compute_Dual_Infeasibility_stage2_U0_ap_ready);

assign ap_sync_Compute_Primal_Infeasibility_stage2_U0_ap_ready = (ap_sync_reg_Compute_Primal_Infeasibility_stage2_U0_ap_ready | Compute_Primal_Infeasibility_stage2_U0_ap_ready);

assign ap_sync_channel_write_nCols_assign_c3_channel = ((nCols_assign_c3_channel_full_n & ap_channel_done_nCols_assign_c3_channel) | ap_sync_reg_channel_write_nCols_assign_c3_channel);

assign ap_sync_channel_write_nCols_assign_c_channel = ((nCols_assign_c_channel_full_n & ap_channel_done_nCols_assign_c_channel) | ap_sync_reg_channel_write_nCols_assign_c_channel);

assign ap_sync_channel_write_nCols_assign_out_tmp_channel = ((nCols_assign_out_tmp_channel_full_n & ap_channel_done_nCols_assign_out_tmp_channel) | ap_sync_reg_channel_write_nCols_assign_out_tmp_channel);

assign ap_sync_channel_write_nRows_assign_c2_channel = ((nRows_assign_c2_channel_full_n & ap_channel_done_nRows_assign_c2_channel) | ap_sync_reg_channel_write_nRows_assign_c2_channel);

assign ap_sync_channel_write_nRows_assign_c_channel = ((nRows_assign_c_channel_full_n & ap_channel_done_nRows_assign_c_channel) | ap_sync_reg_channel_write_nRows_assign_c_channel);

assign ap_sync_channel_write_nRows_assign_out_tmp_channel = ((nRows_assign_out_tmp_channel_full_n & ap_channel_done_nRows_assign_out_tmp_channel) | ap_sync_reg_channel_write_nRows_assign_out_tmp_channel);

assign ap_sync_ready = (ap_sync_Compute_Primal_Infeasibility_stage2_U0_ap_ready & ap_sync_Compute_Dual_Infeasibility_stage2_U0_ap_ready & ap_sync_Block_entry_split_proc_U0_ap_ready);

assign gmem0_RID = 1'd0;

assign gmem0_RLAST = 1'b0;

assign gmem0_RRESP = 2'd0;

assign gmem0_RUSER = 1'd0;

assign gmem10_RID = 1'd0;

assign gmem10_RLAST = 1'b0;

assign gmem10_RRESP = 2'd0;

assign gmem10_RUSER = 1'd0;

assign gmem1_RID = 1'd0;

assign gmem1_RLAST = 1'b0;

assign gmem1_RRESP = 2'd0;

assign gmem1_RUSER = 1'd0;

assign gmem2_RID = 1'd0;

assign gmem2_RLAST = 1'b0;

assign gmem2_RRESP = 2'd0;

assign gmem2_RUSER = 1'd0;

assign gmem3_RID = 1'd0;

assign gmem3_RLAST = 1'b0;

assign gmem3_RRESP = 2'd0;

assign gmem3_RUSER = 1'd0;

assign gmem4_RID = 1'd0;

assign gmem4_RLAST = 1'b0;

assign gmem4_RRESP = 2'd0;

assign gmem4_RUSER = 1'd0;

assign gmem5_RID = 1'd0;

assign gmem5_RLAST = 1'b0;

assign gmem5_RRESP = 2'd0;

assign gmem5_RUSER = 1'd0;

assign gmem6_RID = 1'd0;

assign gmem6_RLAST = 1'b0;

assign gmem6_RRESP = 2'd0;

assign gmem6_RUSER = 1'd0;

assign gmem7_RID = 1'd0;

assign gmem7_RLAST = 1'b0;

assign gmem7_RRESP = 2'd0;

assign gmem7_RUSER = 1'd0;

assign gmem8_RID = 1'd0;

assign gmem8_RLAST = 1'b0;

assign gmem8_RRESP = 2'd0;

assign gmem8_RUSER = 1'd0;

assign gmem9_RID = 1'd0;

assign gmem9_RLAST = 1'b0;

assign gmem9_RRESP = 2'd0;

assign gmem9_RUSER = 1'd0;

assign start_for_Block_entry_split_split_split_split_split_split_split_split_split_proc1_U0_din = 1'b1;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "Infeasi_Res_S2_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //Infeasi_Res_S2

