<!doctype html>
<html lang="en">
  <head>
    <title>US6943619B1 - Practical active capacitor filter 
        - Google Patents</title>

    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="UTF-8">
    <meta name="referrer" content="origin-when-crossorigin">
    <link rel="canonical" href="https://patents.google.com/patent/US6943619B1/en">
    <meta name="description" content="
     A method and apparatus is described that filters an electrical signal. The filtering uses a capacitor multiplier circuit where the capacitor multiplier circuit uses at least one amplifier circuit and at least one capacitor. A filtered electrical signal results from a direct connection from an output of the at least one amplifier circuit. 
   
   ">
    
    <meta name="DC.type" content="patent">
    
    <meta name="DC.title" content="Practical active capacitor filter 
       ">
    
    <meta name="DC.date" content="2003-05-21" scheme="dateSubmitted">
    
    <meta name="DC.description" content="
     A method and apparatus is described that filters an electrical signal. The filtering uses a capacitor multiplier circuit where the capacitor multiplier circuit uses at least one amplifier circuit and at least one capacitor. A filtered electrical signal results from a direct connection from an output of the at least one amplifier circuit. 
   
   ">
    
    <meta name="citation_patent_application_number" content="US:10/443,233">
    
    <meta name="citation_pdf_url" content="https://patentimages.storage.googleapis.com/46/2d/a7/e6728b0c10bd4a/US6943619.pdf">
    
    <meta name="citation_patent_number" content="US:6943619">
    
    <meta name="DC.date" content="2005-09-13" scheme="issue">
    
    <meta name="DC.contributor" content="Robert L. Shuler, Jr." scheme="inventor">
    
    <meta name="DC.contributor" content="National Aeronautics and Space Administration (NASA)" scheme="assignee">
    
    <meta name="DC.relation" content="US:3621407" scheme="references">
    
    <meta name="DC.relation" content="US:3831117" scheme="references">
    
    <meta name="DC.relation" content="US:4100515" scheme="references">
    
    <meta name="DC.relation" content="US:4383230" scheme="references">
    
    <meta name="DC.relation" content="US:4339729" scheme="references">
    
    <meta name="DC.relation" content="US:4764938" scheme="references">
    
    <meta name="DC.relation" content="US:5216375" scheme="references">
    
    <meta name="DC.relation" content="US:5182522" scheme="references">
    
    <meta name="DC.relation" content="US:5235223" scheme="references">
    
    <meta name="DC.relation" content="US:5327027" scheme="references">
    
    <meta name="DC.relation" content="US:6232832" scheme="references">
    
    <meta name="DC.relation" content="US:5652537" scheme="references">
    
    <meta name="DC.relation" content="US:6052025" scheme="references">
    
    <meta name="DC.relation" content="US:5914633" scheme="references">
    
    <meta name="DC.relation" content="US:20010038309:A1" scheme="references">
    
    <meta name="DC.relation" content="US:20030006809:A1" scheme="references">
    
    <meta name="DC.relation" content="US:6437615" scheme="references">
    
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:400,400italic,500,500italic,700">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Product+Sans">
    <style>
      body { transition: none; }
    </style>

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-27188110-4', 'auto');

      version = 'patent-search.search_20191120_RC00';

      function sendFeedback() {
        userfeedback.api.startFeedback({
          'productId': '713680',
          'bucket': 'patent-search-web',
          'productVersion': version,
        });
      }

      window.experiments = {};
      window.experiments.patentCountries = "ae,ag,al,am,ao,ap,ar,at,au,aw,az,ba,bb,bd,be,bf,bg,bh,bj,bn,bo,br,bw,bx,by,bz,ca,cf,cg,ch,ci,cl,cm,cn,co,cr,cs,cu,cy,cz,dd,de,dj,dk,dm,do,dz,ea,ec,ee,eg,em,ep,es,fi,fr,ga,gb,gc,gd,ge,gh,gm,gn,gq,gr,gt,gw,hk,hn,hr,hu,ib,id,ie,il,in,ir,is,it,jo,jp,ke,kg,kh,km,kn,kp,kr,kw,kz,la,lc,li,lk,lr,ls,lt,lu,lv,ly,ma,mc,md,me,mg,mk,ml,mn,mo,mr,mt,mw,mx,my,mz,na,ne,ng,ni,nl,no,nz,oa,om,pa,pe,pg,ph,pl,pt,py,qa,ro,rs,ru,rw,sa,sc,sd,se,sg,si,sk,sl,sm,sn,st,su,sv,sy,sz,td,tg,th,tj,tm,tn,tr,tt,tw,tz,ua,ug,us,uy,uz,vc,ve,vn,wo,yu,za,zm,zw";
      
      
      window.profilePicture = "";

      window.Polymer = {
        dom: 'shady',
        lazyRegister: true,
      };
    </script>

    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/webcomponentsjs/webcomponents-lite.min.js"></script>
    
    <link rel="import" href="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.html">
    
  </head>
  <body unresolved>
    
    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.js"></script>
    
    <search-app>
      
      

      <article class="result" itemscope itemtype="http://schema.org/ScholarlyArticle">
  <h1 itemprop="pageTitle">US6943619B1 - Practical active capacitor filter 
        - Google Patents</h1>
  <span itemprop="title">Practical active capacitor filter 
       </span>

  <meta itemprop="type" content="patent">
  <a href="https://patentimages.storage.googleapis.com/46/2d/a7/e6728b0c10bd4a/US6943619.pdf" itemprop="pdfLink">Download PDF</a>
  <h2>Info</h2>

  <dl>
    <dt>Publication number</dt>
    <dd itemprop="publicationNumber">US6943619B1</dd>
    <meta itemprop="numberWithoutCodes" content="6943619">
    <meta itemprop="kindCode" content="B1">
    <meta itemprop="publicationDescription" content="Patent ( no pre-grant publication)">
    
    <span>US6943619B1</span>
    
    <span>US10/443,233</span>
    
    <span>US44323303A</span>
    
    <span>US6943619B1</span>
    
    <span>US 6943619 B1</span>
    
    <span>US6943619 B1</span>
    
    <span>US 6943619B1</span>
    
    <span>  </span>
    
    <span> </span>
    
    <span> </span>
    
    <span>US 44323303 A</span>
    
    <span>US44323303 A</span>
    
    <span>US 44323303A</span>
    
    <span>US 6943619 B1</span>
    
    <span>US6943619 B1</span>
    
    <span>US 6943619B1</span>
    

    <dt>Authority</dt>
    <dd itemprop="countryCode">US</dd>
    <dd itemprop="countryName">United States</dd>

    <dt>Prior art keywords</dt>
    
    <dd itemprop="priorArtKeywords" repeat>amplifier circuit</dd>
    <dd itemprop="priorArtKeywords" repeat>capacitor</dd>
    <dd itemprop="priorArtKeywords" repeat>circuit</dd>
    <dd itemprop="priorArtKeywords" repeat>electrical signal</dd>
    <dd itemprop="priorArtKeywords" repeat>operatively connected</dd>

    <dt>Prior art date</dt>
    <dd><time itemprop="priorArtDate" datetime="2003-05-21">2003-05-21</time></dd>

    <dt>Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)</dt>
    <dd itemprop="legalStatusIfi" itemscope>
      <span itemprop="status">Expired - Fee Related</span>
    </dd>
  </dl>

  <dt>Application number</dt>
  <dd itemprop="applicationNumber">US10/443,233</dd>

  

  

  <dt>Inventor</dt>
  <dd itemprop="inventor" repeat>Robert L. Shuler, Jr.</dd>
  <dt>Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)</dt>
  <dd itemprop="assigneeCurrent" repeat>
    National Aeronautics and Space Administration (NASA)
  </dd>

  <dt>Original Assignee</dt>
  <dd itemprop="assigneeOriginal" repeat>National Aeronautics and Space Administration (NASA)</dd>

  <dt>Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)</dt>
  <dd><time itemprop="priorityDate" datetime="2003-05-21">2003-05-21</time></dd>

  <dt>Filing date</dt>
  <dd><time itemprop="filingDate" datetime="2003-05-21">2003-05-21</time></dd>

  <dt>Publication date</dt>
  <dd><time itemprop="publicationDate" datetime="2005-09-13">2005-09-13</time></dd>

  

  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2003-05-21">2003-05-21</time>
    <span itemprop="title">Application filed by National Aeronautics and Space Administration (NASA)</span>
    <span itemprop="type">filed</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    <span itemprop="assigneeSearch">National Aeronautics and Space Administration (NASA)</span>
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2003-05-21">2003-05-21</time>
    <span itemprop="title">Priority to US10/443,233</span>
    <span itemprop="type">priority</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US6943619B1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2003-05-21">2003-05-21</time>
    <span itemprop="title">Assigned to U.S. GOVERNMENT AS REPRESENTED BY THE ADMINISTRATOR OF NATIONAL AERONAUTICS AND SPACE ADMINISTRATION</span>
    <span itemprop="type">reassignment</span>
    
    
    
    
    <span itemprop="assigneeSearch">U.S. GOVERNMENT AS REPRESENTED BY THE ADMINISTRATOR OF NATIONAL AERONAUTICS AND SPACE ADMINISTRATION</span>
    
    
    <span itemprop="description" repeat>ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).</span>
    
    <span itemprop="description" repeat>Assignors: SHULER JR., ROBERT L.</span>
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2005-09-13">2005-09-13</time>
    <span itemprop="title">Application granted</span>
    <span itemprop="type">granted</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2005-09-13">2005-09-13</time>
    <span itemprop="title">Publication of US6943619B1</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US6943619B1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2019-11-26">2019-11-26</time>
    <span itemprop="title">Application status is Expired - Fee Related</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2023-05-21">2023-05-21</time>
    <span itemprop="title">Anticipated expiration</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  

  <h2>Links</h2>

  <ul>
    
          <li itemprop="links" itemscope repeat>
            <meta itemprop="id" content="usptoLink">
            <a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/srchnum.html&r=1&f=G&l=50&d=PALL&s1=6943619.PN." itemprop="url" target="_blank"><span itemprop="text">USPTO</span></a>
          </li>
        <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="usptoAssignmentLink">
          <a href="https://assignment.uspto.gov/patent/index.html#/patent/search/resultFilter?searchInput=6943619" itemprop="url" target="_blank"><span itemprop="text">USPTO Assignment</span></a>
        </li>

    <li itemprop="links" itemscope repeat>
        <meta itemprop="id" content="espacenetLink">
        <a href="http://worldwide.espacenet.com/publicationDetails/biblio?CC=US&amp;NR=6943619B1&amp;KC=B1&amp;FT=D" itemprop="url" target="_blank"><span itemprop="text">Espacenet</span></a>
      </li>
      

    

    
      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="globalDossierLink">
          <a href="http://globaldossier.uspto.gov/#/result/patent/US/6943619/1" itemprop="url" target="_blank"><span itemprop="text">Global Dossier</span></a>
        </li>
      

      

      

      

      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="stackexchangeLink">
          <a href="https://patents.stackexchange.com/questions/tagged/US6943619" itemprop="url"><span itemprop="text">Discuss</span></a>
        </li>
      
  </ul>

  
  <ul itemprop="concept" itemscope>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000003990</span>
      <span itemprop="name">capacitor</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="sections" repeat>title</span>
      
      <span itemprop="count">110</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000001914</span>
      <span itemprop="name">filtration</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">16</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000694</span>
      <span itemprop="name">effects</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">7</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000003334</span>
      <span itemprop="name">potential</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">5</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000004044</span>
      <span itemprop="name">response</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">3</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000004458</span>
      <span itemprop="name">analytical methods</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000003247</span>
      <span itemprop="name">decreasing</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000009499</span>
      <span itemprop="name">grossing</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001965</span>
      <span itemprop="name">increased</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000004519</span>
      <span itemprop="name">manufacturing process</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000005259</span>
      <span itemprop="name">measurements</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000005457</span>
      <span itemprop="name">optimization</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000002829</span>
      <span itemprop="name">reduced</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000003068</span>
      <span itemprop="name">static</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
  </ul>
  

  

  <section>
    <h2>Classifications</h2>
    
    <ul>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H</span>&mdash;<span itemprop="Description">ELECTRICITY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03</span>&mdash;<span itemprop="Description">BASIC ELECTRONIC CIRCUITRY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H</span>&mdash;<span itemprop="Description">IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/00</span>&mdash;<span itemprop="Description">Networks using active elements</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/46</span>&mdash;<span itemprop="Description">One-port networks</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/48</span>&mdash;<span itemprop="Description">One-port networks simulating reactances</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/483</span>&mdash;<span itemprop="Description">Simulating capacitance multipliers</span>
            <meta itemprop="Leaf" content="true">
            
            <meta itemprop="FirstCode" content="true">
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H</span>&mdash;<span itemprop="Description">ELECTRICITY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03</span>&mdash;<span itemprop="Description">BASIC ELECTRONIC CIRCUITRY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H</span>&mdash;<span itemprop="Description">IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/00</span>&mdash;<span itemprop="Description">Networks using active elements</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/02</span>&mdash;<span itemprop="Description">Multiple-port networks</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/04</span>&mdash;<span itemprop="Description">Frequency selective two-port networks</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/12</span>&mdash;<span itemprop="Description">Frequency selective two-port networks using amplifiers with feedback</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/1217</span>&mdash;<span itemprop="Description">Frequency selective two-port networks using amplifiers with feedback using a plurality of operational amplifiers</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/1234</span>&mdash;<span itemprop="Description">Modifications to reduce detrimental influences of amplifier imperfections, e.g. limited gain-bandwith product, limited input impedance</span>
            <meta itemprop="Leaf" content="true">
            
            
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H</span>&mdash;<span itemprop="Description">ELECTRICITY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03</span>&mdash;<span itemprop="Description">BASIC ELECTRONIC CIRCUITRY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H</span>&mdash;<span itemprop="Description">IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/00</span>&mdash;<span itemprop="Description">Networks using active elements</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/02</span>&mdash;<span itemprop="Description">Multiple-port networks</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/04</span>&mdash;<span itemprop="Description">Frequency selective two-port networks</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/12</span>&mdash;<span itemprop="Description">Frequency selective two-port networks using amplifiers with feedback</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/126</span>&mdash;<span itemprop="Description">Frequency selective two-port networks using amplifiers with feedback using a single operational amplifier</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03H11/1278</span>&mdash;<span itemprop="Description">Modifications to reduce detrimental influences of amplifier imperfections, e.g. limited gain-bandwith product, limited input impedance</span>
            <meta itemprop="Leaf" content="true">
            
            
          </li>
          </ul>
      </li>
      </ul>
  </section>

  <section itemprop="abstract" itemscope>
    <h2>Abstract</h2>
    
    <div itemprop="content" html><abstract mxw-id="PA50874360" lang="EN" load-source="patent-office">
    <div num="p-0001" class="abstract">A method and apparatus is described that filters an electrical signal. The filtering uses a capacitor multiplier circuit where the capacitor multiplier circuit uses at least one amplifier circuit and at least one capacitor. A filtered electrical signal results from a direct connection from an output of the at least one amplifier circuit.</div>
  </abstract>
  </div>
  </section>

  <section itemprop="description" itemscope>
    <h2>Description</h2>
    
    <div itemprop="content" html><div mxw-id="PDES15922237" lang="EN" load-source="patent-office" class="description">

  <heading>ORIGIN OF THE INVENTION</heading>
  <p num="p-0002">The invention described herein was made by employee(s) of the United States Government and may be manufactured and used by or for the Government of the United States of America for governmental purposes without the payment of any royalties thereon or therefor.</p>


  <heading>BACKGROUND OF INVENTION</heading>
  <p num="p-0003">In many circuits, a relatively large valued capacitor is desired. However, to manufacture the relatively large valued capacitor in, and on, an integrated circuit (or chip), normally requires that an unduly large portion of the available area of the integrated circuit be devoted to the capacitor. Accordingly, relatively large valued capacitors may be required to be connected externally to the integrated circuit. Externally connecting components (e.g., a capacitor) to the integrated circuit may present several problems including, but not limited to, decreased reliability, increased signal noise, and worse matching between components.</p>
  <p num="p-0004">One approach to the problem of insufficient on-chip capacitance may include the use of a known capacitance multiplication circuit (<b>100</b>) as shown in <figref idrefs="DRAWINGS">FIG. 1</figref>. The capacitance multiplication circuit (<b>100</b>) includes an amplifier circuit (<b>102</b>) and a resistor R<b>2</b> connected between a node of the amplifier circuit (<b>102</b>) and VIN. A capacitor C<b>1</b> is connected between the node and a reference voltage potential, in this example, a ground voltage potential. The amplifier circuit (<b>102</b>) is arranged as a unity gain amplifier. Another resistor R<b>3</b> connects between a another node of the amplifier circuit (<b>102</b>) and VOUT. The amplifier circuit (<b>102</b>) ensures that the voltage drop across the resistor R<b>3</b> is equal to the voltage drop across the resistor R<b>2</b>. The effective capacitance of the capacitance multiplication circuit (<b>100</b>) is equal to C<b>1</b> times (R<b>2</b>+R<b>3</b>)/R<b>3</b>. Thus, by making R<b>2</b> larger than R<b>3</b>, the effective capacitance is much large than the capacitance of C<b>1</b>.</p>
  <heading>SUMMARY OF INVENTION</heading>
  <p num="p-0005">According to one aspect of one or more embodiments of the present invention, the present invention relates to an electrical signal filter circuit comprising an input signal line; an output signal line; a resistor where the resistor is operatively connected between the input signal line and a node; and a capacitor multiplier circuit where the capacitor multiplier circuit is operatively connected to the node where the capacitor multiplier circuit comprises at least one amplifier circuit and at least one capacitor where the output signal line is directly connected to an output of the at least one amplifier circuit and where the capacitor multiplier circuit increases a capacitance of a received signal.</p>
  <p num="p-0006">According to one aspect of one or more embodiments of the present invention, the present invention relates to an electrical signal filter circuit comprising an input signal line; an output signal line; a resistor where the resistor is operatively connected between the input signal line and a node; and a capacitor multiplier circuit where the capacitor multiplier circuit is operatively connected to the node and the output signal line where the capacitor multiplier circuit comprises a first differential amplifier circuit, a second differential amplifier circuit, and at least one capacitor and where the at least one capacitor operatively connects between at least one input terminal of at least one selected from the first differential amplifier circuit and the second differential amplifier circuit and a reference voltage potential.</p>
  <p num="p-0007">According to one aspect of one or more embodiments of the present invention, the present invention relates to a method for filtering an electrical signal comprising inputting the electrical signal; filtering the electrical signal where the filtering uses a capacitor multiplier circuit and where the capacitor multiplier circuit comprises at least one amplifier circuit and at least one capacitor; and outputting a filtered electrical signal where the outputting results directly from an output of the at least one amplifier circuit.</p>
  <p num="p-0008">According to one aspect of one or more embodiments of the present invention, the present invention relates to an electrical signal filter circuit comprising means for inputting an electrical signal; means for filtering the electrical signal where the means for filtering uses a capacitor multiplier circuit and where the capacitor multiplier circuit comprises at least one amplifier circuit and at least one capacitor; and means for outputting a filtered electrical signal where the means for outputting results directly from an output of the at least one amplifier circuit.</p>
  <p num="p-0009">Other aspects and advantages of the invention will be apparent from the following description and the appended claims.</p>


  <description-of-drawings>
    <heading>BRIEF DESCRIPTION OF DRAWINGS</heading>
    <p num="p-0010"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows a schematic diagram of a typical capacitor multiplier circuit.</p>
    <p num="p-0011"> <figref idrefs="DRAWINGS">FIG. 2</figref> shows a schematic diagram of an electrical signal filter circuit in accordance with an embodiment of the present invention.</p>
    <p num="p-0012"> <figref idrefs="DRAWINGS">FIG. 3</figref> shows a schematic diagram of an electrical signal filter circuit using p-type and n-type differential amplifier circuits in accordance with an embodiment of the present invention.</p>
    <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 4</figref> shows a graph in accordance with an embodiment of the present invention.</p>
    <p num="p-0014"> <figref idrefs="DRAWINGS">FIG. 5</figref> shows a schematic diagram of a p-type differential amplifier circuit in accordance with an embodiment of the present invention.</p>
    <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 6</figref> shows a schematic diagram of an n-type differential amplifier circuit in accordance with an embodiment of the present invention.</p>
    <p num="p-0016"> <figref idrefs="DRAWINGS">FIG. 7</figref> shows a schematic diagram of an electrical signal filter circuit in accordance with an embodiment of the present invention.</p>
    <p num="p-0017"> <figref idrefs="DRAWINGS">FIG. 8</figref> shows a schematic diagram of an electrical signal filter circuit using a plurality of differential amplifier circuits in accordance with an embodiment of the present invention.</p>
    <p num="p-0018"> <figref idrefs="DRAWINGS">FIG. 9</figref> shows a schematic diagram of an electrical signal filter circuit using a plurality of differential amplifier circuits in accordance with an embodiment of the present invention.</p>
    <p num="p-0019"> <figref idrefs="DRAWINGS">FIG. 10</figref> shows a schematic diagram of an electrical signal filter circuit using p-type and n-type differential amplifier circuits in accordance with an embodiment of the present invention.</p>
  </description-of-drawings>


  <heading>DETAILED DESCRIPTION</heading>
  <p num="p-0020">In the following detailed description of the invention, numerous specific details are set forth in order to provide a more thorough understanding of the invention. However, it will be apparent to one of ordinary skill in the art that the invention may be practiced without these specific details. In other instances, well-known features have not been described in detail to avoid obscuring the invention.</p>
  <p num="p-0021">Embodiments of the present invention relate to an electrical signal filter circuit. The electrical signal filter circuit includes a capacitor multiplier circuit where the capacitor multiplier circuit includes an amplifier circuit and a capacitor. In one or more embodiments, an output of the amplifier circuit is directly used as the output of the capacitor multiplier circuit. In one or more embodiments, the amplifier circuit includes a p-type differential amplifier circuit and an n-type differential amplifier circuit. In one or more embodiments, the capacitor is selectively disconnected from the capacitor multiplier circuit to calibrate an offset voltage potential of the amplifier circuit.</p>
  <p num="p-0022"> <figref idrefs="DRAWINGS">FIG. 2</figref> shows a schematic diagram of an electrical signal filter circuit (<b>200</b>) in accordance with an embodiment of the present invention. The electrical signal filter circuit (<b>200</b>) includes a resistor R<b>4</b> and a capacitor multiplier circuit. The capacitor multiplier circuit includes an amplifier circuit (<b>202</b>) and a capacitor C<b>2</b>. The amplifier circuit (<b>202</b>) is arranged as a unity gain amplifier circuit. The capacitor C<b>2</b> is operatively connected between an input of the amplifier circuit (<b>202</b>) and a reference voltage potential, for example, a ground voltage potential. The electrical signal filter circuit (<b>200</b>) forms an electrical signal filter circuit by creating a resistor-capacitor (i.e., RC) filter.</p>
  <p num="p-0023">A DC static analysis of the electrical signal filter circuit (<b>200</b>), assuming an idealized amplifier circuit (<b>202</b>), shows that a transfer function is 
<maths id="MATH-US-00001" num="00001"> <math overflow="scroll"> <mtable> <mtr> <mtd> <mrow> <msub> <mi>V</mi> <mi>OUT</mi> </msub> <mo>=</mo> <mrow> <msub> <mi>V</mi> <mi>IN</mi> </msub> <mo>+</mo> <mrow> <mrow> <mo>(</mo> <mrow> <msub> <mi>V</mi> <mn>6</mn> </msub> <mo>-</mo> <msub> <mi>V</mi> <mn>5</mn> </msub> </mrow> <mo>)</mo> </mrow> <mo>⁢</mo> <mrow> <mo>(</mo> <mfrac> <mi>R4</mi> <mi>R6</mi> </mfrac> <mo>)</mo> </mrow> </mrow> </mrow> </mrow> </mtd> <mtd> <mrow> <mo>(</mo> <mn>1</mn> <mo>)</mo> </mrow> </mtd> </mtr> </mtable> </math> </maths>
<br/>
where V<sub>OUT </sub>and V<sub>IN </sub>are the voltage potentials at the nodes shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, V<sub>6 </sub>and V<sub>5 </sub>are voltage potentials that correspond to the negative and positive terminals of the amplifier circuit (<b>202</b>), respectively, and R<b>4</b> and R<b>6</b> are the resistances shown in <figref idrefs="DRAWINGS">FIG. 2</figref>. In Equation 1, an offset voltage potential of the amplifier circuit (<b>202</b>) is (V<sub>6</sub>−V<sub>5</sub>). Accordingly, any imperfections or variations in the offset voltage potential of the amplifier circuit (<b>202</b>) over a common mode range are amplified and included in the signal at VOUT.
</p>
  <p num="p-0024">In one or more embodiments, a method and apparatus to remove or reduce an offset voltage potential of the amplifier circuit (<b>202</b>) is provided. The capacitance multiplication circuit (<b>200</b>) uses a switch (<b>206</b>) to selectively disconnect the capacitor C<b>2</b> from the amplifier circuit (<b>202</b>). The switch (<b>206</b>) may be user controlled and is connected to a calibration signal CAL through an inverter (<b>204</b>). When the calibration signal CAL is at, for example, a low voltage potential, the switch (<b>206</b>) is closed. Accordingly, the capacitance multiplication circuit (<b>200</b>) operates normally. When the calibration signal CAL is at, for example, a high voltage potential, the switch (<b>206</b>) is open.</p>
  <p num="p-0025">In order to determine an offset voltage potential error, the calibration signal CAL is set to open the switch (<b>206</b>), and other switches (not shown) zero the input voltage potential of any preceding amplifier stages. A final output, V<b>0</b>, of a signal amplifier chain is read and saved as a zero reference point for the signal amplifier chain. The final output, V<b>0</b>, may be converted to a digital value by a digital-to-analog converter. The signal amplifier chain may be returned to a normal operating mode by closing the switch (<b>206</b>). An offset voltage potential free output can be obtained by subtracting the final output, V<b>0</b>, from a output signal measured from the signal amplifier chain.</p>
  <p num="p-0026">A calibration cycle may be repeated as necessary to provide correction for drifts with temperature. However, calibration may not need to be repeated continuously as in a chopper, ping-pong, or auto-zero system. The calibration signal CAL may be arranged to open the switch (<b>206</b>) using either a high voltage potential or a low voltage potential.</p>
  <p num="p-0027">The switch (<b>206</b>) preserves the state of the capacitor C<b>2</b> during the calibration cycle. Also, by removing the capacitor C<b>2</b> during the calibration cycle, the time the calibration cycle takes is reduced. The time for calibration cycle may include both a time required for the capacitance multiplication circuit (<b>200</b>) to settle during calibration and a time required to recover after calibration.</p>
  <p num="p-0028">Many different amplifier circuit designs are known in the art. With an amplifier circuit that uses a p-type input field effect transistor pair, performance degrades abruptly as an input common mode voltage potential approaches a high side supply voltage potential. Also, with an amplifier circuit that uses an n-type input field effect transistor pair, performance degrades abruptly as an input common mode voltage potential approaches a low side supply voltage potential.</p>
  <p num="p-0029">Undesirable operation may occur as an output voltage potential is fed back to input terminals of an amplifier circuit if the output voltage potential is near a supply voltage potential. Accordingly, the amplifier circuit may become locked in a non-performing state until the input voltage potential on the input terminals of the amplifier circuit moves far enough away from the supply voltage potential to break the lock. The undesirable operation is amplified in a capacitor multiplier circuit because of a positive feedback path from the amplifier circuit output to a positive node of the amplifier circuit through resistors R<b>2</b> and R<b>3</b> (as shown in <figref idrefs="DRAWINGS">FIG. 1</figref>). Accordingly, the amplifier circuit may remain locked over most of the amplifier circuit input voltage potential range. Even if the amplifier circuit does not become locked, the output voltage potential may become greatly distorted in a non-performing region because some amplifier circuit imperfections are multiplied in the circuit configuration shown in <figref idrefs="DRAWINGS">FIG. 1</figref>.</p>
  <p num="p-0030">Many amplifier circuit designs have been developed to provide an extended common mode range, usually using a combination of n-type input and p-type input field effect transistor pairs. Amplifier circuit designs with extended common mode range may combine currents produced from the n-type input and the p-type input field effect transistor pairs to form a single output and a means of smoothing a transition between the two n-type input and p-type input regions of operation. However, typical amplifier circuit designs are not usually suitable for use in a capacitor multiplier circuit because the n-type input and p-type input field effect transistor pairs may have inherently different offset voltage potentials. As an amplifier circuit transitions from greater dependence on the n-input field effect transistor pairs to the p-type input field effect transistor pairs, or vice-versa, an offset voltage potential may change dramatically.</p>
  <p num="p-0031"> <figref idrefs="DRAWINGS">FIG. 3</figref> shows a schematic diagram of an electrical signal filter circuit (<b>300</b>) using a p-type differential amplifier circuit (<b>302</b>) and an n-type differential amplifier circuit (<b>304</b>) in accordance with an embodiment of the present invention. Instead of a capacitor multiplier circuit combining p-type and n-type derived signals into a single output from a single amplifier circuit, two complete differential amplifier circuits, each operating over a maximum input voltage potential range, are used. For example, the p-type differential amplifier circuit (<b>302</b>) and the n-type differential amplifier circuit (<b>304</b>) are each complete amplifier circuits. The capacitor C<b>3</b> is operatively connected between an input of both the p-type differential amplifier circuit (<b>302</b>) and the n-type differential amplifier circuit (<b>304</b>) and a reference voltage potential, for example, a ground voltage potential.</p>
  <p num="p-0032">Accordingly, over a majority of a common mode range the offset voltage potential of the p-type differential amplifier circuit (<b>302</b>) and the n-type differential amplifier circuit (<b>304</b>) is averaged and may not have any significant transitions when switching between an output voltage potential dominated by either the p-type differential amplifier circuit (<b>302</b>) or the n-type differential amplifier circuit (<b>304</b>). One of ordinary skill in the art will understand that both the p-type differential amplifier circuit (<b>302</b>) and the n-type differential amplifier circuit (<b>304</b>) should be designed for minimal variation of offset voltage potential over usable ranges.</p>
  <p num="p-0033">As an input common mode range approaches one side of a supply voltage potential, a quality of an output voltage potential of an amplifier circuit will invariably deteriorate. However, the quality deterioration of the output voltage potential of the amplifier circuit does not occur in the middle of the range where the most accurate measurements are usually desired.</p>
  <p num="p-0034">Furthermore, the capacitor multiplier circuit shown in <figref idrefs="DRAWINGS">FIG. 3</figref> eliminates a tendency of the capacitor multiplier circuit to become locked. As one differential amplifier circuit (<b>302</b> or <b>304</b>) begins to enter a non-performing region, the other differential amplifier circuit (<b>304</b> or <b>302</b>, respectively) remains in a performing region. Also, as an input voltage potential moves into a performing region for both the p-type differential amplifier circuit (<b>302</b>) and the n-type differential amplifier circuit (<b>304</b>), one differential amplifier circuit (<b>302</b> or <b>304</b>) nudges the other differential amplifier circuit (<b>304</b> or <b>302</b>, respectively) out of the locked region.</p>
  <p num="p-0035">The combined p-type differential amplifier circuit (<b>302</b>) and the n-type differential amplifier circuit (<b>304</b>) are arranged as a unity gain amplifier circuit. The electrical signal filter circuit (<b>300</b>) uses a switch (<b>308</b>) to selectively disconnect the capacitor C<b>3</b> from the capacitance multiplication circuit. The switch (<b>308</b>) may be user controlled and is connected to a calibration signal CAL through an inverter (<b>306</b>). When the calibration signal CAL is at, for example, a low voltage potential, the switch (<b>308</b>) is closed. Accordingly, the electrical signal filter circuit (<b>300</b>) operates normally. When the calibration signal CAL is at, for example, a high voltage potential, the switch (<b>308</b>) is open, and the electrical signal filter circuit (<b>300</b>) may be calibrated.</p>
  <p num="p-0036"> <figref idrefs="DRAWINGS">FIG. 4</figref> shows a graph (<b>400</b>) in accordance with an embodiment of the present invention. The graph (<b>400</b>) shows a curve (<b>402</b>) of an input voltage potential. A response from a p-type differential amplifier circuit, e.g., p-type differential amplifier circuit (<b>302</b>) shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, is illustrated in curve (<b>404</b>). A response from an n-type differential amplifier circuit, e.g., n-type differential amplifier circuit (<b>304</b>) shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, is illustrated in curve (<b>406</b>). A response from a combined p-type differential amplifier circuit and n-type differential amplifier circuit, e.g., the combined p-type differential amplifier circuit (<b>302</b>) and n-type differential amplifier circuit (<b>304</b>) of the electrical signal filter circuit (<b>300</b>) shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, is illustrated in curve (<b>408</b>).</p>
  <p num="p-0037">The curve (<b>408</b>) is averaged from the curves (<b>404</b>, <b>406</b>). Also, curve (<b>408</b>) does not show any significant transitions when switching between an output voltage potential dominated by either the p-type differential amplifier circuit or n-type differential amplifier circuit.</p>
  <p num="p-0038"> <figref idrefs="DRAWINGS">FIG. 5</figref> shows a schematic diagram of a p-type differential amplifier circuit (<b>500</b>) in accordance with an embodiment of the present invention. The p-type differential amplifier circuit (<b>500</b>) includes a bias circuit (<b>502</b>) that controls a bias of a current source (<b>504</b>). The p-type differential amplifier circuit (<b>500</b>) also includes a differential amplifier (<b>506</b>) and an output circuit (<b>508</b>).</p>
  <p num="p-0039">The bias circuit (<b>502</b>) has an input voltage potential VPBIAS that controls a current through an n-channel transistor (<b>503</b>) connected to a p-channel transistor (<b>505</b>) arranged as a diode. The bias condition of the bias circuit (<b>502</b>) is mirrored in the p-channel transistors (<b>507</b>, <b>509</b>) in the current source (<b>504</b>). The differential amplifier (<b>506</b>) amplifies a difference between input voltage potentials VPMINUS and VPPLUS. A resulting voltage potential from the differential amplifier (<b>506</b>) is amplified by the output circuit (<b>508</b>).</p>
  <p num="p-0040"> <figref idrefs="DRAWINGS">FIG. 6</figref> shows a schematic diagram of an n-type differential amplifier circuit (<b>600</b>) in accordance with an embodiment of the present invention. The n-type differential amplifier circuit (<b>600</b>) includes a differential amplifier (<b>602</b>) and an output circuit (<b>604</b>).</p>
  <p num="p-0041">The differential amplifier (<b>602</b>) amplifies a difference between input voltage potentials VNMINUS and VNPLUS. An amplitude of a voltage potential of a resulting difference signal is controlled by an input voltage potential VNBIAS that controls a bias through an n-channel transistor (<b>603</b>). A resulting voltage potential from the differential amplifier (<b>602</b>) is amplified by the output circuit (<b>604</b>). The input voltage potential VNBIAS also controls a bias of an n-channel transistor (<b>605</b>). A p-channel transistor (<b>607</b>) amplifies a resulting voltage potential from the differential amplifier (<b>602</b>).</p>
  <p num="p-0042">In <figref idrefs="DRAWINGS">FIG. 1</figref>, when the capacitor multiplier circuit (<b>100</b>) is used purely as a capacitor multiplier circuit, an input signal at VIN and an output signal at VOUT are connected as labeled. If the capacitor multiplier circuit (<b>100</b>) is used as an electrical signal filter, and not solely as a capacitor multiplier circuit (<b>100</b>), the output signal at VOUT may be connected as shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, connected to the plus terminal of the amplifier circuit (<b>102</b>), or connected to the output of the amplifier circuit (<b>102</b>). Theoretically, all three connections have the same voltage potential.</p>
  <p num="p-0043"> <figref idrefs="DRAWINGS">FIG. 7</figref> shows a schematic diagram of an electrical signal filter circuit (<b>700</b>) in accordance with an embodiment of the present invention. The electrical signal filter circuit (<b>700</b>) may have an output of a capacitor multiplier circuit connected to a following high impedance circuit. Accordingly, simulations and actual circuit realizations show that under realistic conditions, the output signal at VOUT, connected of the output of an amplifier circuit (<b>702</b>), has the most accurate and least distorted output of the connections listed above. Furthermore, the output signal at VOUT connected of the output of an amplifier circuit (<b>702</b>) has a lower impedance output. The capacitor C<b>7</b> is operatively connected between an input of the amplifier circuit (<b>702</b>) and a reference voltage potential, for example, a ground voltage potential.</p>
  <p num="p-0044">The amplifier circuit (<b>702</b>) is arranged as a unity gain amplifier circuit. The electrical signal filter circuit (<b>700</b>) uses a switch (<b>706</b>) to selectively disconnect the capacitor C<b>7</b> from the amplifier circuit (<b>702</b>). The switch (<b>706</b>) may be user controlled and is connected to a calibration signal CAL through an inverter (<b>704</b>). When the calibration signal CAL is at, for example, a low voltage potential, the switch (<b>706</b>) is closed. Accordingly, the electrical signal filter circuit (<b>700</b>) operates normally. When the calibration signal CAL is at, for example, a high voltage potential, the switch (<b>706</b>) is open, and the electrical signal filter circuit (<b>700</b>) may be calibrated.</p>
  <p num="p-0045"> <figref idrefs="DRAWINGS">FIG. 8</figref> shows a schematic diagram of an electrical signal filter circuit (<b>800</b>) using a plurality of differential amplifier circuits as part of a capacitor multiplier circuit in accordance with an embodiment of the present invention. The electrical signal filter circuit (<b>800</b>) includes two differential amplifier circuits (<b>802</b>, <b>804</b>) arranged as unity gain amplifier circuits. The differential amplifier circuit (<b>802</b>) is used to scale the current from node N<b>2</b> to node N<b>3</b> across resistor R<b>15</b>. The differential amplifier circuit (<b>804</b>) is used to copy the capacitor voltage at node N<b>3</b> to a signal at VOUT.</p>
  <p num="p-0046">A base time constant for the capacitor multiplier circuit is determined by R<b>15</b> and C<b>8</b>, and the scaling is determined by R<b>14</b>/R<b>16</b>. Alternate values of R<b>15</b> provide alternate break frequencies. An output signal can be taken from any node except VIN, but a signal obtained from a direct connection to an output of the differential amplifier circuit (<b>804</b>) (i.e., VOUT) is preferred. A direct connection to the output of the differential amplifier circuit (<b>804</b>) provides a more accurate and less distorted output signal. Furthermore, because the scaling resistors (R<b>14</b>, R<b>16</b>) are electrically isolated from the time constant, the scaling resistors (R<b>14</b>, R<b>16</b>) may be small. The capacitor C<b>8</b> is operatively connected between an input of the differential amplifier circuit (<b>804</b>) and a reference voltage potential, for example, a ground voltage potential.</p>
  <p num="p-0047">The electrical signal filter circuit (<b>800</b>) uses a switch (<b>808</b>) to selectively disconnect the capacitor C<b>8</b> from the capacitance multiplication circuit. The switch (<b>808</b>) may be user controlled and is connected to a calibration signal CAL through an inverter (<b>806</b>). When the calibration signal CAL is at, for example, a low voltage potential, the switch (<b>808</b>) is closed. Accordingly, the electrical signal filter circuit (<b>800</b>) operates normally. When the calibration signal CAL is at, for example, a high voltage potential, the switch (<b>808</b>) is open, and the electrical signal filter circuit (<b>800</b>) may be calibrated.</p>
  <p num="p-0048"> <figref idrefs="DRAWINGS">FIG. 9</figref> shows a schematic diagram of an electrical signal filter circuit (<b>900</b>) using a plurality of differential amplifier circuits as part of a capacitor multiplier circuit in accordance with an embodiment of the present invention. The electrical signal filter circuit (<b>900</b>) includes two differential amplifier circuits (<b>902</b>, <b>904</b>). Differential amplifier circuit (<b>904</b>) is arranged as unity gain amplifier circuit. The differential amplifier circuit (<b>902</b>) is used to scale the current from a signal at VOUT to node N<b>5</b> across resistor R<b>22</b>. The differential amplifier circuit (<b>904</b>) is used to copy the capacitor voltage at node N<b>5</b> to node N<b>4</b>.</p>
  <p num="p-0049">A base time constant for the capacitor multiplier circuit is determined by R<b>22</b> and C<b>9</b>, and the scaling is determined by R<b>20</b>/R<b>21</b>. Alternate values of R<b>22</b> provide alternate break frequencies. An output signal can be taken from any node except VIN, but a signal obtained from a direct connection to an output of differential amplifier circuit (<b>902</b>) (i.e., VOUT) is preferred. Because the scaling resistors (R<b>20</b>, R<b>21</b>) are electrically isolated from the time constant, the scaling resistors (R<b>20</b>, R<b>21</b>) may be small. The capacitor C<b>9</b> is operatively connected between an input of the differential amplifier circuit (<b>904</b>) and a reference voltage potential, for example, a ground voltage potential.</p>
  <p num="p-0050">The electrical signal filter circuit (<b>900</b>) uses a switch (<b>908</b>) to selectively disconnect the capacitor C<b>9</b> from the capacitance multiplication circuit. The switch (<b>908</b>) may be user controlled and is connected to a calibration signal CAL through an inverter (<b>906</b>). When the calibration signal CAL is at, for example, a low voltage potential, the switch (<b>908</b>) is closed. Accordingly, the electrical signal filter circuit (<b>900</b>) operates normally. When the calibration signal CAL is at, for example, a high voltage potential, the switch (<b>908</b>) is open, and the electrical signal filter circuit (<b>900</b>) may be calibrated.</p>
  <p num="p-0051"> <figref idrefs="DRAWINGS">FIG. 10</figref> shows a schematic diagram of an electrical signal filter circuit (<b>1000</b>) using a p-type differential amplifier circuit (<b>1002</b>) and an n-type differential amplifier circuit (<b>1004</b>) as part of a capacitor multiplier circuit in accordance with an embodiment of the present invention. The capacitor multiplier circuit is arranged to provide a means for configuring a cutoff frequency of the electrical signal filter (<b>1000</b>). The capacitor C<b>10</b> is operatively connected between an input of both the p-type differential amplifier circuit (<b>1002</b>) and the n-type differential amplifier circuit (<b>1004</b>) and a reference voltage potential, for example, a ground voltage potential.</p>
  <p num="p-0052">Selectively switching different values for C<b>10</b>, R<b>30</b>, and R<b>31</b> may be used; however, the values for C<b>10</b>, R<b>30</b>, and R<b>31</b> may be selected based on other design criteria. Accordingly, resistor R<b>32</b> and resistor R<b>33</b> (and additional resistors (not shown)) may be selectively switched to adjust the a cutoff frequency of the electrical signal filter (<b>1000</b>), and more specifically, the capacitor multiplier circuit. By selectively switching resistors (R<b>32</b>, R<b>33</b>), the lowest multiplier ratio (e.g., R<b>31</b>/(R<b>32</b> and/or R<b>33</b>)) may be obtained for each desired cutoff frequency. One of ordinary skill in the art, having benefit of this disclosure, will understand that extensions to a larger numbers of selectable frequencies and optimization of the use of resistors may be designed without departing from the scope of the present invention.</p>
  <p num="p-0053">Advantages of the present invention may include one or more of the following. In one or more embodiments, by using both a p-type differential amplifier circuit and an n-type differential amplifier circuit in a capacitor multiplier circuit, some common mode voltage potential range may be lost on one end of the range compared to solely using the p-type differential amplifier circuit or the n-type differential amplifier circuit. However, the other end of the common mode voltage potential range gains an equivalent amount lost from the original end of the range. Accordingly, a more symmetrical characteristic in the common mode voltage potential range is obtained. Furthermore, correction of the common mode voltage potential range may be obtained by, for example, adjusting a scaling factor.</p>
  <p num="p-0054">In one or more embodiments, because both a p-type differential amplifier circuit and an n-type differential amplifier circuit are used in a capacitor multiplier circuit, the capacitor multiplier circuit avoids becoming locked in a non-performing state.</p>
  <p num="p-0055">In one or more embodiments, because both a p-type differential amplifier circuit and an n-type differential amplifier circuit are used in a capacitor multiplier circuit, the capacitor multiplier circuit does not introduce a non-linearity in a middle voltage potential of a full voltage potential range.</p>
  <p num="p-0056">In one or more embodiments, because scaling resistors are electrically isolated from a time constant, the scaling resistors may be advantageously small both in physical size and value.</p>
  <p num="p-0057">In one or more embodiments, at least one capacitor is disconnected from a capacitor multiplier circuit. The disconnection provides a means to reduce a time required to calibrate the capacitor multiplier circuit and recover from the calibration.</p>
  <p num="p-0058">In one or more embodiments, because an output signal line is directly connected to an output of an amplifier circuit in a capacitor multiplier circuit, a output signal from the capacitor multiplier circuit is more accurate and less distorted.</p>
  <p num="p-0059">In one or more embodiments, a capacitor multiplier circuit provides an effective capacitance value that is larger than a value of an physical capacitor used in the capacitor multiplier circuit. The capacitor multiplier circuit is advantageously used in an electrical signal filter circuit that may be arranged as an RC filter circuit.</p>
  <p num="p-0060">While the invention has been described with respect to a limited number of embodiments, those skilled in the art, having benefit of this disclosure, will appreciate that other embodiments can be devised which do not depart from the scope of the invention as disclosed herein. Accordingly, the scope of the invention should be limited only by the attached claims.</p>

</div>
  </div>
  </section>

  <section itemprop="claims" itemscope>
    <h2>Claims (<span itemprop="count">11</span>)</h2>
    
    <div itemprop="content" html><div mxw-id="PCLM8899693" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. An electrical signal filter circuit, comprising:
<div class="claim-text">an input signal line;</div>
<div class="claim-text">an output signal line;</div>
<div class="claim-text">a first resistor operatively connected to the input signal line;</div>
<div class="claim-text">a first node operatively connected to the first resistor such that the first resistor is operatively connected between the input signal line and the first node;</div>
<div class="claim-text">a capacitor multiplier circuit operatively connected to the first node, wherein the capacitor multiplier circuit comprises at least one amplifier circuit and at least one capacitor, wherein the at least one amplifier circuit comprises a negative input, a positive input and an output, wherein the first node is operatively connected to the positive input of the at least one amplifier circuit of the capacitor multiplier circuit, and wherein the capacitor multiplier circuit increases a capacitance of the output signal line;</div>
<div class="claim-text">a second resistor operatively connected to the output signal line;</div>
<div class="claim-text">a second node operatively connected to the second resistor such that the second resistor is operatively connected between the output signal line and the second node and wherein the second node is also operatively connected to the negative input and the output of the at least one amplifier circuit; and</div>
<div class="claim-text">an on-off switch operatively connected to capacitor and selectively connected to the first node.</div>
</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. An electrical signal filter circuit, comprising:
<div class="claim-text">an input signal line;</div>
<div class="claim-text">an output signal line;</div>
<div class="claim-text">a capacitor multiplier circuit wherein the capacitor multiplier circuit comprises at least one amplifier circuit and at least one capacitor, wherein the at least one amplifier circuit comprises a negative input, a positive input and an output, wherein the output signal line is operatively connected to an the negative input and output of the at least one amplifier circuit, and wherein the input signal line is operatively connected to the positive input of the at least one amplifier circuit; and</div>
<div class="claim-text">an on-off switch operatively connected to the at least one capacitor and selectively connected to the input signal line.</div>
</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. An electrical signal filter circuit, comprising:
<div class="claim-text">an input signal line;</div>
<div class="claim-text">an output signal line;</div>
<div class="claim-text">a resistor operatively connected to the input signal line;</div>
<div class="claim-text">a node operatively connected to the resistor such that the resistor is operatively connected between the input signal line and the node;</div>
<div class="claim-text">a capacitor multiplier circuit, wherein the capacitor multiplier circuit is operatively connected to the node and the output signal line, wherein the capacitor multiplier circuit comprises a first differential amplifier circuit operatively connected to the node, a second differential amplifier circuit operatively connected to the first differential amplifier circuit, and at least one capacitor operatively connected to at least one input terminal selected from the first differential amplifier circuit and the second differential amplifier circuit;</div>
<div class="claim-text">a reference voltage potential operatively connected to the at least one capacitor such that the at least one capacitor is operatively connected between the reference voltage potential and the at least one input terminal selected from the first differential amplifier circuit and the second differential amplifier circuit; and</div>
<div class="claim-text">a switch, wherein the switch selectively disconnects the at least one capacitor from the at least one input terminal.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The electrical signal filter circuit of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the first switch is operatively connected to a calibration signal line.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. The electrical signal filter circuit of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the first switch is user controlled.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. The electrical signal filter circuit of <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising:
<div class="claim-text">a second switch, wherein the second switch selectively adjusts a cutoff frequency of the electrical signal filter circuit.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The electrical signal filter circuit of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the second switch is user controlled.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. A method for filtering an electrical signal, comprising the steps of:
<div class="claim-text">inputting the electrical signal;</div>
<div class="claim-text">filtering the electrical signal, wherein the filtering step uses a capacitor multiplier circuit, wherein the capacitor multiplier circuit comprises at least one amplifier circuit and at least one capacitor, wherein the at least one amplifier circuit comprises two inputs and an output, and wherein the electrical signal enters through one of the two inputs;</div>
<div class="claim-text">outputting a filtered electrical signal, wherein the outputting step results directly from the output of the at least one amplifier circuit; and</div>
<div class="claim-text">calibrating an offset voltage potential of the filtered electrical signal from the outputting step by selectively disconnecting the at least one capacitor from the electrical signal.</div>
</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. A method for filtering an electrical signal, comprising the steps of:
<div class="claim-text">inputting the electrical signal;</div>
<div class="claim-text">filtering the electrical signal, wherein the filtering step uses a capacitor multiplier circuit, and wherein the capacitor multiplier circuit comprises at least one amplifier circuit and at least one capacitor, wherein the at least one amplifier circuit comprises two inputs and an output, and wherein the electrical signal enters through one of the two inputs;</div>
<div class="claim-text">outputting a filtered electrical signal, wherein the outputting step results directly from the output of the at least one amplifier circuit; and</div>
<div class="claim-text">selectively adjusting a cutoff frequency of the filtered electrical signal from the outputting step.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. The electrical signal filter circuit of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the at least one amplifier circuit comprises at least one p-type differential amplifier circuit and at least one n-type differential amplifier circuit.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. An electrical signal filter circuit, comprising:
<div class="claim-text">means for inputting an electrical signal;</div>
<div class="claim-text">means for filtering the electrical signal operatively connected to the means for inputting, wherein the means for filtering uses a capacitor multiplier circuit, wherein the capacitor multiplier circuit comprises at least one amplifier circuit and at least one capacitor, and wherein the at least one amplifier circuit comprises a positive input and an output;</div>
<div class="claim-text">means for outputting a filtered electrical signal operatively connected to the means for filtering, wherein the means for outputting results directly from the output of the at least one amplifier circuit; and</div>
</div>
    <div class="claim-text">means for calibrating an offset voltage potential of the means for filtering wherein the means for calibrating is selectively connected to the positive input of the at least one amplifier circuit.</div>
  </div>
</div> </div>
  </div>
  </section>

  <section itemprop="application" itemscope>

    <section itemprop="metadata" itemscope>
        <span itemprop="applicationNumber">US10/443,233</span>
        <span itemprop="priorityDate">2003-05-21</span>
        <span itemprop="filingDate">2003-05-21</span>
        <span itemprop="title">Practical active capacitor filter 
       </span>
        <span itemprop="ifiStatus">Expired - Fee Related</span>
        
        <a href="/patent/US6943619B1/en">
            <span itemprop="representativePublication">US6943619B1</span>
            (<span itemprop="primaryLanguage">en</span>)
        </a>
    </section>

    <h2>Priority Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US10/443,233</span>
                   
                   <a href="/patent/US6943619B1/en">
                        <span itemprop="representativePublication">US6943619B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2003-05-21</td>
                <td itemprop="filingDate">2003-05-21</td>
                <td itemprop="title">Practical active capacitor filter 
       </td>
              </tr>
           </tbody>
       </table>

    <h2>Applications Claiming Priority (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="appsClaimingPriority" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US10/443,233</span>
                   <a href="/patent/US6943619B1/en">
                        <span itemprop="representativePublication">US6943619B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2003-05-21</td>
                <td itemprop="filingDate">2003-05-21</td>
                <td itemprop="title">Practical active capacitor filter 
       </td>
              </tr>
           </tbody>
       </table>

    

    

    <h2>Publications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Publication Number</th>
                    <th>Publication Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">US6943619B1</span>
                   
                   <span itemprop="thisPatent">true</span>
                   <a href="/patent/US6943619B1/en">US6943619B1
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2005-09-13</td>
              </tr>
           </tbody>
        </table>

  </section>

  <section itemprop="family" itemscope>
    <h1>Family</h1>
    <h2>ID=34910639</h2>

    <h2>Family Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Title</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="applications" itemscope repeat>
                <td>
                    <span itemprop="applicationNumber">US10/443,233</span>
                    <span itemprop="ifiStatus">Expired - Fee Related</span>
                    
                    <a href="/patent/US6943619B1/en">
                        <span itemprop="representativePublication">US6943619B1</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                </td>
                <td itemprop="priorityDate">2003-05-21</td>
                <td itemprop="filingDate">2003-05-21</td>
                <td itemprop="title">Practical active capacitor filter 
       </td>
              </tr>
           </tbody>
        </table>

    

    

    <h2>Country Status (1)</h2>
      <table>
        <thead>
          <tr>
            <th>Country</th>
            <th>Link</th>
          </tr>
        </thead>
        <tbody>
        <tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">US</span>
                (<span itemprop="num">1</span>)
              <meta itemprop="thisCountry" content="true">
            </td>
            <td>
              <a href="/patent/US6943619B1/en">
                <span itemprop="representativePublication">US6943619B1</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr>
      </tbody>
    </table>

    <h2>Cited By (3)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20080246539A1/en">
              <span itemprop="publicationNumber">US20080246539A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2007-04-04</td>
          <td itemprop="publicationDate">2008-10-09</td>
          <td><span itemprop="assigneeOriginal">Zadeh Ali E</span></td>
          <td itemprop="title">Capacitor multipler circuits and the applications thereof to attenuate row-wise temporal noise in image sensors 
       </td>
        </tr><tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20090237143A1/en">
              <span itemprop="publicationNumber">US20090237143A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2008-03-21</td>
          <td itemprop="publicationDate">2009-09-24</td>
          <td><span itemprop="assigneeOriginal">Qualcomm Incorporated</span></td>
          <td itemprop="title">Capacitance multiplier circuit 
       </td>
        </tr><tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US10069479B1/en">
              <span itemprop="publicationNumber">US10069479B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2013-12-31</td>
          <td itemprop="publicationDate">2018-09-04</td>
          <td><span itemprop="assigneeOriginal">Ethertronics, Inc.</span></td>
          <td itemprop="title">Tunable filter for RF circuits 
       </td>
        </tr>
      </tbody>
    </table>

    

    <h2>Citations (17)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US3621407A/en">
              <span itemprop="publicationNumber">US3621407A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1970-02-27</td>
          <td itemprop="publicationDate">1971-11-16</td>
          <td><span itemprop="assigneeOriginal">Nasa</span></td>
          <td itemprop="title">Multiloop rc active filter apparatus having low-parameter sensitivity with low-amplifier gain 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US3831117A/en">
              <span itemprop="publicationNumber">US3831117A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1972-11-15</td>
          <td itemprop="publicationDate">1974-08-20</td>
          <td><span itemprop="assigneeOriginal">Nasa</span></td>
          <td itemprop="title">Capacitance multiplier and filter synthesizing network 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4100515A/en">
              <span itemprop="publicationNumber">US4100515A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1977-05-05</td>
          <td itemprop="publicationDate">1978-07-11</td>
          <td><span itemprop="assigneeOriginal">Wescom, Inc.</span></td>
          <td itemprop="title">Communication circuit having precision capacitor multiplier 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4339729A/en">
              <span itemprop="publicationNumber">US4339729A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1980-03-27</td>
          <td itemprop="publicationDate">1982-07-13</td>
          <td><span itemprop="assigneeOriginal">Motorola, Inc.</span></td>
          <td itemprop="title">Analog integrated filter circuit 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4383230A/en">
              <span itemprop="publicationNumber">US4383230A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1979-09-24</td>
          <td itemprop="publicationDate">1983-05-10</td>
          <td><span itemprop="assigneeOriginal">Manzolini David B</span></td>
          <td itemprop="title">Voltage tuned active filter and circuitry simulating a capacitance and an inductance 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4764938A/en">
              <span itemprop="publicationNumber">US4764938A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1982-10-25</td>
          <td itemprop="publicationDate">1988-08-16</td>
          <td><span itemprop="assigneeOriginal">Meyer Sound Laboratories, Inc.</span></td>
          <td itemprop="title">Circuit and method for correcting distortion in a digital audio system 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5182522A/en">
              <span itemprop="publicationNumber">US5182522A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1991-04-10</td>
          <td itemprop="publicationDate">1993-01-26</td>
          <td><span itemprop="assigneeOriginal">Toko, Inc.</span></td>
          <td itemprop="title">Polar leapfrog filter 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5216375A/en">
              <span itemprop="publicationNumber">US5216375A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1990-10-11</td>
          <td itemprop="publicationDate">1993-06-01</td>
          <td><span itemprop="assigneeOriginal">Toko, Inc.</span></td>
          <td itemprop="title">Variable time-constant type differentiator 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5235223A/en">
              <span itemprop="publicationNumber">US5235223A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1991-08-29</td>
          <td itemprop="publicationDate">1993-08-10</td>
          <td><span itemprop="assigneeOriginal">Harman International Industries, Inc.</span></td>
          <td itemprop="title">Constant Q peaking filter utilizing synthetic inductor and simulated capacitor 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5327027A/en">
              <span itemprop="publicationNumber">US5327027A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1991-12-24</td>
          <td itemprop="publicationDate">1994-07-05</td>
          <td><span itemprop="assigneeOriginal">Triquint Semiconductor, Inc.</span></td>
          <td itemprop="title">Circuit for multiplying the value of a capacitor 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5652537A/en">
              <span itemprop="publicationNumber">US5652537A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1995-11-03</td>
          <td itemprop="publicationDate">1997-07-29</td>
          <td><span itemprop="assigneeOriginal">Sundstrand Corporation</span></td>
          <td itemprop="title">Impedance multiplier 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5914633A/en">
              <span itemprop="publicationNumber">US5914633A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1997-08-08</td>
          <td itemprop="publicationDate">1999-06-22</td>
          <td><span itemprop="assigneeOriginal">Lucent Technologies Inc.</span></td>
          <td itemprop="title">Method and apparatus for tuning a continuous time filter 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6052025A/en">
              <span itemprop="publicationNumber">US6052025A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1997-07-29</td>
          <td itemprop="publicationDate">2000-04-18</td>
          <td><span itemprop="assigneeOriginal">Samsung Electronics Co., Ltd.</span></td>
          <td itemprop="title">CMOS operational amplifiers having reduced power consumption requirements and improved phase margin characteristics 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6232832B1/en">
              <span itemprop="publicationNumber">US6232832B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1994-07-19</td>
          <td itemprop="publicationDate">2001-05-15</td>
          <td><span itemprop="assigneeOriginal">Honeywell International Inc</span></td>
          <td itemprop="title">Circuit for limiting an output voltage to a percent of a variable supply voltage 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20010038309A1/en">
              <span itemprop="publicationNumber">US20010038309A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2000-02-18</td>
          <td itemprop="publicationDate">2001-11-08</td>
          <td><span itemprop="assigneeOriginal">Sennheiser Electronic Gmbh &amp; Co. Kg</span></td>
          <td itemprop="title">Filter circuit 
     </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6437615B1/en">
              <span itemprop="publicationNumber">US6437615B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-09-13</td>
          <td itemprop="publicationDate">2002-08-20</td>
          <td><span itemprop="assigneeOriginal">Lsi Logic Corporation</span></td>
          <td itemprop="title">Loop filter and method for generating a control signal in phase-locked loop circuits 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20030006809A1/en">
              <span itemprop="publicationNumber">US20030006809A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-07-09</td>
          <td itemprop="publicationDate">2003-01-09</td>
          <td><span itemprop="assigneeOriginal">Intersil Americas Inc.</span></td>
          <td itemprop="title">Capacitor multiplier 
     </td>
        </tr>
      </tbody>
    </table>

    

    
    <ul>
      
      <li itemprop="applicationsByYear" itemscope repeat>
        <span itemprop="year">2003</span>
        <ul>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2003-05-21</span>
            <span itemprop="countryCode">US</span>
            <span itemprop="applicationNumber">US10/443,233</span>
            <a href="/patent/US6943619B1/en"><span itemprop="documentId">patent/US6943619B1/en</span></a>
            <span itemprop="legalStatusCat">not_active</span>
            <span itemprop="legalStatus">Expired - Fee Related</span>
            
            <span itemprop="thisApp" content="true" bool></span>
            
          </li>
          
        </ul>
      </li>
      
    </ul>
    

    </section>

  <section>
    <h2>Patent Citations (17)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US3621407A/en">
              <span itemprop="publicationNumber">US3621407A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1970-02-27</td>
          <td itemprop="publicationDate">1971-11-16</td>
          <td><span itemprop="assigneeOriginal">Nasa</span></td>
          <td itemprop="title">Multiloop rc active filter apparatus having low-parameter sensitivity with low-amplifier gain 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US3831117A/en">
              <span itemprop="publicationNumber">US3831117A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1972-11-15</td>
          <td itemprop="publicationDate">1974-08-20</td>
          <td><span itemprop="assigneeOriginal">Nasa</span></td>
          <td itemprop="title">Capacitance multiplier and filter synthesizing network 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4100515A/en">
              <span itemprop="publicationNumber">US4100515A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1977-05-05</td>
          <td itemprop="publicationDate">1978-07-11</td>
          <td><span itemprop="assigneeOriginal">Wescom, Inc.</span></td>
          <td itemprop="title">Communication circuit having precision capacitor multiplier 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4383230A/en">
              <span itemprop="publicationNumber">US4383230A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1979-09-24</td>
          <td itemprop="publicationDate">1983-05-10</td>
          <td><span itemprop="assigneeOriginal">Manzolini David B</span></td>
          <td itemprop="title">Voltage tuned active filter and circuitry simulating a capacitance and an inductance 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4339729A/en">
              <span itemprop="publicationNumber">US4339729A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1980-03-27</td>
          <td itemprop="publicationDate">1982-07-13</td>
          <td><span itemprop="assigneeOriginal">Motorola, Inc.</span></td>
          <td itemprop="title">Analog integrated filter circuit 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US4764938A/en">
              <span itemprop="publicationNumber">US4764938A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1982-10-25</td>
          <td itemprop="publicationDate">1988-08-16</td>
          <td><span itemprop="assigneeOriginal">Meyer Sound Laboratories, Inc.</span></td>
          <td itemprop="title">Circuit and method for correcting distortion in a digital audio system 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5216375A/en">
              <span itemprop="publicationNumber">US5216375A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1990-10-11</td>
          <td itemprop="publicationDate">1993-06-01</td>
          <td><span itemprop="assigneeOriginal">Toko, Inc.</span></td>
          <td itemprop="title">Variable time-constant type differentiator 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5182522A/en">
              <span itemprop="publicationNumber">US5182522A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1991-04-10</td>
          <td itemprop="publicationDate">1993-01-26</td>
          <td><span itemprop="assigneeOriginal">Toko, Inc.</span></td>
          <td itemprop="title">Polar leapfrog filter 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5235223A/en">
              <span itemprop="publicationNumber">US5235223A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1991-08-29</td>
          <td itemprop="publicationDate">1993-08-10</td>
          <td><span itemprop="assigneeOriginal">Harman International Industries, Inc.</span></td>
          <td itemprop="title">Constant Q peaking filter utilizing synthetic inductor and simulated capacitor 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5327027A/en">
              <span itemprop="publicationNumber">US5327027A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1991-12-24</td>
          <td itemprop="publicationDate">1994-07-05</td>
          <td><span itemprop="assigneeOriginal">Triquint Semiconductor, Inc.</span></td>
          <td itemprop="title">Circuit for multiplying the value of a capacitor 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6232832B1/en">
              <span itemprop="publicationNumber">US6232832B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1994-07-19</td>
          <td itemprop="publicationDate">2001-05-15</td>
          <td><span itemprop="assigneeOriginal">Honeywell International Inc</span></td>
          <td itemprop="title">Circuit for limiting an output voltage to a percent of a variable supply voltage 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5652537A/en">
              <span itemprop="publicationNumber">US5652537A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1995-11-03</td>
          <td itemprop="publicationDate">1997-07-29</td>
          <td><span itemprop="assigneeOriginal">Sundstrand Corporation</span></td>
          <td itemprop="title">Impedance multiplier 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6052025A/en">
              <span itemprop="publicationNumber">US6052025A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1997-07-29</td>
          <td itemprop="publicationDate">2000-04-18</td>
          <td><span itemprop="assigneeOriginal">Samsung Electronics Co., Ltd.</span></td>
          <td itemprop="title">CMOS operational amplifiers having reduced power consumption requirements and improved phase margin characteristics 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US5914633A/en">
              <span itemprop="publicationNumber">US5914633A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">1997-08-08</td>
          <td itemprop="publicationDate">1999-06-22</td>
          <td><span itemprop="assigneeOriginal">Lucent Technologies Inc.</span></td>
          <td itemprop="title">Method and apparatus for tuning a continuous time filter 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20010038309A1/en">
              <span itemprop="publicationNumber">US20010038309A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2000-02-18</td>
          <td itemprop="publicationDate">2001-11-08</td>
          <td><span itemprop="assigneeOriginal">Sennheiser Electronic Gmbh &amp; Co. Kg</span></td>
          <td itemprop="title">Filter circuit 
     </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20030006809A1/en">
              <span itemprop="publicationNumber">US20030006809A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-07-09</td>
          <td itemprop="publicationDate">2003-01-09</td>
          <td><span itemprop="assigneeOriginal">Intersil Americas Inc.</span></td>
          <td itemprop="title">Capacitor multiplier 
     </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6437615B1/en">
              <span itemprop="publicationNumber">US6437615B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-09-13</td>
          <td itemprop="publicationDate">2002-08-20</td>
          <td><span itemprop="assigneeOriginal">Lsi Logic Corporation</span></td>
          <td itemprop="title">Loop filter and method for generating a control signal in phase-locked loop circuits 
       </td>
        </tr>
      </tbody>
    </table>
  </section>

  

  <h2>Cited By (5)</h2>
  <table>
    <caption>* Cited by examiner, † Cited by third party</caption>
    <thead>
      <tr>
        <th>Publication number</th>
        <th>Priority date</th>
        <th>Publication date</th>
        <th>Assignee</th>
        <th>Title</th>
      </tr>
    </thead>
    <tbody>
      <tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US20080246539A1/en">
            <span itemprop="publicationNumber">US20080246539A1</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2007-04-04</td>
        <td itemprop="publicationDate">2008-10-09</td>
        <td><span itemprop="assigneeOriginal">Zadeh Ali E</span></td>
        <td itemprop="title">Capacitor multipler circuits and the applications thereof to attenuate row-wise temporal noise in image sensors 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US7642498B2/en">
            <span itemprop="publicationNumber">US7642498B2</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2007-04-04</td>
        <td itemprop="publicationDate">2010-01-05</td>
        <td><span itemprop="assigneeOriginal">Aptina Imaging Corporation</span></td>
        <td itemprop="title">Capacitor multipler circuits and the applications thereof to attenuate row-wise temporal noise in image sensors 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US20090237143A1/en">
            <span itemprop="publicationNumber">US20090237143A1</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2008-03-21</td>
        <td itemprop="publicationDate">2009-09-24</td>
        <td><span itemprop="assigneeOriginal">Qualcomm Incorporated</span></td>
        <td itemprop="title">Capacitance multiplier circuit 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US7598793B1/en">
            <span itemprop="publicationNumber">US7598793B1</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2008-03-21</td>
        <td itemprop="publicationDate">2009-10-06</td>
        <td><span itemprop="assigneeOriginal">Qualcomm Incorporated</span></td>
        <td itemprop="title">Capacitance multiplier circuit 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US10069479B1/en">
            <span itemprop="publicationNumber">US10069479B1</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2013-12-31</td>
        <td itemprop="publicationDate">2018-09-04</td>
        <td><span itemprop="assigneeOriginal">Ethertronics, Inc.</span></td>
        <td itemprop="title">Tunable filter for RF circuits 
       </td>
      </tr>
    </tbody>
  </table>

  

  <section>
    <h2>Similar Documents</h2>
    <table>
      <thead>
        <tr>
          <th>Publication</th>
          <th>Publication Date</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5384501A/en">
                <span itemprop="publicationNumber">US5384501A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1995-01-24">1995-01-24</time>
            
            
          </td>
          <td itemprop="title">Integration circuit including a differential amplifier having a variable transconductance 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6873210B2/en">
                <span itemprop="publicationNumber">US6873210B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2005-03-29">2005-03-29</time>
            
            
          </td>
          <td itemprop="title">Single-ended-to-differential converter with common-mode voltage control 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6335656B1/en">
                <span itemprop="publicationNumber">US6335656B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2002-01-01">2002-01-01</time>
            
            
          </td>
          <td itemprop="title">Direct conversion receivers and filters adapted for use therein 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20030141935A1/en">
                <span itemprop="publicationNumber">US20030141935A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2003-07-31">2003-07-31</time>
            
            
          </td>
          <td itemprop="title">High speed differential to single-ended converter 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="949438907230271301">
              <a href="/scholar/949438907230271301"><span itemprop="scholarAuthors">Prokop et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2005">2005</time>
            
          </td>
          <td itemprop="title">New modern circuit block CCTA and some its applications</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6882226B2/en">
                <span itemprop="publicationNumber">US6882226B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2005-04-19">2005-04-19</time>
            
            
          </td>
          <td itemprop="title">Broadband variable gain amplifier with high linearity and variable gain characteristic 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5233309A/en">
                <span itemprop="publicationNumber">US5233309A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1993-08-03">1993-08-03</time>
            
            
          </td>
          <td itemprop="title">Programmable gain amplifier 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5936466A/en">
                <span itemprop="publicationNumber">US5936466A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1999-08-10">1999-08-10</time>
            
            
          </td>
          <td itemprop="title">Differential operational transconductance amplifier 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="12154408481546012376">
              <a href="/scholar/12154408481546012376"><span itemprop="scholarAuthors">Duisters et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="1998">1998</time>
            
          </td>
          <td itemprop="title">A-90-dB THD rail-to-rail input opamp using a new local charge pump in CMOS</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP1784913B1/en">
                <span itemprop="publicationNumber">EP1784913B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2008-05-07">2008-05-07</time>
            
            
          </td>
          <td itemprop="title">Balanced mixer using fits 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5227681A/en">
                <span itemprop="publicationNumber">US5227681A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1993-07-13">1993-07-13</time>
            
            
          </td>
          <td itemprop="title">Integration circuit 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7755421B2/en">
                <span itemprop="publicationNumber">US7755421B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2010-07-13">2010-07-13</time>
            
            
          </td>
          <td itemprop="title">Analog amplifier having DC offset cancellation circuit and method of offset cancellation for analog amplifiers 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7586373B2/en">
                <span itemprop="publicationNumber">US7586373B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-09-08">2009-09-08</time>
            
            
          </td>
          <td itemprop="title">Fully differential class AB amplifier and amplifying method using single-ended, two-stage amplifier 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6424209B1/en">
                <span itemprop="publicationNumber">US6424209B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2002-07-23">2002-07-23</time>
            
            
          </td>
          <td itemprop="title">Integrated programmable continuous time filter with programmable capacitor arrays 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7126431B2/en">
                <span itemprop="publicationNumber">US7126431B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2006-10-24">2006-10-24</time>
            
            
          </td>
          <td itemprop="title">Differential delay cell having controllable amplitude output 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7821333B2/en">
                <span itemprop="publicationNumber">US7821333B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2010-10-26">2010-10-26</time>
            
            
          </td>
          <td itemprop="title">High-voltage differential amplifier and method using low voltage amplifier and dynamic voltage selection 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/KR100393303B1/en">
                <span itemprop="publicationNumber">KR100393303B1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2003-07-31">2003-07-31</time>
            
            
          </td>
          <td itemprop="title">Filter circuit 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20040227573A1/en">
                <span itemprop="publicationNumber">US20040227573A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-11-18">2004-11-18</time>
            
            
          </td>
          <td itemprop="title">Active inductance circuit and differential amplifier circuit 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6833759B2/en">
                <span itemprop="publicationNumber">US6833759B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-12-21">2004-12-21</time>
            
            
          </td>
          <td itemprop="title">System and method for a programmable gain amplifier 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP3361021B2/en">
                <span itemprop="publicationNumber">JP3361021B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2003-01-07">2003-01-07</time>
            
            
          </td>
          <td itemprop="title">  Filter circuit  </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5049831A/en">
                <span itemprop="publicationNumber">US5049831A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1991-09-17">1991-09-17</time>
            
            
          </td>
          <td itemprop="title">Single-ended input to differential output amplifier with integral two-pole filter 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US4801827A/en">
                <span itemprop="publicationNumber">US4801827A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1989-01-31">1989-01-31</time>
            
            
          </td>
          <td itemprop="title">Adjustable delay element for digital systems 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5045807A/en">
                <span itemprop="publicationNumber">US5045807A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1991-09-03">1991-09-03</time>
            
            
          </td>
          <td itemprop="title">Amplifier circuit using feedback load 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5045806A/en">
                <span itemprop="publicationNumber">US5045806A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1991-09-03">1991-09-03</time>
            
            
          </td>
          <td itemprop="title">Offset compensated amplifier 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5917368A/en">
                <span itemprop="publicationNumber">US5917368A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1999-06-29">1999-06-29</time>
            
            
          </td>
          <td itemprop="title">Voltage-to-current converter 
       </td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Legal Events</h2>
    <table>
      <thead>
        <tr>
          <th>Date</th>
          <th>Code</th>
          <th>Title</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2003-05-21">2003-05-21</time></td>
          <td itemprop="code">AS</td>
          <td itemprop="title">Assignment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Owner name</strong>:
              <span itemprop="value">U.S. GOVERNMENT AS REPRESENTED BY THE ADMINISTRATO</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHULER JR., ROBERT L.;REEL/FRAME:014105/0272</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Effective date</strong>:
              <span itemprop="value">20030521</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2009-03-23">2009-03-23</time></td>
          <td itemprop="code">REMI</td>
          <td itemprop="title">Maintenance fee reminder mailed</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2009-04-07">2009-04-07</time></td>
          <td itemprop="code">SULP</td>
          <td itemprop="title">Surcharge for late payment</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2009-04-07">2009-04-07</time></td>
          <td itemprop="code">FPAY</td>
          <td itemprop="title">Fee payment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Year of fee payment</strong>:
              <span itemprop="value">4</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2013-04-26">2013-04-26</time></td>
          <td itemprop="code">REMI</td>
          <td itemprop="title">Maintenance fee reminder mailed</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2013-09-13">2013-09-13</time></td>
          <td itemprop="code">LAPS</td>
          <td itemprop="title">Lapse for failure to pay maintenance fees</td>
          <td>
            
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2013-10-14">2013-10-14</time></td>
          <td itemprop="code">STCH</td>
          <td itemprop="title">Information on status: patent discontinuation</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2013-11-05">2013-11-05</time></td>
          <td itemprop="code">FP</td>
          <td itemprop="title">Expired due to failure to pay maintenance fee</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Effective date</strong>:
              <span itemprop="value">20130913</span>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </section>
</article>

    </search-app>
    <script type="text/javascript" src="//www.gstatic.com/feedback/api.js"></script>
    <script async="" defer="" src="//www.google.com/insights/consumersurveys/async_survey?site=cxkjf7ipxgbnnjy6k35ezcvbbe"></script>
  </body>
</html>
