// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xrgb2hsv.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XRgb2hsv_CfgInitialize(XRgb2hsv *InstancePtr, XRgb2hsv_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XRgb2hsv_Start(XRgb2hsv *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_AP_CTRL) & 0x80;
    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XRgb2hsv_IsDone(XRgb2hsv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XRgb2hsv_IsIdle(XRgb2hsv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XRgb2hsv_IsReady(XRgb2hsv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XRgb2hsv_EnableAutoRestart(XRgb2hsv *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XRgb2hsv_DisableAutoRestart(XRgb2hsv *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_AP_CTRL, 0);
}

void XRgb2hsv_Set_rows(XRgb2hsv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_ROWS_DATA, Data);
}

u32 XRgb2hsv_Get_rows(XRgb2hsv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_ROWS_DATA);
    return Data;
}

void XRgb2hsv_Set_cols(XRgb2hsv *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_COLS_DATA, Data);
}

u32 XRgb2hsv_Get_cols(XRgb2hsv *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_COLS_DATA);
    return Data;
}

void XRgb2hsv_InterruptGlobalEnable(XRgb2hsv *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_GIE, 1);
}

void XRgb2hsv_InterruptGlobalDisable(XRgb2hsv *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_GIE, 0);
}

void XRgb2hsv_InterruptEnable(XRgb2hsv *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_IER);
    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_IER, Register | Mask);
}

void XRgb2hsv_InterruptDisable(XRgb2hsv *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_IER);
    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_IER, Register & (~Mask));
}

void XRgb2hsv_InterruptClear(XRgb2hsv *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRgb2hsv_WriteReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_ISR, Mask);
}

u32 XRgb2hsv_InterruptGetEnabled(XRgb2hsv *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_IER);
}

u32 XRgb2hsv_InterruptGetStatus(XRgb2hsv *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRgb2hsv_ReadReg(InstancePtr->Axilites_BaseAddress, XRGB2HSV_AXILITES_ADDR_ISR);
}

