// Generated by CIRCT 42e53322a
module MBE_enc(	// /tmp/tmp.wQG7VGVuM3/47351_universal_NPU-CNN_accelerator_verilog_MBE_enc.cleaned.mlir:2:3
  input        A,	// /tmp/tmp.wQG7VGVuM3/47351_universal_NPU-CNN_accelerator_verilog_MBE_enc.cleaned.mlir:2:25
               B,	// /tmp/tmp.wQG7VGVuM3/47351_universal_NPU-CNN_accelerator_verilog_MBE_enc.cleaned.mlir:2:37
               C,	// /tmp/tmp.wQG7VGVuM3/47351_universal_NPU-CNN_accelerator_verilog_MBE_enc.cleaned.mlir:2:49
  output [2:0] S	// /tmp/tmp.wQG7VGVuM3/47351_universal_NPU-CNN_accelerator_verilog_MBE_enc.cleaned.mlir:2:62
);

  assign S = {A, B ^ C, A & B & C | ~A & ~B & ~C};	// /tmp/tmp.wQG7VGVuM3/47351_universal_NPU-CNN_accelerator_verilog_MBE_enc.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:5
endmodule

