ARM GAS  /tmp/ccVe4NrQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"bluenrg_gap_aci.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c"
  20              		.section	.text.aci_gap_init_IDB05A1,"ax",%progbits
  21              		.align	1
  22              		.global	aci_gap_init_IDB05A1
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	aci_gap_init_IDB05A1:
  28              	.LVL0:
  29              	.LFB292:
   1:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** /**
   2:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   ******************************************************************************
   3:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * @file    bluenrg_gap_aci.c
   4:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * @author  AMS - HEA&RF BU
   5:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * @brief   File with HCI commands for BlueNRG FW6.0 and above
   6:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   ******************************************************************************
   7:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * @attention
   8:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *
   9:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * Copyright (c) 2013 STMicroelectronics.
  10:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * All rights reserved.
  11:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *
  12:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * in the root directory of this software component.
  14:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *
  16:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   ******************************************************************************
  17:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   */
  18:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_types.h"
  19:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_def.h"
  20:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "hci_const.h"
  21:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_aci_const.h"
  22:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_gap_aci.h"
  23:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_gatt_server.h"
  24:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #include "bluenrg_gap.h"
  25:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  26:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #define MIN(a,b)            ((a) < (b) )? (a) : (b)
  27:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** #define MAX(a,b)            ((a) > (b) )? (a) : (b)
  28:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  29:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len
ARM GAS  /tmp/ccVe4NrQ.s 			page 2


  30:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
  30              		.loc 1 30 1 view -0
  31              		.cfi_startproc
  32              		@ args = 8, pretend = 0, frame = 40
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 30 1 is_stmt 0 view .LVU1
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  40 0002 8AB0     		sub	sp, sp, #40
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 48
  43 0004 1C46     		mov	r4, r3
  31:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
  44              		.loc 1 31 3 is_stmt 1 view .LVU2
  32:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_init_cp_IDB05A1 cp;
  45              		.loc 1 32 3 view .LVU3
  33:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_init_rp resp;
  46              		.loc 1 33 3 view .LVU4
  34:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****  
  35:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.role = role;
  47              		.loc 1 35 3 view .LVU5
  48              		.loc 1 35 11 is_stmt 0 view .LVU6
  49 0006 8DF80C00 		strb	r0, [sp, #12]
  36:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.privacy_enabled = privacy_enabled;
  50              		.loc 1 36 3 is_stmt 1 view .LVU7
  51              		.loc 1 36 22 is_stmt 0 view .LVU8
  52 000a 8DF80D10 		strb	r1, [sp, #13]
  37:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.device_name_char_len = device_name_char_len;
  53              		.loc 1 37 3 is_stmt 1 view .LVU9
  54              		.loc 1 37 27 is_stmt 0 view .LVU10
  55 000e 8DF80E20 		strb	r2, [sp, #14]
  38:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
  39:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
  56              		.loc 1 39 3 is_stmt 1 view .LVU11
  57 0012 0021     		movs	r1, #0
  58              	.LVL1:
  59              		.loc 1 39 3 is_stmt 0 view .LVU12
  60 0014 0191     		str	r1, [sp, #4]
  61 0016 CDF80710 		str	r1, [sp, #7]	@ unaligned
  40:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  41:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
  62              		.loc 1 41 3 is_stmt 1 view .LVU13
  63 001a 0491     		str	r1, [sp, #16]
  64 001c 0591     		str	r1, [sp, #20]
  65 001e 0691     		str	r1, [sp, #24]
  66 0020 0791     		str	r1, [sp, #28]
  67 0022 0891     		str	r1, [sp, #32]
  68 0024 0991     		str	r1, [sp, #36]
  42:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
  69              		.loc 1 42 3 view .LVU14
  70              		.loc 1 42 10 is_stmt 0 view .LVU15
  71 0026 3F23     		movs	r3, #63
  72              	.LVL2:
  73              		.loc 1 42 10 view .LVU16
ARM GAS  /tmp/ccVe4NrQ.s 			page 3


  74 0028 ADF81030 		strh	r3, [sp, #16]	@ movhi
  43:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_INIT;
  75              		.loc 1 43 3 is_stmt 1 view .LVU17
  76              		.loc 1 43 10 is_stmt 0 view .LVU18
  77 002c 8A23     		movs	r3, #138
  78 002e ADF81230 		strh	r3, [sp, #18]	@ movhi
  44:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
  79              		.loc 1 44 3 is_stmt 1 view .LVU19
  80              		.loc 1 44 13 is_stmt 0 view .LVU20
  81 0032 03AB     		add	r3, sp, #12
  82 0034 0693     		str	r3, [sp, #24]
  45:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
  83              		.loc 1 45 3 is_stmt 1 view .LVU21
  84              		.loc 1 45 11 is_stmt 0 view .LVU22
  85 0036 0323     		movs	r3, #3
  86 0038 0793     		str	r3, [sp, #28]
  46:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
  87              		.loc 1 46 3 is_stmt 1 view .LVU23
  88              		.loc 1 46 13 is_stmt 0 view .LVU24
  89 003a 01AB     		add	r3, sp, #4
  90 003c 0893     		str	r3, [sp, #32]
  47:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_INIT_RP_SIZE;
  91              		.loc 1 47 3 is_stmt 1 view .LVU25
  92              		.loc 1 47 11 is_stmt 0 view .LVU26
  93 003e 0723     		movs	r3, #7
  94 0040 0993     		str	r3, [sp, #36]
  48:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  49:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
  95              		.loc 1 49 3 is_stmt 1 view .LVU27
  96              		.loc 1 49 7 is_stmt 0 view .LVU28
  97 0042 04A8     		add	r0, sp, #16
  98              	.LVL3:
  99              		.loc 1 49 7 view .LVU29
 100 0044 FFF7FEFF 		bl	hci_send_req
 101              	.LVL4:
 102              		.loc 1 49 6 view .LVU30
 103 0048 0028     		cmp	r0, #0
 104 004a 0FDB     		blt	.L3
  50:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
  51:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  52:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (resp.status) {
 105              		.loc 1 52 3 is_stmt 1 view .LVU31
 106              		.loc 1 52 11 is_stmt 0 view .LVU32
 107 004c 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 108              		.loc 1 52 6 view .LVU33
 109 0050 50B9     		cbnz	r0, .L2
  53:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return resp.status;
  54:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
  55:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  56:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *service_handle = btohs(resp.service_handle);
 110              		.loc 1 56 3 is_stmt 1 view .LVU34
 111              		.loc 1 56 21 is_stmt 0 view .LVU35
 112 0052 BDF80530 		ldrh	r3, [sp, #5]	@ unaligned
 113              		.loc 1 56 19 view .LVU36
 114 0056 2380     		strh	r3, [r4]	@ movhi
  57:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 115              		.loc 1 57 3 is_stmt 1 view .LVU37
ARM GAS  /tmp/ccVe4NrQ.s 			page 4


 116              		.loc 1 57 27 is_stmt 0 view .LVU38
 117 0058 BDF80720 		ldrh	r2, [sp, #7]	@ unaligned
 118              		.loc 1 57 25 view .LVU39
 119 005c 0C9B     		ldr	r3, [sp, #48]
 120 005e 1A80     		strh	r2, [r3]	@ movhi
  58:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *appearance_char_handle = btohs(resp.appearance_char_handle);
 121              		.loc 1 58 3 is_stmt 1 view .LVU40
 122              		.loc 1 58 29 is_stmt 0 view .LVU41
 123 0060 BDF80920 		ldrh	r2, [sp, #9]	@ unaligned
 124              		.loc 1 58 27 view .LVU42
 125 0064 0D9B     		ldr	r3, [sp, #52]
 126 0066 1A80     		strh	r2, [r3]	@ movhi
  59:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  60:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 127              		.loc 1 60 3 is_stmt 1 view .LVU43
 128              	.L2:
  61:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 129              		.loc 1 61 1 is_stmt 0 view .LVU44
 130 0068 0AB0     		add	sp, sp, #40
 131              	.LCFI2:
 132              		.cfi_remember_state
 133              		.cfi_def_cfa_offset 8
 134              		@ sp needed
 135 006a 10BD     		pop	{r4, pc}
 136              	.LVL5:
 137              	.L3:
 138              	.LCFI3:
 139              		.cfi_restore_state
  50:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 140              		.loc 1 50 12 view .LVU45
 141 006c FF20     		movs	r0, #255
 142 006e FBE7     		b	.L2
 143              		.cfi_endproc
 144              	.LFE292:
 146              		.section	.text.aci_gap_init_IDB04A1,"ax",%progbits
 147              		.align	1
 148              		.global	aci_gap_init_IDB04A1
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 153              	aci_gap_init_IDB04A1:
 154              	.LVL6:
 155              	.LFB293:
  62:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  63:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_han
  64:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 156              		.loc 1 64 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 40
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		.loc 1 64 1 is_stmt 0 view .LVU47
 161 0000 70B5     		push	{r4, r5, r6, lr}
 162              	.LCFI4:
 163              		.cfi_def_cfa_offset 16
 164              		.cfi_offset 4, -16
 165              		.cfi_offset 5, -12
 166              		.cfi_offset 6, -8
ARM GAS  /tmp/ccVe4NrQ.s 			page 5


 167              		.cfi_offset 14, -4
 168 0002 8AB0     		sub	sp, sp, #40
 169              	.LCFI5:
 170              		.cfi_def_cfa_offset 56
 171 0004 0E46     		mov	r6, r1
 172 0006 1546     		mov	r5, r2
 173 0008 1C46     		mov	r4, r3
  65:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 174              		.loc 1 65 3 is_stmt 1 view .LVU48
  66:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_init_cp_IDB04A1 cp;
 175              		.loc 1 66 3 view .LVU49
  67:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_init_rp resp;
 176              		.loc 1 67 3 view .LVU50
  68:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  69:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.role = role;
 177              		.loc 1 69 3 view .LVU51
 178              		.loc 1 69 11 is_stmt 0 view .LVU52
 179 000a 8DF80C00 		strb	r0, [sp, #12]
  70:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
  71:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 180              		.loc 1 71 3 is_stmt 1 view .LVU53
 181 000e 0021     		movs	r1, #0
 182              	.LVL7:
 183              		.loc 1 71 3 is_stmt 0 view .LVU54
 184 0010 0191     		str	r1, [sp, #4]
 185 0012 CDF80710 		str	r1, [sp, #7]	@ unaligned
  72:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  73:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 186              		.loc 1 73 3 is_stmt 1 view .LVU55
 187 0016 0491     		str	r1, [sp, #16]
 188 0018 0591     		str	r1, [sp, #20]
 189 001a 0691     		str	r1, [sp, #24]
 190 001c 0791     		str	r1, [sp, #28]
 191 001e 0891     		str	r1, [sp, #32]
 192 0020 0991     		str	r1, [sp, #36]
  74:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 193              		.loc 1 74 3 view .LVU56
 194              		.loc 1 74 10 is_stmt 0 view .LVU57
 195 0022 3F23     		movs	r3, #63
 196              	.LVL8:
 197              		.loc 1 74 10 view .LVU58
 198 0024 ADF81030 		strh	r3, [sp, #16]	@ movhi
  75:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_INIT;
 199              		.loc 1 75 3 is_stmt 1 view .LVU59
 200              		.loc 1 75 10 is_stmt 0 view .LVU60
 201 0028 8A23     		movs	r3, #138
 202 002a ADF81230 		strh	r3, [sp, #18]	@ movhi
  76:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 203              		.loc 1 76 3 is_stmt 1 view .LVU61
 204              		.loc 1 76 13 is_stmt 0 view .LVU62
 205 002e 03AB     		add	r3, sp, #12
 206 0030 0693     		str	r3, [sp, #24]
  77:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 207              		.loc 1 77 3 is_stmt 1 view .LVU63
 208              		.loc 1 77 11 is_stmt 0 view .LVU64
 209 0032 0123     		movs	r3, #1
 210 0034 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccVe4NrQ.s 			page 6


  78:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
 211              		.loc 1 78 3 is_stmt 1 view .LVU65
 212              		.loc 1 78 13 is_stmt 0 view .LVU66
 213 0036 01AB     		add	r3, sp, #4
 214 0038 0893     		str	r3, [sp, #32]
  79:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_INIT_RP_SIZE;
 215              		.loc 1 79 3 is_stmt 1 view .LVU67
 216              		.loc 1 79 11 is_stmt 0 view .LVU68
 217 003a 0723     		movs	r3, #7
 218 003c 0993     		str	r3, [sp, #36]
  80:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  81:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 219              		.loc 1 81 3 is_stmt 1 view .LVU69
 220              		.loc 1 81 7 is_stmt 0 view .LVU70
 221 003e 04A8     		add	r0, sp, #16
 222              	.LVL9:
 223              		.loc 1 81 7 view .LVU71
 224 0040 FFF7FEFF 		bl	hci_send_req
 225              	.LVL10:
 226              		.loc 1 81 6 view .LVU72
 227 0044 0028     		cmp	r0, #0
 228 0046 0DDB     		blt	.L7
  82:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
  83:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  84:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (resp.status) {
 229              		.loc 1 84 3 is_stmt 1 view .LVU73
 230              		.loc 1 84 11 is_stmt 0 view .LVU74
 231 0048 9DF80400 		ldrb	r0, [sp, #4]	@ zero_extendqisi2
 232              		.loc 1 84 6 view .LVU75
 233 004c 40B9     		cbnz	r0, .L6
  85:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return resp.status;
  86:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
  87:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  88:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *service_handle = btohs(resp.service_handle);
 234              		.loc 1 88 3 is_stmt 1 view .LVU76
 235              		.loc 1 88 21 is_stmt 0 view .LVU77
 236 004e BDF80530 		ldrh	r3, [sp, #5]	@ unaligned
 237              		.loc 1 88 19 view .LVU78
 238 0052 3380     		strh	r3, [r6]	@ movhi
  89:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 239              		.loc 1 89 3 is_stmt 1 view .LVU79
 240              		.loc 1 89 27 is_stmt 0 view .LVU80
 241 0054 BDF80730 		ldrh	r3, [sp, #7]	@ unaligned
 242              		.loc 1 89 25 view .LVU81
 243 0058 2B80     		strh	r3, [r5]	@ movhi
  90:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *appearance_char_handle = btohs(resp.appearance_char_handle);
 244              		.loc 1 90 3 is_stmt 1 view .LVU82
 245              		.loc 1 90 29 is_stmt 0 view .LVU83
 246 005a BDF80930 		ldrh	r3, [sp, #9]	@ unaligned
 247              		.loc 1 90 27 view .LVU84
 248 005e 2380     		strh	r3, [r4]	@ movhi
  91:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
  92:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 249              		.loc 1 92 3 is_stmt 1 view .LVU85
 250              	.L6:
  93:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 251              		.loc 1 93 1 is_stmt 0 view .LVU86
ARM GAS  /tmp/ccVe4NrQ.s 			page 7


 252 0060 0AB0     		add	sp, sp, #40
 253              	.LCFI6:
 254              		.cfi_remember_state
 255              		.cfi_def_cfa_offset 16
 256              		@ sp needed
 257 0062 70BD     		pop	{r4, r5, r6, pc}
 258              	.LVL11:
 259              	.L7:
 260              	.LCFI7:
 261              		.cfi_restore_state
  82:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 262              		.loc 1 82 12 view .LVU87
 263 0064 FF20     		movs	r0, #255
 264 0066 FBE7     		b	.L6
 265              		.cfi_endproc
 266              	.LFE293:
 268              		.section	.text.aci_gap_set_non_discoverable,"ax",%progbits
 269              		.align	1
 270              		.global	aci_gap_set_non_discoverable
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 275              	aci_gap_set_non_discoverable:
 276              	.LFB294:
  94:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
  95:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_non_discoverable(void)
  96:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 277              		.loc 1 96 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 32
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281 0000 00B5     		push	{lr}
 282              	.LCFI8:
 283              		.cfi_def_cfa_offset 4
 284              		.cfi_offset 14, -4
 285 0002 89B0     		sub	sp, sp, #36
 286              	.LCFI9:
 287              		.cfi_def_cfa_offset 40
  97:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 288              		.loc 1 97 3 view .LVU89
  98:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 289              		.loc 1 98 3 view .LVU90
  99:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 290              		.loc 1 100 3 view .LVU91
 291 0004 0021     		movs	r1, #0
 292 0006 0291     		str	r1, [sp, #8]
 293 0008 0391     		str	r1, [sp, #12]
 294 000a 0491     		str	r1, [sp, #16]
 295 000c 0591     		str	r1, [sp, #20]
 296 000e 0691     		str	r1, [sp, #24]
 297 0010 0791     		str	r1, [sp, #28]
 101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 298              		.loc 1 101 3 view .LVU92
 299              		.loc 1 101 10 is_stmt 0 view .LVU93
 300 0012 3F23     		movs	r3, #63
 301 0014 ADF80830 		strh	r3, [sp, #8]	@ movhi
ARM GAS  /tmp/ccVe4NrQ.s 			page 8


 102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_DISCOVERABLE;
 302              		.loc 1 102 3 is_stmt 1 view .LVU94
 303              		.loc 1 102 10 is_stmt 0 view .LVU95
 304 0018 8123     		movs	r3, #129
 305 001a ADF80A30 		strh	r3, [sp, #10]	@ movhi
 103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 306              		.loc 1 103 3 is_stmt 1 view .LVU96
 307              		.loc 1 103 13 is_stmt 0 view .LVU97
 308 001e 0DF10703 		add	r3, sp, #7
 309 0022 0693     		str	r3, [sp, #24]
 104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 310              		.loc 1 104 3 is_stmt 1 view .LVU98
 311              		.loc 1 104 11 is_stmt 0 view .LVU99
 312 0024 0123     		movs	r3, #1
 313 0026 0793     		str	r3, [sp, #28]
 105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 314              		.loc 1 106 3 is_stmt 1 view .LVU100
 315              		.loc 1 106 7 is_stmt 0 view .LVU101
 316 0028 02A8     		add	r0, sp, #8
 317 002a FFF7FEFF 		bl	hci_send_req
 318              	.LVL12:
 319              		.loc 1 106 6 view .LVU102
 320 002e 0028     		cmp	r0, #0
 321 0030 04DB     		blt	.L11
 107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;  
 322              		.loc 1 109 3 is_stmt 1 view .LVU103
 323              		.loc 1 109 10 is_stmt 0 view .LVU104
 324 0032 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 325              	.L10:
 110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 326              		.loc 1 110 1 view .LVU105
 327 0036 09B0     		add	sp, sp, #36
 328              	.LCFI10:
 329              		.cfi_remember_state
 330              		.cfi_def_cfa_offset 4
 331              		@ sp needed
 332 0038 5DF804FB 		ldr	pc, [sp], #4
 333              	.L11:
 334              	.LCFI11:
 335              		.cfi_restore_state
 107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 336              		.loc 1 107 12 view .LVU106
 337 003c FF20     		movs	r0, #255
 338 003e FAE7     		b	.L10
 339              		.cfi_endproc
 340              	.LFE294:
 342              		.section	.text.aci_gap_set_limited_discoverable,"ax",%progbits
 343              		.align	1
 344              		.global	aci_gap_set_limited_discoverable
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 349              	aci_gap_set_limited_discoverable:
 350              	.LVL13:
ARM GAS  /tmp/ccVe4NrQ.s 			page 9


 351              	.LFB295:
 111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_limited_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvInt
 113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 					    uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
 114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 					    const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
 115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 					    uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
 116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 352              		.loc 1 116 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 28, pretend = 0, frame = 72
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356              		.loc 1 116 1 is_stmt 0 view .LVU108
 357 0000 70B5     		push	{r4, r5, r6, lr}
 358              	.LCFI12:
 359              		.cfi_def_cfa_offset 16
 360              		.cfi_offset 4, -16
 361              		.cfi_offset 5, -12
 362              		.cfi_offset 6, -8
 363              		.cfi_offset 14, -4
 364 0002 92B0     		sub	sp, sp, #72
 365              	.LCFI13:
 366              		.cfi_def_cfa_offset 88
 367 0004 9DF85C50 		ldrb	r5, [sp, #92]	@ zero_extendqisi2
 368 0008 9DF86440 		ldrb	r4, [sp, #100]	@ zero_extendqisi2
 117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 369              		.loc 1 117 3 is_stmt 1 view .LVU109
 118:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;    
 370              		.loc 1 118 3 view .LVU110
 119:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[40];
 371              		.loc 1 119 3 view .LVU111
 120:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 372              		.loc 1 120 3 view .LVU112
 373              	.LVL14:
 121:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 122:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 374              		.loc 1 122 3 view .LVU113
 375              		.loc 1 122 20 is_stmt 0 view .LVU114
 376 000c 2E19     		adds	r6, r5, r4
 377              		.loc 1 122 35 view .LVU115
 378 000e 0E36     		adds	r6, r6, #14
 379              		.loc 1 122 6 view .LVU116
 380 0010 282E     		cmp	r6, #40
 381 0012 53D8     		bhi	.L15
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 124:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 125:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvType;
 382              		.loc 1 125 3 is_stmt 1 view .LVU117
 383              		.loc 1 125 16 is_stmt 0 view .LVU118
 384 0014 8DF80400 		strb	r0, [sp, #4]
 126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 385              		.loc 1 126 3 is_stmt 1 view .LVU119
 386              	.LVL15:
 127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   AdvIntervMin = htobs(AdvIntervMin);
 387              		.loc 1 128 3 view .LVU120
 129:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 388              		.loc 1 129 3 view .LVU121
ARM GAS  /tmp/ccVe4NrQ.s 			page 10


 389 0018 ADF80510 		strh	r1, [sp, #5]	@ unaligned
 130:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 390              		.loc 1 130 3 view .LVU122
 391              	.LVL16:
 131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 132:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   AdvIntervMax = htobs(AdvIntervMax);
 392              		.loc 1 132 3 view .LVU123
 133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 393              		.loc 1 133 3 view .LVU124
 394 001c ADF80720 		strh	r2, [sp, #7]	@ unaligned
 134:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 395              		.loc 1 134 3 view .LVU125
 396              	.LVL17:
 135:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 136:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = OwnAddrType;
 397              		.loc 1 136 3 view .LVU126
 398              		.loc 1 136 16 is_stmt 0 view .LVU127
 399 0020 8DF80930 		strb	r3, [sp, #9]
 137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 400              		.loc 1 137 3 is_stmt 1 view .LVU128
 401              	.LVL18:
 138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 139:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvFilterPolicy;
 402              		.loc 1 139 3 view .LVU129
 403              		.loc 1 139 16 is_stmt 0 view .LVU130
 404 0024 9DF85830 		ldrb	r3, [sp, #88]	@ zero_extendqisi2
 405              	.LVL19:
 406              		.loc 1 139 16 view .LVU131
 407 0028 8DF80A30 		strb	r3, [sp, #10]
 140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 408              		.loc 1 140 3 is_stmt 1 view .LVU132
 409              	.LVL20:
 141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = LocalNameLen;
 410              		.loc 1 142 3 view .LVU133
 411              		.loc 1 142 16 is_stmt 0 view .LVU134
 412 002c 8DF80B50 		strb	r5, [sp, #11]
 143:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 413              		.loc 1 143 3 is_stmt 1 view .LVU135
 414              	.LVL21:
 144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 415              		.loc 1 145 3 view .LVU136
 416 0030 01AE     		add	r6, sp, #4
 417 0032 2A46     		mov	r2, r5
 418              	.LVL22:
 419              		.loc 1 145 3 is_stmt 0 view .LVU137
 420 0034 1899     		ldr	r1, [sp, #96]
 421              	.LVL23:
 422              		.loc 1 145 3 view .LVU138
 423 0036 03A8     		add	r0, sp, #12
 424              	.LVL24:
 425              		.loc 1 145 3 view .LVU139
 426 0038 FFF7FEFF 		bl	memcpy
 427              	.LVL25:
 146:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  LocalNameLen;
 428              		.loc 1 146 3 is_stmt 1 view .LVU140
ARM GAS  /tmp/ccVe4NrQ.s 			page 11


 429              		.loc 1 146 8 is_stmt 0 view .LVU141
 430 003c 05F10803 		add	r3, r5, #8
 431              	.LVL26:
 147:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 148:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = ServiceUUIDLen;
 432              		.loc 1 148 3 is_stmt 1 view .LVU142
 433              		.loc 1 148 16 is_stmt 0 view .LVU143
 434 0040 12AA     		add	r2, sp, #72
 435 0042 52FA83F3 		uxtab	r3, r2, r3
 436              	.LVL27:
 437              		.loc 1 148 16 view .LVU144
 438 0046 03F8444C 		strb	r4, [r3, #-68]
 149:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 439              		.loc 1 149 3 is_stmt 1 view .LVU145
 440              		.loc 1 149 7 is_stmt 0 view .LVU146
 441 004a 0935     		adds	r5, r5, #9
 442              	.LVL28:
 443              		.loc 1 149 7 view .LVU147
 444 004c EDB2     		uxtb	r5, r5
 445              	.LVL29:
 150:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 151:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 446              		.loc 1 151 3 is_stmt 1 view .LVU148
 447 004e 2246     		mov	r2, r4
 448 0050 1A99     		ldr	r1, [sp, #104]
 449 0052 7019     		adds	r0, r6, r5
 450 0054 FFF7FEFF 		bl	memcpy
 451              	.LVL30:
 152:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  ServiceUUIDLen;
 452              		.loc 1 152 3 view .LVU149
 453              		.loc 1 152 8 is_stmt 0 view .LVU150
 454 0058 2C44     		add	r4, r4, r5
 455 005a E4B2     		uxtb	r4, r4
 456              	.LVL31:
 153:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 154:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 457              		.loc 1 154 3 is_stmt 1 view .LVU151
 458 005c 04F14803 		add	r3, r4, #72
 459 0060 6B44     		add	r3, sp, r3
 460 0062 BDF86C20 		ldrh	r2, [sp, #108]
 461 0066 23F8442C 		strh	r2, [r3, #-68]	@ unaligned
 155:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 462              		.loc 1 155 3 view .LVU152
 463              		.loc 1 155 8 is_stmt 0 view .LVU153
 464 006a A31C     		adds	r3, r4, #2
 465              	.LVL32:
 156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 157:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 466              		.loc 1 157 3 is_stmt 1 view .LVU154
 467 006c 12AA     		add	r2, sp, #72
 468 006e 52FA83F3 		uxtab	r3, r2, r3
 469              	.LVL33:
 470              		.loc 1 157 3 is_stmt 0 view .LVU155
 471 0072 BDF87020 		ldrh	r2, [sp, #112]
 472 0076 23F8442C 		strh	r2, [r3, #-68]	@ unaligned
 158:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 473              		.loc 1 158 3 is_stmt 1 view .LVU156
ARM GAS  /tmp/ccVe4NrQ.s 			page 12


 474              		.loc 1 158 8 is_stmt 0 view .LVU157
 475 007a 0434     		adds	r4, r4, #4
 476              	.LVL34:
 477              		.loc 1 158 8 view .LVU158
 478 007c E4B2     		uxtb	r4, r4
 479              	.LVL35:
 159:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 160:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 480              		.loc 1 160 3 is_stmt 1 view .LVU159
 481 007e 0021     		movs	r1, #0
 482 0080 0C91     		str	r1, [sp, #48]
 483 0082 0D91     		str	r1, [sp, #52]
 484 0084 0E91     		str	r1, [sp, #56]
 485 0086 0F91     		str	r1, [sp, #60]
 486 0088 1091     		str	r1, [sp, #64]
 487 008a 1191     		str	r1, [sp, #68]
 161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 488              		.loc 1 161 3 view .LVU160
 489              		.loc 1 161 10 is_stmt 0 view .LVU161
 490 008c 3F23     		movs	r3, #63
 491 008e ADF83030 		strh	r3, [sp, #48]	@ movhi
 162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_LIMITED_DISCOVERABLE;
 492              		.loc 1 162 3 is_stmt 1 view .LVU162
 493              		.loc 1 162 10 is_stmt 0 view .LVU163
 494 0092 8223     		movs	r3, #130
 495 0094 ADF83230 		strh	r3, [sp, #50]	@ movhi
 163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 496              		.loc 1 163 3 is_stmt 1 view .LVU164
 497              		.loc 1 163 13 is_stmt 0 view .LVU165
 498 0098 0E96     		str	r6, [sp, #56]
 164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 499              		.loc 1 164 3 is_stmt 1 view .LVU166
 500              		.loc 1 164 11 is_stmt 0 view .LVU167
 501 009a 0F94     		str	r4, [sp, #60]
 165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 502              		.loc 1 165 3 is_stmt 1 view .LVU168
 503              		.loc 1 165 12 is_stmt 0 view .LVU169
 504 009c 0F23     		movs	r3, #15
 505 009e 0D93     		str	r3, [sp, #52]
 166:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 506              		.loc 1 166 3 is_stmt 1 view .LVU170
 507              		.loc 1 166 13 is_stmt 0 view .LVU171
 508 00a0 0DF12F03 		add	r3, sp, #47
 509 00a4 1093     		str	r3, [sp, #64]
 167:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 510              		.loc 1 167 3 is_stmt 1 view .LVU172
 511              		.loc 1 167 11 is_stmt 0 view .LVU173
 512 00a6 0123     		movs	r3, #1
 513 00a8 1193     		str	r3, [sp, #68]
 168:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 169:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 514              		.loc 1 169 3 is_stmt 1 view .LVU174
 515              		.loc 1 169 7 is_stmt 0 view .LVU175
 516 00aa 0CA8     		add	r0, sp, #48
 517 00ac FFF7FEFF 		bl	hci_send_req
 518              	.LVL36:
 519              		.loc 1 169 6 view .LVU176
ARM GAS  /tmp/ccVe4NrQ.s 			page 13


 520 00b0 0028     		cmp	r0, #0
 521 00b2 05DB     		blt	.L16
 170:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 171:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 172:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 522              		.loc 1 172 3 is_stmt 1 view .LVU177
 523              		.loc 1 172 10 is_stmt 0 view .LVU178
 524 00b4 9DF82F00 		ldrb	r0, [sp, #47]	@ zero_extendqisi2
 525              	.LVL37:
 526              	.L14:
 173:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 527              		.loc 1 173 1 view .LVU179
 528 00b8 12B0     		add	sp, sp, #72
 529              	.LCFI14:
 530              		.cfi_remember_state
 531              		.cfi_def_cfa_offset 16
 532              		@ sp needed
 533 00ba 70BD     		pop	{r4, r5, r6, pc}
 534              	.LVL38:
 535              	.L15:
 536              	.LCFI15:
 537              		.cfi_restore_state
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 538              		.loc 1 123 12 view .LVU180
 539 00bc 4220     		movs	r0, #66
 540              	.LVL39:
 123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 541              		.loc 1 123 12 view .LVU181
 542 00be FBE7     		b	.L14
 543              	.LVL40:
 544              	.L16:
 170:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 545              		.loc 1 170 12 view .LVU182
 546 00c0 FF20     		movs	r0, #255
 547 00c2 F9E7     		b	.L14
 548              		.cfi_endproc
 549              	.LFE295:
 551              		.section	.text.aci_gap_set_discoverable,"ax",%progbits
 552              		.align	1
 553              		.global	aci_gap_set_discoverable
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 558              	aci_gap_set_discoverable:
 559              	.LVL41:
 560              	.LFB296:
 174:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 175:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
 176:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                              uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
 177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                              const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDLis
 178:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                              uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
 179:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 561              		.loc 1 179 1 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ args = 28, pretend = 0, frame = 72
 564              		@ frame_needed = 0, uses_anonymous_args = 0
 565              		.loc 1 179 1 is_stmt 0 view .LVU184
ARM GAS  /tmp/ccVe4NrQ.s 			page 14


 566 0000 70B5     		push	{r4, r5, r6, lr}
 567              	.LCFI16:
 568              		.cfi_def_cfa_offset 16
 569              		.cfi_offset 4, -16
 570              		.cfi_offset 5, -12
 571              		.cfi_offset 6, -8
 572              		.cfi_offset 14, -4
 573 0002 92B0     		sub	sp, sp, #72
 574              	.LCFI17:
 575              		.cfi_def_cfa_offset 88
 576 0004 9DF85C50 		ldrb	r5, [sp, #92]	@ zero_extendqisi2
 577 0008 9DF86440 		ldrb	r4, [sp, #100]	@ zero_extendqisi2
 180:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 578              		.loc 1 180 3 is_stmt 1 view .LVU185
 181:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;    
 579              		.loc 1 181 3 view .LVU186
 182:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[40];
 580              		.loc 1 182 3 view .LVU187
 183:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 581              		.loc 1 183 3 view .LVU188
 582              	.LVL42:
 184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 583              		.loc 1 185 3 view .LVU189
 584              		.loc 1 185 20 is_stmt 0 view .LVU190
 585 000c 2E19     		adds	r6, r5, r4
 586              		.loc 1 185 35 view .LVU191
 587 000e 0E36     		adds	r6, r6, #14
 588              		.loc 1 185 6 view .LVU192
 589 0010 282E     		cmp	r6, #40
 590 0012 51D8     		bhi	.L20
 186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvType;
 591              		.loc 1 188 3 is_stmt 1 view .LVU193
 592              		.loc 1 188 16 is_stmt 0 view .LVU194
 593 0014 8DF80400 		strb	r0, [sp, #4]
 189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 594              		.loc 1 189 3 is_stmt 1 view .LVU195
 595              	.LVL43:
 190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   AdvIntervMin = htobs(AdvIntervMin);
 596              		.loc 1 191 3 view .LVU196
 192:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 597              		.loc 1 192 3 view .LVU197
 598 0018 ADF80510 		strh	r1, [sp, #5]	@ unaligned
 193:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 599              		.loc 1 193 3 view .LVU198
 600              	.LVL44:
 194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 195:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   AdvIntervMax = htobs(AdvIntervMax);
 601              		.loc 1 195 3 view .LVU199
 196:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 602              		.loc 1 196 3 view .LVU200
 603 001c ADF80720 		strh	r2, [sp, #7]	@ unaligned
 197:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 604              		.loc 1 197 3 view .LVU201
ARM GAS  /tmp/ccVe4NrQ.s 			page 15


 605              	.LVL45:
 198:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 199:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = OwnAddrType;
 606              		.loc 1 199 3 view .LVU202
 607              		.loc 1 199 16 is_stmt 0 view .LVU203
 608 0020 8DF80930 		strb	r3, [sp, #9]
 200:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 609              		.loc 1 200 3 is_stmt 1 view .LVU204
 610              	.LVL46:
 201:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 202:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvFilterPolicy;
 611              		.loc 1 202 3 view .LVU205
 612              		.loc 1 202 16 is_stmt 0 view .LVU206
 613 0024 9DF85830 		ldrb	r3, [sp, #88]	@ zero_extendqisi2
 614              	.LVL47:
 615              		.loc 1 202 16 view .LVU207
 616 0028 8DF80A30 		strb	r3, [sp, #10]
 203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 617              		.loc 1 203 3 is_stmt 1 view .LVU208
 618              	.LVL48:
 204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 205:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = LocalNameLen;
 619              		.loc 1 205 3 view .LVU209
 620              		.loc 1 205 16 is_stmt 0 view .LVU210
 621 002c 8DF80B50 		strb	r5, [sp, #11]
 206:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 622              		.loc 1 206 3 is_stmt 1 view .LVU211
 623              	.LVL49:
 207:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 208:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 624              		.loc 1 208 3 view .LVU212
 625 0030 01AE     		add	r6, sp, #4
 626 0032 2A46     		mov	r2, r5
 627              	.LVL50:
 628              		.loc 1 208 3 is_stmt 0 view .LVU213
 629 0034 1899     		ldr	r1, [sp, #96]
 630              	.LVL51:
 631              		.loc 1 208 3 view .LVU214
 632 0036 03A8     		add	r0, sp, #12
 633              	.LVL52:
 634              		.loc 1 208 3 view .LVU215
 635 0038 FFF7FEFF 		bl	memcpy
 636              	.LVL53:
 209:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  LocalNameLen;
 637              		.loc 1 209 3 is_stmt 1 view .LVU216
 638              		.loc 1 209 8 is_stmt 0 view .LVU217
 639 003c 05F10803 		add	r3, r5, #8
 640              	.LVL54:
 210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 211:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = ServiceUUIDLen;
 641              		.loc 1 211 3 is_stmt 1 view .LVU218
 642              		.loc 1 211 16 is_stmt 0 view .LVU219
 643 0040 12AA     		add	r2, sp, #72
 644 0042 52FA83F3 		uxtab	r3, r2, r3
 645              	.LVL55:
 646              		.loc 1 211 16 view .LVU220
 647 0046 03F8444C 		strb	r4, [r3, #-68]
ARM GAS  /tmp/ccVe4NrQ.s 			page 16


 212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 648              		.loc 1 212 3 is_stmt 1 view .LVU221
 649              		.loc 1 212 7 is_stmt 0 view .LVU222
 650 004a 0935     		adds	r5, r5, #9
 651              	.LVL56:
 652              		.loc 1 212 7 view .LVU223
 653 004c EDB2     		uxtb	r5, r5
 654              	.LVL57:
 213:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 214:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 655              		.loc 1 214 3 is_stmt 1 view .LVU224
 656 004e 2246     		mov	r2, r4
 657 0050 1A99     		ldr	r1, [sp, #104]
 658 0052 7019     		adds	r0, r6, r5
 659 0054 FFF7FEFF 		bl	memcpy
 660              	.LVL58:
 215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  ServiceUUIDLen;  
 661              		.loc 1 215 3 view .LVU225
 662              		.loc 1 215 8 is_stmt 0 view .LVU226
 663 0058 2C44     		add	r4, r4, r5
 664 005a E4B2     		uxtb	r4, r4
 665              	.LVL59:
 216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 666              		.loc 1 217 3 is_stmt 1 view .LVU227
 218:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 667              		.loc 1 218 3 view .LVU228
 668 005c 04F14803 		add	r3, r4, #72
 669 0060 6B44     		add	r3, sp, r3
 670 0062 BDF86C20 		ldrh	r2, [sp, #108]
 671 0066 23F8442C 		strh	r2, [r3, #-68]	@ unaligned
 219:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 672              		.loc 1 219 3 view .LVU229
 673              		.loc 1 219 8 is_stmt 0 view .LVU230
 674 006a A31C     		adds	r3, r4, #2
 675              	.LVL60:
 220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 676              		.loc 1 221 3 is_stmt 1 view .LVU231
 222:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 677              		.loc 1 222 3 view .LVU232
 678 006c 12AA     		add	r2, sp, #72
 679 006e 52FA83F3 		uxtab	r3, r2, r3
 680              	.LVL61:
 681              		.loc 1 222 3 is_stmt 0 view .LVU233
 682 0072 BDF87020 		ldrh	r2, [sp, #112]
 683 0076 23F8442C 		strh	r2, [r3, #-68]	@ unaligned
 223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;    
 684              		.loc 1 223 3 is_stmt 1 view .LVU234
 685              		.loc 1 223 8 is_stmt 0 view .LVU235
 686 007a 0434     		adds	r4, r4, #4
 687              	.LVL62:
 688              		.loc 1 223 8 view .LVU236
 689 007c E4B2     		uxtb	r4, r4
 690              	.LVL63:
 224:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 225:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
ARM GAS  /tmp/ccVe4NrQ.s 			page 17


 691              		.loc 1 225 3 is_stmt 1 view .LVU237
 692 007e 0021     		movs	r1, #0
 693 0080 0C91     		str	r1, [sp, #48]
 694 0082 0D91     		str	r1, [sp, #52]
 695 0084 0E91     		str	r1, [sp, #56]
 696 0086 0F91     		str	r1, [sp, #60]
 697 0088 1091     		str	r1, [sp, #64]
 698 008a 1191     		str	r1, [sp, #68]
 226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 699              		.loc 1 226 3 view .LVU238
 700              		.loc 1 226 10 is_stmt 0 view .LVU239
 701 008c 3F23     		movs	r3, #63
 702 008e ADF83030 		strh	r3, [sp, #48]	@ movhi
 227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 703              		.loc 1 227 3 is_stmt 1 view .LVU240
 704              		.loc 1 227 10 is_stmt 0 view .LVU241
 705 0092 8323     		movs	r3, #131
 706 0094 ADF83230 		strh	r3, [sp, #50]	@ movhi
 228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 707              		.loc 1 228 3 is_stmt 1 view .LVU242
 708              		.loc 1 228 13 is_stmt 0 view .LVU243
 709 0098 0E96     		str	r6, [sp, #56]
 229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 710              		.loc 1 229 3 is_stmt 1 view .LVU244
 711              		.loc 1 229 11 is_stmt 0 view .LVU245
 712 009a 0F94     		str	r4, [sp, #60]
 230:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 713              		.loc 1 230 3 is_stmt 1 view .LVU246
 714              		.loc 1 230 13 is_stmt 0 view .LVU247
 715 009c 0DF12F03 		add	r3, sp, #47
 716 00a0 1093     		str	r3, [sp, #64]
 231:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 717              		.loc 1 231 3 is_stmt 1 view .LVU248
 718              		.loc 1 231 11 is_stmt 0 view .LVU249
 719 00a2 0123     		movs	r3, #1
 720 00a4 1193     		str	r3, [sp, #68]
 232:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 721              		.loc 1 233 3 is_stmt 1 view .LVU250
 722              		.loc 1 233 7 is_stmt 0 view .LVU251
 723 00a6 0CA8     		add	r0, sp, #48
 724 00a8 FFF7FEFF 		bl	hci_send_req
 725              	.LVL64:
 726              		.loc 1 233 6 view .LVU252
 727 00ac 0028     		cmp	r0, #0
 728 00ae 05DB     		blt	.L21
 234:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 236:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (status) {
 729              		.loc 1 236 3 is_stmt 1 view .LVU253
 730              		.loc 1 236 7 is_stmt 0 view .LVU254
 731 00b0 9DF82F00 		ldrb	r0, [sp, #47]	@ zero_extendqisi2
 732              	.LVL65:
 733              	.L19:
 237:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return status;
 238:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
 239:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccVe4NrQ.s 			page 18


 240:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 241:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 734              		.loc 1 241 1 view .LVU255
 735 00b4 12B0     		add	sp, sp, #72
 736              	.LCFI18:
 737              		.cfi_remember_state
 738              		.cfi_def_cfa_offset 16
 739              		@ sp needed
 740 00b6 70BD     		pop	{r4, r5, r6, pc}
 741              	.LVL66:
 742              	.L20:
 743              	.LCFI19:
 744              		.cfi_restore_state
 186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 745              		.loc 1 186 12 view .LVU256
 746 00b8 4220     		movs	r0, #66
 747              	.LVL67:
 186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 748              		.loc 1 186 12 view .LVU257
 749 00ba FBE7     		b	.L19
 750              	.LVL68:
 751              	.L21:
 234:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 752              		.loc 1 234 12 view .LVU258
 753 00bc FF20     		movs	r0, #255
 754 00be F9E7     		b	.L19
 755              		.cfi_endproc
 756              	.LFE296:
 758              		.section	.text.aci_gap_set_direct_connectable_IDB05A1,"ax",%progbits
 759              		.align	1
 760              		.global	aci_gap_set_direct_connectable_IDB05A1
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 765              	aci_gap_set_direct_connectable_IDB05A1:
 766              	.LVL69:
 767              	.LFB297:
 242:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 243:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_direct_connectable_IDB05A1(uint8_t own_addr_type, uint8_t directed_adv_type,
 244:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                                   const uint8_t *initiator_addr, uint16_t adv_inter
 245:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 246:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 768              		.loc 1 246 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 8, pretend = 0, frame = 48
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		.loc 1 246 1 is_stmt 0 view .LVU260
 773 0000 00B5     		push	{lr}
 774              	.LCFI20:
 775              		.cfi_def_cfa_offset 4
 776              		.cfi_offset 14, -4
 777 0002 8DB0     		sub	sp, sp, #52
 778              	.LCFI21:
 779              		.cfi_def_cfa_offset 56
 247:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 780              		.loc 1 247 3 is_stmt 1 view .LVU261
 248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_direct_conectable_cp_IDB05A1 cp;
ARM GAS  /tmp/ccVe4NrQ.s 			page 19


 781              		.loc 1 248 3 view .LVU262
 249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;    
 782              		.loc 1 249 3 view .LVU263
 250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_addr_type;
 783              		.loc 1 251 3 view .LVU264
 784              		.loc 1 251 22 is_stmt 0 view .LVU265
 785 0004 8DF80800 		strb	r0, [sp, #8]
 252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.directed_adv_type = directed_adv_type;
 786              		.loc 1 252 3 is_stmt 1 view .LVU266
 787              		.loc 1 252 24 is_stmt 0 view .LVU267
 788 0008 8DF80910 		strb	r1, [sp, #9]
 253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_min = adv_interv_min;
 789              		.loc 1 253 3 is_stmt 1 view .LVU268
 790              		.loc 1 253 21 is_stmt 0 view .LVU269
 791 000c BDF83810 		ldrh	r1, [sp, #56]
 792              	.LVL70:
 793              		.loc 1 253 21 view .LVU270
 794 0010 ADF81110 		strh	r1, [sp, #17]	@ unaligned
 254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = adv_interv_max;
 795              		.loc 1 254 3 is_stmt 1 view .LVU271
 796              		.loc 1 254 21 is_stmt 0 view .LVU272
 797 0014 BDF83C10 		ldrh	r1, [sp, #60]
 798 0018 ADF81310 		strh	r1, [sp, #19]	@ unaligned
 255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 799              		.loc 1 255 3 is_stmt 1 view .LVU273
 800              		.loc 1 255 25 is_stmt 0 view .LVU274
 801 001c 8DF80A20 		strb	r2, [sp, #10]
 256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.direct_bdaddr, initiator_addr, 6);
 802              		.loc 1 256 3 is_stmt 1 view .LVU275
 803 0020 1A68     		ldr	r2, [r3]	@ unaligned
 804              	.LVL71:
 805              		.loc 1 256 3 is_stmt 0 view .LVU276
 806 0022 CDF80B20 		str	r2, [sp, #11]	@ unaligned
 807 0026 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 808              	.LVL72:
 809              		.loc 1 256 3 view .LVU277
 810 0028 ADF80F30 		strh	r3, [sp, #15]	@ unaligned
 257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 258:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 811              		.loc 1 258 3 is_stmt 1 view .LVU278
 812 002c 0021     		movs	r1, #0
 813 002e 0691     		str	r1, [sp, #24]
 814 0030 0791     		str	r1, [sp, #28]
 815 0032 0891     		str	r1, [sp, #32]
 816 0034 0991     		str	r1, [sp, #36]
 817 0036 0A91     		str	r1, [sp, #40]
 818 0038 0B91     		str	r1, [sp, #44]
 259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 819              		.loc 1 259 3 view .LVU279
 820              		.loc 1 259 10 is_stmt 0 view .LVU280
 821 003a 3F23     		movs	r3, #63
 822 003c ADF81830 		strh	r3, [sp, #24]	@ movhi
 260:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DIRECT_CONNECTABLE;
 823              		.loc 1 260 3 is_stmt 1 view .LVU281
 824              		.loc 1 260 10 is_stmt 0 view .LVU282
 825 0040 8423     		movs	r3, #132
ARM GAS  /tmp/ccVe4NrQ.s 			page 20


 826 0042 ADF81A30 		strh	r3, [sp, #26]	@ movhi
 261:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 827              		.loc 1 261 3 is_stmt 1 view .LVU283
 828              		.loc 1 261 13 is_stmt 0 view .LVU284
 829 0046 02AB     		add	r3, sp, #8
 830 0048 0893     		str	r3, [sp, #32]
 262:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 831              		.loc 1 262 3 is_stmt 1 view .LVU285
 832              		.loc 1 262 11 is_stmt 0 view .LVU286
 833 004a 0D23     		movs	r3, #13
 834 004c 0993     		str	r3, [sp, #36]
 263:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 835              		.loc 1 263 3 is_stmt 1 view .LVU287
 836              		.loc 1 263 13 is_stmt 0 view .LVU288
 837 004e 0DF10703 		add	r3, sp, #7
 838 0052 0A93     		str	r3, [sp, #40]
 264:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 839              		.loc 1 264 3 is_stmt 1 view .LVU289
 840              		.loc 1 264 11 is_stmt 0 view .LVU290
 841 0054 0123     		movs	r3, #1
 842 0056 0B93     		str	r3, [sp, #44]
 265:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 266:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 843              		.loc 1 266 3 is_stmt 1 view .LVU291
 844              		.loc 1 266 7 is_stmt 0 view .LVU292
 845 0058 06A8     		add	r0, sp, #24
 846              	.LVL73:
 847              		.loc 1 266 7 view .LVU293
 848 005a FFF7FEFF 		bl	hci_send_req
 849              	.LVL74:
 850              		.loc 1 266 6 view .LVU294
 851 005e 0028     		cmp	r0, #0
 852 0060 04DB     		blt	.L25
 267:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 268:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 269:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 853              		.loc 1 269 3 is_stmt 1 view .LVU295
 854              		.loc 1 269 10 is_stmt 0 view .LVU296
 855 0062 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 856              	.L24:
 270:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 857              		.loc 1 270 1 view .LVU297
 858 0066 0DB0     		add	sp, sp, #52
 859              	.LCFI22:
 860              		.cfi_remember_state
 861              		.cfi_def_cfa_offset 4
 862              		@ sp needed
 863 0068 5DF804FB 		ldr	pc, [sp], #4
 864              	.LVL75:
 865              	.L25:
 866              	.LCFI23:
 867              		.cfi_restore_state
 267:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 868              		.loc 1 267 12 view .LVU298
 869 006c FF20     		movs	r0, #255
 870 006e FAE7     		b	.L24
 871              		.cfi_endproc
ARM GAS  /tmp/ccVe4NrQ.s 			page 21


 872              	.LFE297:
 874              		.section	.text.aci_gap_set_direct_connectable_IDB04A1,"ax",%progbits
 875              		.align	1
 876              		.global	aci_gap_set_direct_connectable_IDB04A1
 877              		.syntax unified
 878              		.thumb
 879              		.thumb_func
 881              	aci_gap_set_direct_connectable_IDB04A1:
 882              	.LVL76:
 883              	.LFB298:
 271:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 272:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_direct_connectable_IDB04A1(uint8_t own_addr_type, uint8_t initiator_addr_typ
 273:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 884              		.loc 1 273 1 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 40
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888              		.loc 1 273 1 is_stmt 0 view .LVU300
 889 0000 00B5     		push	{lr}
 890              	.LCFI24:
 891              		.cfi_def_cfa_offset 4
 892              		.cfi_offset 14, -4
 893 0002 8BB0     		sub	sp, sp, #44
 894              	.LCFI25:
 895              		.cfi_def_cfa_offset 48
 274:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 896              		.loc 1 274 3 is_stmt 1 view .LVU301
 275:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_direct_conectable_cp_IDB04A1 cp;
 897              		.loc 1 275 3 view .LVU302
 276:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;    
 898              		.loc 1 276 3 view .LVU303
 277:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 278:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_addr_type; 
 899              		.loc 1 278 3 view .LVU304
 900              		.loc 1 278 22 is_stmt 0 view .LVU305
 901 0004 8DF80800 		strb	r0, [sp, #8]
 279:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.direct_bdaddr_type = initiator_addr_type;
 902              		.loc 1 279 3 is_stmt 1 view .LVU306
 903              		.loc 1 279 25 is_stmt 0 view .LVU307
 904 0008 8DF80910 		strb	r1, [sp, #9]
 280:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.direct_bdaddr, initiator_addr, 6);
 905              		.loc 1 280 3 is_stmt 1 view .LVU308
 906 000c 1368     		ldr	r3, [r2]	@ unaligned
 907 000e CDF80A30 		str	r3, [sp, #10]	@ unaligned
 908 0012 9388     		ldrh	r3, [r2, #4]	@ unaligned
 909 0014 ADF80E30 		strh	r3, [sp, #14]	@ unaligned
 281:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 282:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 910              		.loc 1 282 3 view .LVU309
 911 0018 0021     		movs	r1, #0
 912              	.LVL77:
 913              		.loc 1 282 3 is_stmt 0 view .LVU310
 914 001a 0491     		str	r1, [sp, #16]
 915 001c 0591     		str	r1, [sp, #20]
 916 001e 0691     		str	r1, [sp, #24]
 917 0020 0791     		str	r1, [sp, #28]
 918 0022 0891     		str	r1, [sp, #32]
ARM GAS  /tmp/ccVe4NrQ.s 			page 22


 919 0024 0991     		str	r1, [sp, #36]
 283:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 920              		.loc 1 283 3 is_stmt 1 view .LVU311
 921              		.loc 1 283 10 is_stmt 0 view .LVU312
 922 0026 3F23     		movs	r3, #63
 923 0028 ADF81030 		strh	r3, [sp, #16]	@ movhi
 284:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_DIRECT_CONNECTABLE;
 924              		.loc 1 284 3 is_stmt 1 view .LVU313
 925              		.loc 1 284 10 is_stmt 0 view .LVU314
 926 002c 8423     		movs	r3, #132
 927 002e ADF81230 		strh	r3, [sp, #18]	@ movhi
 285:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 928              		.loc 1 285 3 is_stmt 1 view .LVU315
 929              		.loc 1 285 13 is_stmt 0 view .LVU316
 930 0032 02AB     		add	r3, sp, #8
 931 0034 0693     		str	r3, [sp, #24]
 286:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 932              		.loc 1 286 3 is_stmt 1 view .LVU317
 933              		.loc 1 286 11 is_stmt 0 view .LVU318
 934 0036 0823     		movs	r3, #8
 935 0038 0793     		str	r3, [sp, #28]
 287:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 936              		.loc 1 287 3 is_stmt 1 view .LVU319
 937              		.loc 1 287 13 is_stmt 0 view .LVU320
 938 003a 0DF10703 		add	r3, sp, #7
 939 003e 0893     		str	r3, [sp, #32]
 288:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 940              		.loc 1 288 3 is_stmt 1 view .LVU321
 941              		.loc 1 288 11 is_stmt 0 view .LVU322
 942 0040 0123     		movs	r3, #1
 943 0042 0993     		str	r3, [sp, #36]
 289:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 290:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 944              		.loc 1 290 3 is_stmt 1 view .LVU323
 945              		.loc 1 290 7 is_stmt 0 view .LVU324
 946 0044 04A8     		add	r0, sp, #16
 947              	.LVL78:
 948              		.loc 1 290 7 view .LVU325
 949 0046 FFF7FEFF 		bl	hci_send_req
 950              	.LVL79:
 951              		.loc 1 290 6 view .LVU326
 952 004a 0028     		cmp	r0, #0
 953 004c 04DB     		blt	.L29
 291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 292:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 293:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 954              		.loc 1 293 3 is_stmt 1 view .LVU327
 955              		.loc 1 293 10 is_stmt 0 view .LVU328
 956 004e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 957              	.L28:
 294:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 958              		.loc 1 294 1 view .LVU329
 959 0052 0BB0     		add	sp, sp, #44
 960              	.LCFI26:
 961              		.cfi_remember_state
 962              		.cfi_def_cfa_offset 4
 963              		@ sp needed
ARM GAS  /tmp/ccVe4NrQ.s 			page 23


 964 0054 5DF804FB 		ldr	pc, [sp], #4
 965              	.L29:
 966              	.LCFI27:
 967              		.cfi_restore_state
 291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 968              		.loc 1 291 12 view .LVU330
 969 0058 FF20     		movs	r0, #255
 970 005a FAE7     		b	.L28
 971              		.cfi_endproc
 972              	.LFE298:
 974              		.section	.text.aci_gap_set_io_capability,"ax",%progbits
 975              		.align	1
 976              		.global	aci_gap_set_io_capability
 977              		.syntax unified
 978              		.thumb
 979              		.thumb_func
 981              	aci_gap_set_io_capability:
 982              	.LVL80:
 983              	.LFB299:
 295:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 296:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_io_capability(uint8_t io_capability)
 297:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 984              		.loc 1 297 1 is_stmt 1 view -0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 32
 987              		@ frame_needed = 0, uses_anonymous_args = 0
 988              		.loc 1 297 1 is_stmt 0 view .LVU332
 989 0000 00B5     		push	{lr}
 990              	.LCFI28:
 991              		.cfi_def_cfa_offset 4
 992              		.cfi_offset 14, -4
 993 0002 89B0     		sub	sp, sp, #36
 994              	.LCFI29:
 995              		.cfi_def_cfa_offset 40
 298:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 996              		.loc 1 298 3 is_stmt 1 view .LVU333
 299:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 997              		.loc 1 299 3 view .LVU334
 300:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_io_capability_cp cp;
 998              		.loc 1 300 3 view .LVU335
 301:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 302:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.io_capability = io_capability;
 999              		.loc 1 302 3 view .LVU336
 1000              		.loc 1 302 20 is_stmt 0 view .LVU337
 1001 0004 8DF80400 		strb	r0, [sp, #4]
 303:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 304:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1002              		.loc 1 304 3 is_stmt 1 view .LVU338
 1003 0008 0021     		movs	r1, #0
 1004 000a 0291     		str	r1, [sp, #8]
 1005 000c 0391     		str	r1, [sp, #12]
 1006 000e 0491     		str	r1, [sp, #16]
 1007 0010 0591     		str	r1, [sp, #20]
 1008 0012 0691     		str	r1, [sp, #24]
 1009 0014 0791     		str	r1, [sp, #28]
 305:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1010              		.loc 1 305 3 view .LVU339
ARM GAS  /tmp/ccVe4NrQ.s 			page 24


 1011              		.loc 1 305 10 is_stmt 0 view .LVU340
 1012 0016 3F23     		movs	r3, #63
 1013 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 306:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_IO_CAPABILITY;
 1014              		.loc 1 306 3 is_stmt 1 view .LVU341
 1015              		.loc 1 306 10 is_stmt 0 view .LVU342
 1016 001c 8523     		movs	r3, #133
 1017 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 307:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1018              		.loc 1 307 3 is_stmt 1 view .LVU343
 1019              		.loc 1 307 13 is_stmt 0 view .LVU344
 1020 0022 01AB     		add	r3, sp, #4
 1021 0024 0493     		str	r3, [sp, #16]
 308:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1022              		.loc 1 308 3 is_stmt 1 view .LVU345
 1023              		.loc 1 308 11 is_stmt 0 view .LVU346
 1024 0026 0123     		movs	r3, #1
 1025 0028 0593     		str	r3, [sp, #20]
 309:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1026              		.loc 1 309 3 is_stmt 1 view .LVU347
 1027              		.loc 1 309 13 is_stmt 0 view .LVU348
 1028 002a 0DF10702 		add	r2, sp, #7
 1029 002e 0692     		str	r2, [sp, #24]
 310:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1030              		.loc 1 310 3 is_stmt 1 view .LVU349
 1031              		.loc 1 310 11 is_stmt 0 view .LVU350
 1032 0030 0793     		str	r3, [sp, #28]
 311:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 312:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1033              		.loc 1 312 3 is_stmt 1 view .LVU351
 1034              		.loc 1 312 7 is_stmt 0 view .LVU352
 1035 0032 02A8     		add	r0, sp, #8
 1036              	.LVL81:
 1037              		.loc 1 312 7 view .LVU353
 1038 0034 FFF7FEFF 		bl	hci_send_req
 1039              	.LVL82:
 1040              		.loc 1 312 6 view .LVU354
 1041 0038 0028     		cmp	r0, #0
 1042 003a 04DB     		blt	.L33
 313:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 314:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 315:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1043              		.loc 1 315 3 is_stmt 1 view .LVU355
 1044              		.loc 1 315 10 is_stmt 0 view .LVU356
 1045 003c 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1046              	.L32:
 316:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1047              		.loc 1 316 1 view .LVU357
 1048 0040 09B0     		add	sp, sp, #36
 1049              	.LCFI30:
 1050              		.cfi_remember_state
 1051              		.cfi_def_cfa_offset 4
 1052              		@ sp needed
 1053 0042 5DF804FB 		ldr	pc, [sp], #4
 1054              	.L33:
 1055              	.LCFI31:
 1056              		.cfi_restore_state
ARM GAS  /tmp/ccVe4NrQ.s 			page 25


 313:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1057              		.loc 1 313 12 view .LVU358
 1058 0046 FF20     		movs	r0, #255
 1059 0048 FAE7     		b	.L32
 1060              		.cfi_endproc
 1061              	.LFE299:
 1063              		.section	.text.aci_gap_set_auth_requirement,"ax",%progbits
 1064              		.align	1
 1065              		.global	aci_gap_set_auth_requirement
 1066              		.syntax unified
 1067              		.thumb
 1068              		.thumb_func
 1070              	aci_gap_set_auth_requirement:
 1071              	.LVL83:
 1072              	.LFB300:
 317:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 318:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_auth_requirement(uint8_t mitm_mode,
 319:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t oob_enable,
 320:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t oob_data[16],
 321:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t min_encryption_key_size,
 322:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t max_encryption_key_size,
 323:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t use_fixed_pin,
 324:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint32_t fixed_pin,
 325:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                         uint8_t bonding_mode)
 326:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1073              		.loc 1 326 1 is_stmt 1 view -0
 1074              		.cfi_startproc
 1075              		@ args = 16, pretend = 0, frame = 56
 1076              		@ frame_needed = 0, uses_anonymous_args = 0
 1077              		.loc 1 326 1 is_stmt 0 view .LVU360
 1078 0000 00B5     		push	{lr}
 1079              	.LCFI32:
 1080              		.cfi_def_cfa_offset 4
 1081              		.cfi_offset 14, -4
 1082 0002 8FB0     		sub	sp, sp, #60
 1083              	.LCFI33:
 1084              		.cfi_def_cfa_offset 64
 327:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1085              		.loc 1 327 3 is_stmt 1 view .LVU361
 328:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_auth_requirement_cp cp;    
 1086              		.loc 1 328 3 view .LVU362
 329:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1087              		.loc 1 329 3 view .LVU363
 330:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 331:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.mitm_mode = mitm_mode;
 1088              		.loc 1 331 3 view .LVU364
 1089              		.loc 1 331 16 is_stmt 0 view .LVU365
 1090 0004 8DF80400 		strb	r0, [sp, #4]
 332:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.oob_enable = oob_enable;
 1091              		.loc 1 332 3 is_stmt 1 view .LVU366
 1092              		.loc 1 332 17 is_stmt 0 view .LVU367
 1093 0008 8DF80510 		strb	r1, [sp, #5]
 333:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
 334:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (oob_enable) {
 1094              		.loc 1 334 3 is_stmt 1 view .LVU368
 1095              		.loc 1 334 6 is_stmt 0 view .LVU369
 1096 000c 61B1     		cbz	r1, .L36
ARM GAS  /tmp/ccVe4NrQ.s 			page 26


 335:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 1097              		.loc 1 335 5 is_stmt 1 view .LVU370
 1098 000e D2F800C0 		ldr	ip, [r2]	@ unaligned
 1099 0012 5068     		ldr	r0, [r2, #4]	@ unaligned
 1100              	.LVL84:
 1101              		.loc 1 335 5 is_stmt 0 view .LVU371
 1102 0014 9168     		ldr	r1, [r2, #8]	@ unaligned
 1103              	.LVL85:
 1104              		.loc 1 335 5 view .LVU372
 1105 0016 D268     		ldr	r2, [r2, #12]	@ unaligned
 1106              	.LVL86:
 1107              		.loc 1 335 5 view .LVU373
 1108 0018 CDF806C0 		str	ip, [sp, #6]	@ unaligned
 1109 001c CDF80A00 		str	r0, [sp, #10]	@ unaligned
 1110 0020 CDF80E10 		str	r1, [sp, #14]	@ unaligned
 1111 0024 CDF81220 		str	r2, [sp, #18]	@ unaligned
 1112              	.L36:
 336:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
 337:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_encryption_key_size = min_encryption_key_size;
 1113              		.loc 1 337 3 is_stmt 1 view .LVU374
 1114              		.loc 1 337 30 is_stmt 0 view .LVU375
 1115 0028 8DF81630 		strb	r3, [sp, #22]
 338:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_encryption_key_size = max_encryption_key_size;
 1116              		.loc 1 338 3 is_stmt 1 view .LVU376
 1117              		.loc 1 338 30 is_stmt 0 view .LVU377
 1118 002c 9DF84030 		ldrb	r3, [sp, #64]	@ zero_extendqisi2
 1119              	.LVL87:
 1120              		.loc 1 338 30 view .LVU378
 1121 0030 8DF81730 		strb	r3, [sp, #23]
 339:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.use_fixed_pin = use_fixed_pin;
 1122              		.loc 1 339 3 is_stmt 1 view .LVU379
 1123              		.loc 1 339 20 is_stmt 0 view .LVU380
 1124 0034 9DF84430 		ldrb	r3, [sp, #68]	@ zero_extendqisi2
 1125 0038 8DF81830 		strb	r3, [sp, #24]
 340:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.fixed_pin = htobl(fixed_pin);
 1126              		.loc 1 340 3 is_stmt 1 view .LVU381
 1127              		.loc 1 340 16 is_stmt 0 view .LVU382
 1128 003c 129B     		ldr	r3, [sp, #72]
 1129 003e CDF81930 		str	r3, [sp, #25]	@ unaligned
 341:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.bonding_mode = bonding_mode;
 1130              		.loc 1 341 3 is_stmt 1 view .LVU383
 1131              		.loc 1 341 19 is_stmt 0 view .LVU384
 1132 0042 9DF84C30 		ldrb	r3, [sp, #76]	@ zero_extendqisi2
 1133 0046 8DF81D30 		strb	r3, [sp, #29]
 342:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 343:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1134              		.loc 1 343 3 is_stmt 1 view .LVU385
 1135 004a 0021     		movs	r1, #0
 1136 004c 0891     		str	r1, [sp, #32]
 1137 004e 0991     		str	r1, [sp, #36]
 1138 0050 0A91     		str	r1, [sp, #40]
 1139 0052 0B91     		str	r1, [sp, #44]
 1140 0054 0C91     		str	r1, [sp, #48]
 1141 0056 0D91     		str	r1, [sp, #52]
 344:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1142              		.loc 1 344 3 view .LVU386
 1143              		.loc 1 344 10 is_stmt 0 view .LVU387
ARM GAS  /tmp/ccVe4NrQ.s 			page 27


 1144 0058 3F23     		movs	r3, #63
 1145 005a ADF82030 		strh	r3, [sp, #32]	@ movhi
 345:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 1146              		.loc 1 345 3 is_stmt 1 view .LVU388
 1147              		.loc 1 345 10 is_stmt 0 view .LVU389
 1148 005e 8623     		movs	r3, #134
 1149 0060 ADF82230 		strh	r3, [sp, #34]	@ movhi
 346:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1150              		.loc 1 346 3 is_stmt 1 view .LVU390
 1151              		.loc 1 346 13 is_stmt 0 view .LVU391
 1152 0064 01AB     		add	r3, sp, #4
 1153              	.LVL88:
 1154              		.loc 1 346 13 view .LVU392
 1155 0066 0A93     		str	r3, [sp, #40]
 347:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1156              		.loc 1 347 3 is_stmt 1 view .LVU393
 1157              		.loc 1 347 11 is_stmt 0 view .LVU394
 1158 0068 1A23     		movs	r3, #26
 1159              	.LVL89:
 1160              		.loc 1 347 11 view .LVU395
 1161 006a 0B93     		str	r3, [sp, #44]
 348:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1162              		.loc 1 348 3 is_stmt 1 view .LVU396
 1163              		.loc 1 348 13 is_stmt 0 view .LVU397
 1164 006c 0DF10303 		add	r3, sp, #3
 1165 0070 0C93     		str	r3, [sp, #48]
 349:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1166              		.loc 1 349 3 is_stmt 1 view .LVU398
 1167              		.loc 1 349 11 is_stmt 0 view .LVU399
 1168 0072 0123     		movs	r3, #1
 1169 0074 0D93     		str	r3, [sp, #52]
 350:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 351:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1170              		.loc 1 351 3 is_stmt 1 view .LVU400
 1171              		.loc 1 351 7 is_stmt 0 view .LVU401
 1172 0076 08A8     		add	r0, sp, #32
 1173 0078 FFF7FEFF 		bl	hci_send_req
 1174              	.LVL90:
 1175              		.loc 1 351 6 view .LVU402
 1176 007c 0028     		cmp	r0, #0
 1177 007e 04DB     		blt	.L38
 352:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 353:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 354:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (status) {
 1178              		.loc 1 354 3 is_stmt 1 view .LVU403
 1179              		.loc 1 354 7 is_stmt 0 view .LVU404
 1180 0080 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1181              	.L37:
 355:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return status;
 356:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
 357:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 358:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 359:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1182              		.loc 1 359 1 view .LVU405
 1183 0084 0FB0     		add	sp, sp, #60
 1184              	.LCFI34:
 1185              		.cfi_remember_state
ARM GAS  /tmp/ccVe4NrQ.s 			page 28


 1186              		.cfi_def_cfa_offset 4
 1187              		@ sp needed
 1188 0086 5DF804FB 		ldr	pc, [sp], #4
 1189              	.LVL91:
 1190              	.L38:
 1191              	.LCFI35:
 1192              		.cfi_restore_state
 352:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1193              		.loc 1 352 12 view .LVU406
 1194 008a FF20     		movs	r0, #255
 1195 008c FAE7     		b	.L37
 1196              		.cfi_endproc
 1197              	.LFE300:
 1199              		.section	.text.aci_gap_set_author_requirement,"ax",%progbits
 1200              		.align	1
 1201              		.global	aci_gap_set_author_requirement
 1202              		.syntax unified
 1203              		.thumb
 1204              		.thumb_func
 1206              	aci_gap_set_author_requirement:
 1207              	.LVL92:
 1208              	.LFB301:
 360:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 361:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_author_requirement(uint16_t conn_handle, uint8_t authorization_enable)
 362:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1209              		.loc 1 362 1 is_stmt 1 view -0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 32
 1212              		@ frame_needed = 0, uses_anonymous_args = 0
 1213              		.loc 1 362 1 is_stmt 0 view .LVU408
 1214 0000 00B5     		push	{lr}
 1215              	.LCFI36:
 1216              		.cfi_def_cfa_offset 4
 1217              		.cfi_offset 14, -4
 1218 0002 89B0     		sub	sp, sp, #36
 1219              	.LCFI37:
 1220              		.cfi_def_cfa_offset 40
 363:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1221              		.loc 1 363 3 is_stmt 1 view .LVU409
 364:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_author_requirement_cp cp;    
 1222              		.loc 1 364 3 view .LVU410
 365:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1223              		.loc 1 365 3 view .LVU411
 366:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 367:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 1224              		.loc 1 367 3 view .LVU412
 1225              		.loc 1 367 18 is_stmt 0 view .LVU413
 1226 0004 ADF80400 		strh	r0, [sp, #4]	@ movhi
 368:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.authorization_enable = authorization_enable;
 1227              		.loc 1 368 3 is_stmt 1 view .LVU414
 1228              		.loc 1 368 27 is_stmt 0 view .LVU415
 1229 0008 8DF80610 		strb	r1, [sp, #6]
 369:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 370:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1230              		.loc 1 370 3 is_stmt 1 view .LVU416
 1231 000c 0021     		movs	r1, #0
 1232              	.LVL93:
ARM GAS  /tmp/ccVe4NrQ.s 			page 29


 1233              		.loc 1 370 3 is_stmt 0 view .LVU417
 1234 000e 0291     		str	r1, [sp, #8]
 1235 0010 0391     		str	r1, [sp, #12]
 1236 0012 0491     		str	r1, [sp, #16]
 1237 0014 0591     		str	r1, [sp, #20]
 1238 0016 0691     		str	r1, [sp, #24]
 1239 0018 0791     		str	r1, [sp, #28]
 371:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1240              		.loc 1 371 3 is_stmt 1 view .LVU418
 1241              		.loc 1 371 10 is_stmt 0 view .LVU419
 1242 001a 3F23     		movs	r3, #63
 1243 001c ADF80830 		strh	r3, [sp, #8]	@ movhi
 372:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_AUTHOR_REQUIREMENT;
 1244              		.loc 1 372 3 is_stmt 1 view .LVU420
 1245              		.loc 1 372 10 is_stmt 0 view .LVU421
 1246 0020 8723     		movs	r3, #135
 1247 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 373:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1248              		.loc 1 373 3 is_stmt 1 view .LVU422
 1249              		.loc 1 373 13 is_stmt 0 view .LVU423
 1250 0026 01AB     		add	r3, sp, #4
 1251 0028 0493     		str	r3, [sp, #16]
 374:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1252              		.loc 1 374 3 is_stmt 1 view .LVU424
 1253              		.loc 1 374 11 is_stmt 0 view .LVU425
 1254 002a 0323     		movs	r3, #3
 1255 002c 0593     		str	r3, [sp, #20]
 375:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1256              		.loc 1 375 3 is_stmt 1 view .LVU426
 1257              		.loc 1 375 13 is_stmt 0 view .LVU427
 1258 002e 6B44     		add	r3, sp, r3
 1259 0030 0693     		str	r3, [sp, #24]
 376:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1260              		.loc 1 376 3 is_stmt 1 view .LVU428
 1261              		.loc 1 376 11 is_stmt 0 view .LVU429
 1262 0032 0123     		movs	r3, #1
 1263 0034 0793     		str	r3, [sp, #28]
 377:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 378:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1264              		.loc 1 378 3 is_stmt 1 view .LVU430
 1265              		.loc 1 378 7 is_stmt 0 view .LVU431
 1266 0036 02A8     		add	r0, sp, #8
 1267              	.LVL94:
 1268              		.loc 1 378 7 view .LVU432
 1269 0038 FFF7FEFF 		bl	hci_send_req
 1270              	.LVL95:
 1271              		.loc 1 378 6 view .LVU433
 1272 003c 0028     		cmp	r0, #0
 1273 003e 04DB     		blt	.L42
 379:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 380:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 381:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1274              		.loc 1 381 3 is_stmt 1 view .LVU434
 1275              		.loc 1 381 10 is_stmt 0 view .LVU435
 1276 0040 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1277              	.L41:
 382:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
ARM GAS  /tmp/ccVe4NrQ.s 			page 30


 1278              		.loc 1 382 1 view .LVU436
 1279 0044 09B0     		add	sp, sp, #36
 1280              	.LCFI38:
 1281              		.cfi_remember_state
 1282              		.cfi_def_cfa_offset 4
 1283              		@ sp needed
 1284 0046 5DF804FB 		ldr	pc, [sp], #4
 1285              	.L42:
 1286              	.LCFI39:
 1287              		.cfi_restore_state
 379:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1288              		.loc 1 379 12 view .LVU437
 1289 004a FF20     		movs	r0, #255
 1290 004c FAE7     		b	.L41
 1291              		.cfi_endproc
 1292              	.LFE301:
 1294              		.section	.text.aci_gap_pass_key_response,"ax",%progbits
 1295              		.align	1
 1296              		.global	aci_gap_pass_key_response
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1301              	aci_gap_pass_key_response:
 1302              	.LVL96:
 1303              	.LFB302:
 383:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 384:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_pass_key_response(uint16_t conn_handle, uint32_t passkey)
 385:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1304              		.loc 1 385 1 is_stmt 1 view -0
 1305              		.cfi_startproc
 1306              		@ args = 0, pretend = 0, frame = 40
 1307              		@ frame_needed = 0, uses_anonymous_args = 0
 1308              		.loc 1 385 1 is_stmt 0 view .LVU439
 1309 0000 00B5     		push	{lr}
 1310              	.LCFI40:
 1311              		.cfi_def_cfa_offset 4
 1312              		.cfi_offset 14, -4
 1313 0002 8BB0     		sub	sp, sp, #44
 1314              	.LCFI41:
 1315              		.cfi_def_cfa_offset 48
 386:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1316              		.loc 1 386 3 is_stmt 1 view .LVU440
 387:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_passkey_response_cp cp;    
 1317              		.loc 1 387 3 view .LVU441
 388:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1318              		.loc 1 388 3 view .LVU442
 389:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 390:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 1319              		.loc 1 390 3 view .LVU443
 1320              		.loc 1 390 18 is_stmt 0 view .LVU444
 1321 0004 ADF80800 		strh	r0, [sp, #8]	@ movhi
 391:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.passkey = htobl(passkey);
 1322              		.loc 1 391 3 is_stmt 1 view .LVU445
 1323              		.loc 1 391 14 is_stmt 0 view .LVU446
 1324 0008 CDF80A10 		str	r1, [sp, #10]	@ unaligned
 392:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 393:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
ARM GAS  /tmp/ccVe4NrQ.s 			page 31


 1325              		.loc 1 393 3 is_stmt 1 view .LVU447
 1326 000c 0021     		movs	r1, #0
 1327              	.LVL97:
 1328              		.loc 1 393 3 is_stmt 0 view .LVU448
 1329 000e 0491     		str	r1, [sp, #16]
 1330 0010 0591     		str	r1, [sp, #20]
 1331 0012 0691     		str	r1, [sp, #24]
 1332 0014 0791     		str	r1, [sp, #28]
 1333 0016 0891     		str	r1, [sp, #32]
 1334 0018 0991     		str	r1, [sp, #36]
 394:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1335              		.loc 1 394 3 is_stmt 1 view .LVU449
 1336              		.loc 1 394 10 is_stmt 0 view .LVU450
 1337 001a 3F23     		movs	r3, #63
 1338 001c ADF81030 		strh	r3, [sp, #16]	@ movhi
 395:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_PASSKEY_RESPONSE;
 1339              		.loc 1 395 3 is_stmt 1 view .LVU451
 1340              		.loc 1 395 10 is_stmt 0 view .LVU452
 1341 0020 8823     		movs	r3, #136
 1342 0022 ADF81230 		strh	r3, [sp, #18]	@ movhi
 396:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1343              		.loc 1 396 3 is_stmt 1 view .LVU453
 1344              		.loc 1 396 13 is_stmt 0 view .LVU454
 1345 0026 02AB     		add	r3, sp, #8
 1346 0028 0693     		str	r3, [sp, #24]
 397:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1347              		.loc 1 397 3 is_stmt 1 view .LVU455
 1348              		.loc 1 397 11 is_stmt 0 view .LVU456
 1349 002a 0623     		movs	r3, #6
 1350 002c 0793     		str	r3, [sp, #28]
 398:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 1351              		.loc 1 398 3 is_stmt 1 view .LVU457
 1352              		.loc 1 398 12 is_stmt 0 view .LVU458
 1353 002e 0F23     		movs	r3, #15
 1354 0030 0593     		str	r3, [sp, #20]
 399:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1355              		.loc 1 399 3 is_stmt 1 view .LVU459
 1356              		.loc 1 399 13 is_stmt 0 view .LVU460
 1357 0032 0DF10703 		add	r3, sp, #7
 1358 0036 0893     		str	r3, [sp, #32]
 400:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1359              		.loc 1 400 3 is_stmt 1 view .LVU461
 1360              		.loc 1 400 11 is_stmt 0 view .LVU462
 1361 0038 0123     		movs	r3, #1
 1362 003a 0993     		str	r3, [sp, #36]
 401:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 402:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1363              		.loc 1 402 3 is_stmt 1 view .LVU463
 1364              		.loc 1 402 7 is_stmt 0 view .LVU464
 1365 003c 04A8     		add	r0, sp, #16
 1366              	.LVL98:
 1367              		.loc 1 402 7 view .LVU465
 1368 003e FFF7FEFF 		bl	hci_send_req
 1369              	.LVL99:
 1370              		.loc 1 402 6 view .LVU466
 1371 0042 0028     		cmp	r0, #0
 1372 0044 04DB     		blt	.L46
ARM GAS  /tmp/ccVe4NrQ.s 			page 32


 403:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 404:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 405:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1373              		.loc 1 405 3 is_stmt 1 view .LVU467
 1374              		.loc 1 405 10 is_stmt 0 view .LVU468
 1375 0046 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 1376              	.L45:
 406:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1377              		.loc 1 406 1 view .LVU469
 1378 004a 0BB0     		add	sp, sp, #44
 1379              	.LCFI42:
 1380              		.cfi_remember_state
 1381              		.cfi_def_cfa_offset 4
 1382              		@ sp needed
 1383 004c 5DF804FB 		ldr	pc, [sp], #4
 1384              	.L46:
 1385              	.LCFI43:
 1386              		.cfi_restore_state
 403:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1387              		.loc 1 403 12 view .LVU470
 1388 0050 FF20     		movs	r0, #255
 1389 0052 FAE7     		b	.L45
 1390              		.cfi_endproc
 1391              	.LFE302:
 1393              		.section	.text.aci_gap_authorization_response,"ax",%progbits
 1394              		.align	1
 1395              		.global	aci_gap_authorization_response
 1396              		.syntax unified
 1397              		.thumb
 1398              		.thumb_func
 1400              	aci_gap_authorization_response:
 1401              	.LVL100:
 1402              	.LFB303:
 407:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 408:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_authorization_response(uint16_t conn_handle, uint8_t authorize)
 409:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1403              		.loc 1 409 1 is_stmt 1 view -0
 1404              		.cfi_startproc
 1405              		@ args = 0, pretend = 0, frame = 32
 1406              		@ frame_needed = 0, uses_anonymous_args = 0
 1407              		.loc 1 409 1 is_stmt 0 view .LVU472
 1408 0000 00B5     		push	{lr}
 1409              	.LCFI44:
 1410              		.cfi_def_cfa_offset 4
 1411              		.cfi_offset 14, -4
 1412 0002 89B0     		sub	sp, sp, #36
 1413              	.LCFI45:
 1414              		.cfi_def_cfa_offset 40
 410:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1415              		.loc 1 410 3 is_stmt 1 view .LVU473
 411:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_authorization_response_cp cp;    
 1416              		.loc 1 411 3 view .LVU474
 412:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1417              		.loc 1 412 3 view .LVU475
 413:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 414:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 1418              		.loc 1 414 3 view .LVU476
ARM GAS  /tmp/ccVe4NrQ.s 			page 33


 1419              		.loc 1 414 18 is_stmt 0 view .LVU477
 1420 0004 ADF80400 		strh	r0, [sp, #4]	@ movhi
 415:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.authorize = authorize;
 1421              		.loc 1 415 3 is_stmt 1 view .LVU478
 1422              		.loc 1 415 16 is_stmt 0 view .LVU479
 1423 0008 8DF80610 		strb	r1, [sp, #6]
 416:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 417:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1424              		.loc 1 417 3 is_stmt 1 view .LVU480
 1425 000c 0021     		movs	r1, #0
 1426              	.LVL101:
 1427              		.loc 1 417 3 is_stmt 0 view .LVU481
 1428 000e 0291     		str	r1, [sp, #8]
 1429 0010 0391     		str	r1, [sp, #12]
 1430 0012 0491     		str	r1, [sp, #16]
 1431 0014 0591     		str	r1, [sp, #20]
 1432 0016 0691     		str	r1, [sp, #24]
 1433 0018 0791     		str	r1, [sp, #28]
 418:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1434              		.loc 1 418 3 is_stmt 1 view .LVU482
 1435              		.loc 1 418 10 is_stmt 0 view .LVU483
 1436 001a 3F23     		movs	r3, #63
 1437 001c ADF80830 		strh	r3, [sp, #8]	@ movhi
 419:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_AUTHORIZATION_RESPONSE;
 1438              		.loc 1 419 3 is_stmt 1 view .LVU484
 1439              		.loc 1 419 10 is_stmt 0 view .LVU485
 1440 0020 8923     		movs	r3, #137
 1441 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 420:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1442              		.loc 1 420 3 is_stmt 1 view .LVU486
 1443              		.loc 1 420 13 is_stmt 0 view .LVU487
 1444 0026 01AB     		add	r3, sp, #4
 1445 0028 0493     		str	r3, [sp, #16]
 421:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1446              		.loc 1 421 3 is_stmt 1 view .LVU488
 1447              		.loc 1 421 11 is_stmt 0 view .LVU489
 1448 002a 0323     		movs	r3, #3
 1449 002c 0593     		str	r3, [sp, #20]
 422:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1450              		.loc 1 422 3 is_stmt 1 view .LVU490
 1451              		.loc 1 422 13 is_stmt 0 view .LVU491
 1452 002e 6B44     		add	r3, sp, r3
 1453 0030 0693     		str	r3, [sp, #24]
 423:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1454              		.loc 1 423 3 is_stmt 1 view .LVU492
 1455              		.loc 1 423 11 is_stmt 0 view .LVU493
 1456 0032 0123     		movs	r3, #1
 1457 0034 0793     		str	r3, [sp, #28]
 424:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 425:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1458              		.loc 1 425 3 is_stmt 1 view .LVU494
 1459              		.loc 1 425 7 is_stmt 0 view .LVU495
 1460 0036 02A8     		add	r0, sp, #8
 1461              	.LVL102:
 1462              		.loc 1 425 7 view .LVU496
 1463 0038 FFF7FEFF 		bl	hci_send_req
 1464              	.LVL103:
ARM GAS  /tmp/ccVe4NrQ.s 			page 34


 1465              		.loc 1 425 6 view .LVU497
 1466 003c 0028     		cmp	r0, #0
 1467 003e 04DB     		blt	.L50
 426:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 427:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 428:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1468              		.loc 1 428 3 is_stmt 1 view .LVU498
 1469              		.loc 1 428 10 is_stmt 0 view .LVU499
 1470 0040 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1471              	.L49:
 429:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1472              		.loc 1 429 1 view .LVU500
 1473 0044 09B0     		add	sp, sp, #36
 1474              	.LCFI46:
 1475              		.cfi_remember_state
 1476              		.cfi_def_cfa_offset 4
 1477              		@ sp needed
 1478 0046 5DF804FB 		ldr	pc, [sp], #4
 1479              	.L50:
 1480              	.LCFI47:
 1481              		.cfi_restore_state
 426:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1482              		.loc 1 426 12 view .LVU501
 1483 004a FF20     		movs	r0, #255
 1484 004c FAE7     		b	.L49
 1485              		.cfi_endproc
 1486              	.LFE303:
 1488              		.section	.text.aci_gap_set_non_connectable_IDB05A1,"ax",%progbits
 1489              		.align	1
 1490              		.global	aci_gap_set_non_connectable_IDB05A1
 1491              		.syntax unified
 1492              		.thumb
 1493              		.thumb_func
 1495              	aci_gap_set_non_connectable_IDB05A1:
 1496              	.LVL104:
 1497              	.LFB304:
 430:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 431:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_non_connectable_IDB05A1(uint8_t adv_type, uint8_t own_address_type)
 432:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1498              		.loc 1 432 1 is_stmt 1 view -0
 1499              		.cfi_startproc
 1500              		@ args = 0, pretend = 0, frame = 32
 1501              		@ frame_needed = 0, uses_anonymous_args = 0
 1502              		.loc 1 432 1 is_stmt 0 view .LVU503
 1503 0000 00B5     		push	{lr}
 1504              	.LCFI48:
 1505              		.cfi_def_cfa_offset 4
 1506              		.cfi_offset 14, -4
 1507 0002 89B0     		sub	sp, sp, #36
 1508              	.LCFI49:
 1509              		.cfi_def_cfa_offset 40
 433:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1510              		.loc 1 433 3 is_stmt 1 view .LVU504
 434:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_non_connectable_cp_IDB05A1 cp;    
 1511              		.loc 1 434 3 view .LVU505
 435:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1512              		.loc 1 435 3 view .LVU506
ARM GAS  /tmp/ccVe4NrQ.s 			page 35


 436:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 437:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.advertising_event_type = adv_type;  
 1513              		.loc 1 437 3 view .LVU507
 1514              		.loc 1 437 29 is_stmt 0 view .LVU508
 1515 0004 8DF80400 		strb	r0, [sp, #4]
 438:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 1516              		.loc 1 438 3 is_stmt 1 view .LVU509
 1517              		.loc 1 438 23 is_stmt 0 view .LVU510
 1518 0008 8DF80510 		strb	r1, [sp, #5]
 439:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 440:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1519              		.loc 1 440 3 is_stmt 1 view .LVU511
 1520 000c 0021     		movs	r1, #0
 1521              	.LVL105:
 1522              		.loc 1 440 3 is_stmt 0 view .LVU512
 1523 000e 0291     		str	r1, [sp, #8]
 1524 0010 0391     		str	r1, [sp, #12]
 1525 0012 0491     		str	r1, [sp, #16]
 1526 0014 0591     		str	r1, [sp, #20]
 1527 0016 0691     		str	r1, [sp, #24]
 1528 0018 0791     		str	r1, [sp, #28]
 441:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1529              		.loc 1 441 3 is_stmt 1 view .LVU513
 1530              		.loc 1 441 10 is_stmt 0 view .LVU514
 1531 001a 3F23     		movs	r3, #63
 1532 001c ADF80830 		strh	r3, [sp, #8]	@ movhi
 442:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_CONNECTABLE;
 1533              		.loc 1 442 3 is_stmt 1 view .LVU515
 1534              		.loc 1 442 10 is_stmt 0 view .LVU516
 1535 0020 8B23     		movs	r3, #139
 1536 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 443:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1537              		.loc 1 443 3 is_stmt 1 view .LVU517
 1538              		.loc 1 443 13 is_stmt 0 view .LVU518
 1539 0026 01AB     		add	r3, sp, #4
 1540 0028 0493     		str	r3, [sp, #16]
 444:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1541              		.loc 1 444 3 is_stmt 1 view .LVU519
 1542              		.loc 1 444 11 is_stmt 0 view .LVU520
 1543 002a 0223     		movs	r3, #2
 1544 002c 0593     		str	r3, [sp, #20]
 445:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1545              		.loc 1 445 3 is_stmt 1 view .LVU521
 1546              		.loc 1 445 13 is_stmt 0 view .LVU522
 1547 002e 0DF10303 		add	r3, sp, #3
 1548 0032 0693     		str	r3, [sp, #24]
 446:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1549              		.loc 1 446 3 is_stmt 1 view .LVU523
 1550              		.loc 1 446 11 is_stmt 0 view .LVU524
 1551 0034 0123     		movs	r3, #1
 1552 0036 0793     		str	r3, [sp, #28]
 447:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 448:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1553              		.loc 1 448 3 is_stmt 1 view .LVU525
 1554              		.loc 1 448 7 is_stmt 0 view .LVU526
 1555 0038 02A8     		add	r0, sp, #8
 1556              	.LVL106:
ARM GAS  /tmp/ccVe4NrQ.s 			page 36


 1557              		.loc 1 448 7 view .LVU527
 1558 003a FFF7FEFF 		bl	hci_send_req
 1559              	.LVL107:
 1560              		.loc 1 448 6 view .LVU528
 1561 003e 0028     		cmp	r0, #0
 1562 0040 04DB     		blt	.L54
 449:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 450:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 451:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1563              		.loc 1 451 3 is_stmt 1 view .LVU529
 1564              		.loc 1 451 10 is_stmt 0 view .LVU530
 1565 0042 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1566              	.L53:
 452:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1567              		.loc 1 452 1 view .LVU531
 1568 0046 09B0     		add	sp, sp, #36
 1569              	.LCFI50:
 1570              		.cfi_remember_state
 1571              		.cfi_def_cfa_offset 4
 1572              		@ sp needed
 1573 0048 5DF804FB 		ldr	pc, [sp], #4
 1574              	.L54:
 1575              	.LCFI51:
 1576              		.cfi_restore_state
 449:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1577              		.loc 1 449 12 view .LVU532
 1578 004c FF20     		movs	r0, #255
 1579 004e FAE7     		b	.L53
 1580              		.cfi_endproc
 1581              	.LFE304:
 1583              		.section	.text.aci_gap_set_non_connectable_IDB04A1,"ax",%progbits
 1584              		.align	1
 1585              		.global	aci_gap_set_non_connectable_IDB04A1
 1586              		.syntax unified
 1587              		.thumb
 1588              		.thumb_func
 1590              	aci_gap_set_non_connectable_IDB04A1:
 1591              	.LVL108:
 1592              	.LFB305:
 453:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 454:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_non_connectable_IDB04A1(uint8_t adv_type)
 455:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1593              		.loc 1 455 1 is_stmt 1 view -0
 1594              		.cfi_startproc
 1595              		@ args = 0, pretend = 0, frame = 32
 1596              		@ frame_needed = 0, uses_anonymous_args = 0
 1597              		.loc 1 455 1 is_stmt 0 view .LVU534
 1598 0000 00B5     		push	{lr}
 1599              	.LCFI52:
 1600              		.cfi_def_cfa_offset 4
 1601              		.cfi_offset 14, -4
 1602 0002 89B0     		sub	sp, sp, #36
 1603              	.LCFI53:
 1604              		.cfi_def_cfa_offset 40
 456:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1605              		.loc 1 456 3 is_stmt 1 view .LVU535
 457:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_non_connectable_cp_IDB04A1 cp;    
ARM GAS  /tmp/ccVe4NrQ.s 			page 37


 1606              		.loc 1 457 3 view .LVU536
 458:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1607              		.loc 1 458 3 view .LVU537
 459:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 460:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.advertising_event_type = adv_type;  
 1608              		.loc 1 460 3 view .LVU538
 1609              		.loc 1 460 29 is_stmt 0 view .LVU539
 1610 0004 8DF80400 		strb	r0, [sp, #4]
 461:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 462:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1611              		.loc 1 462 3 is_stmt 1 view .LVU540
 1612 0008 0021     		movs	r1, #0
 1613 000a 0291     		str	r1, [sp, #8]
 1614 000c 0391     		str	r1, [sp, #12]
 1615 000e 0491     		str	r1, [sp, #16]
 1616 0010 0591     		str	r1, [sp, #20]
 1617 0012 0691     		str	r1, [sp, #24]
 1618 0014 0791     		str	r1, [sp, #28]
 463:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1619              		.loc 1 463 3 view .LVU541
 1620              		.loc 1 463 10 is_stmt 0 view .LVU542
 1621 0016 3F23     		movs	r3, #63
 1622 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 464:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_NON_CONNECTABLE;
 1623              		.loc 1 464 3 is_stmt 1 view .LVU543
 1624              		.loc 1 464 10 is_stmt 0 view .LVU544
 1625 001c 8B23     		movs	r3, #139
 1626 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 465:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1627              		.loc 1 465 3 is_stmt 1 view .LVU545
 1628              		.loc 1 465 13 is_stmt 0 view .LVU546
 1629 0022 01AB     		add	r3, sp, #4
 1630 0024 0493     		str	r3, [sp, #16]
 466:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1631              		.loc 1 466 3 is_stmt 1 view .LVU547
 1632              		.loc 1 466 11 is_stmt 0 view .LVU548
 1633 0026 0123     		movs	r3, #1
 1634 0028 0593     		str	r3, [sp, #20]
 467:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1635              		.loc 1 467 3 is_stmt 1 view .LVU549
 1636              		.loc 1 467 13 is_stmt 0 view .LVU550
 1637 002a 0DF10302 		add	r2, sp, #3
 1638 002e 0692     		str	r2, [sp, #24]
 468:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1639              		.loc 1 468 3 is_stmt 1 view .LVU551
 1640              		.loc 1 468 11 is_stmt 0 view .LVU552
 1641 0030 0793     		str	r3, [sp, #28]
 469:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 470:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1642              		.loc 1 470 3 is_stmt 1 view .LVU553
 1643              		.loc 1 470 7 is_stmt 0 view .LVU554
 1644 0032 02A8     		add	r0, sp, #8
 1645              	.LVL109:
 1646              		.loc 1 470 7 view .LVU555
 1647 0034 FFF7FEFF 		bl	hci_send_req
 1648              	.LVL110:
 1649              		.loc 1 470 6 view .LVU556
ARM GAS  /tmp/ccVe4NrQ.s 			page 38


 1650 0038 0028     		cmp	r0, #0
 1651 003a 04DB     		blt	.L58
 471:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 472:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 473:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1652              		.loc 1 473 3 is_stmt 1 view .LVU557
 1653              		.loc 1 473 10 is_stmt 0 view .LVU558
 1654 003c 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1655              	.L57:
 474:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1656              		.loc 1 474 1 view .LVU559
 1657 0040 09B0     		add	sp, sp, #36
 1658              	.LCFI54:
 1659              		.cfi_remember_state
 1660              		.cfi_def_cfa_offset 4
 1661              		@ sp needed
 1662 0042 5DF804FB 		ldr	pc, [sp], #4
 1663              	.L58:
 1664              	.LCFI55:
 1665              		.cfi_restore_state
 471:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1666              		.loc 1 471 12 view .LVU560
 1667 0046 FF20     		movs	r0, #255
 1668 0048 FAE7     		b	.L57
 1669              		.cfi_endproc
 1670              	.LFE305:
 1672              		.section	.text.aci_gap_set_undirected_connectable,"ax",%progbits
 1673              		.align	1
 1674              		.global	aci_gap_set_undirected_connectable
 1675              		.syntax unified
 1676              		.thumb
 1677              		.thumb_func
 1679              	aci_gap_set_undirected_connectable:
 1680              	.LVL111:
 1681              	.LFB306:
 475:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 476:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_undirected_connectable(uint8_t own_addr_type, uint8_t adv_filter_policy)
 477:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1682              		.loc 1 477 1 is_stmt 1 view -0
 1683              		.cfi_startproc
 1684              		@ args = 0, pretend = 0, frame = 32
 1685              		@ frame_needed = 0, uses_anonymous_args = 0
 1686              		.loc 1 477 1 is_stmt 0 view .LVU562
 1687 0000 00B5     		push	{lr}
 1688              	.LCFI56:
 1689              		.cfi_def_cfa_offset 4
 1690              		.cfi_offset 14, -4
 1691 0002 89B0     		sub	sp, sp, #36
 1692              	.LCFI57:
 1693              		.cfi_def_cfa_offset 40
 478:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1694              		.loc 1 478 3 is_stmt 1 view .LVU563
 479:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_undirected_connectable_cp cp;    
 1695              		.loc 1 479 3 view .LVU564
 480:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1696              		.loc 1 480 3 view .LVU565
 481:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
ARM GAS  /tmp/ccVe4NrQ.s 			page 39


 482:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_addr_type = own_addr_type;
 1697              		.loc 1 482 3 view .LVU566
 1698              		.loc 1 482 20 is_stmt 0 view .LVU567
 1699 0004 8DF80500 		strb	r0, [sp, #5]
 483:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_filter_policy = adv_filter_policy;
 1700              		.loc 1 483 3 is_stmt 1 view .LVU568
 1701              		.loc 1 483 24 is_stmt 0 view .LVU569
 1702 0008 8DF80410 		strb	r1, [sp, #4]
 484:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 485:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1703              		.loc 1 485 3 is_stmt 1 view .LVU570
 1704 000c 0021     		movs	r1, #0
 1705              	.LVL112:
 1706              		.loc 1 485 3 is_stmt 0 view .LVU571
 1707 000e 0291     		str	r1, [sp, #8]
 1708 0010 0391     		str	r1, [sp, #12]
 1709 0012 0491     		str	r1, [sp, #16]
 1710 0014 0591     		str	r1, [sp, #20]
 1711 0016 0691     		str	r1, [sp, #24]
 1712 0018 0791     		str	r1, [sp, #28]
 486:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1713              		.loc 1 486 3 is_stmt 1 view .LVU572
 1714              		.loc 1 486 10 is_stmt 0 view .LVU573
 1715 001a 3F23     		movs	r3, #63
 1716 001c ADF80830 		strh	r3, [sp, #8]	@ movhi
 487:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_UNDIRECTED_CONNECTABLE;
 1717              		.loc 1 487 3 is_stmt 1 view .LVU574
 1718              		.loc 1 487 10 is_stmt 0 view .LVU575
 1719 0020 8C23     		movs	r3, #140
 1720 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 488:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1721              		.loc 1 488 3 is_stmt 1 view .LVU576
 1722              		.loc 1 488 13 is_stmt 0 view .LVU577
 1723 0026 01AB     		add	r3, sp, #4
 1724              	.LVL113:
 1725              		.loc 1 488 13 view .LVU578
 1726 0028 0493     		str	r3, [sp, #16]
 489:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1727              		.loc 1 489 3 is_stmt 1 view .LVU579
 1728              		.loc 1 489 11 is_stmt 0 view .LVU580
 1729 002a 0223     		movs	r3, #2
 1730              	.LVL114:
 1731              		.loc 1 489 11 view .LVU581
 1732 002c 0593     		str	r3, [sp, #20]
 490:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1733              		.loc 1 490 3 is_stmt 1 view .LVU582
 1734              		.loc 1 490 13 is_stmt 0 view .LVU583
 1735 002e 0DF10303 		add	r3, sp, #3
 1736 0032 0693     		str	r3, [sp, #24]
 491:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1737              		.loc 1 491 3 is_stmt 1 view .LVU584
 1738              		.loc 1 491 11 is_stmt 0 view .LVU585
 1739 0034 0123     		movs	r3, #1
 1740 0036 0793     		str	r3, [sp, #28]
 492:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 493:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1741              		.loc 1 493 3 is_stmt 1 view .LVU586
ARM GAS  /tmp/ccVe4NrQ.s 			page 40


 1742              		.loc 1 493 7 is_stmt 0 view .LVU587
 1743 0038 02A8     		add	r0, sp, #8
 1744              	.LVL115:
 1745              		.loc 1 493 7 view .LVU588
 1746 003a FFF7FEFF 		bl	hci_send_req
 1747              	.LVL116:
 1748              		.loc 1 493 6 view .LVU589
 1749 003e 0028     		cmp	r0, #0
 1750 0040 04DB     		blt	.L62
 494:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 495:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 496:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1751              		.loc 1 496 3 is_stmt 1 view .LVU590
 1752              		.loc 1 496 10 is_stmt 0 view .LVU591
 1753 0042 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1754              	.L61:
 497:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1755              		.loc 1 497 1 view .LVU592
 1756 0046 09B0     		add	sp, sp, #36
 1757              	.LCFI58:
 1758              		.cfi_remember_state
 1759              		.cfi_def_cfa_offset 4
 1760              		@ sp needed
 1761 0048 5DF804FB 		ldr	pc, [sp], #4
 1762              	.L62:
 1763              	.LCFI59:
 1764              		.cfi_restore_state
 494:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1765              		.loc 1 494 12 view .LVU593
 1766 004c FF20     		movs	r0, #255
 1767 004e FAE7     		b	.L61
 1768              		.cfi_endproc
 1769              	.LFE306:
 1771              		.section	.text.aci_gap_slave_security_request,"ax",%progbits
 1772              		.align	1
 1773              		.global	aci_gap_slave_security_request
 1774              		.syntax unified
 1775              		.thumb
 1776              		.thumb_func
 1778              	aci_gap_slave_security_request:
 1779              	.LVL117:
 1780              	.LFB307:
 498:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 499:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_slave_security_request(uint16_t conn_handle, uint8_t bonding, uint8_t mitm_prote
 500:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1781              		.loc 1 500 1 is_stmt 1 view -0
 1782              		.cfi_startproc
 1783              		@ args = 0, pretend = 0, frame = 32
 1784              		@ frame_needed = 0, uses_anonymous_args = 0
 1785              		.loc 1 500 1 is_stmt 0 view .LVU595
 1786 0000 00B5     		push	{lr}
 1787              	.LCFI60:
 1788              		.cfi_def_cfa_offset 4
 1789              		.cfi_offset 14, -4
 1790 0002 89B0     		sub	sp, sp, #36
 1791              	.LCFI61:
 1792              		.cfi_def_cfa_offset 40
ARM GAS  /tmp/ccVe4NrQ.s 			page 41


 501:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1793              		.loc 1 501 3 is_stmt 1 view .LVU596
 502:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_slave_security_request_cp cp;
 1794              		.loc 1 502 3 view .LVU597
 503:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1795              		.loc 1 503 3 view .LVU598
 504:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 505:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 1796              		.loc 1 505 3 view .LVU599
 1797              		.loc 1 505 18 is_stmt 0 view .LVU600
 1798 0004 ADF80400 		strh	r0, [sp, #4]	@ movhi
 506:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.bonding = bonding;
 1799              		.loc 1 506 3 is_stmt 1 view .LVU601
 1800              		.loc 1 506 14 is_stmt 0 view .LVU602
 1801 0008 8DF80610 		strb	r1, [sp, #6]
 507:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.mitm_protection = mitm_protection;
 1802              		.loc 1 507 3 is_stmt 1 view .LVU603
 1803              		.loc 1 507 22 is_stmt 0 view .LVU604
 1804 000c 8DF80720 		strb	r2, [sp, #7]
 508:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 509:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1805              		.loc 1 509 3 is_stmt 1 view .LVU605
 1806 0010 0021     		movs	r1, #0
 1807              	.LVL118:
 1808              		.loc 1 509 3 is_stmt 0 view .LVU606
 1809 0012 0291     		str	r1, [sp, #8]
 1810 0014 0391     		str	r1, [sp, #12]
 1811 0016 0491     		str	r1, [sp, #16]
 1812 0018 0591     		str	r1, [sp, #20]
 1813 001a 0691     		str	r1, [sp, #24]
 1814 001c 0791     		str	r1, [sp, #28]
 510:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1815              		.loc 1 510 3 is_stmt 1 view .LVU607
 1816              		.loc 1 510 10 is_stmt 0 view .LVU608
 1817 001e 3F23     		movs	r3, #63
 1818 0020 ADF80830 		strh	r3, [sp, #8]	@ movhi
 511:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SLAVE_SECURITY_REQUEST;
 1819              		.loc 1 511 3 is_stmt 1 view .LVU609
 1820              		.loc 1 511 10 is_stmt 0 view .LVU610
 1821 0024 8D23     		movs	r3, #141
 1822 0026 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 512:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 1823              		.loc 1 512 3 is_stmt 1 view .LVU611
 1824              		.loc 1 512 13 is_stmt 0 view .LVU612
 1825 002a 01AB     		add	r3, sp, #4
 1826 002c 0493     		str	r3, [sp, #16]
 513:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 1827              		.loc 1 513 3 is_stmt 1 view .LVU613
 1828              		.loc 1 513 11 is_stmt 0 view .LVU614
 1829 002e 0423     		movs	r3, #4
 1830 0030 0593     		str	r3, [sp, #20]
 514:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 1831              		.loc 1 514 3 is_stmt 1 view .LVU615
 1832              		.loc 1 514 12 is_stmt 0 view .LVU616
 1833 0032 0F23     		movs	r3, #15
 1834 0034 0393     		str	r3, [sp, #12]
 515:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
ARM GAS  /tmp/ccVe4NrQ.s 			page 42


 1835              		.loc 1 515 3 is_stmt 1 view .LVU617
 1836              		.loc 1 515 13 is_stmt 0 view .LVU618
 1837 0036 0DF10303 		add	r3, sp, #3
 1838 003a 0693     		str	r3, [sp, #24]
 516:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1839              		.loc 1 516 3 is_stmt 1 view .LVU619
 1840              		.loc 1 516 11 is_stmt 0 view .LVU620
 1841 003c 0123     		movs	r3, #1
 1842 003e 0793     		str	r3, [sp, #28]
 517:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 518:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1843              		.loc 1 518 3 is_stmt 1 view .LVU621
 1844              		.loc 1 518 7 is_stmt 0 view .LVU622
 1845 0040 02A8     		add	r0, sp, #8
 1846              	.LVL119:
 1847              		.loc 1 518 7 view .LVU623
 1848 0042 FFF7FEFF 		bl	hci_send_req
 1849              	.LVL120:
 1850              		.loc 1 518 6 view .LVU624
 1851 0046 0028     		cmp	r0, #0
 1852 0048 04DB     		blt	.L66
 519:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 520:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 521:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1853              		.loc 1 521 3 is_stmt 1 view .LVU625
 1854              		.loc 1 521 10 is_stmt 0 view .LVU626
 1855 004a 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 1856              	.L65:
 522:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 523:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1857              		.loc 1 523 1 view .LVU627
 1858 004e 09B0     		add	sp, sp, #36
 1859              	.LCFI62:
 1860              		.cfi_remember_state
 1861              		.cfi_def_cfa_offset 4
 1862              		@ sp needed
 1863 0050 5DF804FB 		ldr	pc, [sp], #4
 1864              	.L66:
 1865              	.LCFI63:
 1866              		.cfi_restore_state
 519:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1867              		.loc 1 519 12 view .LVU628
 1868 0054 FF20     		movs	r0, #255
 1869 0056 FAE7     		b	.L65
 1870              		.cfi_endproc
 1871              	.LFE307:
 1873              		.section	.text.aci_gap_update_adv_data,"ax",%progbits
 1874              		.align	1
 1875              		.global	aci_gap_update_adv_data
 1876              		.syntax unified
 1877              		.thumb
 1878              		.thumb_func
 1880              	aci_gap_update_adv_data:
 1881              	.LVL121:
 1882              	.LFB308:
 524:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 525:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
ARM GAS  /tmp/ccVe4NrQ.s 			page 43


 526:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 1883              		.loc 1 526 1 is_stmt 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 64
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 527:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1887              		.loc 1 527 3 view .LVU630
 528:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 1888              		.loc 1 528 3 view .LVU631
 529:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[32];
 1889              		.loc 1 529 3 view .LVU632
 530:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 1890              		.loc 1 530 3 view .LVU633
 531:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 532:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (AdvLen > (sizeof(buffer)-1))
 1891              		.loc 1 532 3 view .LVU634
 1892              		.loc 1 532 6 is_stmt 0 view .LVU635
 1893 0000 1F28     		cmp	r0, #31
 1894 0002 29D8     		bhi	.L70
 526:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 1895              		.loc 1 526 1 view .LVU636
 1896 0004 10B5     		push	{r4, lr}
 1897              	.LCFI64:
 1898              		.cfi_def_cfa_offset 8
 1899              		.cfi_offset 4, -8
 1900              		.cfi_offset 14, -4
 1901 0006 90B0     		sub	sp, sp, #64
 1902              	.LCFI65:
 1903              		.cfi_def_cfa_offset 72
 1904 0008 0446     		mov	r4, r0
 533:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 534:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 535:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = AdvLen;
 1905              		.loc 1 535 3 is_stmt 1 view .LVU637
 1906              		.loc 1 535 16 is_stmt 0 view .LVU638
 1907 000a 8DF80400 		strb	r0, [sp, #4]
 536:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 1908              		.loc 1 536 3 is_stmt 1 view .LVU639
 1909              	.LVL122:
 537:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 538:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 1910              		.loc 1 538 3 view .LVU640
 1911 000e 0246     		mov	r2, r0
 1912 0010 0DF10500 		add	r0, sp, #5
 1913              	.LVL123:
 1914              		.loc 1 538 3 is_stmt 0 view .LVU641
 1915 0014 FFF7FEFF 		bl	memcpy
 1916              	.LVL124:
 539:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  AdvLen;
 1917              		.loc 1 539 3 is_stmt 1 view .LVU642
 1918              		.loc 1 539 8 is_stmt 0 view .LVU643
 1919 0018 0134     		adds	r4, r4, #1
 1920 001a E4B2     		uxtb	r4, r4
 1921              	.LVL125:
 540:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 541:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 1922              		.loc 1 541 3 is_stmt 1 view .LVU644
ARM GAS  /tmp/ccVe4NrQ.s 			page 44


 1923 001c 0021     		movs	r1, #0
 1924 001e 0A91     		str	r1, [sp, #40]
 1925 0020 0B91     		str	r1, [sp, #44]
 1926 0022 0C91     		str	r1, [sp, #48]
 1927 0024 0D91     		str	r1, [sp, #52]
 1928 0026 0E91     		str	r1, [sp, #56]
 1929 0028 0F91     		str	r1, [sp, #60]
 542:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 1930              		.loc 1 542 3 view .LVU645
 1931              		.loc 1 542 10 is_stmt 0 view .LVU646
 1932 002a 3F23     		movs	r3, #63
 1933 002c ADF82830 		strh	r3, [sp, #40]	@ movhi
 543:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 1934              		.loc 1 543 3 is_stmt 1 view .LVU647
 1935              		.loc 1 543 10 is_stmt 0 view .LVU648
 1936 0030 8E23     		movs	r3, #142
 1937 0032 ADF82A30 		strh	r3, [sp, #42]	@ movhi
 544:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 1938              		.loc 1 544 3 is_stmt 1 view .LVU649
 1939              		.loc 1 544 13 is_stmt 0 view .LVU650
 1940 0036 01AB     		add	r3, sp, #4
 1941 0038 0C93     		str	r3, [sp, #48]
 545:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 1942              		.loc 1 545 3 is_stmt 1 view .LVU651
 1943              		.loc 1 545 11 is_stmt 0 view .LVU652
 1944 003a 0D94     		str	r4, [sp, #52]
 546:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 1945              		.loc 1 546 3 is_stmt 1 view .LVU653
 1946              		.loc 1 546 13 is_stmt 0 view .LVU654
 1947 003c 0DF12703 		add	r3, sp, #39
 1948 0040 0E93     		str	r3, [sp, #56]
 547:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 1949              		.loc 1 547 3 is_stmt 1 view .LVU655
 1950              		.loc 1 547 11 is_stmt 0 view .LVU656
 1951 0042 0123     		movs	r3, #1
 1952 0044 0F93     		str	r3, [sp, #60]
 548:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 549:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 1953              		.loc 1 549 3 is_stmt 1 view .LVU657
 1954              		.loc 1 549 7 is_stmt 0 view .LVU658
 1955 0046 0AA8     		add	r0, sp, #40
 1956 0048 FFF7FEFF 		bl	hci_send_req
 1957              	.LVL126:
 1958              		.loc 1 549 6 view .LVU659
 1959 004c 0028     		cmp	r0, #0
 1960 004e 05DB     		blt	.L71
 550:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 551:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 552:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 1961              		.loc 1 552 3 is_stmt 1 view .LVU660
 1962              		.loc 1 552 10 is_stmt 0 view .LVU661
 1963 0050 9DF82700 		ldrb	r0, [sp, #39]	@ zero_extendqisi2
 1964              	.L69:
 553:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 1965              		.loc 1 553 1 view .LVU662
 1966 0054 10B0     		add	sp, sp, #64
 1967              	.LCFI66:
ARM GAS  /tmp/ccVe4NrQ.s 			page 45


 1968              		.cfi_def_cfa_offset 8
 1969              		@ sp needed
 1970 0056 10BD     		pop	{r4, pc}
 1971              	.LVL127:
 1972              	.L70:
 1973              	.LCFI67:
 1974              		.cfi_def_cfa_offset 0
 1975              		.cfi_restore 4
 1976              		.cfi_restore 14
 533:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 1977              		.loc 1 533 12 view .LVU663
 1978 0058 4220     		movs	r0, #66
 1979              	.LVL128:
 1980              		.loc 1 553 1 view .LVU664
 1981 005a 7047     		bx	lr
 1982              	.LVL129:
 1983              	.L71:
 1984              	.LCFI68:
 1985              		.cfi_def_cfa_offset 72
 1986              		.cfi_offset 4, -8
 1987              		.cfi_offset 14, -4
 550:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 1988              		.loc 1 550 12 view .LVU665
 1989 005c FF20     		movs	r0, #255
 1990 005e F9E7     		b	.L69
 1991              		.cfi_endproc
 1992              	.LFE308:
 1994              		.section	.text.aci_gap_delete_ad_type,"ax",%progbits
 1995              		.align	1
 1996              		.global	aci_gap_delete_ad_type
 1997              		.syntax unified
 1998              		.thumb
 1999              		.thumb_func
 2001              	aci_gap_delete_ad_type:
 2002              	.LVL130:
 2003              	.LFB309:
 554:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 555:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_delete_ad_type(uint8_t ad_type)
 556:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2004              		.loc 1 556 1 is_stmt 1 view -0
 2005              		.cfi_startproc
 2006              		@ args = 0, pretend = 0, frame = 32
 2007              		@ frame_needed = 0, uses_anonymous_args = 0
 2008              		.loc 1 556 1 is_stmt 0 view .LVU667
 2009 0000 00B5     		push	{lr}
 2010              	.LCFI69:
 2011              		.cfi_def_cfa_offset 4
 2012              		.cfi_offset 14, -4
 2013 0002 89B0     		sub	sp, sp, #36
 2014              	.LCFI70:
 2015              		.cfi_def_cfa_offset 40
 557:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2016              		.loc 1 557 3 is_stmt 1 view .LVU668
 558:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_delete_ad_type_cp cp;
 2017              		.loc 1 558 3 view .LVU669
 559:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2018              		.loc 1 559 3 view .LVU670
ARM GAS  /tmp/ccVe4NrQ.s 			page 46


 560:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 561:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.ad_type = ad_type;
 2019              		.loc 1 561 3 view .LVU671
 2020              		.loc 1 561 14 is_stmt 0 view .LVU672
 2021 0004 8DF80400 		strb	r0, [sp, #4]
 562:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 563:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2022              		.loc 1 563 3 is_stmt 1 view .LVU673
 2023 0008 0021     		movs	r1, #0
 2024 000a 0291     		str	r1, [sp, #8]
 2025 000c 0391     		str	r1, [sp, #12]
 2026 000e 0491     		str	r1, [sp, #16]
 2027 0010 0591     		str	r1, [sp, #20]
 2028 0012 0691     		str	r1, [sp, #24]
 2029 0014 0791     		str	r1, [sp, #28]
 564:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2030              		.loc 1 564 3 view .LVU674
 2031              		.loc 1 564 10 is_stmt 0 view .LVU675
 2032 0016 3F23     		movs	r3, #63
 2033 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 565:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_DELETE_AD_TYPE;
 2034              		.loc 1 565 3 is_stmt 1 view .LVU676
 2035              		.loc 1 565 10 is_stmt 0 view .LVU677
 2036 001c 8F23     		movs	r3, #143
 2037 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 566:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2038              		.loc 1 566 3 is_stmt 1 view .LVU678
 2039              		.loc 1 566 13 is_stmt 0 view .LVU679
 2040 0022 01AB     		add	r3, sp, #4
 2041 0024 0493     		str	r3, [sp, #16]
 567:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2042              		.loc 1 567 3 is_stmt 1 view .LVU680
 2043              		.loc 1 567 11 is_stmt 0 view .LVU681
 2044 0026 0123     		movs	r3, #1
 2045 0028 0593     		str	r3, [sp, #20]
 568:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2046              		.loc 1 568 3 is_stmt 1 view .LVU682
 2047              		.loc 1 568 13 is_stmt 0 view .LVU683
 2048 002a 0DF10302 		add	r2, sp, #3
 2049 002e 0692     		str	r2, [sp, #24]
 569:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2050              		.loc 1 569 3 is_stmt 1 view .LVU684
 2051              		.loc 1 569 11 is_stmt 0 view .LVU685
 2052 0030 0793     		str	r3, [sp, #28]
 570:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 571:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2053              		.loc 1 571 3 is_stmt 1 view .LVU686
 2054              		.loc 1 571 7 is_stmt 0 view .LVU687
 2055 0032 02A8     		add	r0, sp, #8
 2056              	.LVL131:
 2057              		.loc 1 571 7 view .LVU688
 2058 0034 FFF7FEFF 		bl	hci_send_req
 2059              	.LVL132:
 2060              		.loc 1 571 6 view .LVU689
 2061 0038 0028     		cmp	r0, #0
 2062 003a 04DB     		blt	.L78
 572:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
ARM GAS  /tmp/ccVe4NrQ.s 			page 47


 573:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 574:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2063              		.loc 1 574 3 is_stmt 1 view .LVU690
 2064              		.loc 1 574 10 is_stmt 0 view .LVU691
 2065 003c 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 2066              	.L77:
 575:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2067              		.loc 1 575 1 view .LVU692
 2068 0040 09B0     		add	sp, sp, #36
 2069              	.LCFI71:
 2070              		.cfi_remember_state
 2071              		.cfi_def_cfa_offset 4
 2072              		@ sp needed
 2073 0042 5DF804FB 		ldr	pc, [sp], #4
 2074              	.L78:
 2075              	.LCFI72:
 2076              		.cfi_restore_state
 572:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2077              		.loc 1 572 12 view .LVU693
 2078 0046 FF20     		movs	r0, #255
 2079 0048 FAE7     		b	.L77
 2080              		.cfi_endproc
 2081              	.LFE309:
 2083              		.section	.text.aci_gap_get_security_level,"ax",%progbits
 2084              		.align	1
 2085              		.global	aci_gap_get_security_level
 2086              		.syntax unified
 2087              		.thumb
 2088              		.thumb_func
 2090              	aci_gap_get_security_level:
 2091              	.LVL133:
 2092              	.LFB310:
 576:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 577:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_get_security_level(uint8_t* mitm_protection, uint8_t* bonding,
 578:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                       uint8_t* oob_data, uint8_t* passkey_required)
 579:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2093              		.loc 1 579 1 is_stmt 1 view -0
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 32
 2096              		@ frame_needed = 0, uses_anonymous_args = 0
 2097              		.loc 1 579 1 is_stmt 0 view .LVU695
 2098 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2099              	.LCFI73:
 2100              		.cfi_def_cfa_offset 20
 2101              		.cfi_offset 4, -20
 2102              		.cfi_offset 5, -16
 2103              		.cfi_offset 6, -12
 2104              		.cfi_offset 7, -8
 2105              		.cfi_offset 14, -4
 2106 0002 89B0     		sub	sp, sp, #36
 2107              	.LCFI74:
 2108              		.cfi_def_cfa_offset 56
 2109 0004 0746     		mov	r7, r0
 2110 0006 0E46     		mov	r6, r1
 2111 0008 1546     		mov	r5, r2
 2112 000a 1C46     		mov	r4, r3
 580:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
ARM GAS  /tmp/ccVe4NrQ.s 			page 48


 2113              		.loc 1 580 3 is_stmt 1 view .LVU696
 581:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_get_security_level_rp resp;
 2114              		.loc 1 581 3 view .LVU697
 582:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 583:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&resp, 0, sizeof(resp));
 2115              		.loc 1 583 3 view .LVU698
 2116 000c 0021     		movs	r1, #0
 2117              	.LVL134:
 2118              		.loc 1 583 3 is_stmt 0 view .LVU699
 2119 000e 0091     		str	r1, [sp]
 2120 0010 8DF80410 		strb	r1, [sp, #4]
 584:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 585:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2121              		.loc 1 585 3 is_stmt 1 view .LVU700
 2122 0014 0291     		str	r1, [sp, #8]
 2123 0016 0391     		str	r1, [sp, #12]
 2124 0018 0491     		str	r1, [sp, #16]
 2125 001a 0591     		str	r1, [sp, #20]
 2126 001c 0691     		str	r1, [sp, #24]
 2127 001e 0791     		str	r1, [sp, #28]
 586:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2128              		.loc 1 586 3 view .LVU701
 2129              		.loc 1 586 10 is_stmt 0 view .LVU702
 2130 0020 3F23     		movs	r3, #63
 2131              	.LVL135:
 2132              		.loc 1 586 10 view .LVU703
 2133 0022 ADF80830 		strh	r3, [sp, #8]	@ movhi
 587:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_GET_SECURITY_LEVEL;
 2134              		.loc 1 587 3 is_stmt 1 view .LVU704
 2135              		.loc 1 587 10 is_stmt 0 view .LVU705
 2136 0026 9023     		movs	r3, #144
 2137 0028 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 588:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &resp;
 2138              		.loc 1 588 3 is_stmt 1 view .LVU706
 2139              		.loc 1 588 13 is_stmt 0 view .LVU707
 2140 002c CDF818D0 		str	sp, [sp, #24]
 589:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = GAP_GET_SECURITY_LEVEL_RP_SIZE;
 2141              		.loc 1 589 3 is_stmt 1 view .LVU708
 2142              		.loc 1 589 11 is_stmt 0 view .LVU709
 2143 0030 0523     		movs	r3, #5
 2144 0032 0793     		str	r3, [sp, #28]
 590:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 591:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2145              		.loc 1 591 3 is_stmt 1 view .LVU710
 2146              		.loc 1 591 7 is_stmt 0 view .LVU711
 2147 0034 02A8     		add	r0, sp, #8
 2148              	.LVL136:
 2149              		.loc 1 591 7 view .LVU712
 2150 0036 FFF7FEFF 		bl	hci_send_req
 2151              	.LVL137:
 2152              		.loc 1 591 6 view .LVU713
 2153 003a 0028     		cmp	r0, #0
 2154 003c 10DB     		blt	.L82
 592:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 593:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 594:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (resp.status) {
 2155              		.loc 1 594 3 is_stmt 1 view .LVU714
ARM GAS  /tmp/ccVe4NrQ.s 			page 49


 2156              		.loc 1 594 11 is_stmt 0 view .LVU715
 2157 003e 9DF80000 		ldrb	r0, [sp]	@ zero_extendqisi2
 2158              		.loc 1 594 6 view .LVU716
 2159 0042 58B9     		cbnz	r0, .L81
 595:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return resp.status;
 596:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
 597:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 598:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *mitm_protection = resp.mitm_protection;
 2160              		.loc 1 598 3 is_stmt 1 view .LVU717
 2161              		.loc 1 598 26 is_stmt 0 view .LVU718
 2162 0044 9DF80130 		ldrb	r3, [sp, #1]	@ zero_extendqisi2
 2163              		.loc 1 598 20 view .LVU719
 2164 0048 3B70     		strb	r3, [r7]
 599:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *bonding = resp.bonding;
 2165              		.loc 1 599 3 is_stmt 1 view .LVU720
 2166              		.loc 1 599 18 is_stmt 0 view .LVU721
 2167 004a 9DF80230 		ldrb	r3, [sp, #2]	@ zero_extendqisi2
 2168              		.loc 1 599 12 view .LVU722
 2169 004e 3370     		strb	r3, [r6]
 600:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *oob_data = resp.oob_data;
 2170              		.loc 1 600 3 is_stmt 1 view .LVU723
 2171              		.loc 1 600 19 is_stmt 0 view .LVU724
 2172 0050 9DF80330 		ldrb	r3, [sp, #3]	@ zero_extendqisi2
 2173              		.loc 1 600 13 view .LVU725
 2174 0054 2B70     		strb	r3, [r5]
 601:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *passkey_required = resp.passkey_required;
 2175              		.loc 1 601 3 is_stmt 1 view .LVU726
 2176              		.loc 1 601 27 is_stmt 0 view .LVU727
 2177 0056 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 2178              		.loc 1 601 21 view .LVU728
 2179 005a 2370     		strb	r3, [r4]
 602:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 603:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return resp.status;
 2180              		.loc 1 603 3 is_stmt 1 view .LVU729
 2181              	.L81:
 604:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2182              		.loc 1 604 1 is_stmt 0 view .LVU730
 2183 005c 09B0     		add	sp, sp, #36
 2184              	.LCFI75:
 2185              		.cfi_remember_state
 2186              		.cfi_def_cfa_offset 20
 2187              		@ sp needed
 2188 005e F0BD     		pop	{r4, r5, r6, r7, pc}
 2189              	.LVL138:
 2190              	.L82:
 2191              	.LCFI76:
 2192              		.cfi_restore_state
 592:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 2193              		.loc 1 592 12 view .LVU731
 2194 0060 FF20     		movs	r0, #255
 2195 0062 FBE7     		b	.L81
 2196              		.cfi_endproc
 2197              	.LFE310:
 2199              		.section	.text.aci_gap_configure_whitelist,"ax",%progbits
 2200              		.align	1
 2201              		.global	aci_gap_configure_whitelist
 2202              		.syntax unified
ARM GAS  /tmp/ccVe4NrQ.s 			page 50


 2203              		.thumb
 2204              		.thumb_func
 2206              	aci_gap_configure_whitelist:
 2207              	.LFB311:
 605:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 606:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_configure_whitelist(void)
 607:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2208              		.loc 1 607 1 is_stmt 1 view -0
 2209              		.cfi_startproc
 2210              		@ args = 0, pretend = 0, frame = 32
 2211              		@ frame_needed = 0, uses_anonymous_args = 0
 2212 0000 00B5     		push	{lr}
 2213              	.LCFI77:
 2214              		.cfi_def_cfa_offset 4
 2215              		.cfi_offset 14, -4
 2216 0002 89B0     		sub	sp, sp, #36
 2217              	.LCFI78:
 2218              		.cfi_def_cfa_offset 40
 608:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2219              		.loc 1 608 3 view .LVU733
 609:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2220              		.loc 1 609 3 view .LVU734
 610:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 611:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2221              		.loc 1 611 3 view .LVU735
 2222 0004 0021     		movs	r1, #0
 2223 0006 0291     		str	r1, [sp, #8]
 2224 0008 0391     		str	r1, [sp, #12]
 2225 000a 0491     		str	r1, [sp, #16]
 2226 000c 0591     		str	r1, [sp, #20]
 2227 000e 0691     		str	r1, [sp, #24]
 2228 0010 0791     		str	r1, [sp, #28]
 612:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2229              		.loc 1 612 3 view .LVU736
 2230              		.loc 1 612 10 is_stmt 0 view .LVU737
 2231 0012 3F23     		movs	r3, #63
 2232 0014 ADF80830 		strh	r3, [sp, #8]	@ movhi
 613:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CONFIGURE_WHITELIST;
 2233              		.loc 1 613 3 is_stmt 1 view .LVU738
 2234              		.loc 1 613 10 is_stmt 0 view .LVU739
 2235 0018 9223     		movs	r3, #146
 2236 001a ADF80A30 		strh	r3, [sp, #10]	@ movhi
 614:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2237              		.loc 1 614 3 is_stmt 1 view .LVU740
 2238              		.loc 1 614 13 is_stmt 0 view .LVU741
 2239 001e 0DF10703 		add	r3, sp, #7
 2240 0022 0693     		str	r3, [sp, #24]
 615:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2241              		.loc 1 615 3 is_stmt 1 view .LVU742
 2242              		.loc 1 615 11 is_stmt 0 view .LVU743
 2243 0024 0123     		movs	r3, #1
 2244 0026 0793     		str	r3, [sp, #28]
 616:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 617:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2245              		.loc 1 617 3 is_stmt 1 view .LVU744
 2246              		.loc 1 617 7 is_stmt 0 view .LVU745
 2247 0028 02A8     		add	r0, sp, #8
ARM GAS  /tmp/ccVe4NrQ.s 			page 51


 2248 002a FFF7FEFF 		bl	hci_send_req
 2249              	.LVL139:
 2250              		.loc 1 617 6 view .LVU746
 2251 002e 0028     		cmp	r0, #0
 2252 0030 04DB     		blt	.L86
 618:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 619:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 620:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2253              		.loc 1 620 3 is_stmt 1 view .LVU747
 2254              		.loc 1 620 10 is_stmt 0 view .LVU748
 2255 0032 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 2256              	.L85:
 621:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2257              		.loc 1 621 1 view .LVU749
 2258 0036 09B0     		add	sp, sp, #36
 2259              	.LCFI79:
 2260              		.cfi_remember_state
 2261              		.cfi_def_cfa_offset 4
 2262              		@ sp needed
 2263 0038 5DF804FB 		ldr	pc, [sp], #4
 2264              	.L86:
 2265              	.LCFI80:
 2266              		.cfi_restore_state
 618:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2267              		.loc 1 618 12 view .LVU750
 2268 003c FF20     		movs	r0, #255
 2269 003e FAE7     		b	.L85
 2270              		.cfi_endproc
 2271              	.LFE311:
 2273              		.section	.text.aci_gap_terminate,"ax",%progbits
 2274              		.align	1
 2275              		.global	aci_gap_terminate
 2276              		.syntax unified
 2277              		.thumb
 2278              		.thumb_func
 2280              	aci_gap_terminate:
 2281              	.LVL140:
 2282              	.LFB312:
 622:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 623:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_terminate(uint16_t conn_handle, uint8_t reason)
 624:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2283              		.loc 1 624 1 is_stmt 1 view -0
 2284              		.cfi_startproc
 2285              		@ args = 0, pretend = 0, frame = 32
 2286              		@ frame_needed = 0, uses_anonymous_args = 0
 2287              		.loc 1 624 1 is_stmt 0 view .LVU752
 2288 0000 00B5     		push	{lr}
 2289              	.LCFI81:
 2290              		.cfi_def_cfa_offset 4
 2291              		.cfi_offset 14, -4
 2292 0002 89B0     		sub	sp, sp, #36
 2293              	.LCFI82:
 2294              		.cfi_def_cfa_offset 40
 625:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2295              		.loc 1 625 3 is_stmt 1 view .LVU753
 626:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_terminate_cp cp;
 2296              		.loc 1 626 3 view .LVU754
ARM GAS  /tmp/ccVe4NrQ.s 			page 52


 627:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 2297              		.loc 1 627 3 view .LVU755
 628:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 629:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.handle = htobs(conn_handle);
 2298              		.loc 1 629 3 view .LVU756
 2299              		.loc 1 629 13 is_stmt 0 view .LVU757
 2300 0004 ADF80400 		strh	r0, [sp, #4]	@ movhi
 630:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.reason = reason;
 2301              		.loc 1 630 3 is_stmt 1 view .LVU758
 2302              		.loc 1 630 13 is_stmt 0 view .LVU759
 2303 0008 8DF80610 		strb	r1, [sp, #6]
 631:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 632:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2304              		.loc 1 632 3 is_stmt 1 view .LVU760
 2305 000c 0021     		movs	r1, #0
 2306              	.LVL141:
 2307              		.loc 1 632 3 is_stmt 0 view .LVU761
 2308 000e 0291     		str	r1, [sp, #8]
 2309 0010 0391     		str	r1, [sp, #12]
 2310 0012 0491     		str	r1, [sp, #16]
 2311 0014 0591     		str	r1, [sp, #20]
 2312 0016 0691     		str	r1, [sp, #24]
 2313 0018 0791     		str	r1, [sp, #28]
 633:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2314              		.loc 1 633 3 is_stmt 1 view .LVU762
 2315              		.loc 1 633 10 is_stmt 0 view .LVU763
 2316 001a 3F23     		movs	r3, #63
 2317 001c ADF80830 		strh	r3, [sp, #8]	@ movhi
 634:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_TERMINATE;
 2318              		.loc 1 634 3 is_stmt 1 view .LVU764
 2319              		.loc 1 634 10 is_stmt 0 view .LVU765
 2320 0020 9323     		movs	r3, #147
 2321 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
 635:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2322              		.loc 1 635 3 is_stmt 1 view .LVU766
 2323              		.loc 1 635 13 is_stmt 0 view .LVU767
 2324 0026 01AB     		add	r3, sp, #4
 2325 0028 0493     		str	r3, [sp, #16]
 636:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2326              		.loc 1 636 3 is_stmt 1 view .LVU768
 2327              		.loc 1 636 11 is_stmt 0 view .LVU769
 2328 002a 0323     		movs	r3, #3
 2329 002c 0593     		str	r3, [sp, #20]
 637:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2330              		.loc 1 637 3 is_stmt 1 view .LVU770
 2331              		.loc 1 637 12 is_stmt 0 view .LVU771
 2332 002e 0F23     		movs	r3, #15
 2333 0030 0393     		str	r3, [sp, #12]
 638:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2334              		.loc 1 638 3 is_stmt 1 view .LVU772
 2335              		.loc 1 638 13 is_stmt 0 view .LVU773
 2336 0032 0DF10303 		add	r3, sp, #3
 2337 0036 0693     		str	r3, [sp, #24]
 639:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2338              		.loc 1 639 3 is_stmt 1 view .LVU774
 2339              		.loc 1 639 11 is_stmt 0 view .LVU775
 2340 0038 0123     		movs	r3, #1
ARM GAS  /tmp/ccVe4NrQ.s 			page 53


 2341 003a 0793     		str	r3, [sp, #28]
 640:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 641:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2342              		.loc 1 641 3 is_stmt 1 view .LVU776
 2343              		.loc 1 641 7 is_stmt 0 view .LVU777
 2344 003c 02A8     		add	r0, sp, #8
 2345              	.LVL142:
 2346              		.loc 1 641 7 view .LVU778
 2347 003e FFF7FEFF 		bl	hci_send_req
 2348              	.LVL143:
 2349              		.loc 1 641 6 view .LVU779
 2350 0042 0028     		cmp	r0, #0
 2351 0044 04DB     		blt	.L90
 642:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 643:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 644:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status; 
 2352              		.loc 1 644 3 is_stmt 1 view .LVU780
 2353              		.loc 1 644 10 is_stmt 0 view .LVU781
 2354 0046 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 2355              	.L89:
 645:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2356              		.loc 1 645 1 view .LVU782
 2357 004a 09B0     		add	sp, sp, #36
 2358              	.LCFI83:
 2359              		.cfi_remember_state
 2360              		.cfi_def_cfa_offset 4
 2361              		@ sp needed
 2362 004c 5DF804FB 		ldr	pc, [sp], #4
 2363              	.L90:
 2364              	.LCFI84:
 2365              		.cfi_restore_state
 642:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2366              		.loc 1 642 12 view .LVU783
 2367 0050 FF20     		movs	r0, #255
 2368 0052 FAE7     		b	.L89
 2369              		.cfi_endproc
 2370              	.LFE312:
 2372              		.section	.text.aci_gap_clear_security_database,"ax",%progbits
 2373              		.align	1
 2374              		.global	aci_gap_clear_security_database
 2375              		.syntax unified
 2376              		.thumb
 2377              		.thumb_func
 2379              	aci_gap_clear_security_database:
 2380              	.LFB313:
 646:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 647:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_clear_security_database(void)
 648:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2381              		.loc 1 648 1 is_stmt 1 view -0
 2382              		.cfi_startproc
 2383              		@ args = 0, pretend = 0, frame = 32
 2384              		@ frame_needed = 0, uses_anonymous_args = 0
 2385 0000 00B5     		push	{lr}
 2386              	.LCFI85:
 2387              		.cfi_def_cfa_offset 4
 2388              		.cfi_offset 14, -4
 2389 0002 89B0     		sub	sp, sp, #36
ARM GAS  /tmp/ccVe4NrQ.s 			page 54


 2390              	.LCFI86:
 2391              		.cfi_def_cfa_offset 40
 649:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2392              		.loc 1 649 3 view .LVU785
 650:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2393              		.loc 1 650 3 view .LVU786
 651:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 652:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2394              		.loc 1 652 3 view .LVU787
 2395 0004 0021     		movs	r1, #0
 2396 0006 0291     		str	r1, [sp, #8]
 2397 0008 0391     		str	r1, [sp, #12]
 2398 000a 0491     		str	r1, [sp, #16]
 2399 000c 0591     		str	r1, [sp, #20]
 2400 000e 0691     		str	r1, [sp, #24]
 2401 0010 0791     		str	r1, [sp, #28]
 653:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2402              		.loc 1 653 3 view .LVU788
 2403              		.loc 1 653 10 is_stmt 0 view .LVU789
 2404 0012 3F23     		movs	r3, #63
 2405 0014 ADF80830 		strh	r3, [sp, #8]	@ movhi
 654:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CLEAR_SECURITY_DB;
 2406              		.loc 1 654 3 is_stmt 1 view .LVU790
 2407              		.loc 1 654 10 is_stmt 0 view .LVU791
 2408 0018 9423     		movs	r3, #148
 2409 001a ADF80A30 		strh	r3, [sp, #10]	@ movhi
 655:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2410              		.loc 1 655 3 is_stmt 1 view .LVU792
 2411              		.loc 1 655 13 is_stmt 0 view .LVU793
 2412 001e 0DF10703 		add	r3, sp, #7
 2413 0022 0693     		str	r3, [sp, #24]
 656:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2414              		.loc 1 656 3 is_stmt 1 view .LVU794
 2415              		.loc 1 656 11 is_stmt 0 view .LVU795
 2416 0024 0123     		movs	r3, #1
 2417 0026 0793     		str	r3, [sp, #28]
 657:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 658:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2418              		.loc 1 658 3 is_stmt 1 view .LVU796
 2419              		.loc 1 658 7 is_stmt 0 view .LVU797
 2420 0028 02A8     		add	r0, sp, #8
 2421 002a FFF7FEFF 		bl	hci_send_req
 2422              	.LVL144:
 2423              		.loc 1 658 6 view .LVU798
 2424 002e 0028     		cmp	r0, #0
 2425 0030 04DB     		blt	.L94
 659:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 660:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 661:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2426              		.loc 1 661 3 is_stmt 1 view .LVU799
 2427              		.loc 1 661 10 is_stmt 0 view .LVU800
 2428 0032 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 2429              	.L93:
 662:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2430              		.loc 1 662 1 view .LVU801
 2431 0036 09B0     		add	sp, sp, #36
 2432              	.LCFI87:
ARM GAS  /tmp/ccVe4NrQ.s 			page 55


 2433              		.cfi_remember_state
 2434              		.cfi_def_cfa_offset 4
 2435              		@ sp needed
 2436 0038 5DF804FB 		ldr	pc, [sp], #4
 2437              	.L94:
 2438              	.LCFI88:
 2439              		.cfi_restore_state
 659:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2440              		.loc 1 659 12 view .LVU802
 2441 003c FF20     		movs	r0, #255
 2442 003e FAE7     		b	.L93
 2443              		.cfi_endproc
 2444              	.LFE313:
 2446              		.section	.text.aci_gap_allow_rebond_IDB05A1,"ax",%progbits
 2447              		.align	1
 2448              		.global	aci_gap_allow_rebond_IDB05A1
 2449              		.syntax unified
 2450              		.thumb
 2451              		.thumb_func
 2453              	aci_gap_allow_rebond_IDB05A1:
 2454              	.LVL145:
 2455              	.LFB314:
 663:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 664:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_allow_rebond_IDB05A1(uint16_t conn_handle)
 665:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2456              		.loc 1 665 1 is_stmt 1 view -0
 2457              		.cfi_startproc
 2458              		@ args = 0, pretend = 0, frame = 32
 2459              		@ frame_needed = 0, uses_anonymous_args = 0
 2460              		.loc 1 665 1 is_stmt 0 view .LVU804
 2461 0000 00B5     		push	{lr}
 2462              	.LCFI89:
 2463              		.cfi_def_cfa_offset 4
 2464              		.cfi_offset 14, -4
 2465 0002 89B0     		sub	sp, sp, #36
 2466              	.LCFI90:
 2467              		.cfi_def_cfa_offset 40
 666:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2468              		.loc 1 666 3 is_stmt 1 view .LVU805
 667:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_allow_rebond_cp_IDB05A1 cp;
 2469              		.loc 1 667 3 view .LVU806
 668:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2470              		.loc 1 668 3 view .LVU807
 669:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 670:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = conn_handle;
 2471              		.loc 1 670 3 view .LVU808
 2472              		.loc 1 670 18 is_stmt 0 view .LVU809
 2473 0004 ADF80400 		strh	r0, [sp, #4]	@ movhi
 671:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 672:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2474              		.loc 1 672 3 is_stmt 1 view .LVU810
 2475 0008 0021     		movs	r1, #0
 2476 000a 0291     		str	r1, [sp, #8]
 2477 000c 0391     		str	r1, [sp, #12]
 2478 000e 0491     		str	r1, [sp, #16]
 2479 0010 0591     		str	r1, [sp, #20]
 2480 0012 0691     		str	r1, [sp, #24]
ARM GAS  /tmp/ccVe4NrQ.s 			page 56


 2481 0014 0791     		str	r1, [sp, #28]
 673:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2482              		.loc 1 673 3 view .LVU811
 2483              		.loc 1 673 10 is_stmt 0 view .LVU812
 2484 0016 3F23     		movs	r3, #63
 2485 0018 ADF80830 		strh	r3, [sp, #8]	@ movhi
 674:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_ALLOW_REBOND_DB;
 2486              		.loc 1 674 3 is_stmt 1 view .LVU813
 2487              		.loc 1 674 10 is_stmt 0 view .LVU814
 2488 001c 9523     		movs	r3, #149
 2489 001e ADF80A30 		strh	r3, [sp, #10]	@ movhi
 675:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2490              		.loc 1 675 3 is_stmt 1 view .LVU815
 2491              		.loc 1 675 13 is_stmt 0 view .LVU816
 2492 0022 01AB     		add	r3, sp, #4
 2493 0024 0493     		str	r3, [sp, #16]
 676:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2494              		.loc 1 676 3 is_stmt 1 view .LVU817
 2495              		.loc 1 676 11 is_stmt 0 view .LVU818
 2496 0026 0223     		movs	r3, #2
 2497 0028 0593     		str	r3, [sp, #20]
 677:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2498              		.loc 1 677 3 is_stmt 1 view .LVU819
 2499              		.loc 1 677 13 is_stmt 0 view .LVU820
 2500 002a 0DF10303 		add	r3, sp, #3
 2501 002e 0693     		str	r3, [sp, #24]
 678:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2502              		.loc 1 678 3 is_stmt 1 view .LVU821
 2503              		.loc 1 678 11 is_stmt 0 view .LVU822
 2504 0030 0123     		movs	r3, #1
 2505 0032 0793     		str	r3, [sp, #28]
 679:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 680:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2506              		.loc 1 680 3 is_stmt 1 view .LVU823
 2507              		.loc 1 680 7 is_stmt 0 view .LVU824
 2508 0034 02A8     		add	r0, sp, #8
 2509              	.LVL146:
 2510              		.loc 1 680 7 view .LVU825
 2511 0036 FFF7FEFF 		bl	hci_send_req
 2512              	.LVL147:
 2513              		.loc 1 680 6 view .LVU826
 2514 003a 0028     		cmp	r0, #0
 2515 003c 04DB     		blt	.L98
 681:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 682:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 683:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2516              		.loc 1 683 3 is_stmt 1 view .LVU827
 2517              		.loc 1 683 10 is_stmt 0 view .LVU828
 2518 003e 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 2519              	.L97:
 684:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2520              		.loc 1 684 1 view .LVU829
 2521 0042 09B0     		add	sp, sp, #36
 2522              	.LCFI91:
 2523              		.cfi_remember_state
 2524              		.cfi_def_cfa_offset 4
 2525              		@ sp needed
ARM GAS  /tmp/ccVe4NrQ.s 			page 57


 2526 0044 5DF804FB 		ldr	pc, [sp], #4
 2527              	.L98:
 2528              	.LCFI92:
 2529              		.cfi_restore_state
 681:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2530              		.loc 1 681 12 view .LVU830
 2531 0048 FF20     		movs	r0, #255
 2532 004a FAE7     		b	.L97
 2533              		.cfi_endproc
 2534              	.LFE314:
 2536              		.section	.text.aci_gap_allow_rebond_IDB04A1,"ax",%progbits
 2537              		.align	1
 2538              		.global	aci_gap_allow_rebond_IDB04A1
 2539              		.syntax unified
 2540              		.thumb
 2541              		.thumb_func
 2543              	aci_gap_allow_rebond_IDB04A1:
 2544              	.LFB315:
 685:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 686:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_allow_rebond_IDB04A1(void)
 687:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2545              		.loc 1 687 1 is_stmt 1 view -0
 2546              		.cfi_startproc
 2547              		@ args = 0, pretend = 0, frame = 32
 2548              		@ frame_needed = 0, uses_anonymous_args = 0
 2549 0000 00B5     		push	{lr}
 2550              	.LCFI93:
 2551              		.cfi_def_cfa_offset 4
 2552              		.cfi_offset 14, -4
 2553 0002 89B0     		sub	sp, sp, #36
 2554              	.LCFI94:
 2555              		.cfi_def_cfa_offset 40
 688:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2556              		.loc 1 688 3 view .LVU832
 689:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2557              		.loc 1 689 3 view .LVU833
 690:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 691:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2558              		.loc 1 691 3 view .LVU834
 2559 0004 0021     		movs	r1, #0
 2560 0006 0291     		str	r1, [sp, #8]
 2561 0008 0391     		str	r1, [sp, #12]
 2562 000a 0491     		str	r1, [sp, #16]
 2563 000c 0591     		str	r1, [sp, #20]
 2564 000e 0691     		str	r1, [sp, #24]
 2565 0010 0791     		str	r1, [sp, #28]
 692:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2566              		.loc 1 692 3 view .LVU835
 2567              		.loc 1 692 10 is_stmt 0 view .LVU836
 2568 0012 3F23     		movs	r3, #63
 2569 0014 ADF80830 		strh	r3, [sp, #8]	@ movhi
 693:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_ALLOW_REBOND_DB;
 2570              		.loc 1 693 3 is_stmt 1 view .LVU837
 2571              		.loc 1 693 10 is_stmt 0 view .LVU838
 2572 0018 9523     		movs	r3, #149
 2573 001a ADF80A30 		strh	r3, [sp, #10]	@ movhi
 694:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
ARM GAS  /tmp/ccVe4NrQ.s 			page 58


 2574              		.loc 1 694 3 is_stmt 1 view .LVU839
 2575              		.loc 1 694 13 is_stmt 0 view .LVU840
 2576 001e 0DF10703 		add	r3, sp, #7
 2577 0022 0693     		str	r3, [sp, #24]
 695:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2578              		.loc 1 695 3 is_stmt 1 view .LVU841
 2579              		.loc 1 695 11 is_stmt 0 view .LVU842
 2580 0024 0123     		movs	r3, #1
 2581 0026 0793     		str	r3, [sp, #28]
 696:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 697:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2582              		.loc 1 697 3 is_stmt 1 view .LVU843
 2583              		.loc 1 697 7 is_stmt 0 view .LVU844
 2584 0028 02A8     		add	r0, sp, #8
 2585 002a FFF7FEFF 		bl	hci_send_req
 2586              	.LVL148:
 2587              		.loc 1 697 6 view .LVU845
 2588 002e 0028     		cmp	r0, #0
 2589 0030 04DB     		blt	.L102
 698:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 699:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 700:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2590              		.loc 1 700 3 is_stmt 1 view .LVU846
 2591              		.loc 1 700 10 is_stmt 0 view .LVU847
 2592 0032 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 2593              	.L101:
 701:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2594              		.loc 1 701 1 view .LVU848
 2595 0036 09B0     		add	sp, sp, #36
 2596              	.LCFI95:
 2597              		.cfi_remember_state
 2598              		.cfi_def_cfa_offset 4
 2599              		@ sp needed
 2600 0038 5DF804FB 		ldr	pc, [sp], #4
 2601              	.L102:
 2602              	.LCFI96:
 2603              		.cfi_restore_state
 698:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2604              		.loc 1 698 12 view .LVU849
 2605 003c FF20     		movs	r0, #255
 2606 003e FAE7     		b	.L101
 2607              		.cfi_endproc
 2608              	.LFE315:
 2610              		.section	.text.aci_gap_start_limited_discovery_proc,"ax",%progbits
 2611              		.align	1
 2612              		.global	aci_gap_start_limited_discovery_proc
 2613              		.syntax unified
 2614              		.thumb
 2615              		.thumb_func
 2617              	aci_gap_start_limited_discovery_proc:
 2618              	.LVL149:
 2619              	.LFB316:
 702:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 703:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_limited_discovery_proc(uint16_t scanInterval, uint16_t scanWindow,
 704:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						uint8_t own_address_type, uint8_t filterDuplicates)
 705:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2620              		.loc 1 705 1 is_stmt 1 view -0
ARM GAS  /tmp/ccVe4NrQ.s 			page 59


 2621              		.cfi_startproc
 2622              		@ args = 0, pretend = 0, frame = 40
 2623              		@ frame_needed = 0, uses_anonymous_args = 0
 2624              		.loc 1 705 1 is_stmt 0 view .LVU851
 2625 0000 00B5     		push	{lr}
 2626              	.LCFI97:
 2627              		.cfi_def_cfa_offset 4
 2628              		.cfi_offset 14, -4
 2629 0002 8BB0     		sub	sp, sp, #44
 2630              	.LCFI98:
 2631              		.cfi_def_cfa_offset 48
 706:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2632              		.loc 1 706 3 is_stmt 1 view .LVU852
 707:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_limited_discovery_proc_cp cp;
 2633              		.loc 1 707 3 view .LVU853
 708:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 2634              		.loc 1 708 3 view .LVU854
 709:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 710:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanInterval = htobs(scanInterval);
 2635              		.loc 1 710 3 view .LVU855
 2636              		.loc 1 710 19 is_stmt 0 view .LVU856
 2637 0004 ADF80800 		strh	r0, [sp, #8]	@ movhi
 711:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2638              		.loc 1 711 3 is_stmt 1 view .LVU857
 2639              		.loc 1 711 17 is_stmt 0 view .LVU858
 2640 0008 ADF80A10 		strh	r1, [sp, #10]	@ movhi
 712:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 2641              		.loc 1 712 3 is_stmt 1 view .LVU859
 2642              		.loc 1 712 23 is_stmt 0 view .LVU860
 2643 000c 8DF80C20 		strb	r2, [sp, #12]
 713:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filterDuplicates = filterDuplicates;
 2644              		.loc 1 713 3 is_stmt 1 view .LVU861
 2645              		.loc 1 713 23 is_stmt 0 view .LVU862
 2646 0010 8DF80D30 		strb	r3, [sp, #13]
 714:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 715:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2647              		.loc 1 715 3 is_stmt 1 view .LVU863
 2648 0014 0021     		movs	r1, #0
 2649              	.LVL150:
 2650              		.loc 1 715 3 is_stmt 0 view .LVU864
 2651 0016 0491     		str	r1, [sp, #16]
 2652 0018 0591     		str	r1, [sp, #20]
 2653 001a 0691     		str	r1, [sp, #24]
 2654 001c 0791     		str	r1, [sp, #28]
 2655 001e 0891     		str	r1, [sp, #32]
 2656 0020 0991     		str	r1, [sp, #36]
 716:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2657              		.loc 1 716 3 is_stmt 1 view .LVU865
 2658              		.loc 1 716 10 is_stmt 0 view .LVU866
 2659 0022 3F23     		movs	r3, #63
 2660              	.LVL151:
 2661              		.loc 1 716 10 view .LVU867
 2662 0024 ADF81030 		strh	r3, [sp, #16]	@ movhi
 717:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_LIMITED_DISCOVERY_PROC;
 2663              		.loc 1 717 3 is_stmt 1 view .LVU868
 2664              		.loc 1 717 10 is_stmt 0 view .LVU869
 2665 0028 9623     		movs	r3, #150
ARM GAS  /tmp/ccVe4NrQ.s 			page 60


 2666 002a ADF81230 		strh	r3, [sp, #18]	@ movhi
 718:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2667              		.loc 1 718 3 is_stmt 1 view .LVU870
 2668              		.loc 1 718 13 is_stmt 0 view .LVU871
 2669 002e 02AB     		add	r3, sp, #8
 2670 0030 0693     		str	r3, [sp, #24]
 719:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2671              		.loc 1 719 3 is_stmt 1 view .LVU872
 2672              		.loc 1 719 11 is_stmt 0 view .LVU873
 2673 0032 0623     		movs	r3, #6
 2674 0034 0793     		str	r3, [sp, #28]
 720:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2675              		.loc 1 720 3 is_stmt 1 view .LVU874
 2676              		.loc 1 720 12 is_stmt 0 view .LVU875
 2677 0036 0F23     		movs	r3, #15
 2678 0038 0593     		str	r3, [sp, #20]
 721:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2679              		.loc 1 721 3 is_stmt 1 view .LVU876
 2680              		.loc 1 721 13 is_stmt 0 view .LVU877
 2681 003a 0DF10703 		add	r3, sp, #7
 2682 003e 0893     		str	r3, [sp, #32]
 722:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2683              		.loc 1 722 3 is_stmt 1 view .LVU878
 2684              		.loc 1 722 11 is_stmt 0 view .LVU879
 2685 0040 0123     		movs	r3, #1
 2686 0042 0993     		str	r3, [sp, #36]
 723:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 724:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2687              		.loc 1 724 3 is_stmt 1 view .LVU880
 2688              		.loc 1 724 7 is_stmt 0 view .LVU881
 2689 0044 04A8     		add	r0, sp, #16
 2690              	.LVL152:
 2691              		.loc 1 724 7 view .LVU882
 2692 0046 FFF7FEFF 		bl	hci_send_req
 2693              	.LVL153:
 2694              		.loc 1 724 6 view .LVU883
 2695 004a 0028     		cmp	r0, #0
 2696 004c 04DB     		blt	.L106
 725:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 726:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 727:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2697              		.loc 1 727 3 is_stmt 1 view .LVU884
 2698              		.loc 1 727 10 is_stmt 0 view .LVU885
 2699 004e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 2700              	.L105:
 728:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2701              		.loc 1 728 1 view .LVU886
 2702 0052 0BB0     		add	sp, sp, #44
 2703              	.LCFI99:
 2704              		.cfi_remember_state
 2705              		.cfi_def_cfa_offset 4
 2706              		@ sp needed
 2707 0054 5DF804FB 		ldr	pc, [sp], #4
 2708              	.L106:
 2709              	.LCFI100:
 2710              		.cfi_restore_state
 725:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
ARM GAS  /tmp/ccVe4NrQ.s 			page 61


 2711              		.loc 1 725 12 view .LVU887
 2712 0058 FF20     		movs	r0, #255
 2713 005a FAE7     		b	.L105
 2714              		.cfi_endproc
 2715              	.LFE316:
 2717              		.section	.text.aci_gap_start_general_discovery_proc,"ax",%progbits
 2718              		.align	1
 2719              		.global	aci_gap_start_general_discovery_proc
 2720              		.syntax unified
 2721              		.thumb
 2722              		.thumb_func
 2724              	aci_gap_start_general_discovery_proc:
 2725              	.LVL154:
 2726              	.LFB317:
 729:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 730:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_general_discovery_proc(uint16_t scanInterval, uint16_t scanWindow,
 731:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						uint8_t own_address_type, uint8_t filterDuplicates)
 732:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2727              		.loc 1 732 1 is_stmt 1 view -0
 2728              		.cfi_startproc
 2729              		@ args = 0, pretend = 0, frame = 40
 2730              		@ frame_needed = 0, uses_anonymous_args = 0
 2731              		.loc 1 732 1 is_stmt 0 view .LVU889
 2732 0000 00B5     		push	{lr}
 2733              	.LCFI101:
 2734              		.cfi_def_cfa_offset 4
 2735              		.cfi_offset 14, -4
 2736 0002 8BB0     		sub	sp, sp, #44
 2737              	.LCFI102:
 2738              		.cfi_def_cfa_offset 48
 733:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2739              		.loc 1 733 3 is_stmt 1 view .LVU890
 734:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_general_discovery_proc_cp cp;
 2740              		.loc 1 734 3 view .LVU891
 735:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 2741              		.loc 1 735 3 view .LVU892
 736:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 737:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanInterval = htobs(scanInterval);
 2742              		.loc 1 737 3 view .LVU893
 2743              		.loc 1 737 19 is_stmt 0 view .LVU894
 2744 0004 ADF80800 		strh	r0, [sp, #8]	@ movhi
 738:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2745              		.loc 1 738 3 is_stmt 1 view .LVU895
 2746              		.loc 1 738 17 is_stmt 0 view .LVU896
 2747 0008 ADF80A10 		strh	r1, [sp, #10]	@ movhi
 739:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 2748              		.loc 1 739 3 is_stmt 1 view .LVU897
 2749              		.loc 1 739 23 is_stmt 0 view .LVU898
 2750 000c 8DF80C20 		strb	r2, [sp, #12]
 740:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filterDuplicates = filterDuplicates;
 2751              		.loc 1 740 3 is_stmt 1 view .LVU899
 2752              		.loc 1 740 23 is_stmt 0 view .LVU900
 2753 0010 8DF80D30 		strb	r3, [sp, #13]
 741:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 742:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2754              		.loc 1 742 3 is_stmt 1 view .LVU901
 2755 0014 0021     		movs	r1, #0
ARM GAS  /tmp/ccVe4NrQ.s 			page 62


 2756              	.LVL155:
 2757              		.loc 1 742 3 is_stmt 0 view .LVU902
 2758 0016 0491     		str	r1, [sp, #16]
 2759 0018 0591     		str	r1, [sp, #20]
 2760 001a 0691     		str	r1, [sp, #24]
 2761 001c 0791     		str	r1, [sp, #28]
 2762 001e 0891     		str	r1, [sp, #32]
 2763 0020 0991     		str	r1, [sp, #36]
 743:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2764              		.loc 1 743 3 is_stmt 1 view .LVU903
 2765              		.loc 1 743 10 is_stmt 0 view .LVU904
 2766 0022 3F23     		movs	r3, #63
 2767              	.LVL156:
 2768              		.loc 1 743 10 view .LVU905
 2769 0024 ADF81030 		strh	r3, [sp, #16]	@ movhi
 744:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_DISCOVERY_PROC;
 2770              		.loc 1 744 3 is_stmt 1 view .LVU906
 2771              		.loc 1 744 10 is_stmt 0 view .LVU907
 2772 0028 9723     		movs	r3, #151
 2773 002a ADF81230 		strh	r3, [sp, #18]	@ movhi
 745:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2774              		.loc 1 745 3 is_stmt 1 view .LVU908
 2775              		.loc 1 745 13 is_stmt 0 view .LVU909
 2776 002e 02AB     		add	r3, sp, #8
 2777 0030 0693     		str	r3, [sp, #24]
 746:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2778              		.loc 1 746 3 is_stmt 1 view .LVU910
 2779              		.loc 1 746 11 is_stmt 0 view .LVU911
 2780 0032 0623     		movs	r3, #6
 2781 0034 0793     		str	r3, [sp, #28]
 747:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2782              		.loc 1 747 3 is_stmt 1 view .LVU912
 2783              		.loc 1 747 12 is_stmt 0 view .LVU913
 2784 0036 0F23     		movs	r3, #15
 2785 0038 0593     		str	r3, [sp, #20]
 748:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2786              		.loc 1 748 3 is_stmt 1 view .LVU914
 2787              		.loc 1 748 13 is_stmt 0 view .LVU915
 2788 003a 0DF10703 		add	r3, sp, #7
 2789 003e 0893     		str	r3, [sp, #32]
 749:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2790              		.loc 1 749 3 is_stmt 1 view .LVU916
 2791              		.loc 1 749 11 is_stmt 0 view .LVU917
 2792 0040 0123     		movs	r3, #1
 2793 0042 0993     		str	r3, [sp, #36]
 750:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 751:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2794              		.loc 1 751 3 is_stmt 1 view .LVU918
 2795              		.loc 1 751 7 is_stmt 0 view .LVU919
 2796 0044 04A8     		add	r0, sp, #16
 2797              	.LVL157:
 2798              		.loc 1 751 7 view .LVU920
 2799 0046 FFF7FEFF 		bl	hci_send_req
 2800              	.LVL158:
 2801              		.loc 1 751 6 view .LVU921
 2802 004a 0028     		cmp	r0, #0
 2803 004c 04DB     		blt	.L110
ARM GAS  /tmp/ccVe4NrQ.s 			page 63


 752:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 753:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 754:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2804              		.loc 1 754 3 is_stmt 1 view .LVU922
 2805              		.loc 1 754 10 is_stmt 0 view .LVU923
 2806 004e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 2807              	.L109:
 755:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2808              		.loc 1 755 1 view .LVU924
 2809 0052 0BB0     		add	sp, sp, #44
 2810              	.LCFI103:
 2811              		.cfi_remember_state
 2812              		.cfi_def_cfa_offset 4
 2813              		@ sp needed
 2814 0054 5DF804FB 		ldr	pc, [sp], #4
 2815              	.L110:
 2816              	.LCFI104:
 2817              		.cfi_restore_state
 752:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2818              		.loc 1 752 12 view .LVU925
 2819 0058 FF20     		movs	r0, #255
 2820 005a FAE7     		b	.L109
 2821              		.cfi_endproc
 2822              	.LFE317:
 2824              		.section	.text.aci_gap_start_name_discovery_proc,"ax",%progbits
 2825              		.align	1
 2826              		.global	aci_gap_start_name_discovery_proc
 2827              		.syntax unified
 2828              		.thumb
 2829              		.thumb_func
 2831              	aci_gap_start_name_discovery_proc:
 2832              	.LVL159:
 2833              	.LFB318:
 756:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 757:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 758:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_name_discovery_proc(uint16_t scanInterval, uint16_t scanWindow,
 759:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint8_t peer_bdaddr_type, tBDAddr peer_bdaddr,	
 760:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
 761:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t conn_max_interval, uint16_t conn_latency,	
 762:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t supervision_timeout, uint16_t min_conn_length, 
 763:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t max_conn_length)
 764:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2834              		.loc 1 764 1 is_stmt 1 view -0
 2835              		.cfi_startproc
 2836              		@ args = 28, pretend = 0, frame = 56
 2837              		@ frame_needed = 0, uses_anonymous_args = 0
 2838              		.loc 1 764 1 is_stmt 0 view .LVU927
 2839 0000 00B5     		push	{lr}
 2840              	.LCFI105:
 2841              		.cfi_def_cfa_offset 4
 2842              		.cfi_offset 14, -4
 2843 0002 8FB0     		sub	sp, sp, #60
 2844              	.LCFI106:
 2845              		.cfi_def_cfa_offset 64
 765:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2846              		.loc 1 765 3 is_stmt 1 view .LVU928
 766:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_name_discovery_proc_cp cp;
ARM GAS  /tmp/ccVe4NrQ.s 			page 64


 2847              		.loc 1 766 3 view .LVU929
 767:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 2848              		.loc 1 767 3 view .LVU930
 768:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 769:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanInterval = htobs(scanInterval);
 2849              		.loc 1 769 3 view .LVU931
 2850              		.loc 1 769 19 is_stmt 0 view .LVU932
 2851 0004 ADF80800 		strh	r0, [sp, #8]	@ movhi
 770:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 2852              		.loc 1 770 3 is_stmt 1 view .LVU933
 2853              		.loc 1 770 17 is_stmt 0 view .LVU934
 2854 0008 ADF80A10 		strh	r1, [sp, #10]	@ movhi
 771:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.peer_bdaddr_type = peer_bdaddr_type;
 2855              		.loc 1 771 3 is_stmt 1 view .LVU935
 2856              		.loc 1 771 23 is_stmt 0 view .LVU936
 2857 000c 8DF80C20 		strb	r2, [sp, #12]
 772:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 2858              		.loc 1 772 3 is_stmt 1 view .LVU937
 2859 0010 1A68     		ldr	r2, [r3]	@ unaligned
 2860              	.LVL160:
 2861              		.loc 1 772 3 is_stmt 0 view .LVU938
 2862 0012 CDF80D20 		str	r2, [sp, #13]	@ unaligned
 2863 0016 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 2864              	.LVL161:
 2865              		.loc 1 772 3 view .LVU939
 2866 0018 ADF81130 		strh	r3, [sp, #17]	@ unaligned
 773:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_bdaddr_type;
 2867              		.loc 1 773 3 is_stmt 1 view .LVU940
 2868              		.loc 1 773 22 is_stmt 0 view .LVU941
 2869 001c 9DF84030 		ldrb	r3, [sp, #64]	@ zero_extendqisi2
 2870 0020 8DF81330 		strb	r3, [sp, #19]
 774:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 2871              		.loc 1 774 3 is_stmt 1 view .LVU942
 2872              		.loc 1 774 24 is_stmt 0 view .LVU943
 2873 0024 BDF84430 		ldrh	r3, [sp, #68]
 2874 0028 ADF81430 		strh	r3, [sp, #20]	@ movhi
 775:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
 2875              		.loc 1 775 3 is_stmt 1 view .LVU944
 2876              		.loc 1 775 24 is_stmt 0 view .LVU945
 2877 002c BDF84830 		ldrh	r3, [sp, #72]
 2878 0030 ADF81630 		strh	r3, [sp, #22]	@ movhi
 776:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 2879              		.loc 1 776 3 is_stmt 1 view .LVU946
 2880              		.loc 1 776 19 is_stmt 0 view .LVU947
 2881 0034 BDF84C30 		ldrh	r3, [sp, #76]
 2882 0038 ADF81830 		strh	r3, [sp, #24]	@ movhi
 777:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 2883              		.loc 1 777 3 is_stmt 1 view .LVU948
 2884              		.loc 1 777 26 is_stmt 0 view .LVU949
 2885 003c BDF85030 		ldrh	r3, [sp, #80]
 2886 0040 ADF81A30 		strh	r3, [sp, #26]	@ movhi
 778:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 2887              		.loc 1 778 3 is_stmt 1 view .LVU950
 2888              		.loc 1 778 22 is_stmt 0 view .LVU951
 2889 0044 BDF85430 		ldrh	r3, [sp, #84]
 2890 0048 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 779:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
ARM GAS  /tmp/ccVe4NrQ.s 			page 65


 2891              		.loc 1 779 3 is_stmt 1 view .LVU952
 2892              		.loc 1 779 22 is_stmt 0 view .LVU953
 2893 004c BDF85830 		ldrh	r3, [sp, #88]
 2894 0050 ADF81E30 		strh	r3, [sp, #30]	@ movhi
 780:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 781:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 2895              		.loc 1 781 3 is_stmt 1 view .LVU954
 2896 0054 0021     		movs	r1, #0
 2897              	.LVL162:
 2898              		.loc 1 781 3 is_stmt 0 view .LVU955
 2899 0056 0891     		str	r1, [sp, #32]
 2900 0058 0991     		str	r1, [sp, #36]
 2901 005a 0A91     		str	r1, [sp, #40]
 2902 005c 0B91     		str	r1, [sp, #44]
 2903 005e 0C91     		str	r1, [sp, #48]
 2904 0060 0D91     		str	r1, [sp, #52]
 782:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 2905              		.loc 1 782 3 is_stmt 1 view .LVU956
 2906              		.loc 1 782 10 is_stmt 0 view .LVU957
 2907 0062 3F23     		movs	r3, #63
 2908 0064 ADF82030 		strh	r3, [sp, #32]	@ movhi
 783:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_NAME_DISCOVERY_PROC;
 2909              		.loc 1 783 3 is_stmt 1 view .LVU958
 2910              		.loc 1 783 10 is_stmt 0 view .LVU959
 2911 0068 9823     		movs	r3, #152
 2912 006a ADF82230 		strh	r3, [sp, #34]	@ movhi
 784:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 2913              		.loc 1 784 3 is_stmt 1 view .LVU960
 2914              		.loc 1 784 13 is_stmt 0 view .LVU961
 2915 006e 02AB     		add	r3, sp, #8
 2916 0070 0A93     		str	r3, [sp, #40]
 785:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 2917              		.loc 1 785 3 is_stmt 1 view .LVU962
 2918              		.loc 1 785 11 is_stmt 0 view .LVU963
 2919 0072 1823     		movs	r3, #24
 2920 0074 0B93     		str	r3, [sp, #44]
 786:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 2921              		.loc 1 786 3 is_stmt 1 view .LVU964
 2922              		.loc 1 786 12 is_stmt 0 view .LVU965
 2923 0076 0F23     		movs	r3, #15
 2924 0078 0993     		str	r3, [sp, #36]
 787:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 2925              		.loc 1 787 3 is_stmt 1 view .LVU966
 2926              		.loc 1 787 13 is_stmt 0 view .LVU967
 2927 007a 0DF10703 		add	r3, sp, #7
 2928 007e 0C93     		str	r3, [sp, #48]
 788:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 2929              		.loc 1 788 3 is_stmt 1 view .LVU968
 2930              		.loc 1 788 11 is_stmt 0 view .LVU969
 2931 0080 0123     		movs	r3, #1
 2932 0082 0D93     		str	r3, [sp, #52]
 789:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 790:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 2933              		.loc 1 790 3 is_stmt 1 view .LVU970
 2934              		.loc 1 790 7 is_stmt 0 view .LVU971
 2935 0084 08A8     		add	r0, sp, #32
 2936              	.LVL163:
ARM GAS  /tmp/ccVe4NrQ.s 			page 66


 2937              		.loc 1 790 7 view .LVU972
 2938 0086 FFF7FEFF 		bl	hci_send_req
 2939              	.LVL164:
 2940              		.loc 1 790 6 view .LVU973
 2941 008a 0028     		cmp	r0, #0
 2942 008c 04DB     		blt	.L114
 791:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 792:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 793:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 2943              		.loc 1 793 3 is_stmt 1 view .LVU974
 2944              		.loc 1 793 10 is_stmt 0 view .LVU975
 2945 008e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 2946              	.L113:
 794:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 2947              		.loc 1 794 1 view .LVU976
 2948 0092 0FB0     		add	sp, sp, #60
 2949              	.LCFI107:
 2950              		.cfi_remember_state
 2951              		.cfi_def_cfa_offset 4
 2952              		@ sp needed
 2953 0094 5DF804FB 		ldr	pc, [sp], #4
 2954              	.LVL165:
 2955              	.L114:
 2956              	.LCFI108:
 2957              		.cfi_restore_state
 791:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 2958              		.loc 1 791 12 view .LVU977
 2959 0098 FF20     		movs	r0, #255
 2960 009a FAE7     		b	.L113
 2961              		.cfi_endproc
 2962              	.LFE318:
 2964              		.section	.text.aci_gap_start_auto_conn_establish_proc_IDB05A1,"ax",%progbits
 2965              		.align	1
 2966              		.global	aci_gap_start_auto_conn_establish_proc_IDB05A1
 2967              		.syntax unified
 2968              		.thumb
 2969              		.thumb_func
 2971              	aci_gap_start_auto_conn_establish_proc_IDB05A1:
 2972              	.LVL166:
 2973              	.LFB319:
 795:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 796:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_auto_conn_establish_proc_IDB05A1(uint16_t scanInterval, uint16_t scanWindo
 797:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
 798:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t conn_max_interval, uint16_t conn_latency,	
 799:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t supervision_timeout, uint16_t min_conn_length, 
 800:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t max_conn_length,
 801:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          uint8_t num_whitelist_entries,
 802:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          const uint8_t *addr_array)
 803:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 2974              		.loc 1 803 1 is_stmt 1 view -0
 2975              		.cfi_startproc
 2976              		@ args = 28, pretend = 0, frame = 160
 2977              		@ frame_needed = 0, uses_anonymous_args = 0
 2978              		.loc 1 803 1 is_stmt 0 view .LVU979
 2979 0000 10B5     		push	{r4, lr}
 2980              	.LCFI109:
 2981              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccVe4NrQ.s 			page 67


 2982              		.cfi_offset 4, -8
 2983              		.cfi_offset 14, -4
 2984 0002 A8B0     		sub	sp, sp, #160
 2985              	.LCFI110:
 2986              		.cfi_def_cfa_offset 168
 2987 0004 9446     		mov	ip, r2
 2988 0006 9DF8BC40 		ldrb	r4, [sp, #188]	@ zero_extendqisi2
 804:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 2989              		.loc 1 804 3 is_stmt 1 view .LVU980
 805:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 2990              		.loc 1 805 3 view .LVU981
 806:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
 2991              		.loc 1 806 3 view .LVU982
 807:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 2992              		.loc 1 807 3 view .LVU983
 2993              	.LVL167:
 808:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 809:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (((num_whitelist_entries*7)+25) > HCI_MAX_PAYLOAD_SIZE)
 2994              		.loc 1 809 3 view .LVU984
 2995              		.loc 1 809 30 is_stmt 0 view .LVU985
 2996 000a C4EBC402 		rsb	r2, r4, r4, lsl #3
 2997              	.LVL168:
 2998              		.loc 1 809 6 view .LVU986
 2999 000e 672A     		cmp	r2, #103
 3000 0010 46DC     		bgt	.L118
 810:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 811:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 812:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   scanInterval = htobs(scanInterval);
 3001              		.loc 1 812 3 is_stmt 1 view .LVU987
 813:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanInterval, 2);
 3002              		.loc 1 813 3 view .LVU988
 3003 0012 ADF80400 		strh	r0, [sp, #4]	@ movhi
 814:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3004              		.loc 1 814 3 view .LVU989
 3005              	.LVL169:
 815:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 816:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   scanWindow = htobs(scanWindow);
 3006              		.loc 1 816 3 view .LVU990
 817:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanWindow, 2);
 3007              		.loc 1 817 3 view .LVU991
 3008 0016 ADF80610 		strh	r1, [sp, #6]	@ movhi
 818:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3009              		.loc 1 818 3 view .LVU992
 3010              	.LVL170:
 819:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 820:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = own_bdaddr_type;
 3011              		.loc 1 820 3 view .LVU993
 3012              		.loc 1 820 16 is_stmt 0 view .LVU994
 3013 001a 8DF808C0 		strb	ip, [sp, #8]
 821:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3014              		.loc 1 821 3 is_stmt 1 view .LVU995
 3015              	.LVL171:
 822:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 823:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_min_interval = htobs(conn_min_interval);
 3016              		.loc 1 823 3 view .LVU996
 824:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_min_interval, 2);
 3017              		.loc 1 824 3 view .LVU997
ARM GAS  /tmp/ccVe4NrQ.s 			page 68


 3018 001e ADF80930 		strh	r3, [sp, #9]	@ unaligned
 825:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3019              		.loc 1 825 3 view .LVU998
 3020              	.LVL172:
 826:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 827:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_max_interval = htobs(conn_max_interval);
 3021              		.loc 1 827 3 view .LVU999
 828:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_max_interval, 2);
 3022              		.loc 1 828 3 view .LVU1000
 3023 0022 BDF8A830 		ldrh	r3, [sp, #168]
 3024              	.LVL173:
 3025              		.loc 1 828 3 is_stmt 0 view .LVU1001
 3026 0026 ADF80B30 		strh	r3, [sp, #11]	@ unaligned
 829:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3027              		.loc 1 829 3 is_stmt 1 view .LVU1002
 3028              	.LVL174:
 830:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 831:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_latency = htobs(conn_latency);
 3029              		.loc 1 831 3 view .LVU1003
 832:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_latency, 2);
 3030              		.loc 1 832 3 view .LVU1004
 3031 002a BDF8AC30 		ldrh	r3, [sp, #172]
 3032 002e ADF80D30 		strh	r3, [sp, #13]	@ unaligned
 833:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3033              		.loc 1 833 3 view .LVU1005
 3034              	.LVL175:
 834:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 835:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   supervision_timeout = htobs(supervision_timeout);
 3035              		.loc 1 835 3 view .LVU1006
 836:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &supervision_timeout, 2);
 3036              		.loc 1 836 3 view .LVU1007
 3037 0032 BDF8B030 		ldrh	r3, [sp, #176]
 3038 0036 ADF80F30 		strh	r3, [sp, #15]	@ unaligned
 837:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3039              		.loc 1 837 3 view .LVU1008
 3040              	.LVL176:
 838:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 839:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   min_conn_length = htobs(min_conn_length);
 3041              		.loc 1 839 3 view .LVU1009
 840:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &min_conn_length, 2);
 3042              		.loc 1 840 3 view .LVU1010
 3043 003a BDF8B430 		ldrh	r3, [sp, #180]
 3044 003e ADF81130 		strh	r3, [sp, #17]	@ unaligned
 841:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3045              		.loc 1 841 3 view .LVU1011
 3046              	.LVL177:
 842:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 843:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   max_conn_length = htobs(max_conn_length);
 3047              		.loc 1 843 3 view .LVU1012
 844:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &max_conn_length, 2);
 3048              		.loc 1 844 3 view .LVU1013
 3049 0042 BDF8B830 		ldrh	r3, [sp, #184]
 3050 0046 ADF81330 		strh	r3, [sp, #19]	@ unaligned
 845:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3051              		.loc 1 845 3 view .LVU1014
 3052              	.LVL178:
 846:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccVe4NrQ.s 			page 69


 847:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = num_whitelist_entries;
 3053              		.loc 1 847 3 view .LVU1015
 3054              		.loc 1 847 16 is_stmt 0 view .LVU1016
 3055 004a 8DF81540 		strb	r4, [sp, #21]
 848:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3056              		.loc 1 848 3 is_stmt 1 view .LVU1017
 3057              	.LVL179:
 849:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 850:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, addr_array, (num_whitelist_entries*7));
 3058              		.loc 1 850 3 view .LVU1018
 3059 004e 3099     		ldr	r1, [sp, #192]
 3060              	.LVL180:
 3061              		.loc 1 850 3 is_stmt 0 view .LVU1019
 3062 0050 0DF11600 		add	r0, sp, #22
 3063              	.LVL181:
 3064              		.loc 1 850 3 view .LVU1020
 3065 0054 FFF7FEFF 		bl	memcpy
 3066              	.LVL182:
 851:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3067              		.loc 1 851 3 is_stmt 1 view .LVU1021
 3068              		.loc 1 851 8 is_stmt 0 view .LVU1022
 3069 0058 C4EBC404 		rsb	r4, r4, r4, lsl #3
 3070 005c 1234     		adds	r4, r4, #18
 3071 005e E4B2     		uxtb	r4, r4
 3072              	.LVL183:
 852:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 853:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 3073              		.loc 1 853 3 is_stmt 1 view .LVU1023
 3074 0060 0021     		movs	r1, #0
 3075 0062 2291     		str	r1, [sp, #136]
 3076 0064 2391     		str	r1, [sp, #140]
 3077 0066 2491     		str	r1, [sp, #144]
 3078 0068 2591     		str	r1, [sp, #148]
 3079 006a 2691     		str	r1, [sp, #152]
 3080 006c 2791     		str	r1, [sp, #156]
 854:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3081              		.loc 1 854 3 view .LVU1024
 3082              		.loc 1 854 10 is_stmt 0 view .LVU1025
 3083 006e 3F23     		movs	r3, #63
 3084 0070 ADF88830 		strh	r3, [sp, #136]	@ movhi
 855:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_AUTO_CONN_ESTABLISH_PROC;
 3085              		.loc 1 855 3 is_stmt 1 view .LVU1026
 3086              		.loc 1 855 10 is_stmt 0 view .LVU1027
 3087 0074 9923     		movs	r3, #153
 3088 0076 ADF88A30 		strh	r3, [sp, #138]	@ movhi
 856:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 3089              		.loc 1 856 3 is_stmt 1 view .LVU1028
 3090              		.loc 1 856 13 is_stmt 0 view .LVU1029
 3091 007a 01AB     		add	r3, sp, #4
 3092 007c 2493     		str	r3, [sp, #144]
 857:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 3093              		.loc 1 857 3 is_stmt 1 view .LVU1030
 3094              		.loc 1 857 11 is_stmt 0 view .LVU1031
 3095 007e 2594     		str	r4, [sp, #148]
 858:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3096              		.loc 1 858 3 is_stmt 1 view .LVU1032
 3097              		.loc 1 858 12 is_stmt 0 view .LVU1033
ARM GAS  /tmp/ccVe4NrQ.s 			page 70


 3098 0080 0F23     		movs	r3, #15
 3099 0082 2393     		str	r3, [sp, #140]
 859:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3100              		.loc 1 859 3 is_stmt 1 view .LVU1034
 3101              		.loc 1 859 13 is_stmt 0 view .LVU1035
 3102 0084 0DF18703 		add	r3, sp, #135
 3103 0088 2693     		str	r3, [sp, #152]
 860:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3104              		.loc 1 860 3 is_stmt 1 view .LVU1036
 3105              		.loc 1 860 11 is_stmt 0 view .LVU1037
 3106 008a 0123     		movs	r3, #1
 3107 008c 2793     		str	r3, [sp, #156]
 861:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 862:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3108              		.loc 1 862 3 is_stmt 1 view .LVU1038
 3109              		.loc 1 862 7 is_stmt 0 view .LVU1039
 3110 008e 22A8     		add	r0, sp, #136
 3111 0090 FFF7FEFF 		bl	hci_send_req
 3112              	.LVL184:
 3113              		.loc 1 862 6 view .LVU1040
 3114 0094 0028     		cmp	r0, #0
 3115 0096 05DB     		blt	.L119
 863:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 864:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 865:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;  
 3116              		.loc 1 865 3 is_stmt 1 view .LVU1041
 3117              		.loc 1 865 10 is_stmt 0 view .LVU1042
 3118 0098 9DF88700 		ldrb	r0, [sp, #135]	@ zero_extendqisi2
 3119              	.LVL185:
 3120              	.L117:
 866:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3121              		.loc 1 866 1 view .LVU1043
 3122 009c 28B0     		add	sp, sp, #160
 3123              	.LCFI111:
 3124              		.cfi_remember_state
 3125              		.cfi_def_cfa_offset 8
 3126              		@ sp needed
 3127 009e 10BD     		pop	{r4, pc}
 3128              	.LVL186:
 3129              	.L118:
 3130              	.LCFI112:
 3131              		.cfi_restore_state
 810:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3132              		.loc 1 810 12 view .LVU1044
 3133 00a0 4220     		movs	r0, #66
 3134              	.LVL187:
 810:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3135              		.loc 1 810 12 view .LVU1045
 3136 00a2 FBE7     		b	.L117
 3137              	.LVL188:
 3138              	.L119:
 863:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3139              		.loc 1 863 12 view .LVU1046
 3140 00a4 FF20     		movs	r0, #255
 3141 00a6 F9E7     		b	.L117
 3142              		.cfi_endproc
 3143              	.LFE319:
ARM GAS  /tmp/ccVe4NrQ.s 			page 71


 3145              		.section	.text.aci_gap_start_auto_conn_establish_proc_IDB04A1,"ax",%progbits
 3146              		.align	1
 3147              		.global	aci_gap_start_auto_conn_establish_proc_IDB04A1
 3148              		.syntax unified
 3149              		.thumb
 3150              		.thumb_func
 3152              	aci_gap_start_auto_conn_establish_proc_IDB04A1:
 3153              	.LVL189:
 3154              	.LFB320:
 867:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 868:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_auto_conn_establish_proc_IDB04A1(uint16_t scanInterval, uint16_t scanWindo
 869:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
 870:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t conn_max_interval, uint16_t conn_latency,	
 871:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t supervision_timeout, uint16_t min_conn_length, 
 872:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint16_t max_conn_length,
 873:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          uint8_t use_reconn_addr,
 874:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          const tBDAddr reconn_addr,
 875:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          uint8_t num_whitelist_entries,
 876:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          const uint8_t *addr_array)
 877:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3155              		.loc 1 877 1 is_stmt 1 view -0
 3156              		.cfi_startproc
 3157              		@ args = 36, pretend = 0, frame = 160
 3158              		@ frame_needed = 0, uses_anonymous_args = 0
 3159              		.loc 1 877 1 is_stmt 0 view .LVU1048
 3160 0000 30B5     		push	{r4, r5, lr}
 3161              	.LCFI113:
 3162              		.cfi_def_cfa_offset 12
 3163              		.cfi_offset 4, -12
 3164              		.cfi_offset 5, -8
 3165              		.cfi_offset 14, -4
 3166 0002 A9B0     		sub	sp, sp, #164
 3167              	.LCFI114:
 3168              		.cfi_def_cfa_offset 176
 3169 0004 9446     		mov	ip, r2
 3170 0006 329D     		ldr	r5, [sp, #200]
 3171 0008 9DF8CC40 		ldrb	r4, [sp, #204]	@ zero_extendqisi2
 878:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3172              		.loc 1 878 3 is_stmt 1 view .LVU1049
 879:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 3173              		.loc 1 879 3 view .LVU1050
 880:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
 3174              		.loc 1 880 3 view .LVU1051
 881:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;
 3175              		.loc 1 881 3 view .LVU1052
 3176              	.LVL190:
 882:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 883:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (((num_whitelist_entries*7)+25) > HCI_MAX_PAYLOAD_SIZE)
 3177              		.loc 1 883 3 view .LVU1053
 3178              		.loc 1 883 30 is_stmt 0 view .LVU1054
 3179 000c C4EBC402 		rsb	r2, r4, r4, lsl #3
 3180              	.LVL191:
 3181              		.loc 1 883 6 view .LVU1055
 3182 0010 672A     		cmp	r2, #103
 3183 0012 50DC     		bgt	.L123
 884:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
 885:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccVe4NrQ.s 			page 72


 886:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   scanInterval = htobs(scanInterval);
 3184              		.loc 1 886 3 is_stmt 1 view .LVU1056
 887:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanInterval, 2);
 3185              		.loc 1 887 3 view .LVU1057
 3186 0014 ADF80400 		strh	r0, [sp, #4]	@ movhi
 888:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3187              		.loc 1 888 3 view .LVU1058
 3188              	.LVL192:
 889:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     
 890:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   scanWindow = htobs(scanWindow);
 3189              		.loc 1 890 3 view .LVU1059
 891:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &scanWindow, 2);
 3190              		.loc 1 891 3 view .LVU1060
 3191 0018 ADF80610 		strh	r1, [sp, #6]	@ movhi
 892:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 2;
 3192              		.loc 1 892 3 view .LVU1061
 3193              	.LVL193:
 893:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 894:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = own_bdaddr_type;
 3194              		.loc 1 894 3 view .LVU1062
 3195              		.loc 1 894 16 is_stmt 0 view .LVU1063
 3196 001c 8DF808C0 		strb	ip, [sp, #8]
 895:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3197              		.loc 1 895 3 is_stmt 1 view .LVU1064
 3198              	.LVL194:
 896:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 897:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_min_interval = htobs(conn_min_interval);
 3199              		.loc 1 897 3 view .LVU1065
 898:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_min_interval, 2);
 3200              		.loc 1 898 3 view .LVU1066
 3201 0020 ADF80930 		strh	r3, [sp, #9]	@ unaligned
 899:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3202              		.loc 1 899 3 view .LVU1067
 3203              	.LVL195:
 900:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 901:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_max_interval = htobs(conn_max_interval);
 3204              		.loc 1 901 3 view .LVU1068
 902:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_max_interval, 2);
 3205              		.loc 1 902 3 view .LVU1069
 3206 0024 BDF8B030 		ldrh	r3, [sp, #176]
 3207              	.LVL196:
 3208              		.loc 1 902 3 is_stmt 0 view .LVU1070
 3209 0028 ADF80B30 		strh	r3, [sp, #11]	@ unaligned
 903:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3210              		.loc 1 903 3 is_stmt 1 view .LVU1071
 3211              	.LVL197:
 904:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 905:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   conn_latency = htobs(conn_latency);
 3212              		.loc 1 905 3 view .LVU1072
 906:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &conn_latency, 2);
 3213              		.loc 1 906 3 view .LVU1073
 3214 002c BDF8B430 		ldrh	r3, [sp, #180]
 3215 0030 ADF80D30 		strh	r3, [sp, #13]	@ unaligned
 907:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3216              		.loc 1 907 3 view .LVU1074
 3217              	.LVL198:
 908:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccVe4NrQ.s 			page 73


 909:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   supervision_timeout = htobs(supervision_timeout);
 3218              		.loc 1 909 3 view .LVU1075
 910:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &supervision_timeout, 2);
 3219              		.loc 1 910 3 view .LVU1076
 3220 0034 BDF8B830 		ldrh	r3, [sp, #184]
 3221 0038 ADF80F30 		strh	r3, [sp, #15]	@ unaligned
 911:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3222              		.loc 1 911 3 view .LVU1077
 3223              	.LVL199:
 912:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 913:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   min_conn_length = htobs(min_conn_length);
 3224              		.loc 1 913 3 view .LVU1078
 914:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &min_conn_length, 2);
 3225              		.loc 1 914 3 view .LVU1079
 3226 003c BDF8BC30 		ldrh	r3, [sp, #188]
 3227 0040 ADF81130 		strh	r3, [sp, #17]	@ unaligned
 915:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3228              		.loc 1 915 3 view .LVU1080
 3229              	.LVL200:
 916:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 917:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   max_conn_length = htobs(max_conn_length);
 3230              		.loc 1 917 3 view .LVU1081
 918:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, &max_conn_length, 2);
 3231              		.loc 1 918 3 view .LVU1082
 3232 0044 BDF8C030 		ldrh	r3, [sp, #192]
 3233 0048 ADF81330 		strh	r3, [sp, #19]	@ unaligned
 919:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  2;
 3234              		.loc 1 919 3 view .LVU1083
 3235              	.LVL201:
 920:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 921:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = use_reconn_addr;
 3236              		.loc 1 921 3 view .LVU1084
 3237              		.loc 1 921 16 is_stmt 0 view .LVU1085
 3238 004c 9DF8C430 		ldrb	r3, [sp, #196]	@ zero_extendqisi2
 3239 0050 8DF81530 		strb	r3, [sp, #21]
 922:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3240              		.loc 1 922 3 is_stmt 1 view .LVU1086
 3241              	.LVL202:
 923:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 924:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, reconn_addr, 6);
 3242              		.loc 1 924 3 view .LVU1087
 3243 0054 2B68     		ldr	r3, [r5]	@ unaligned
 3244 0056 CDF81630 		str	r3, [sp, #22]	@ unaligned
 3245 005a AB88     		ldrh	r3, [r5, #4]	@ unaligned
 3246 005c ADF81A30 		strh	r3, [sp, #26]	@ unaligned
 925:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += 6;
 3247              		.loc 1 925 3 view .LVU1088
 3248              	.LVL203:
 926:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 927:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   buffer[indx] = num_whitelist_entries;
 3249              		.loc 1 927 3 view .LVU1089
 3250              		.loc 1 927 16 is_stmt 0 view .LVU1090
 3251 0060 8DF81C40 		strb	r4, [sp, #28]
 928:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 3252              		.loc 1 928 3 is_stmt 1 view .LVU1091
 3253              	.LVL204:
 929:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
ARM GAS  /tmp/ccVe4NrQ.s 			page 74


 930:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(buffer + indx, addr_array, (num_whitelist_entries*7));
 3254              		.loc 1 930 3 view .LVU1092
 3255 0064 3499     		ldr	r1, [sp, #208]
 3256              	.LVL205:
 3257              		.loc 1 930 3 is_stmt 0 view .LVU1093
 3258 0066 0DF11D00 		add	r0, sp, #29
 3259              	.LVL206:
 3260              		.loc 1 930 3 view .LVU1094
 3261 006a FFF7FEFF 		bl	memcpy
 3262              	.LVL207:
 931:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx +=  num_whitelist_entries * 7;
 3263              		.loc 1 931 3 is_stmt 1 view .LVU1095
 3264              		.loc 1 931 8 is_stmt 0 view .LVU1096
 3265 006e C4EBC404 		rsb	r4, r4, r4, lsl #3
 3266 0072 1934     		adds	r4, r4, #25
 3267 0074 E4B2     		uxtb	r4, r4
 3268              	.LVL208:
 932:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 933:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 3269              		.loc 1 933 3 is_stmt 1 view .LVU1097
 3270 0076 0021     		movs	r1, #0
 3271 0078 2291     		str	r1, [sp, #136]
 3272 007a 2391     		str	r1, [sp, #140]
 3273 007c 2491     		str	r1, [sp, #144]
 3274 007e 2591     		str	r1, [sp, #148]
 3275 0080 2691     		str	r1, [sp, #152]
 3276 0082 2791     		str	r1, [sp, #156]
 934:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3277              		.loc 1 934 3 view .LVU1098
 3278              		.loc 1 934 10 is_stmt 0 view .LVU1099
 3279 0084 3F23     		movs	r3, #63
 3280 0086 ADF88830 		strh	r3, [sp, #136]	@ movhi
 935:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_AUTO_CONN_ESTABLISH_PROC;
 3281              		.loc 1 935 3 is_stmt 1 view .LVU1100
 3282              		.loc 1 935 10 is_stmt 0 view .LVU1101
 3283 008a 9923     		movs	r3, #153
 3284 008c ADF88A30 		strh	r3, [sp, #138]	@ movhi
 936:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = (void *)buffer;
 3285              		.loc 1 936 3 is_stmt 1 view .LVU1102
 3286              		.loc 1 936 13 is_stmt 0 view .LVU1103
 3287 0090 01AB     		add	r3, sp, #4
 3288 0092 2493     		str	r3, [sp, #144]
 937:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = indx;
 3289              		.loc 1 937 3 is_stmt 1 view .LVU1104
 3290              		.loc 1 937 11 is_stmt 0 view .LVU1105
 3291 0094 2594     		str	r4, [sp, #148]
 938:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3292              		.loc 1 938 3 is_stmt 1 view .LVU1106
 3293              		.loc 1 938 12 is_stmt 0 view .LVU1107
 3294 0096 0F23     		movs	r3, #15
 3295 0098 2393     		str	r3, [sp, #140]
 939:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3296              		.loc 1 939 3 is_stmt 1 view .LVU1108
 3297              		.loc 1 939 13 is_stmt 0 view .LVU1109
 3298 009a 0DF18703 		add	r3, sp, #135
 3299 009e 2693     		str	r3, [sp, #152]
 940:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
ARM GAS  /tmp/ccVe4NrQ.s 			page 75


 3300              		.loc 1 940 3 is_stmt 1 view .LVU1110
 3301              		.loc 1 940 11 is_stmt 0 view .LVU1111
 3302 00a0 0123     		movs	r3, #1
 3303 00a2 2793     		str	r3, [sp, #156]
 941:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 942:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3304              		.loc 1 942 3 is_stmt 1 view .LVU1112
 3305              		.loc 1 942 7 is_stmt 0 view .LVU1113
 3306 00a4 22A8     		add	r0, sp, #136
 3307 00a6 FFF7FEFF 		bl	hci_send_req
 3308              	.LVL209:
 3309              		.loc 1 942 6 view .LVU1114
 3310 00aa 0028     		cmp	r0, #0
 3311 00ac 05DB     		blt	.L124
 943:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 944:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 945:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;  
 3312              		.loc 1 945 3 is_stmt 1 view .LVU1115
 3313              		.loc 1 945 10 is_stmt 0 view .LVU1116
 3314 00ae 9DF88700 		ldrb	r0, [sp, #135]	@ zero_extendqisi2
 3315              	.LVL210:
 3316              	.L122:
 946:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3317              		.loc 1 946 1 view .LVU1117
 3318 00b2 29B0     		add	sp, sp, #164
 3319              	.LCFI115:
 3320              		.cfi_remember_state
 3321              		.cfi_def_cfa_offset 12
 3322              		@ sp needed
 3323 00b4 30BD     		pop	{r4, r5, pc}
 3324              	.LVL211:
 3325              	.L123:
 3326              	.LCFI116:
 3327              		.cfi_restore_state
 884:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3328              		.loc 1 884 12 view .LVU1118
 3329 00b6 4220     		movs	r0, #66
 3330              	.LVL212:
 884:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 3331              		.loc 1 884 12 view .LVU1119
 3332 00b8 FBE7     		b	.L122
 3333              	.LVL213:
 3334              	.L124:
 943:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3335              		.loc 1 943 12 view .LVU1120
 3336 00ba FF20     		movs	r0, #255
 3337 00bc F9E7     		b	.L122
 3338              		.cfi_endproc
 3339              	.LFE320:
 3341              		.section	.text.aci_gap_start_general_conn_establish_proc_IDB05A1,"ax",%progbits
 3342              		.align	1
 3343              		.global	aci_gap_start_general_conn_establish_proc_IDB05A1
 3344              		.syntax unified
 3345              		.thumb
 3346              		.thumb_func
 3348              	aci_gap_start_general_conn_establish_proc_IDB05A1:
 3349              	.LVL214:
ARM GAS  /tmp/ccVe4NrQ.s 			page 76


 3350              	.LFB321:
 947:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 948:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_general_conn_establish_proc_IDB05A1(uint8_t scan_type, uint16_t scan_inter
 949:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_address_type, uint8_t filter_duplicates)
 950:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3351              		.loc 1 950 1 is_stmt 1 view -0
 3352              		.cfi_startproc
 3353              		@ args = 4, pretend = 0, frame = 40
 3354              		@ frame_needed = 0, uses_anonymous_args = 0
 3355              		.loc 1 950 1 is_stmt 0 view .LVU1122
 3356 0000 00B5     		push	{lr}
 3357              	.LCFI117:
 3358              		.cfi_def_cfa_offset 4
 3359              		.cfi_offset 14, -4
 3360 0002 8BB0     		sub	sp, sp, #44
 3361              	.LCFI118:
 3362              		.cfi_def_cfa_offset 48
 951:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3363              		.loc 1 951 3 is_stmt 1 view .LVU1123
 952:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_general_conn_establish_proc_cp_IDB05A1 cp;
 3364              		.loc 1 952 3 view .LVU1124
 953:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 3365              		.loc 1 953 3 view .LVU1125
 954:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 955:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
 3366              		.loc 1 955 3 view .LVU1126
 3367              		.loc 1 955 16 is_stmt 0 view .LVU1127
 3368 0004 8DF80800 		strb	r0, [sp, #8]
 956:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 3369              		.loc 1 956 3 is_stmt 1 view .LVU1128
 3370              		.loc 1 956 20 is_stmt 0 view .LVU1129
 3371 0008 ADF80910 		strh	r1, [sp, #9]	@ unaligned
 957:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 3372              		.loc 1 957 3 is_stmt 1 view .LVU1130
 3373              		.loc 1 957 18 is_stmt 0 view .LVU1131
 3374 000c ADF80B20 		strh	r2, [sp, #11]	@ unaligned
 958:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3375              		.loc 1 958 3 is_stmt 1 view .LVU1132
 3376              		.loc 1 958 23 is_stmt 0 view .LVU1133
 3377 0010 8DF80D30 		strb	r3, [sp, #13]
 959:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 3378              		.loc 1 959 3 is_stmt 1 view .LVU1134
 3379              		.loc 1 959 24 is_stmt 0 view .LVU1135
 3380 0014 9DF83030 		ldrb	r3, [sp, #48]	@ zero_extendqisi2
 3381              	.LVL215:
 3382              		.loc 1 959 24 view .LVU1136
 3383 0018 8DF80E30 		strb	r3, [sp, #14]
 960:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 961:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 3384              		.loc 1 961 3 is_stmt 1 view .LVU1137
 3385 001c 0021     		movs	r1, #0
 3386              	.LVL216:
 3387              		.loc 1 961 3 is_stmt 0 view .LVU1138
 3388 001e 0491     		str	r1, [sp, #16]
 3389 0020 0591     		str	r1, [sp, #20]
 3390 0022 0691     		str	r1, [sp, #24]
 3391 0024 0791     		str	r1, [sp, #28]
ARM GAS  /tmp/ccVe4NrQ.s 			page 77


 3392 0026 0891     		str	r1, [sp, #32]
 3393 0028 0991     		str	r1, [sp, #36]
 962:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3394              		.loc 1 962 3 is_stmt 1 view .LVU1139
 3395              		.loc 1 962 10 is_stmt 0 view .LVU1140
 3396 002a 3F23     		movs	r3, #63
 3397 002c ADF81030 		strh	r3, [sp, #16]	@ movhi
 963:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_CONN_ESTABLISH_PROC;
 3398              		.loc 1 963 3 is_stmt 1 view .LVU1141
 3399              		.loc 1 963 10 is_stmt 0 view .LVU1142
 3400 0030 9A23     		movs	r3, #154
 3401 0032 ADF81230 		strh	r3, [sp, #18]	@ movhi
 964:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3402              		.loc 1 964 3 is_stmt 1 view .LVU1143
 3403              		.loc 1 964 13 is_stmt 0 view .LVU1144
 3404 0036 02AB     		add	r3, sp, #8
 3405 0038 0693     		str	r3, [sp, #24]
 965:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3406              		.loc 1 965 3 is_stmt 1 view .LVU1145
 3407              		.loc 1 965 11 is_stmt 0 view .LVU1146
 3408 003a 0723     		movs	r3, #7
 3409 003c 0793     		str	r3, [sp, #28]
 966:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3410              		.loc 1 966 3 is_stmt 1 view .LVU1147
 3411              		.loc 1 966 12 is_stmt 0 view .LVU1148
 3412 003e 0F23     		movs	r3, #15
 3413 0040 0593     		str	r3, [sp, #20]
 967:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3414              		.loc 1 967 3 is_stmt 1 view .LVU1149
 3415              		.loc 1 967 13 is_stmt 0 view .LVU1150
 3416 0042 0DF10703 		add	r3, sp, #7
 3417 0046 0893     		str	r3, [sp, #32]
 968:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3418              		.loc 1 968 3 is_stmt 1 view .LVU1151
 3419              		.loc 1 968 11 is_stmt 0 view .LVU1152
 3420 0048 0123     		movs	r3, #1
 3421 004a 0993     		str	r3, [sp, #36]
 969:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 970:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3422              		.loc 1 970 3 is_stmt 1 view .LVU1153
 3423              		.loc 1 970 7 is_stmt 0 view .LVU1154
 3424 004c 04A8     		add	r0, sp, #16
 3425              	.LVL217:
 3426              		.loc 1 970 7 view .LVU1155
 3427 004e FFF7FEFF 		bl	hci_send_req
 3428              	.LVL218:
 3429              		.loc 1 970 6 view .LVU1156
 3430 0052 0028     		cmp	r0, #0
 3431 0054 04DB     		blt	.L128
 971:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 972:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 973:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3432              		.loc 1 973 3 is_stmt 1 view .LVU1157
 3433              		.loc 1 973 10 is_stmt 0 view .LVU1158
 3434 0056 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 3435              	.L127:
 974:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
ARM GAS  /tmp/ccVe4NrQ.s 			page 78


 3436              		.loc 1 974 1 view .LVU1159
 3437 005a 0BB0     		add	sp, sp, #44
 3438              	.LCFI119:
 3439              		.cfi_remember_state
 3440              		.cfi_def_cfa_offset 4
 3441              		@ sp needed
 3442 005c 5DF804FB 		ldr	pc, [sp], #4
 3443              	.LVL219:
 3444              	.L128:
 3445              	.LCFI120:
 3446              		.cfi_restore_state
 971:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3447              		.loc 1 971 12 view .LVU1160
 3448 0060 FF20     		movs	r0, #255
 3449 0062 FAE7     		b	.L127
 3450              		.cfi_endproc
 3451              	.LFE321:
 3453              		.section	.text.aci_gap_start_general_conn_establish_proc_IDB04A1,"ax",%progbits
 3454              		.align	1
 3455              		.global	aci_gap_start_general_conn_establish_proc_IDB04A1
 3456              		.syntax unified
 3457              		.thumb
 3458              		.thumb_func
 3460              	aci_gap_start_general_conn_establish_proc_IDB04A1:
 3461              	.LVL220:
 3462              	.LFB322:
 975:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 976:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_general_conn_establish_proc_IDB04A1(uint8_t scan_type, uint16_t scan_inter
 977:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_address_type, uint8_t filter_duplicates, uint8_t use_reconn_addr, const tBDAddr 
 978:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3463              		.loc 1 978 1 is_stmt 1 view -0
 3464              		.cfi_startproc
 3465              		@ args = 12, pretend = 0, frame = 48
 3466              		@ frame_needed = 0, uses_anonymous_args = 0
 3467              		.loc 1 978 1 is_stmt 0 view .LVU1162
 3468 0000 10B5     		push	{r4, lr}
 3469              	.LCFI121:
 3470              		.cfi_def_cfa_offset 8
 3471              		.cfi_offset 4, -8
 3472              		.cfi_offset 14, -4
 3473 0002 8CB0     		sub	sp, sp, #48
 3474              	.LCFI122:
 3475              		.cfi_def_cfa_offset 56
 3476 0004 109C     		ldr	r4, [sp, #64]
 979:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3477              		.loc 1 979 3 is_stmt 1 view .LVU1163
 980:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_general_conn_establish_proc_cp_IDB04A1 cp;
 3478              		.loc 1 980 3 view .LVU1164
 981:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 3479              		.loc 1 981 3 view .LVU1165
 982:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 983:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
 3480              		.loc 1 983 3 view .LVU1166
 3481              		.loc 1 983 16 is_stmt 0 view .LVU1167
 3482 0006 8DF80800 		strb	r0, [sp, #8]
 984:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 3483              		.loc 1 984 3 is_stmt 1 view .LVU1168
ARM GAS  /tmp/ccVe4NrQ.s 			page 79


 3484              		.loc 1 984 20 is_stmt 0 view .LVU1169
 3485 000a ADF80910 		strh	r1, [sp, #9]	@ unaligned
 985:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 3486              		.loc 1 985 3 is_stmt 1 view .LVU1170
 3487              		.loc 1 985 18 is_stmt 0 view .LVU1171
 3488 000e ADF80B20 		strh	r2, [sp, #11]	@ unaligned
 986:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3489              		.loc 1 986 3 is_stmt 1 view .LVU1172
 3490              		.loc 1 986 23 is_stmt 0 view .LVU1173
 3491 0012 8DF80D30 		strb	r3, [sp, #13]
 987:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 3492              		.loc 1 987 3 is_stmt 1 view .LVU1174
 3493              		.loc 1 987 24 is_stmt 0 view .LVU1175
 3494 0016 9DF83830 		ldrb	r3, [sp, #56]	@ zero_extendqisi2
 3495              	.LVL221:
 3496              		.loc 1 987 24 view .LVU1176
 3497 001a 8DF80E30 		strb	r3, [sp, #14]
 988:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.use_reconn_addr = use_reconn_addr;
 3498              		.loc 1 988 3 is_stmt 1 view .LVU1177
 3499              		.loc 1 988 22 is_stmt 0 view .LVU1178
 3500 001e 9DF83C30 		ldrb	r3, [sp, #60]	@ zero_extendqisi2
 3501 0022 8DF80F30 		strb	r3, [sp, #15]
 989:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.reconn_addr, reconn_addr, 6);
 3502              		.loc 1 989 3 is_stmt 1 view .LVU1179
 3503 0026 2068     		ldr	r0, [r4]	@ unaligned
 3504              	.LVL222:
 3505              		.loc 1 989 3 is_stmt 0 view .LVU1180
 3506 0028 0490     		str	r0, [sp, #16]
 3507 002a A388     		ldrh	r3, [r4, #4]	@ unaligned
 3508 002c ADF81430 		strh	r3, [sp, #20]	@ unaligned
 990:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
 991:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 3509              		.loc 1 991 3 is_stmt 1 view .LVU1181
 3510 0030 0021     		movs	r1, #0
 3511              	.LVL223:
 3512              		.loc 1 991 3 is_stmt 0 view .LVU1182
 3513 0032 0691     		str	r1, [sp, #24]
 3514 0034 0791     		str	r1, [sp, #28]
 3515 0036 0891     		str	r1, [sp, #32]
 3516 0038 0991     		str	r1, [sp, #36]
 3517 003a 0A91     		str	r1, [sp, #40]
 3518 003c 0B91     		str	r1, [sp, #44]
 992:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3519              		.loc 1 992 3 is_stmt 1 view .LVU1183
 3520              		.loc 1 992 10 is_stmt 0 view .LVU1184
 3521 003e 3F23     		movs	r3, #63
 3522 0040 ADF81830 		strh	r3, [sp, #24]	@ movhi
 993:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_GENERAL_CONN_ESTABLISH_PROC;
 3523              		.loc 1 993 3 is_stmt 1 view .LVU1185
 3524              		.loc 1 993 10 is_stmt 0 view .LVU1186
 3525 0044 9A23     		movs	r3, #154
 3526 0046 ADF81A30 		strh	r3, [sp, #26]	@ movhi
 994:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3527              		.loc 1 994 3 is_stmt 1 view .LVU1187
 3528              		.loc 1 994 13 is_stmt 0 view .LVU1188
 3529 004a 02AB     		add	r3, sp, #8
 3530              	.LVL224:
ARM GAS  /tmp/ccVe4NrQ.s 			page 80


 3531              		.loc 1 994 13 view .LVU1189
 3532 004c 0893     		str	r3, [sp, #32]
 995:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3533              		.loc 1 995 3 is_stmt 1 view .LVU1190
 3534              		.loc 1 995 11 is_stmt 0 view .LVU1191
 3535 004e 0E23     		movs	r3, #14
 3536              	.LVL225:
 3537              		.loc 1 995 11 view .LVU1192
 3538 0050 0993     		str	r3, [sp, #36]
 996:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3539              		.loc 1 996 3 is_stmt 1 view .LVU1193
 3540              		.loc 1 996 12 is_stmt 0 view .LVU1194
 3541 0052 0F23     		movs	r3, #15
 3542 0054 0793     		str	r3, [sp, #28]
 997:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3543              		.loc 1 997 3 is_stmt 1 view .LVU1195
 3544              		.loc 1 997 13 is_stmt 0 view .LVU1196
 3545 0056 0DF10703 		add	r3, sp, #7
 3546 005a 0A93     		str	r3, [sp, #40]
 998:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3547              		.loc 1 998 3 is_stmt 1 view .LVU1197
 3548              		.loc 1 998 11 is_stmt 0 view .LVU1198
 3549 005c 0123     		movs	r3, #1
 3550 005e 0B93     		str	r3, [sp, #44]
 999:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1000:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3551              		.loc 1 1000 3 is_stmt 1 view .LVU1199
 3552              		.loc 1 1000 7 is_stmt 0 view .LVU1200
 3553 0060 06A8     		add	r0, sp, #24
 3554 0062 FFF7FEFF 		bl	hci_send_req
 3555              	.LVL226:
 3556              		.loc 1 1000 6 view .LVU1201
 3557 0066 0028     		cmp	r0, #0
 3558 0068 03DB     		blt	.L132
1001:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1002:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1003:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3559              		.loc 1 1003 3 is_stmt 1 view .LVU1202
 3560              		.loc 1 1003 10 is_stmt 0 view .LVU1203
 3561 006a 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 3562              	.L131:
1004:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3563              		.loc 1 1004 1 view .LVU1204
 3564 006e 0CB0     		add	sp, sp, #48
 3565              	.LCFI123:
 3566              		.cfi_remember_state
 3567              		.cfi_def_cfa_offset 8
 3568              		@ sp needed
 3569 0070 10BD     		pop	{r4, pc}
 3570              	.LVL227:
 3571              	.L132:
 3572              	.LCFI124:
 3573              		.cfi_restore_state
1001:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3574              		.loc 1 1001 12 view .LVU1205
 3575 0072 FF20     		movs	r0, #255
 3576 0074 FBE7     		b	.L131
ARM GAS  /tmp/ccVe4NrQ.s 			page 81


 3577              		.cfi_endproc
 3578              	.LFE322:
 3580              		.section	.text.aci_gap_start_selective_conn_establish_proc,"ax",%progbits
 3581              		.align	1
 3582              		.global	aci_gap_start_selective_conn_establish_proc
 3583              		.syntax unified
 3584              		.thumb
 3585              		.thumb_func
 3587              	aci_gap_start_selective_conn_establish_proc:
 3588              	.LVL228:
 3589              	.LFB323:
1005:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1006:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_selective_conn_establish_proc(uint8_t scan_type, uint16_t scan_interval, u
1007:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_address_type, uint8_t filter_duplicates, uint8_t num_whitelist_entries,
1008:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                          const uint8_t *addr_array)
1009:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3590              		.loc 1 1009 1 is_stmt 1 view -0
 3591              		.cfi_startproc
 3592              		@ args = 12, pretend = 0, frame = 160
 3593              		@ frame_needed = 0, uses_anonymous_args = 0
 3594              		.loc 1 1009 1 is_stmt 0 view .LVU1207
 3595 0000 10B5     		push	{r4, lr}
 3596              	.LCFI125:
 3597              		.cfi_def_cfa_offset 8
 3598              		.cfi_offset 4, -8
 3599              		.cfi_offset 14, -4
 3600 0002 A8B0     		sub	sp, sp, #160
 3601              	.LCFI126:
 3602              		.cfi_def_cfa_offset 168
 3603 0004 9DF8ACC0 		ldrb	ip, [sp, #172]	@ zero_extendqisi2
1010:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3604              		.loc 1 1010 3 is_stmt 1 view .LVU1208
1011:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_selective_conn_establish_proc_cp cp;
 3605              		.loc 1 1011 3 view .LVU1209
1012:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 3606              		.loc 1 1012 3 view .LVU1210
1013:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1014:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (((num_whitelist_entries*7)+GAP_START_SELECTIVE_CONN_ESTABLISH_PROC_CP_SIZE) > HCI_MAX_PAYLOAD
 3607              		.loc 1 1014 3 view .LVU1211
 3608              		.loc 1 1014 30 is_stmt 0 view .LVU1212
 3609 0008 CCEBCC04 		rsb	r4, ip, ip, lsl #3
 3610              		.loc 1 1014 6 view .LVU1213
 3611 000c 782C     		cmp	r4, #120
 3612 000e 33DC     		bgt	.L136
1015:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
1016:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1017:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
 3613              		.loc 1 1017 3 is_stmt 1 view .LVU1214
 3614              		.loc 1 1017 16 is_stmt 0 view .LVU1215
 3615 0010 8DF80800 		strb	r0, [sp, #8]
1018:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = htobs(scan_interval);
 3616              		.loc 1 1018 3 is_stmt 1 view .LVU1216
 3617              		.loc 1 1018 20 is_stmt 0 view .LVU1217
 3618 0014 ADF80910 		strh	r1, [sp, #9]	@ unaligned
1019:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = htobs(scan_window);
 3619              		.loc 1 1019 3 is_stmt 1 view .LVU1218
 3620              		.loc 1 1019 18 is_stmt 0 view .LVU1219
ARM GAS  /tmp/ccVe4NrQ.s 			page 82


 3621 0018 ADF80B20 		strh	r2, [sp, #11]	@ unaligned
1020:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 3622              		.loc 1 1020 3 is_stmt 1 view .LVU1220
 3623              		.loc 1 1020 23 is_stmt 0 view .LVU1221
 3624 001c 8DF80D30 		strb	r3, [sp, #13]
1021:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 3625              		.loc 1 1021 3 is_stmt 1 view .LVU1222
 3626              		.loc 1 1021 24 is_stmt 0 view .LVU1223
 3627 0020 9DF8A830 		ldrb	r3, [sp, #168]	@ zero_extendqisi2
 3628              	.LVL229:
 3629              		.loc 1 1021 24 view .LVU1224
 3630 0024 8DF80E30 		strb	r3, [sp, #14]
1022:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.num_whitelist_entries = num_whitelist_entries;  
 3631              		.loc 1 1022 3 is_stmt 1 view .LVU1225
 3632              		.loc 1 1022 28 is_stmt 0 view .LVU1226
 3633 0028 8DF80FC0 		strb	ip, [sp, #15]
1023:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1024:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.addr_array, addr_array, (num_whitelist_entries*7));
 3634              		.loc 1 1024 3 is_stmt 1 view .LVU1227
 3635 002c 2246     		mov	r2, r4
 3636              	.LVL230:
 3637              		.loc 1 1024 3 is_stmt 0 view .LVU1228
 3638 002e 2C99     		ldr	r1, [sp, #176]
 3639              	.LVL231:
 3640              		.loc 1 1024 3 view .LVU1229
 3641 0030 04A8     		add	r0, sp, #16
 3642              	.LVL232:
 3643              		.loc 1 1024 3 view .LVU1230
 3644 0032 FFF7FEFF 		bl	memcpy
 3645              	.LVL233:
1025:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1026:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 3646              		.loc 1 1026 3 is_stmt 1 view .LVU1231
 3647 0036 0021     		movs	r1, #0
 3648 0038 2291     		str	r1, [sp, #136]
 3649 003a 2391     		str	r1, [sp, #140]
 3650 003c 2491     		str	r1, [sp, #144]
 3651 003e 2591     		str	r1, [sp, #148]
 3652 0040 2691     		str	r1, [sp, #152]
 3653 0042 2791     		str	r1, [sp, #156]
1027:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3654              		.loc 1 1027 3 view .LVU1232
 3655              		.loc 1 1027 10 is_stmt 0 view .LVU1233
 3656 0044 3F23     		movs	r3, #63
 3657 0046 ADF88830 		strh	r3, [sp, #136]	@ movhi
1028:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_SELECTIVE_CONN_ESTABLISH_PROC;
 3658              		.loc 1 1028 3 is_stmt 1 view .LVU1234
 3659              		.loc 1 1028 10 is_stmt 0 view .LVU1235
 3660 004a 9B23     		movs	r3, #155
 3661 004c ADF88A30 		strh	r3, [sp, #138]	@ movhi
1029:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3662              		.loc 1 1029 3 is_stmt 1 view .LVU1236
 3663              		.loc 1 1029 13 is_stmt 0 view .LVU1237
 3664 0050 02AB     		add	r3, sp, #8
 3665 0052 2493     		str	r3, [sp, #144]
1030:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = GAP_START_SELECTIVE_CONN_ESTABLISH_PROC_CP_SIZE + (num_whitelist_entries*7);
 3666              		.loc 1 1030 3 is_stmt 1 view .LVU1238
ARM GAS  /tmp/ccVe4NrQ.s 			page 83


 3667              		.loc 1 1030 61 is_stmt 0 view .LVU1239
 3668 0054 0834     		adds	r4, r4, #8
 3669              		.loc 1 1030 11 view .LVU1240
 3670 0056 2594     		str	r4, [sp, #148]
1031:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3671              		.loc 1 1031 3 is_stmt 1 view .LVU1241
 3672              		.loc 1 1031 12 is_stmt 0 view .LVU1242
 3673 0058 0F23     		movs	r3, #15
 3674 005a 2393     		str	r3, [sp, #140]
1032:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3675              		.loc 1 1032 3 is_stmt 1 view .LVU1243
 3676              		.loc 1 1032 13 is_stmt 0 view .LVU1244
 3677 005c 0DF10703 		add	r3, sp, #7
 3678 0060 2693     		str	r3, [sp, #152]
1033:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3679              		.loc 1 1033 3 is_stmt 1 view .LVU1245
 3680              		.loc 1 1033 11 is_stmt 0 view .LVU1246
 3681 0062 0123     		movs	r3, #1
 3682 0064 2793     		str	r3, [sp, #156]
1034:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1035:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3683              		.loc 1 1035 3 is_stmt 1 view .LVU1247
 3684              		.loc 1 1035 7 is_stmt 0 view .LVU1248
 3685 0066 22A8     		add	r0, sp, #136
 3686 0068 FFF7FEFF 		bl	hci_send_req
 3687              	.LVL234:
 3688              		.loc 1 1035 6 view .LVU1249
 3689 006c 0028     		cmp	r0, #0
 3690 006e 05DB     		blt	.L137
1036:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1037:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1038:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3691              		.loc 1 1038 3 is_stmt 1 view .LVU1250
 3692              		.loc 1 1038 10 is_stmt 0 view .LVU1251
 3693 0070 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 3694              	.L135:
1039:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3695              		.loc 1 1039 1 view .LVU1252
 3696 0074 28B0     		add	sp, sp, #160
 3697              	.LCFI127:
 3698              		.cfi_remember_state
 3699              		.cfi_def_cfa_offset 8
 3700              		@ sp needed
 3701 0076 10BD     		pop	{r4, pc}
 3702              	.LVL235:
 3703              	.L136:
 3704              	.LCFI128:
 3705              		.cfi_restore_state
1015:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3706              		.loc 1 1015 12 view .LVU1253
 3707 0078 4220     		movs	r0, #66
 3708              	.LVL236:
1015:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 3709              		.loc 1 1015 12 view .LVU1254
 3710 007a FBE7     		b	.L135
 3711              	.LVL237:
 3712              	.L137:
ARM GAS  /tmp/ccVe4NrQ.s 			page 84


1036:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3713              		.loc 1 1036 12 view .LVU1255
 3714 007c FF20     		movs	r0, #255
 3715 007e F9E7     		b	.L135
 3716              		.cfi_endproc
 3717              	.LFE323:
 3719              		.section	.text.aci_gap_create_connection,"ax",%progbits
 3720              		.align	1
 3721              		.global	aci_gap_create_connection
 3722              		.syntax unified
 3723              		.thumb
 3724              		.thumb_func
 3726              	aci_gap_create_connection:
 3727              	.LVL238:
 3728              	.LFB324:
1040:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1041:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_create_connection(uint16_t scanInterval, uint16_t scanWindow,
1042:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint8_t peer_bdaddr_type, tBDAddr peer_bdaddr,	
1043:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint8_t own_bdaddr_type, uint16_t conn_min_interval,	
1044:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t conn_max_interval, uint16_t conn_latency,	
1045:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t supervision_timeout, uint16_t min_conn_length, 
1046:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				     uint16_t max_conn_length)
1047:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3729              		.loc 1 1047 1 is_stmt 1 view -0
 3730              		.cfi_startproc
 3731              		@ args = 28, pretend = 0, frame = 56
 3732              		@ frame_needed = 0, uses_anonymous_args = 0
 3733              		.loc 1 1047 1 is_stmt 0 view .LVU1257
 3734 0000 00B5     		push	{lr}
 3735              	.LCFI129:
 3736              		.cfi_def_cfa_offset 4
 3737              		.cfi_offset 14, -4
 3738 0002 8FB0     		sub	sp, sp, #60
 3739              	.LCFI130:
 3740              		.cfi_def_cfa_offset 64
1048:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3741              		.loc 1 1048 3 is_stmt 1 view .LVU1258
1049:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_create_connection_cp cp;
 3742              		.loc 1 1049 3 view .LVU1259
1050:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 3743              		.loc 1 1050 3 view .LVU1260
1051:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1052:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanInterval = htobs(scanInterval);
 3744              		.loc 1 1052 3 view .LVU1261
 3745              		.loc 1 1052 19 is_stmt 0 view .LVU1262
 3746 0004 ADF80800 		strh	r0, [sp, #8]	@ movhi
1053:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scanWindow = htobs(scanWindow);
 3747              		.loc 1 1053 3 is_stmt 1 view .LVU1263
 3748              		.loc 1 1053 17 is_stmt 0 view .LVU1264
 3749 0008 ADF80A10 		strh	r1, [sp, #10]	@ movhi
1054:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.peer_bdaddr_type = peer_bdaddr_type;
 3750              		.loc 1 1054 3 is_stmt 1 view .LVU1265
 3751              		.loc 1 1054 23 is_stmt 0 view .LVU1266
 3752 000c 8DF80C20 		strb	r2, [sp, #12]
1055:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_bdaddr, peer_bdaddr, 6);
 3753              		.loc 1 1055 3 is_stmt 1 view .LVU1267
 3754 0010 1A68     		ldr	r2, [r3]	@ unaligned
ARM GAS  /tmp/ccVe4NrQ.s 			page 85


 3755              	.LVL239:
 3756              		.loc 1 1055 3 is_stmt 0 view .LVU1268
 3757 0012 CDF80D20 		str	r2, [sp, #13]	@ unaligned
 3758 0016 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 3759              	.LVL240:
 3760              		.loc 1 1055 3 view .LVU1269
 3761 0018 ADF81130 		strh	r3, [sp, #17]	@ unaligned
1056:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_bdaddr_type = own_bdaddr_type;
 3762              		.loc 1 1056 3 is_stmt 1 view .LVU1270
 3763              		.loc 1 1056 22 is_stmt 0 view .LVU1271
 3764 001c 9DF84030 		ldrb	r3, [sp, #64]	@ zero_extendqisi2
 3765 0020 8DF81330 		strb	r3, [sp, #19]
1057:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 3766              		.loc 1 1057 3 is_stmt 1 view .LVU1272
 3767              		.loc 1 1057 24 is_stmt 0 view .LVU1273
 3768 0024 BDF84430 		ldrh	r3, [sp, #68]
 3769 0028 ADF81430 		strh	r3, [sp, #20]	@ movhi
1058:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
 3770              		.loc 1 1058 3 is_stmt 1 view .LVU1274
 3771              		.loc 1 1058 24 is_stmt 0 view .LVU1275
 3772 002c BDF84830 		ldrh	r3, [sp, #72]
 3773 0030 ADF81630 		strh	r3, [sp, #22]	@ movhi
1059:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 3774              		.loc 1 1059 3 is_stmt 1 view .LVU1276
 3775              		.loc 1 1059 19 is_stmt 0 view .LVU1277
 3776 0034 BDF84C30 		ldrh	r3, [sp, #76]
 3777 0038 ADF81830 		strh	r3, [sp, #24]	@ movhi
1060:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 3778              		.loc 1 1060 3 is_stmt 1 view .LVU1278
 3779              		.loc 1 1060 26 is_stmt 0 view .LVU1279
 3780 003c BDF85030 		ldrh	r3, [sp, #80]
 3781 0040 ADF81A30 		strh	r3, [sp, #26]	@ movhi
1061:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 3782              		.loc 1 1061 3 is_stmt 1 view .LVU1280
 3783              		.loc 1 1061 22 is_stmt 0 view .LVU1281
 3784 0044 BDF85430 		ldrh	r3, [sp, #84]
 3785 0048 ADF81C30 		strh	r3, [sp, #28]	@ movhi
1062:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 3786              		.loc 1 1062 3 is_stmt 1 view .LVU1282
 3787              		.loc 1 1062 22 is_stmt 0 view .LVU1283
 3788 004c BDF85830 		ldrh	r3, [sp, #88]
 3789 0050 ADF81E30 		strh	r3, [sp, #30]	@ movhi
1063:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1064:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 3790              		.loc 1 1064 3 is_stmt 1 view .LVU1284
 3791 0054 0021     		movs	r1, #0
 3792              	.LVL241:
 3793              		.loc 1 1064 3 is_stmt 0 view .LVU1285
 3794 0056 0891     		str	r1, [sp, #32]
 3795 0058 0991     		str	r1, [sp, #36]
 3796 005a 0A91     		str	r1, [sp, #40]
 3797 005c 0B91     		str	r1, [sp, #44]
 3798 005e 0C91     		str	r1, [sp, #48]
 3799 0060 0D91     		str	r1, [sp, #52]
1065:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3800              		.loc 1 1065 3 is_stmt 1 view .LVU1286
 3801              		.loc 1 1065 10 is_stmt 0 view .LVU1287
ARM GAS  /tmp/ccVe4NrQ.s 			page 86


 3802 0062 3F23     		movs	r3, #63
 3803 0064 ADF82030 		strh	r3, [sp, #32]	@ movhi
1066:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_CREATE_CONNECTION;
 3804              		.loc 1 1066 3 is_stmt 1 view .LVU1288
 3805              		.loc 1 1066 10 is_stmt 0 view .LVU1289
 3806 0068 9C23     		movs	r3, #156
 3807 006a ADF82230 		strh	r3, [sp, #34]	@ movhi
1067:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 3808              		.loc 1 1067 3 is_stmt 1 view .LVU1290
 3809              		.loc 1 1067 13 is_stmt 0 view .LVU1291
 3810 006e 02AB     		add	r3, sp, #8
 3811 0070 0A93     		str	r3, [sp, #40]
1068:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 3812              		.loc 1 1068 3 is_stmt 1 view .LVU1292
 3813              		.loc 1 1068 11 is_stmt 0 view .LVU1293
 3814 0072 1823     		movs	r3, #24
 3815 0074 0B93     		str	r3, [sp, #44]
1069:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 3816              		.loc 1 1069 3 is_stmt 1 view .LVU1294
 3817              		.loc 1 1069 12 is_stmt 0 view .LVU1295
 3818 0076 0F23     		movs	r3, #15
 3819 0078 0993     		str	r3, [sp, #36]
1070:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3820              		.loc 1 1070 3 is_stmt 1 view .LVU1296
 3821              		.loc 1 1070 13 is_stmt 0 view .LVU1297
 3822 007a 0DF10703 		add	r3, sp, #7
 3823 007e 0C93     		str	r3, [sp, #48]
1071:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3824              		.loc 1 1071 3 is_stmt 1 view .LVU1298
 3825              		.loc 1 1071 11 is_stmt 0 view .LVU1299
 3826 0080 0123     		movs	r3, #1
 3827 0082 0D93     		str	r3, [sp, #52]
1072:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1073:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3828              		.loc 1 1073 3 is_stmt 1 view .LVU1300
 3829              		.loc 1 1073 7 is_stmt 0 view .LVU1301
 3830 0084 08A8     		add	r0, sp, #32
 3831              	.LVL242:
 3832              		.loc 1 1073 7 view .LVU1302
 3833 0086 FFF7FEFF 		bl	hci_send_req
 3834              	.LVL243:
 3835              		.loc 1 1073 6 view .LVU1303
 3836 008a 0028     		cmp	r0, #0
 3837 008c 04DB     		blt	.L141
1074:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1075:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1076:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3838              		.loc 1 1076 3 is_stmt 1 view .LVU1304
 3839              		.loc 1 1076 10 is_stmt 0 view .LVU1305
 3840 008e 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 3841              	.L140:
1077:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3842              		.loc 1 1077 1 view .LVU1306
 3843 0092 0FB0     		add	sp, sp, #60
 3844              	.LCFI131:
 3845              		.cfi_remember_state
 3846              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccVe4NrQ.s 			page 87


 3847              		@ sp needed
 3848 0094 5DF804FB 		ldr	pc, [sp], #4
 3849              	.LVL244:
 3850              	.L141:
 3851              	.LCFI132:
 3852              		.cfi_restore_state
1074:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3853              		.loc 1 1074 12 view .LVU1307
 3854 0098 FF20     		movs	r0, #255
 3855 009a FAE7     		b	.L140
 3856              		.cfi_endproc
 3857              	.LFE324:
 3859              		.section	.text.aci_gap_terminate_gap_procedure,"ax",%progbits
 3860              		.align	1
 3861              		.global	aci_gap_terminate_gap_procedure
 3862              		.syntax unified
 3863              		.thumb
 3864              		.thumb_func
 3866              	aci_gap_terminate_gap_procedure:
 3867              	.LVL245:
 3868              	.LFB325:
1078:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1079:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_terminate_gap_procedure(uint8_t procedure_code)
1080:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3869              		.loc 1 1080 1 is_stmt 1 view -0
 3870              		.cfi_startproc
 3871              		@ args = 0, pretend = 0, frame = 40
 3872              		@ frame_needed = 0, uses_anonymous_args = 0
 3873              		.loc 1 1080 1 is_stmt 0 view .LVU1309
 3874 0000 00B5     		push	{lr}
 3875              	.LCFI133:
 3876              		.cfi_def_cfa_offset 4
 3877              		.cfi_offset 14, -4
 3878 0002 8BB0     		sub	sp, sp, #44
 3879              	.LCFI134:
 3880              		.cfi_def_cfa_offset 48
 3881 0004 8DF80700 		strb	r0, [sp, #7]
1081:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3882              		.loc 1 1081 3 is_stmt 1 view .LVU1310
1082:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 3883              		.loc 1 1082 3 view .LVU1311
1083:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1084:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 3884              		.loc 1 1084 3 view .LVU1312
 3885 0008 0021     		movs	r1, #0
 3886 000a 0491     		str	r1, [sp, #16]
 3887 000c 0591     		str	r1, [sp, #20]
 3888 000e 0691     		str	r1, [sp, #24]
 3889 0010 0791     		str	r1, [sp, #28]
 3890 0012 0891     		str	r1, [sp, #32]
 3891 0014 0991     		str	r1, [sp, #36]
1085:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 3892              		.loc 1 1085 3 view .LVU1313
 3893              		.loc 1 1085 10 is_stmt 0 view .LVU1314
 3894 0016 3F23     		movs	r3, #63
 3895 0018 ADF81030 		strh	r3, [sp, #16]	@ movhi
1086:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_TERMINATE_GAP_PROCEDURE;
ARM GAS  /tmp/ccVe4NrQ.s 			page 88


 3896              		.loc 1 1086 3 is_stmt 1 view .LVU1315
 3897              		.loc 1 1086 10 is_stmt 0 view .LVU1316
 3898 001c 9D23     		movs	r3, #157
 3899 001e ADF81230 		strh	r3, [sp, #18]	@ movhi
1087:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &procedure_code;
 3900              		.loc 1 1087 3 is_stmt 1 view .LVU1317
 3901              		.loc 1 1087 13 is_stmt 0 view .LVU1318
 3902 0022 0DF10703 		add	r3, sp, #7
 3903 0026 0693     		str	r3, [sp, #24]
1088:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = 1;
 3904              		.loc 1 1088 3 is_stmt 1 view .LVU1319
 3905              		.loc 1 1088 11 is_stmt 0 view .LVU1320
 3906 0028 0123     		movs	r3, #1
 3907 002a 0793     		str	r3, [sp, #28]
1089:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 3908              		.loc 1 1089 3 is_stmt 1 view .LVU1321
 3909              		.loc 1 1089 13 is_stmt 0 view .LVU1322
 3910 002c 0DF10F02 		add	r2, sp, #15
 3911 0030 0892     		str	r2, [sp, #32]
1090:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 3912              		.loc 1 1090 3 is_stmt 1 view .LVU1323
 3913              		.loc 1 1090 11 is_stmt 0 view .LVU1324
 3914 0032 0993     		str	r3, [sp, #36]
1091:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1092:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 3915              		.loc 1 1092 3 is_stmt 1 view .LVU1325
 3916              		.loc 1 1092 7 is_stmt 0 view .LVU1326
 3917 0034 04A8     		add	r0, sp, #16
 3918              	.LVL246:
 3919              		.loc 1 1092 7 view .LVU1327
 3920 0036 FFF7FEFF 		bl	hci_send_req
 3921              	.LVL247:
 3922              		.loc 1 1092 6 view .LVU1328
 3923 003a 0028     		cmp	r0, #0
 3924 003c 04DB     		blt	.L145
1093:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1094:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1095:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 3925              		.loc 1 1095 3 is_stmt 1 view .LVU1329
 3926              		.loc 1 1095 10 is_stmt 0 view .LVU1330
 3927 003e 9DF80F00 		ldrb	r0, [sp, #15]	@ zero_extendqisi2
 3928              	.L144:
1096:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1097:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 3929              		.loc 1 1097 1 view .LVU1331
 3930 0042 0BB0     		add	sp, sp, #44
 3931              	.LCFI135:
 3932              		.cfi_remember_state
 3933              		.cfi_def_cfa_offset 4
 3934              		@ sp needed
 3935 0044 5DF804FB 		ldr	pc, [sp], #4
 3936              	.L145:
 3937              	.LCFI136:
 3938              		.cfi_restore_state
1093:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 3939              		.loc 1 1093 12 view .LVU1332
 3940 0048 FF20     		movs	r0, #255
ARM GAS  /tmp/ccVe4NrQ.s 			page 89


 3941 004a FAE7     		b	.L144
 3942              		.cfi_endproc
 3943              	.LFE325:
 3945              		.section	.text.aci_gap_start_connection_update,"ax",%progbits
 3946              		.align	1
 3947              		.global	aci_gap_start_connection_update
 3948              		.syntax unified
 3949              		.thumb
 3950              		.thumb_func
 3952              	aci_gap_start_connection_update:
 3953              	.LVL248:
 3954              	.LFB326:
1098:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1099:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_connection_update(uint16_t conn_handle, uint16_t conn_min_interval,	
1100:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                            uint16_t conn_max_interval, uint16_t conn_latency,	
1101:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                            uint16_t supervision_timeout, uint16_t min_conn_length, 
1102:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                            uint16_t max_conn_length)
1103:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 3955              		.loc 1 1103 1 is_stmt 1 view -0
 3956              		.cfi_startproc
 3957              		@ args = 12, pretend = 0, frame = 48
 3958              		@ frame_needed = 0, uses_anonymous_args = 0
 3959              		.loc 1 1103 1 is_stmt 0 view .LVU1334
 3960 0000 00B5     		push	{lr}
 3961              	.LCFI137:
 3962              		.cfi_def_cfa_offset 4
 3963              		.cfi_offset 14, -4
 3964 0002 8DB0     		sub	sp, sp, #52
 3965              	.LCFI138:
 3966              		.cfi_def_cfa_offset 56
1104:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 3967              		.loc 1 1104 3 is_stmt 1 view .LVU1335
1105:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_connection_update_cp cp;
 3968              		.loc 1 1105 3 view .LVU1336
1106:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 3969              		.loc 1 1106 3 view .LVU1337
1107:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1108:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 3970              		.loc 1 1108 3 view .LVU1338
 3971              		.loc 1 1108 18 is_stmt 0 view .LVU1339
 3972 0004 ADF80800 		strh	r0, [sp, #8]	@ movhi
1109:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_min_interval = htobs(conn_min_interval);
 3973              		.loc 1 1109 3 is_stmt 1 view .LVU1340
 3974              		.loc 1 1109 24 is_stmt 0 view .LVU1341
 3975 0008 ADF80A10 		strh	r1, [sp, #10]	@ movhi
1110:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_max_interval = htobs(conn_max_interval);
 3976              		.loc 1 1110 3 is_stmt 1 view .LVU1342
 3977              		.loc 1 1110 24 is_stmt 0 view .LVU1343
 3978 000c ADF80C20 		strh	r2, [sp, #12]	@ movhi
1111:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_latency = htobs(conn_latency);
 3979              		.loc 1 1111 3 is_stmt 1 view .LVU1344
 3980              		.loc 1 1111 19 is_stmt 0 view .LVU1345
 3981 0010 ADF80E30 		strh	r3, [sp, #14]	@ movhi
1112:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.supervision_timeout = htobs(supervision_timeout);
 3982              		.loc 1 1112 3 is_stmt 1 view .LVU1346
 3983              		.loc 1 1112 26 is_stmt 0 view .LVU1347
 3984 0014 BDF83830 		ldrh	r3, [sp, #56]
ARM GAS  /tmp/ccVe4NrQ.s 			page 90


 3985              	.LVL249:
 3986              		.loc 1 1112 26 view .LVU1348
 3987 0018 ADF81030 		strh	r3, [sp, #16]	@ movhi
1113:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.min_conn_length = htobs(min_conn_length);
 3988              		.loc 1 1113 3 is_stmt 1 view .LVU1349
 3989              		.loc 1 1113 22 is_stmt 0 view .LVU1350
 3990 001c BDF83C30 		ldrh	r3, [sp, #60]
 3991 0020 ADF81230 		strh	r3, [sp, #18]	@ movhi
1114:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.max_conn_length = htobs(max_conn_length);
 3992              		.loc 1 1114 3 is_stmt 1 view .LVU1351
 3993              		.loc 1 1114 22 is_stmt 0 view .LVU1352
 3994 0024 BDF84030 		ldrh	r3, [sp, #64]
 3995 0028 ADF81430 		strh	r3, [sp, #20]	@ movhi
1115:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1116:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 3996              		.loc 1 1116 3 is_stmt 1 view .LVU1353
 3997 002c 0021     		movs	r1, #0
 3998              	.LVL250:
 3999              		.loc 1 1116 3 is_stmt 0 view .LVU1354
 4000 002e 0691     		str	r1, [sp, #24]
 4001 0030 0791     		str	r1, [sp, #28]
 4002 0032 0891     		str	r1, [sp, #32]
 4003 0034 0991     		str	r1, [sp, #36]
 4004 0036 0A91     		str	r1, [sp, #40]
 4005 0038 0B91     		str	r1, [sp, #44]
1117:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4006              		.loc 1 1117 3 is_stmt 1 view .LVU1355
 4007              		.loc 1 1117 10 is_stmt 0 view .LVU1356
 4008 003a 3F23     		movs	r3, #63
 4009 003c ADF81830 		strh	r3, [sp, #24]	@ movhi
1118:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_CONNECTION_UPDATE;
 4010              		.loc 1 1118 3 is_stmt 1 view .LVU1357
 4011              		.loc 1 1118 10 is_stmt 0 view .LVU1358
 4012 0040 9E23     		movs	r3, #158
 4013 0042 ADF81A30 		strh	r3, [sp, #26]	@ movhi
1119:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4014              		.loc 1 1119 3 is_stmt 1 view .LVU1359
 4015              		.loc 1 1119 13 is_stmt 0 view .LVU1360
 4016 0046 02AB     		add	r3, sp, #8
 4017 0048 0893     		str	r3, [sp, #32]
1120:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4018              		.loc 1 1120 3 is_stmt 1 view .LVU1361
 4019              		.loc 1 1120 11 is_stmt 0 view .LVU1362
 4020 004a 0E23     		movs	r3, #14
 4021 004c 0993     		str	r3, [sp, #36]
1121:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4022              		.loc 1 1121 3 is_stmt 1 view .LVU1363
 4023              		.loc 1 1121 12 is_stmt 0 view .LVU1364
 4024 004e 0F23     		movs	r3, #15
 4025 0050 0793     		str	r3, [sp, #28]
1122:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4026              		.loc 1 1122 3 is_stmt 1 view .LVU1365
 4027              		.loc 1 1122 13 is_stmt 0 view .LVU1366
 4028 0052 0DF10703 		add	r3, sp, #7
 4029 0056 0A93     		str	r3, [sp, #40]
1123:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4030              		.loc 1 1123 3 is_stmt 1 view .LVU1367
ARM GAS  /tmp/ccVe4NrQ.s 			page 91


 4031              		.loc 1 1123 11 is_stmt 0 view .LVU1368
 4032 0058 0123     		movs	r3, #1
 4033 005a 0B93     		str	r3, [sp, #44]
1124:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1125:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4034              		.loc 1 1125 3 is_stmt 1 view .LVU1369
 4035              		.loc 1 1125 7 is_stmt 0 view .LVU1370
 4036 005c 06A8     		add	r0, sp, #24
 4037              	.LVL251:
 4038              		.loc 1 1125 7 view .LVU1371
 4039 005e FFF7FEFF 		bl	hci_send_req
 4040              	.LVL252:
 4041              		.loc 1 1125 6 view .LVU1372
 4042 0062 0028     		cmp	r0, #0
 4043 0064 04DB     		blt	.L149
1126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1127:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1128:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4044              		.loc 1 1128 3 is_stmt 1 view .LVU1373
 4045              		.loc 1 1128 10 is_stmt 0 view .LVU1374
 4046 0066 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 4047              	.L148:
1129:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4048              		.loc 1 1129 1 view .LVU1375
 4049 006a 0DB0     		add	sp, sp, #52
 4050              	.LCFI139:
 4051              		.cfi_remember_state
 4052              		.cfi_def_cfa_offset 4
 4053              		@ sp needed
 4054 006c 5DF804FB 		ldr	pc, [sp], #4
 4055              	.LVL253:
 4056              	.L149:
 4057              	.LCFI140:
 4058              		.cfi_restore_state
1126:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4059              		.loc 1 1126 12 view .LVU1376
 4060 0070 FF20     		movs	r0, #255
 4061 0072 FAE7     		b	.L148
 4062              		.cfi_endproc
 4063              	.LFE326:
 4065              		.section	.text.aci_gap_send_pairing_request,"ax",%progbits
 4066              		.align	1
 4067              		.global	aci_gap_send_pairing_request
 4068              		.syntax unified
 4069              		.thumb
 4070              		.thumb_func
 4072              	aci_gap_send_pairing_request:
 4073              	.LVL254:
 4074              	.LFB327:
1130:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1131:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_send_pairing_request(uint16_t conn_handle, uint8_t force_rebond)
1132:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4075              		.loc 1 1132 1 is_stmt 1 view -0
 4076              		.cfi_startproc
 4077              		@ args = 0, pretend = 0, frame = 32
 4078              		@ frame_needed = 0, uses_anonymous_args = 0
 4079              		.loc 1 1132 1 is_stmt 0 view .LVU1378
ARM GAS  /tmp/ccVe4NrQ.s 			page 92


 4080 0000 00B5     		push	{lr}
 4081              	.LCFI141:
 4082              		.cfi_def_cfa_offset 4
 4083              		.cfi_offset 14, -4
 4084 0002 89B0     		sub	sp, sp, #36
 4085              	.LCFI142:
 4086              		.cfi_def_cfa_offset 40
1133:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4087              		.loc 1 1133 3 is_stmt 1 view .LVU1379
1134:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_send_pairing_request_cp cp;
 4088              		.loc 1 1134 3 view .LVU1380
1135:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;  
 4089              		.loc 1 1135 3 view .LVU1381
1136:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1137:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.conn_handle = htobs(conn_handle);
 4090              		.loc 1 1137 3 view .LVU1382
 4091              		.loc 1 1137 18 is_stmt 0 view .LVU1383
 4092 0004 ADF80400 		strh	r0, [sp, #4]	@ movhi
1138:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.force_rebond = force_rebond;
 4093              		.loc 1 1138 3 is_stmt 1 view .LVU1384
 4094              		.loc 1 1138 19 is_stmt 0 view .LVU1385
 4095 0008 8DF80610 		strb	r1, [sp, #6]
1139:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1140:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4096              		.loc 1 1140 3 is_stmt 1 view .LVU1386
 4097 000c 0021     		movs	r1, #0
 4098              	.LVL255:
 4099              		.loc 1 1140 3 is_stmt 0 view .LVU1387
 4100 000e 0291     		str	r1, [sp, #8]
 4101 0010 0391     		str	r1, [sp, #12]
 4102 0012 0491     		str	r1, [sp, #16]
 4103 0014 0591     		str	r1, [sp, #20]
 4104 0016 0691     		str	r1, [sp, #24]
 4105 0018 0791     		str	r1, [sp, #28]
1141:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4106              		.loc 1 1141 3 is_stmt 1 view .LVU1388
 4107              		.loc 1 1141 10 is_stmt 0 view .LVU1389
 4108 001a 3F23     		movs	r3, #63
 4109 001c ADF80830 		strh	r3, [sp, #8]	@ movhi
1142:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SEND_PAIRING_REQUEST;
 4110              		.loc 1 1142 3 is_stmt 1 view .LVU1390
 4111              		.loc 1 1142 10 is_stmt 0 view .LVU1391
 4112 0020 9F23     		movs	r3, #159
 4113 0022 ADF80A30 		strh	r3, [sp, #10]	@ movhi
1143:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4114              		.loc 1 1143 3 is_stmt 1 view .LVU1392
 4115              		.loc 1 1143 13 is_stmt 0 view .LVU1393
 4116 0026 01AB     		add	r3, sp, #4
 4117 0028 0493     		str	r3, [sp, #16]
1144:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4118              		.loc 1 1144 3 is_stmt 1 view .LVU1394
 4119              		.loc 1 1144 11 is_stmt 0 view .LVU1395
 4120 002a 0323     		movs	r3, #3
 4121 002c 0593     		str	r3, [sp, #20]
1145:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4122              		.loc 1 1145 3 is_stmt 1 view .LVU1396
 4123              		.loc 1 1145 12 is_stmt 0 view .LVU1397
ARM GAS  /tmp/ccVe4NrQ.s 			page 93


 4124 002e 0F23     		movs	r3, #15
 4125 0030 0393     		str	r3, [sp, #12]
1146:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4126              		.loc 1 1146 3 is_stmt 1 view .LVU1398
 4127              		.loc 1 1146 13 is_stmt 0 view .LVU1399
 4128 0032 0DF10303 		add	r3, sp, #3
 4129 0036 0693     		str	r3, [sp, #24]
1147:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4130              		.loc 1 1147 3 is_stmt 1 view .LVU1400
 4131              		.loc 1 1147 11 is_stmt 0 view .LVU1401
 4132 0038 0123     		movs	r3, #1
 4133 003a 0793     		str	r3, [sp, #28]
1148:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1149:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4134              		.loc 1 1149 3 is_stmt 1 view .LVU1402
 4135              		.loc 1 1149 7 is_stmt 0 view .LVU1403
 4136 003c 02A8     		add	r0, sp, #8
 4137              	.LVL256:
 4138              		.loc 1 1149 7 view .LVU1404
 4139 003e FFF7FEFF 		bl	hci_send_req
 4140              	.LVL257:
 4141              		.loc 1 1149 6 view .LVU1405
 4142 0042 0028     		cmp	r0, #0
 4143 0044 04DB     		blt	.L153
1150:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1151:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1152:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4144              		.loc 1 1152 3 is_stmt 1 view .LVU1406
 4145              		.loc 1 1152 10 is_stmt 0 view .LVU1407
 4146 0046 9DF80300 		ldrb	r0, [sp, #3]	@ zero_extendqisi2
 4147              	.L152:
1153:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4148              		.loc 1 1153 1 view .LVU1408
 4149 004a 09B0     		add	sp, sp, #36
 4150              	.LCFI143:
 4151              		.cfi_remember_state
 4152              		.cfi_def_cfa_offset 4
 4153              		@ sp needed
 4154 004c 5DF804FB 		ldr	pc, [sp], #4
 4155              	.L153:
 4156              	.LCFI144:
 4157              		.cfi_restore_state
1150:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4158              		.loc 1 1150 12 view .LVU1409
 4159 0050 FF20     		movs	r0, #255
 4160 0052 FAE7     		b	.L152
 4161              		.cfi_endproc
 4162              	.LFE327:
 4164              		.section	.text.aci_gap_resolve_private_address_IDB05A1,"ax",%progbits
 4165              		.align	1
 4166              		.global	aci_gap_resolve_private_address_IDB05A1
 4167              		.syntax unified
 4168              		.thumb
 4169              		.thumb_func
 4171              	aci_gap_resolve_private_address_IDB05A1:
 4172              	.LVL258:
 4173              	.LFB328:
ARM GAS  /tmp/ccVe4NrQ.s 			page 94


1154:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1155:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_resolve_private_address_IDB05A1(const tBDAddr private_address, tBDAddr actual_ad
1156:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4174              		.loc 1 1156 1 is_stmt 1 view -0
 4175              		.cfi_startproc
 4176              		@ args = 0, pretend = 0, frame = 40
 4177              		@ frame_needed = 0, uses_anonymous_args = 0
 4178              		.loc 1 1156 1 is_stmt 0 view .LVU1411
 4179 0000 10B5     		push	{r4, lr}
 4180              	.LCFI145:
 4181              		.cfi_def_cfa_offset 8
 4182              		.cfi_offset 4, -8
 4183              		.cfi_offset 14, -4
 4184 0002 8AB0     		sub	sp, sp, #40
 4185              	.LCFI146:
 4186              		.cfi_def_cfa_offset 48
 4187 0004 0346     		mov	r3, r0
 4188 0006 0C46     		mov	r4, r1
1157:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4189              		.loc 1 1157 3 is_stmt 1 view .LVU1412
1158:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_resolve_private_address_cp cp;
 4190              		.loc 1 1158 3 view .LVU1413
1159:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_resolve_private_address_rp rp;
 4191              		.loc 1 1159 3 view .LVU1414
1160:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1161:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.address, private_address, 6);
 4192              		.loc 1 1161 3 view .LVU1415
 4193 0008 0068     		ldr	r0, [r0]	@ unaligned
 4194              	.LVL259:
 4195              		.loc 1 1161 3 is_stmt 0 view .LVU1416
 4196 000a 0290     		str	r0, [sp, #8]
 4197 000c 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 4198              	.LVL260:
 4199              		.loc 1 1161 3 view .LVU1417
 4200 000e ADF80C30 		strh	r3, [sp, #12]	@ unaligned
1162:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1163:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4201              		.loc 1 1163 3 is_stmt 1 view .LVU1418
 4202 0012 0021     		movs	r1, #0
 4203              	.LVL261:
 4204              		.loc 1 1163 3 is_stmt 0 view .LVU1419
 4205 0014 0491     		str	r1, [sp, #16]
 4206 0016 0591     		str	r1, [sp, #20]
 4207 0018 0691     		str	r1, [sp, #24]
 4208 001a 0791     		str	r1, [sp, #28]
 4209 001c 0891     		str	r1, [sp, #32]
 4210 001e 0991     		str	r1, [sp, #36]
1164:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4211              		.loc 1 1164 3 is_stmt 1 view .LVU1420
 4212              		.loc 1 1164 10 is_stmt 0 view .LVU1421
 4213 0020 3F23     		movs	r3, #63
 4214 0022 ADF81030 		strh	r3, [sp, #16]	@ movhi
1165:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_RESOLVE_PRIVATE_ADDRESS;
 4215              		.loc 1 1165 3 is_stmt 1 view .LVU1422
 4216              		.loc 1 1165 10 is_stmt 0 view .LVU1423
 4217 0026 A023     		movs	r3, #160
 4218 0028 ADF81230 		strh	r3, [sp, #18]	@ movhi
ARM GAS  /tmp/ccVe4NrQ.s 			page 95


1166:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4219              		.loc 1 1166 3 is_stmt 1 view .LVU1424
 4220              		.loc 1 1166 13 is_stmt 0 view .LVU1425
 4221 002c 02AB     		add	r3, sp, #8
 4222 002e 0693     		str	r3, [sp, #24]
1167:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4223              		.loc 1 1167 3 is_stmt 1 view .LVU1426
 4224              		.loc 1 1167 11 is_stmt 0 view .LVU1427
 4225 0030 0623     		movs	r3, #6
 4226 0032 0793     		str	r3, [sp, #28]
1168:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &rp;
 4227              		.loc 1 1168 3 is_stmt 1 view .LVU1428
 4228              		.loc 1 1168 13 is_stmt 0 view .LVU1429
 4229 0034 CDF820D0 		str	sp, [sp, #32]
1169:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = sizeof(rp);
 4230              		.loc 1 1169 3 is_stmt 1 view .LVU1430
 4231              		.loc 1 1169 11 is_stmt 0 view .LVU1431
 4232 0038 0723     		movs	r3, #7
 4233 003a 0993     		str	r3, [sp, #36]
1170:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1171:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4234              		.loc 1 1171 3 is_stmt 1 view .LVU1432
 4235              		.loc 1 1171 7 is_stmt 0 view .LVU1433
 4236 003c 04A8     		add	r0, sp, #16
 4237 003e FFF7FEFF 		bl	hci_send_req
 4238              	.LVL262:
 4239              		.loc 1 1171 6 view .LVU1434
 4240 0042 0028     		cmp	r0, #0
 4241 0044 0ADB     		blt	.L157
1172:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1173:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1174:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if(rp.status)
 4242              		.loc 1 1174 3 is_stmt 1 view .LVU1435
 4243              		.loc 1 1174 8 is_stmt 0 view .LVU1436
 4244 0046 9DF80000 		ldrb	r0, [sp]	@ zero_extendqisi2
 4245              		.loc 1 1174 5 view .LVU1437
 4246 004a 28B9     		cbnz	r0, .L156
1175:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return rp.status;
1176:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1177:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(actual_address, rp.address, 6);
 4247              		.loc 1 1177 3 is_stmt 1 view .LVU1438
 4248 004c DDF80130 		ldr	r3, [sp, #1]	@ unaligned
 4249 0050 2360     		str	r3, [r4]	@ unaligned
 4250 0052 BDF80530 		ldrh	r3, [sp, #5]	@ unaligned
 4251 0056 A380     		strh	r3, [r4, #4]	@ unaligned
1178:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1179:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
 4252              		.loc 1 1179 3 view .LVU1439
 4253              	.L156:
1180:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4254              		.loc 1 1180 1 is_stmt 0 view .LVU1440
 4255 0058 0AB0     		add	sp, sp, #40
 4256              	.LCFI147:
 4257              		.cfi_remember_state
 4258              		.cfi_def_cfa_offset 8
 4259              		@ sp needed
 4260 005a 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccVe4NrQ.s 			page 96


 4261              	.LVL263:
 4262              	.L157:
 4263              	.LCFI148:
 4264              		.cfi_restore_state
1172:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4265              		.loc 1 1172 12 view .LVU1441
 4266 005c FF20     		movs	r0, #255
 4267 005e FBE7     		b	.L156
 4268              		.cfi_endproc
 4269              	.LFE328:
 4271              		.section	.text.aci_gap_resolve_private_address_IDB04A1,"ax",%progbits
 4272              		.align	1
 4273              		.global	aci_gap_resolve_private_address_IDB04A1
 4274              		.syntax unified
 4275              		.thumb
 4276              		.thumb_func
 4278              	aci_gap_resolve_private_address_IDB04A1:
 4279              	.LVL264:
 4280              	.LFB329:
1181:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1182:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_resolve_private_address_IDB04A1(const tBDAddr address)
1183:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4281              		.loc 1 1183 1 is_stmt 1 view -0
 4282              		.cfi_startproc
 4283              		@ args = 0, pretend = 0, frame = 40
 4284              		@ frame_needed = 0, uses_anonymous_args = 0
 4285              		.loc 1 1183 1 is_stmt 0 view .LVU1443
 4286 0000 00B5     		push	{lr}
 4287              	.LCFI149:
 4288              		.cfi_def_cfa_offset 4
 4289              		.cfi_offset 14, -4
 4290 0002 8BB0     		sub	sp, sp, #44
 4291              	.LCFI150:
 4292              		.cfi_def_cfa_offset 48
 4293 0004 0346     		mov	r3, r0
1184:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4294              		.loc 1 1184 3 is_stmt 1 view .LVU1444
1185:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_resolve_private_address_cp cp;
 4295              		.loc 1 1185 3 view .LVU1445
1186:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 4296              		.loc 1 1186 3 view .LVU1446
1187:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1188:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.address, address, 6);
 4297              		.loc 1 1188 3 view .LVU1447
 4298 0006 0068     		ldr	r0, [r0]	@ unaligned
 4299              	.LVL265:
 4300              		.loc 1 1188 3 is_stmt 0 view .LVU1448
 4301 0008 0290     		str	r0, [sp, #8]
 4302 000a 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 4303              	.LVL266:
 4304              		.loc 1 1188 3 view .LVU1449
 4305 000c ADF80C30 		strh	r3, [sp, #12]	@ unaligned
1189:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1190:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4306              		.loc 1 1190 3 is_stmt 1 view .LVU1450
 4307 0010 0021     		movs	r1, #0
 4308 0012 0491     		str	r1, [sp, #16]
ARM GAS  /tmp/ccVe4NrQ.s 			page 97


 4309 0014 0591     		str	r1, [sp, #20]
 4310 0016 0691     		str	r1, [sp, #24]
 4311 0018 0791     		str	r1, [sp, #28]
 4312 001a 0891     		str	r1, [sp, #32]
 4313 001c 0991     		str	r1, [sp, #36]
1191:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4314              		.loc 1 1191 3 view .LVU1451
 4315              		.loc 1 1191 10 is_stmt 0 view .LVU1452
 4316 001e 3F23     		movs	r3, #63
 4317 0020 ADF81030 		strh	r3, [sp, #16]	@ movhi
1192:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_RESOLVE_PRIVATE_ADDRESS;
 4318              		.loc 1 1192 3 is_stmt 1 view .LVU1453
 4319              		.loc 1 1192 10 is_stmt 0 view .LVU1454
 4320 0024 A023     		movs	r3, #160
 4321 0026 ADF81230 		strh	r3, [sp, #18]	@ movhi
1193:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4322              		.loc 1 1193 3 is_stmt 1 view .LVU1455
 4323              		.loc 1 1193 13 is_stmt 0 view .LVU1456
 4324 002a 02AB     		add	r3, sp, #8
 4325 002c 0693     		str	r3, [sp, #24]
1194:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4326              		.loc 1 1194 3 is_stmt 1 view .LVU1457
 4327              		.loc 1 1194 11 is_stmt 0 view .LVU1458
 4328 002e 0623     		movs	r3, #6
 4329 0030 0793     		str	r3, [sp, #28]
1195:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4330              		.loc 1 1195 3 is_stmt 1 view .LVU1459
 4331              		.loc 1 1195 13 is_stmt 0 view .LVU1460
 4332 0032 0DF10703 		add	r3, sp, #7
 4333 0036 0893     		str	r3, [sp, #32]
1196:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4334              		.loc 1 1196 3 is_stmt 1 view .LVU1461
 4335              		.loc 1 1196 11 is_stmt 0 view .LVU1462
 4336 0038 0123     		movs	r3, #1
 4337 003a 0993     		str	r3, [sp, #36]
1197:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1198:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4338              		.loc 1 1198 3 is_stmt 1 view .LVU1463
 4339              		.loc 1 1198 7 is_stmt 0 view .LVU1464
 4340 003c 04A8     		add	r0, sp, #16
 4341 003e FFF7FEFF 		bl	hci_send_req
 4342              	.LVL267:
 4343              		.loc 1 1198 6 view .LVU1465
 4344 0042 0028     		cmp	r0, #0
 4345 0044 04DB     		blt	.L161
1199:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1200:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1201:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4346              		.loc 1 1201 3 is_stmt 1 view .LVU1466
 4347              		.loc 1 1201 10 is_stmt 0 view .LVU1467
 4348 0046 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 4349              	.L160:
1202:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4350              		.loc 1 1202 1 view .LVU1468
 4351 004a 0BB0     		add	sp, sp, #44
 4352              	.LCFI151:
 4353              		.cfi_remember_state
ARM GAS  /tmp/ccVe4NrQ.s 			page 98


 4354              		.cfi_def_cfa_offset 4
 4355              		@ sp needed
 4356 004c 5DF804FB 		ldr	pc, [sp], #4
 4357              	.L161:
 4358              	.LCFI152:
 4359              		.cfi_restore_state
1199:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4360              		.loc 1 1199 12 view .LVU1469
 4361 0050 FF20     		movs	r0, #255
 4362 0052 FAE7     		b	.L160
 4363              		.cfi_endproc
 4364              	.LFE329:
 4366              		.section	.text.aci_gap_set_broadcast_mode,"ax",%progbits
 4367              		.align	1
 4368              		.global	aci_gap_set_broadcast_mode
 4369              		.syntax unified
 4370              		.thumb
 4371              		.thumb_func
 4373              	aci_gap_set_broadcast_mode:
 4374              	.LVL268:
 4375              	.LFB330:
1203:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1204:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_set_broadcast_mode(uint16_t adv_interv_min, uint16_t adv_interv_max, uint8_t adv
1205:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 				  uint8_t own_addr_type, uint8_t adv_data_length, const uint8_t *adv_data,  uint8_t num_whiteli
1206:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****                                   const uint8_t *addr_array)
1207:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4376              		.loc 1 1207 1 is_stmt 1 view -0
 4377              		.cfi_startproc
 4378              		@ args = 16, pretend = 0, frame = 160
 4379              		@ frame_needed = 0, uses_anonymous_args = 0
 4380              		.loc 1 1207 1 is_stmt 0 view .LVU1471
 4381 0000 70B5     		push	{r4, r5, r6, lr}
 4382              	.LCFI153:
 4383              		.cfi_def_cfa_offset 16
 4384              		.cfi_offset 4, -16
 4385              		.cfi_offset 5, -12
 4386              		.cfi_offset 6, -8
 4387              		.cfi_offset 14, -4
 4388 0002 A8B0     		sub	sp, sp, #160
 4389              	.LCFI154:
 4390              		.cfi_def_cfa_offset 176
 4391 0004 9DF8B050 		ldrb	r5, [sp, #176]	@ zero_extendqisi2
 4392 0008 9DF8B860 		ldrb	r6, [sp, #184]	@ zero_extendqisi2
1208:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4393              		.loc 1 1208 3 is_stmt 1 view .LVU1472
1209:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_set_broadcast_mode_cp cp;
 4394              		.loc 1 1209 3 view .LVU1473
1210:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 4395              		.loc 1 1210 3 view .LVU1474
1211:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t indx = 0;  
 4396              		.loc 1 1211 3 view .LVU1475
 4397              	.LVL269:
1212:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t variable_size =  1 + adv_data_length + 1 + num_whitelist_entries*7;
 4398              		.loc 1 1212 3 view .LVU1476
 4399              		.loc 1 1212 52 is_stmt 0 view .LVU1477
 4400 000c C6EBC604 		rsb	r4, r6, r6, lsl #3
 4401 0010 2C44     		add	r4, r4, r5
ARM GAS  /tmp/ccVe4NrQ.s 			page 99


 4402 0012 E4B2     		uxtb	r4, r4
 4403              		.loc 1 1212 11 view .LVU1478
 4404 0014 0234     		adds	r4, r4, #2
 4405 0016 E4B2     		uxtb	r4, r4
 4406              	.LVL270:
1213:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1214:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (variable_size > sizeof(cp.var_len_data) )
 4407              		.loc 1 1214 3 is_stmt 1 view .LVU1479
 4408              		.loc 1 1214 6 is_stmt 0 view .LVU1480
 4409 0018 7A2C     		cmp	r4, #122
 4410 001a 3ED8     		bhi	.L165
1215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_INVALID_PARAMS;
1216:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1217:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_min = htobs(adv_interv_min);
 4411              		.loc 1 1217 3 is_stmt 1 view .LVU1481
 4412              		.loc 1 1217 21 is_stmt 0 view .LVU1482
 4413 001c ADF80800 		strh	r0, [sp, #8]	@ movhi
1218:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_interv_max = htobs(adv_interv_max);
 4414              		.loc 1 1218 3 is_stmt 1 view .LVU1483
 4415              		.loc 1 1218 21 is_stmt 0 view .LVU1484
 4416 0020 ADF80A10 		strh	r1, [sp, #10]	@ movhi
1219:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.adv_type = adv_type;
 4417              		.loc 1 1219 3 is_stmt 1 view .LVU1485
 4418              		.loc 1 1219 15 is_stmt 0 view .LVU1486
 4419 0024 8DF80C20 		strb	r2, [sp, #12]
1220:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_addr_type = own_addr_type;
 4420              		.loc 1 1220 3 is_stmt 1 view .LVU1487
 4421              		.loc 1 1220 20 is_stmt 0 view .LVU1488
 4422 0028 8DF80D30 		strb	r3, [sp, #13]
1221:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1222:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.var_len_data[indx] = adv_data_length;
 4423              		.loc 1 1222 3 is_stmt 1 view .LVU1489
 4424              		.loc 1 1222 25 is_stmt 0 view .LVU1490
 4425 002c 8DF80E50 		strb	r5, [sp, #14]
1223:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx++;
 4426              		.loc 1 1223 3 is_stmt 1 view .LVU1491
 4427              	.LVL271:
1224:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.var_len_data + indx, adv_data, adv_data_length);
 4428              		.loc 1 1224 3 view .LVU1492
 4429 0030 2A46     		mov	r2, r5
 4430              	.LVL272:
 4431              		.loc 1 1224 3 is_stmt 0 view .LVU1493
 4432 0032 2D99     		ldr	r1, [sp, #180]
 4433              	.LVL273:
 4434              		.loc 1 1224 3 view .LVU1494
 4435 0034 0DF10F00 		add	r0, sp, #15
 4436              	.LVL274:
 4437              		.loc 1 1224 3 view .LVU1495
 4438 0038 FFF7FEFF 		bl	memcpy
 4439              	.LVL275:
1225:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx += adv_data_length;
 4440              		.loc 1 1225 3 is_stmt 1 view .LVU1496
 4441              		.loc 1 1225 8 is_stmt 0 view .LVU1497
 4442 003c 6B1C     		adds	r3, r5, #1
 4443              	.LVL276:
1226:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.var_len_data[indx] = num_whitelist_entries;
 4444              		.loc 1 1226 3 is_stmt 1 view .LVU1498
ARM GAS  /tmp/ccVe4NrQ.s 			page 100


 4445              		.loc 1 1226 25 is_stmt 0 view .LVU1499
 4446 003e 28AA     		add	r2, sp, #160
 4447 0040 52FA83F3 		uxtab	r3, r2, r3
 4448              	.LVL277:
 4449              		.loc 1 1226 25 view .LVU1500
 4450 0044 03F8926C 		strb	r6, [r3, #-146]
1227:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   indx ++;
 4451              		.loc 1 1227 3 is_stmt 1 view .LVU1501
 4452              		.loc 1 1227 8 is_stmt 0 view .LVU1502
 4453 0048 A81C     		adds	r0, r5, #2
 4454              	.LVL278:
1228:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.var_len_data + indx, addr_array, num_whitelist_entries*7);
 4455              		.loc 1 1228 3 is_stmt 1 view .LVU1503
 4456 004a C6EBC602 		rsb	r2, r6, r6, lsl #3
 4457 004e 2F99     		ldr	r1, [sp, #188]
 4458 0050 0DF10E03 		add	r3, sp, #14
 4459 0054 53FA80F0 		uxtab	r0, r3, r0
 4460              	.LVL279:
 4461              		.loc 1 1228 3 is_stmt 0 view .LVU1504
 4462 0058 FFF7FEFF 		bl	memcpy
 4463              	.LVL280:
1229:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1230:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4464              		.loc 1 1230 3 is_stmt 1 view .LVU1505
 4465 005c 0021     		movs	r1, #0
 4466 005e 2291     		str	r1, [sp, #136]
 4467 0060 2391     		str	r1, [sp, #140]
 4468 0062 2491     		str	r1, [sp, #144]
 4469 0064 2591     		str	r1, [sp, #148]
 4470 0066 2691     		str	r1, [sp, #152]
 4471 0068 2791     		str	r1, [sp, #156]
1231:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4472              		.loc 1 1231 3 view .LVU1506
 4473              		.loc 1 1231 10 is_stmt 0 view .LVU1507
 4474 006a 3F23     		movs	r3, #63
 4475 006c ADF88830 		strh	r3, [sp, #136]	@ movhi
1232:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_SET_BROADCAST_MODE;
 4476              		.loc 1 1232 3 is_stmt 1 view .LVU1508
 4477              		.loc 1 1232 10 is_stmt 0 view .LVU1509
 4478 0070 A123     		movs	r3, #161
 4479 0072 ADF88A30 		strh	r3, [sp, #138]	@ movhi
1233:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4480              		.loc 1 1233 3 is_stmt 1 view .LVU1510
 4481              		.loc 1 1233 13 is_stmt 0 view .LVU1511
 4482 0076 02AB     		add	r3, sp, #8
 4483 0078 2493     		str	r3, [sp, #144]
1234:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = GAP_SET_BROADCAST_MODE_CP_SIZE + variable_size;
 4484              		.loc 1 1234 3 is_stmt 1 view .LVU1512
 4485              		.loc 1 1234 44 is_stmt 0 view .LVU1513
 4486 007a 0634     		adds	r4, r4, #6
 4487              	.LVL281:
 4488              		.loc 1 1234 11 view .LVU1514
 4489 007c 2594     		str	r4, [sp, #148]
1235:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4490              		.loc 1 1235 3 is_stmt 1 view .LVU1515
 4491              		.loc 1 1235 13 is_stmt 0 view .LVU1516
 4492 007e 0DF10703 		add	r3, sp, #7
ARM GAS  /tmp/ccVe4NrQ.s 			page 101


 4493 0082 2693     		str	r3, [sp, #152]
1236:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4494              		.loc 1 1236 3 is_stmt 1 view .LVU1517
 4495              		.loc 1 1236 11 is_stmt 0 view .LVU1518
 4496 0084 0123     		movs	r3, #1
 4497 0086 2793     		str	r3, [sp, #156]
1237:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1238:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4498              		.loc 1 1238 3 is_stmt 1 view .LVU1519
 4499              		.loc 1 1238 7 is_stmt 0 view .LVU1520
 4500 0088 22A8     		add	r0, sp, #136
 4501 008a FFF7FEFF 		bl	hci_send_req
 4502              	.LVL282:
 4503              		.loc 1 1238 6 view .LVU1521
 4504 008e 0028     		cmp	r0, #0
 4505 0090 05DB     		blt	.L166
1239:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1240:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1241:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4506              		.loc 1 1241 3 is_stmt 1 view .LVU1522
 4507              		.loc 1 1241 10 is_stmt 0 view .LVU1523
 4508 0092 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 4509              	.LVL283:
 4510              	.L164:
1242:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4511              		.loc 1 1242 1 view .LVU1524
 4512 0096 28B0     		add	sp, sp, #160
 4513              	.LCFI155:
 4514              		.cfi_remember_state
 4515              		.cfi_def_cfa_offset 16
 4516              		@ sp needed
 4517 0098 70BD     		pop	{r4, r5, r6, pc}
 4518              	.LVL284:
 4519              	.L165:
 4520              	.LCFI156:
 4521              		.cfi_restore_state
1215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4522              		.loc 1 1215 12 view .LVU1525
 4523 009a 4220     		movs	r0, #66
 4524              	.LVL285:
1215:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4525              		.loc 1 1215 12 view .LVU1526
 4526 009c FBE7     		b	.L164
 4527              	.LVL286:
 4528              	.L166:
1239:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4529              		.loc 1 1239 12 view .LVU1527
 4530 009e FF20     		movs	r0, #255
 4531 00a0 F9E7     		b	.L164
 4532              		.cfi_endproc
 4533              	.LFE330:
 4535              		.section	.text.aci_gap_start_observation_procedure,"ax",%progbits
 4536              		.align	1
 4537              		.global	aci_gap_start_observation_procedure
 4538              		.syntax unified
 4539              		.thumb
 4540              		.thumb_func
ARM GAS  /tmp/ccVe4NrQ.s 			page 102


 4542              	aci_gap_start_observation_procedure:
 4543              	.LVL287:
 4544              	.LFB331:
1243:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1244:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_start_observation_procedure(uint16_t scan_interval, uint16_t scan_window, uint8_
1245:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 						 uint8_t own_address_type, uint8_t filter_duplicates)
1246:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4545              		.loc 1 1246 1 is_stmt 1 view -0
 4546              		.cfi_startproc
 4547              		@ args = 4, pretend = 0, frame = 40
 4548              		@ frame_needed = 0, uses_anonymous_args = 0
 4549              		.loc 1 1246 1 is_stmt 0 view .LVU1529
 4550 0000 00B5     		push	{lr}
 4551              	.LCFI157:
 4552              		.cfi_def_cfa_offset 4
 4553              		.cfi_offset 14, -4
 4554 0002 8BB0     		sub	sp, sp, #44
 4555              	.LCFI158:
 4556              		.cfi_def_cfa_offset 48
1247:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4557              		.loc 1 1247 3 is_stmt 1 view .LVU1530
1248:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_start_observation_proc_cp cp;
 4558              		.loc 1 1248 3 view .LVU1531
1249:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 4559              		.loc 1 1249 3 view .LVU1532
1250:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1251:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_interval = scan_interval;
 4560              		.loc 1 1251 3 view .LVU1533
 4561              		.loc 1 1251 20 is_stmt 0 view .LVU1534
 4562 0004 ADF80800 		strh	r0, [sp, #8]	@ movhi
1252:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_window = scan_window;
 4563              		.loc 1 1252 3 is_stmt 1 view .LVU1535
 4564              		.loc 1 1252 18 is_stmt 0 view .LVU1536
 4565 0008 ADF80A10 		strh	r1, [sp, #10]	@ movhi
1253:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.scan_type = scan_type;
 4566              		.loc 1 1253 3 is_stmt 1 view .LVU1537
 4567              		.loc 1 1253 16 is_stmt 0 view .LVU1538
 4568 000c 8DF80C20 		strb	r2, [sp, #12]
1254:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.own_address_type = own_address_type;
 4569              		.loc 1 1254 3 is_stmt 1 view .LVU1539
 4570              		.loc 1 1254 23 is_stmt 0 view .LVU1540
 4571 0010 8DF80D30 		strb	r3, [sp, #13]
1255:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.filter_duplicates = filter_duplicates;
 4572              		.loc 1 1255 3 is_stmt 1 view .LVU1541
 4573              		.loc 1 1255 24 is_stmt 0 view .LVU1542
 4574 0014 9DF83030 		ldrb	r3, [sp, #48]	@ zero_extendqisi2
 4575              	.LVL288:
 4576              		.loc 1 1255 24 view .LVU1543
 4577 0018 8DF80E30 		strb	r3, [sp, #14]
1256:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1257:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4578              		.loc 1 1257 3 is_stmt 1 view .LVU1544
 4579 001c 0021     		movs	r1, #0
 4580              	.LVL289:
 4581              		.loc 1 1257 3 is_stmt 0 view .LVU1545
 4582 001e 0491     		str	r1, [sp, #16]
 4583 0020 0591     		str	r1, [sp, #20]
ARM GAS  /tmp/ccVe4NrQ.s 			page 103


 4584 0022 0691     		str	r1, [sp, #24]
 4585 0024 0791     		str	r1, [sp, #28]
 4586 0026 0891     		str	r1, [sp, #32]
 4587 0028 0991     		str	r1, [sp, #36]
1258:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4588              		.loc 1 1258 3 is_stmt 1 view .LVU1546
 4589              		.loc 1 1258 10 is_stmt 0 view .LVU1547
 4590 002a 3F23     		movs	r3, #63
 4591 002c ADF81030 		strh	r3, [sp, #16]	@ movhi
1259:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_START_OBSERVATION_PROC;
 4592              		.loc 1 1259 3 is_stmt 1 view .LVU1548
 4593              		.loc 1 1259 10 is_stmt 0 view .LVU1549
 4594 0030 A223     		movs	r3, #162
 4595 0032 ADF81230 		strh	r3, [sp, #18]	@ movhi
1260:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4596              		.loc 1 1260 3 is_stmt 1 view .LVU1550
 4597              		.loc 1 1260 13 is_stmt 0 view .LVU1551
 4598 0036 02AB     		add	r3, sp, #8
 4599 0038 0693     		str	r3, [sp, #24]
1261:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4600              		.loc 1 1261 3 is_stmt 1 view .LVU1552
 4601              		.loc 1 1261 11 is_stmt 0 view .LVU1553
 4602 003a 0723     		movs	r3, #7
 4603 003c 0793     		str	r3, [sp, #28]
1262:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.event = EVT_CMD_STATUS;
 4604              		.loc 1 1262 3 is_stmt 1 view .LVU1554
 4605              		.loc 1 1262 12 is_stmt 0 view .LVU1555
 4606 003e 0F23     		movs	r3, #15
 4607 0040 0593     		str	r3, [sp, #20]
1263:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4608              		.loc 1 1263 3 is_stmt 1 view .LVU1556
 4609              		.loc 1 1263 13 is_stmt 0 view .LVU1557
 4610 0042 0DF10703 		add	r3, sp, #7
 4611 0046 0893     		str	r3, [sp, #32]
1264:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4612              		.loc 1 1264 3 is_stmt 1 view .LVU1558
 4613              		.loc 1 1264 11 is_stmt 0 view .LVU1559
 4614 0048 0123     		movs	r3, #1
 4615 004a 0993     		str	r3, [sp, #36]
1265:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1266:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4616              		.loc 1 1266 3 is_stmt 1 view .LVU1560
 4617              		.loc 1 1266 7 is_stmt 0 view .LVU1561
 4618 004c 04A8     		add	r0, sp, #16
 4619              	.LVL290:
 4620              		.loc 1 1266 7 view .LVU1562
 4621 004e FFF7FEFF 		bl	hci_send_req
 4622              	.LVL291:
 4623              		.loc 1 1266 6 view .LVU1563
 4624 0052 0028     		cmp	r0, #0
 4625 0054 04DB     		blt	.L170
1267:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1268:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1269:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4626              		.loc 1 1269 3 is_stmt 1 view .LVU1564
 4627              		.loc 1 1269 10 is_stmt 0 view .LVU1565
 4628 0056 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
ARM GAS  /tmp/ccVe4NrQ.s 			page 104


 4629              	.L169:
1270:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4630              		.loc 1 1270 1 view .LVU1566
 4631 005a 0BB0     		add	sp, sp, #44
 4632              	.LCFI159:
 4633              		.cfi_remember_state
 4634              		.cfi_def_cfa_offset 4
 4635              		@ sp needed
 4636 005c 5DF804FB 		ldr	pc, [sp], #4
 4637              	.LVL292:
 4638              	.L170:
 4639              	.LCFI160:
 4640              		.cfi_restore_state
1267:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4641              		.loc 1 1267 12 view .LVU1567
 4642 0060 FF20     		movs	r0, #255
 4643 0062 FAE7     		b	.L169
 4644              		.cfi_endproc
 4645              	.LFE331:
 4647              		.section	.text.aci_gap_is_device_bonded,"ax",%progbits
 4648              		.align	1
 4649              		.global	aci_gap_is_device_bonded
 4650              		.syntax unified
 4651              		.thumb
 4652              		.thumb_func
 4654              	aci_gap_is_device_bonded:
 4655              	.LVL293:
 4656              	.LFB332:
1271:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1272:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_is_device_bonded(uint8_t peer_address_type, const tBDAddr peer_address)
1273:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4657              		.loc 1 1273 1 is_stmt 1 view -0
 4658              		.cfi_startproc
 4659              		@ args = 0, pretend = 0, frame = 40
 4660              		@ frame_needed = 0, uses_anonymous_args = 0
 4661              		.loc 1 1273 1 is_stmt 0 view .LVU1569
 4662 0000 00B5     		push	{lr}
 4663              	.LCFI161:
 4664              		.cfi_def_cfa_offset 4
 4665              		.cfi_offset 14, -4
 4666 0002 8BB0     		sub	sp, sp, #44
 4667              	.LCFI162:
 4668              		.cfi_def_cfa_offset 48
1274:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4669              		.loc 1 1274 3 is_stmt 1 view .LVU1570
1275:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_is_device_bonded_cp cp;
 4670              		.loc 1 1275 3 view .LVU1571
1276:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   uint8_t status;
 4671              		.loc 1 1276 3 view .LVU1572
1277:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1278:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   cp.peer_address_type = peer_address_type;
 4672              		.loc 1 1278 3 view .LVU1573
 4673              		.loc 1 1278 24 is_stmt 0 view .LVU1574
 4674 0004 8DF80800 		strb	r0, [sp, #8]
1279:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memcpy(cp.peer_address, peer_address, sizeof(cp.peer_address));
 4675              		.loc 1 1279 3 is_stmt 1 view .LVU1575
 4676 0008 0B68     		ldr	r3, [r1]	@ unaligned
ARM GAS  /tmp/ccVe4NrQ.s 			page 105


 4677 000a CDF80930 		str	r3, [sp, #9]	@ unaligned
 4678 000e 8B88     		ldrh	r3, [r1, #4]	@ unaligned
 4679 0010 ADF80D30 		strh	r3, [sp, #13]	@ unaligned
1280:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1281:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4680              		.loc 1 1281 3 view .LVU1576
 4681 0014 0021     		movs	r1, #0
 4682              	.LVL294:
 4683              		.loc 1 1281 3 is_stmt 0 view .LVU1577
 4684 0016 0491     		str	r1, [sp, #16]
 4685 0018 0591     		str	r1, [sp, #20]
 4686 001a 0691     		str	r1, [sp, #24]
 4687 001c 0791     		str	r1, [sp, #28]
 4688 001e 0891     		str	r1, [sp, #32]
 4689 0020 0991     		str	r1, [sp, #36]
1282:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4690              		.loc 1 1282 3 is_stmt 1 view .LVU1578
 4691              		.loc 1 1282 10 is_stmt 0 view .LVU1579
 4692 0022 3F23     		movs	r3, #63
 4693 0024 ADF81030 		strh	r3, [sp, #16]	@ movhi
1283:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_IS_DEVICE_BONDED;
 4694              		.loc 1 1283 3 is_stmt 1 view .LVU1580
 4695              		.loc 1 1283 10 is_stmt 0 view .LVU1581
 4696 0028 A423     		movs	r3, #164
 4697 002a ADF81230 		strh	r3, [sp, #18]	@ movhi
1284:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.cparam = &cp;
 4698              		.loc 1 1284 3 is_stmt 1 view .LVU1582
 4699              		.loc 1 1284 13 is_stmt 0 view .LVU1583
 4700 002e 02AB     		add	r3, sp, #8
 4701 0030 0693     		str	r3, [sp, #24]
1285:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.clen = sizeof(cp);
 4702              		.loc 1 1285 3 is_stmt 1 view .LVU1584
 4703              		.loc 1 1285 11 is_stmt 0 view .LVU1585
 4704 0032 0723     		movs	r3, #7
 4705 0034 0793     		str	r3, [sp, #28]
1286:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &status;
 4706              		.loc 1 1286 3 is_stmt 1 view .LVU1586
 4707              		.loc 1 1286 13 is_stmt 0 view .LVU1587
 4708 0036 6B44     		add	r3, sp, r3
 4709 0038 0893     		str	r3, [sp, #32]
1287:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = 1;
 4710              		.loc 1 1287 3 is_stmt 1 view .LVU1588
 4711              		.loc 1 1287 11 is_stmt 0 view .LVU1589
 4712 003a 0123     		movs	r3, #1
 4713 003c 0993     		str	r3, [sp, #36]
1288:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1289:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4714              		.loc 1 1289 3 is_stmt 1 view .LVU1590
 4715              		.loc 1 1289 7 is_stmt 0 view .LVU1591
 4716 003e 04A8     		add	r0, sp, #16
 4717              	.LVL295:
 4718              		.loc 1 1289 7 view .LVU1592
 4719 0040 FFF7FEFF 		bl	hci_send_req
 4720              	.LVL296:
 4721              		.loc 1 1289 6 view .LVU1593
 4722 0044 0028     		cmp	r0, #0
 4723 0046 04DB     		blt	.L174
ARM GAS  /tmp/ccVe4NrQ.s 			page 106


1290:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1291:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1292:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return status;
 4724              		.loc 1 1292 3 is_stmt 1 view .LVU1594
 4725              		.loc 1 1292 10 is_stmt 0 view .LVU1595
 4726 0048 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 4727              	.L173:
1293:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4728              		.loc 1 1293 1 view .LVU1596
 4729 004c 0BB0     		add	sp, sp, #44
 4730              	.LCFI163:
 4731              		.cfi_remember_state
 4732              		.cfi_def_cfa_offset 4
 4733              		@ sp needed
 4734 004e 5DF804FB 		ldr	pc, [sp], #4
 4735              	.L174:
 4736              	.LCFI164:
 4737              		.cfi_restore_state
1290:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
 4738              		.loc 1 1290 12 view .LVU1597
 4739 0052 FF20     		movs	r0, #255
 4740 0054 FAE7     		b	.L173
 4741              		.cfi_endproc
 4742              	.LFE332:
 4744              		.section	.text.aci_gap_get_bonded_devices,"ax",%progbits
 4745              		.align	1
 4746              		.global	aci_gap_get_bonded_devices
 4747              		.syntax unified
 4748              		.thumb
 4749              		.thumb_func
 4751              	aci_gap_get_bonded_devices:
 4752              	.LVL297:
 4753              	.LFB333:
1294:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** 
1295:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** tBleStatus aci_gap_get_bonded_devices(uint8_t *num_devices, uint8_t *device_list, uint8_t device_li
1296:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** {
 4754              		.loc 1 1296 1 is_stmt 1 view -0
 4755              		.cfi_startproc
 4756              		@ args = 0, pretend = 0, frame = 152
 4757              		@ frame_needed = 0, uses_anonymous_args = 0
 4758              		.loc 1 1296 1 is_stmt 0 view .LVU1599
 4759 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4760              	.LCFI165:
 4761              		.cfi_def_cfa_offset 20
 4762              		.cfi_offset 4, -20
 4763              		.cfi_offset 5, -16
 4764              		.cfi_offset 6, -12
 4765              		.cfi_offset 7, -8
 4766              		.cfi_offset 14, -4
 4767 0002 A7B0     		sub	sp, sp, #156
 4768              	.LCFI166:
 4769              		.cfi_def_cfa_offset 176
 4770 0004 0546     		mov	r5, r0
 4771 0006 0C46     		mov	r4, r1
 4772 0008 1646     		mov	r6, r2
1297:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   struct hci_request rq;
 4773              		.loc 1 1297 3 is_stmt 1 view .LVU1600
ARM GAS  /tmp/ccVe4NrQ.s 			page 107


1298:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   gap_get_bonded_devices_rp rp;
 4774              		.loc 1 1298 3 view .LVU1601
1299:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1300:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   BLUENRG_memset(&rq, 0, sizeof(rq));
 4775              		.loc 1 1300 3 view .LVU1602
 4776 000a 0021     		movs	r1, #0
 4777              	.LVL298:
 4778              		.loc 1 1300 3 is_stmt 0 view .LVU1603
 4779 000c 2091     		str	r1, [sp, #128]
 4780 000e 2191     		str	r1, [sp, #132]
 4781 0010 2291     		str	r1, [sp, #136]
 4782 0012 2391     		str	r1, [sp, #140]
 4783 0014 2491     		str	r1, [sp, #144]
 4784 0016 2591     		str	r1, [sp, #148]
1301:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ogf = OGF_VENDOR_CMD;
 4785              		.loc 1 1301 3 is_stmt 1 view .LVU1604
 4786              		.loc 1 1301 10 is_stmt 0 view .LVU1605
 4787 0018 3F23     		movs	r3, #63
 4788 001a ADF88030 		strh	r3, [sp, #128]	@ movhi
1302:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.ocf = OCF_GAP_GET_BONDED_DEVICES;
 4789              		.loc 1 1302 3 is_stmt 1 view .LVU1606
 4790              		.loc 1 1302 10 is_stmt 0 view .LVU1607
 4791 001e A323     		movs	r3, #163
 4792 0020 ADF88230 		strh	r3, [sp, #130]	@ movhi
1303:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rparam = &rp;
 4793              		.loc 1 1303 3 is_stmt 1 view .LVU1608
 4794              		.loc 1 1303 13 is_stmt 0 view .LVU1609
 4795 0024 01AB     		add	r3, sp, #4
 4796 0026 2493     		str	r3, [sp, #144]
1304:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   rq.rlen = sizeof(rp);
 4797              		.loc 1 1304 3 is_stmt 1 view .LVU1610
 4798              		.loc 1 1304 11 is_stmt 0 view .LVU1611
 4799 0028 7C23     		movs	r3, #124
 4800 002a 2593     		str	r3, [sp, #148]
1305:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1306:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (hci_send_req(&rq, FALSE) < 0)
 4801              		.loc 1 1306 3 is_stmt 1 view .LVU1612
 4802              		.loc 1 1306 7 is_stmt 0 view .LVU1613
 4803 002c 20A8     		add	r0, sp, #128
 4804              	.LVL299:
 4805              		.loc 1 1306 7 view .LVU1614
 4806 002e FFF7FEFF 		bl	hci_send_req
 4807              	.LVL300:
 4808              		.loc 1 1306 6 view .LVU1615
 4809 0032 0028     		cmp	r0, #0
 4810 0034 13DB     		blt	.L178
1307:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return BLE_STATUS_TIMEOUT;
1308:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1309:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if (rp.status) {
 4811              		.loc 1 1309 3 is_stmt 1 view .LVU1616
 4812              		.loc 1 1309 9 is_stmt 0 view .LVU1617
 4813 0036 9DF80470 		ldrb	r7, [sp, #4]	@ zero_extendqisi2
 4814              		.loc 1 1309 6 view .LVU1618
 4815 003a 6FB9     		cbnz	r7, .L177
1310:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     return rp.status;
1311:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   }
1312:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
ARM GAS  /tmp/ccVe4NrQ.s 			page 108


1313:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   *num_devices = rp.num_addr;
 4816              		.loc 1 1313 3 is_stmt 1 view .LVU1619
 4817              		.loc 1 1313 20 is_stmt 0 view .LVU1620
 4818 003c 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 4819              		.loc 1 1313 16 view .LVU1621
 4820 0040 2A70     		strb	r2, [r5]
1314:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   if(device_list != NULL)
 4821              		.loc 1 1314 3 is_stmt 1 view .LVU1622
 4822              		.loc 1 1314 5 is_stmt 0 view .LVU1623
 4823 0042 4CB1     		cbz	r4, .L177
1315:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****     BLUENRG_memcpy(device_list, rp.dev_list, MIN(device_list_size,rp.num_addr*7));
 4824              		.loc 1 1315 5 is_stmt 1 view .LVU1624
 4825              		.loc 1 1315 46 is_stmt 0 view .LVU1625
 4826 0044 C2EBC202 		rsb	r2, r2, r2, lsl #3
 4827              		.loc 1 1315 5 view .LVU1626
 4828 0048 B242     		cmp	r2, r6
 4829 004a A8BF     		it	ge
 4830 004c 3246     		movge	r2, r6
 4831 004e 0DF10601 		add	r1, sp, #6
 4832 0052 2046     		mov	r0, r4
 4833 0054 FFF7FEFF 		bl	memcpy
 4834              	.LVL301:
 4835              	.L177:
1316:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
1317:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   return 0;
1318:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c **** }
 4836              		.loc 1 1318 1 view .LVU1627
 4837 0058 3846     		mov	r0, r7
 4838 005a 27B0     		add	sp, sp, #156
 4839              	.LCFI167:
 4840              		.cfi_remember_state
 4841              		.cfi_def_cfa_offset 20
 4842              		@ sp needed
 4843 005c F0BD     		pop	{r4, r5, r6, r7, pc}
 4844              	.LVL302:
 4845              	.L178:
 4846              	.LCFI168:
 4847              		.cfi_restore_state
1307:Middlewares/ST/BlueNRG-MS/hci/controller/bluenrg_gap_aci.c ****   
 4848              		.loc 1 1307 12 view .LVU1628
 4849 005e FF27     		movs	r7, #255
 4850 0060 FAE7     		b	.L177
 4851              		.cfi_endproc
 4852              	.LFE333:
 4854              		.text
 4855              	.Letext0:
 4856              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 4857              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 4858              		.file 4 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_types.h"
 4859              		.file 5 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_def.h"
 4860              		.file 6 "Middlewares/ST/BlueNRG-MS/includes/link_layer.h"
 4861              		.file 7 "/usr/lib/gcc/arm-none-eabi/12.1.0/include/stddef.h"
 4862              		.file 8 "Middlewares/ST/BlueNRG-MS/hci/hci_tl_patterns/Basic/hci_tl.h"
 4863              		.file 9 "Middlewares/ST/BlueNRG-MS/includes/bluenrg_aci_const.h"
 4864              		.file 10 "/usr/arm-none-eabi/include/string.h"
 4865              		.file 11 "<built-in>"
ARM GAS  /tmp/ccVe4NrQ.s 			page 109


DEFINED SYMBOLS
                            *ABS*:0000000000000000 bluenrg_gap_aci.c
     /tmp/ccVe4NrQ.s:21     .text.aci_gap_init_IDB05A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:27     .text.aci_gap_init_IDB05A1:0000000000000000 aci_gap_init_IDB05A1
     /tmp/ccVe4NrQ.s:147    .text.aci_gap_init_IDB04A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:153    .text.aci_gap_init_IDB04A1:0000000000000000 aci_gap_init_IDB04A1
     /tmp/ccVe4NrQ.s:269    .text.aci_gap_set_non_discoverable:0000000000000000 $t
     /tmp/ccVe4NrQ.s:275    .text.aci_gap_set_non_discoverable:0000000000000000 aci_gap_set_non_discoverable
     /tmp/ccVe4NrQ.s:343    .text.aci_gap_set_limited_discoverable:0000000000000000 $t
     /tmp/ccVe4NrQ.s:349    .text.aci_gap_set_limited_discoverable:0000000000000000 aci_gap_set_limited_discoverable
     /tmp/ccVe4NrQ.s:552    .text.aci_gap_set_discoverable:0000000000000000 $t
     /tmp/ccVe4NrQ.s:558    .text.aci_gap_set_discoverable:0000000000000000 aci_gap_set_discoverable
     /tmp/ccVe4NrQ.s:759    .text.aci_gap_set_direct_connectable_IDB05A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:765    .text.aci_gap_set_direct_connectable_IDB05A1:0000000000000000 aci_gap_set_direct_connectable_IDB05A1
     /tmp/ccVe4NrQ.s:875    .text.aci_gap_set_direct_connectable_IDB04A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:881    .text.aci_gap_set_direct_connectable_IDB04A1:0000000000000000 aci_gap_set_direct_connectable_IDB04A1
     /tmp/ccVe4NrQ.s:975    .text.aci_gap_set_io_capability:0000000000000000 $t
     /tmp/ccVe4NrQ.s:981    .text.aci_gap_set_io_capability:0000000000000000 aci_gap_set_io_capability
     /tmp/ccVe4NrQ.s:1064   .text.aci_gap_set_auth_requirement:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1070   .text.aci_gap_set_auth_requirement:0000000000000000 aci_gap_set_auth_requirement
     /tmp/ccVe4NrQ.s:1200   .text.aci_gap_set_author_requirement:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1206   .text.aci_gap_set_author_requirement:0000000000000000 aci_gap_set_author_requirement
     /tmp/ccVe4NrQ.s:1295   .text.aci_gap_pass_key_response:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1301   .text.aci_gap_pass_key_response:0000000000000000 aci_gap_pass_key_response
     /tmp/ccVe4NrQ.s:1394   .text.aci_gap_authorization_response:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1400   .text.aci_gap_authorization_response:0000000000000000 aci_gap_authorization_response
     /tmp/ccVe4NrQ.s:1489   .text.aci_gap_set_non_connectable_IDB05A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1495   .text.aci_gap_set_non_connectable_IDB05A1:0000000000000000 aci_gap_set_non_connectable_IDB05A1
     /tmp/ccVe4NrQ.s:1584   .text.aci_gap_set_non_connectable_IDB04A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1590   .text.aci_gap_set_non_connectable_IDB04A1:0000000000000000 aci_gap_set_non_connectable_IDB04A1
     /tmp/ccVe4NrQ.s:1673   .text.aci_gap_set_undirected_connectable:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1679   .text.aci_gap_set_undirected_connectable:0000000000000000 aci_gap_set_undirected_connectable
     /tmp/ccVe4NrQ.s:1772   .text.aci_gap_slave_security_request:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1778   .text.aci_gap_slave_security_request:0000000000000000 aci_gap_slave_security_request
     /tmp/ccVe4NrQ.s:1874   .text.aci_gap_update_adv_data:0000000000000000 $t
     /tmp/ccVe4NrQ.s:1880   .text.aci_gap_update_adv_data:0000000000000000 aci_gap_update_adv_data
     /tmp/ccVe4NrQ.s:1995   .text.aci_gap_delete_ad_type:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2001   .text.aci_gap_delete_ad_type:0000000000000000 aci_gap_delete_ad_type
     /tmp/ccVe4NrQ.s:2084   .text.aci_gap_get_security_level:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2090   .text.aci_gap_get_security_level:0000000000000000 aci_gap_get_security_level
     /tmp/ccVe4NrQ.s:2200   .text.aci_gap_configure_whitelist:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2206   .text.aci_gap_configure_whitelist:0000000000000000 aci_gap_configure_whitelist
     /tmp/ccVe4NrQ.s:2274   .text.aci_gap_terminate:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2280   .text.aci_gap_terminate:0000000000000000 aci_gap_terminate
     /tmp/ccVe4NrQ.s:2373   .text.aci_gap_clear_security_database:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2379   .text.aci_gap_clear_security_database:0000000000000000 aci_gap_clear_security_database
     /tmp/ccVe4NrQ.s:2447   .text.aci_gap_allow_rebond_IDB05A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2453   .text.aci_gap_allow_rebond_IDB05A1:0000000000000000 aci_gap_allow_rebond_IDB05A1
     /tmp/ccVe4NrQ.s:2537   .text.aci_gap_allow_rebond_IDB04A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2543   .text.aci_gap_allow_rebond_IDB04A1:0000000000000000 aci_gap_allow_rebond_IDB04A1
     /tmp/ccVe4NrQ.s:2611   .text.aci_gap_start_limited_discovery_proc:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2617   .text.aci_gap_start_limited_discovery_proc:0000000000000000 aci_gap_start_limited_discovery_proc
     /tmp/ccVe4NrQ.s:2718   .text.aci_gap_start_general_discovery_proc:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2724   .text.aci_gap_start_general_discovery_proc:0000000000000000 aci_gap_start_general_discovery_proc
     /tmp/ccVe4NrQ.s:2825   .text.aci_gap_start_name_discovery_proc:0000000000000000 $t
     /tmp/ccVe4NrQ.s:2831   .text.aci_gap_start_name_discovery_proc:0000000000000000 aci_gap_start_name_discovery_proc
     /tmp/ccVe4NrQ.s:2965   .text.aci_gap_start_auto_conn_establish_proc_IDB05A1:0000000000000000 $t
ARM GAS  /tmp/ccVe4NrQ.s 			page 110


     /tmp/ccVe4NrQ.s:2971   .text.aci_gap_start_auto_conn_establish_proc_IDB05A1:0000000000000000 aci_gap_start_auto_conn_establish_proc_IDB05A1
     /tmp/ccVe4NrQ.s:3146   .text.aci_gap_start_auto_conn_establish_proc_IDB04A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:3152   .text.aci_gap_start_auto_conn_establish_proc_IDB04A1:0000000000000000 aci_gap_start_auto_conn_establish_proc_IDB04A1
     /tmp/ccVe4NrQ.s:3342   .text.aci_gap_start_general_conn_establish_proc_IDB05A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:3348   .text.aci_gap_start_general_conn_establish_proc_IDB05A1:0000000000000000 aci_gap_start_general_conn_establish_proc_IDB05A1
     /tmp/ccVe4NrQ.s:3454   .text.aci_gap_start_general_conn_establish_proc_IDB04A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:3460   .text.aci_gap_start_general_conn_establish_proc_IDB04A1:0000000000000000 aci_gap_start_general_conn_establish_proc_IDB04A1
     /tmp/ccVe4NrQ.s:3581   .text.aci_gap_start_selective_conn_establish_proc:0000000000000000 $t
     /tmp/ccVe4NrQ.s:3587   .text.aci_gap_start_selective_conn_establish_proc:0000000000000000 aci_gap_start_selective_conn_establish_proc
     /tmp/ccVe4NrQ.s:3720   .text.aci_gap_create_connection:0000000000000000 $t
     /tmp/ccVe4NrQ.s:3726   .text.aci_gap_create_connection:0000000000000000 aci_gap_create_connection
     /tmp/ccVe4NrQ.s:3860   .text.aci_gap_terminate_gap_procedure:0000000000000000 $t
     /tmp/ccVe4NrQ.s:3866   .text.aci_gap_terminate_gap_procedure:0000000000000000 aci_gap_terminate_gap_procedure
     /tmp/ccVe4NrQ.s:3946   .text.aci_gap_start_connection_update:0000000000000000 $t
     /tmp/ccVe4NrQ.s:3952   .text.aci_gap_start_connection_update:0000000000000000 aci_gap_start_connection_update
     /tmp/ccVe4NrQ.s:4066   .text.aci_gap_send_pairing_request:0000000000000000 $t
     /tmp/ccVe4NrQ.s:4072   .text.aci_gap_send_pairing_request:0000000000000000 aci_gap_send_pairing_request
     /tmp/ccVe4NrQ.s:4165   .text.aci_gap_resolve_private_address_IDB05A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:4171   .text.aci_gap_resolve_private_address_IDB05A1:0000000000000000 aci_gap_resolve_private_address_IDB05A1
     /tmp/ccVe4NrQ.s:4272   .text.aci_gap_resolve_private_address_IDB04A1:0000000000000000 $t
     /tmp/ccVe4NrQ.s:4278   .text.aci_gap_resolve_private_address_IDB04A1:0000000000000000 aci_gap_resolve_private_address_IDB04A1
     /tmp/ccVe4NrQ.s:4367   .text.aci_gap_set_broadcast_mode:0000000000000000 $t
     /tmp/ccVe4NrQ.s:4373   .text.aci_gap_set_broadcast_mode:0000000000000000 aci_gap_set_broadcast_mode
     /tmp/ccVe4NrQ.s:4536   .text.aci_gap_start_observation_procedure:0000000000000000 $t
     /tmp/ccVe4NrQ.s:4542   .text.aci_gap_start_observation_procedure:0000000000000000 aci_gap_start_observation_procedure
     /tmp/ccVe4NrQ.s:4648   .text.aci_gap_is_device_bonded:0000000000000000 $t
     /tmp/ccVe4NrQ.s:4654   .text.aci_gap_is_device_bonded:0000000000000000 aci_gap_is_device_bonded
     /tmp/ccVe4NrQ.s:4745   .text.aci_gap_get_bonded_devices:0000000000000000 $t
     /tmp/ccVe4NrQ.s:4751   .text.aci_gap_get_bonded_devices:0000000000000000 aci_gap_get_bonded_devices

UNDEFINED SYMBOLS
hci_send_req
memcpy
