# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# Replacing STD_LOGIC_VECTOR(word_size - 1 downto 0) with T_WORD
# 
# c:/My_Aldec_Designs/test_workspace/Microcontroller/src/TestBench/cpu_TB.vhd: replaced 4 occurrences
# c:/My_Aldec_Designs/test_workspace/Microcontroller/src/cpu.vhd: replaced 18 occurrences
# c:/My_Aldec_Designs/test_workspace/Microcontroller/src/TestBench/memory_TB.vhd: replaced 1 occurrences
# c:/My_Aldec_Designs/test_workspace/Microcontroller/src/TestBench/register_file_TB.vhd: replaced 6 occurrences
# c:/My_Aldec_Designs/test_workspace/Microcontroller/src/OLD-cpu.vhd: replaced 18 occurrences
# c:/My_Aldec_Designs/test_workspace/Microcontroller/src/register_file.vhd: replaced 3 occurrences
# c:/My_Aldec_Designs/test_workspace/Microcontroller/src/alu.vhd: replaced 3 occurrences
# 53 occurrence(s) were replaced
# 
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/memory.bde $dsn/src/register_file.bde $dsn/src/OLD-cpu.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# DRC: Checking file 'c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.bde'.
# DRC: memory.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\My_Aldec_Designs\test_workspace\Microcontroller\compile\memory.vhd from c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.bde ...
# Generation successful
# DRC: Checking file 'c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.bde'.
# DRC: register_file.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\My_Aldec_Designs\test_workspace\Microcontroller\compile\register_file.vhd from c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Error: COMP96_0078: register_file.vhd : (14, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: register_file.vhd : (14, 21): Unknown type.
# Error: COMP96_0078: register_file.vhd : (16, 23): Unknown identifier "T_WORD".
# Error: COMP96_0064: register_file.vhd : (16, 23): Unknown type.
# Error: COMP96_0078: register_file.vhd : (17, 23): Unknown identifier "T_WORD".
# Error: COMP96_0064: register_file.vhd : (17, 23): Unknown type.
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# Error: COMP96_0026: microcontroller_package.vhd : (14, 20): Type definition expected.
# Error: COMP96_0026: microcontroller_package.vhd : (16, 20): Type definition expected.
# Error: COMP96_0026: microcontroller_package.vhd : (24, 22): Type definition expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Error: COMP96_0078: alu.vhd : (11, 16): Unknown identifier "T_WORD".
# Error: COMP96_0064: alu.vhd : (11, 16): Unknown type.
# Error: COMP96_0078: alu.vhd : (12, 16): Unknown identifier "T_WORD".
# Error: COMP96_0064: alu.vhd : (12, 16): Unknown type.
# Error: COMP96_0078: alu.vhd : (14, 17): Unknown identifier "T_WORD".
# Error: COMP96_0064: alu.vhd : (14, 17): Unknown type.
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Error: COMP96_0078: cpu.vhd : (14, 22): Unknown identifier "T_WORD".
# Error: COMP96_0064: cpu.vhd : (14, 22): Unknown type.
# Error: COMP96_0078: cpu.vhd : (15, 24): Unknown identifier "T_WORD".
# Error: COMP96_0064: cpu.vhd : (15, 24): Unknown type.
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0028: cpu.vhd : (21, 9): Identifier or keyword expected.
# Error: COMP96_0015: cpu.vhd : (21, 9): ';' expected.
# Error: COMP96_0034: cpu.vhd : (102, 5): Expression or keyword expected.
# Error: COMP96_0329: cpu.vhd : (156, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (156, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (158, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (158, 14): Design unit declaration expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (15, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (15, 21): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (16, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (16, 21): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (18, 28): Unknown identifier "UNSIGNED".
# Error: COMP96_0064: control_unit.vhd : (18, 28): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (19, 27): Unknown identifier "T_OPCODE".
# Error: COMP96_0064: control_unit.vhd : (19, 27): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (21, 30): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (21, 30): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (22, 29): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (22, 29): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (23, 32): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (23, 32): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (24, 32): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (24, 32): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (25, 34): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (25, 34): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (27, 28): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (27, 28): Unknown type.
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0056: control_unit.vhd : (31, 1): Cannot find referenced entity declaration "control_unit".
# File: .\..\compile\memory.vhd
# Compile Entity "memory"
# Warning: COMP96_0994: Multiple entity "memory" found in ".\..\compile\memory.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd".
# Compile Architecture "behavioral" of Entity "memory"
# Warning: COMP96_0994: Multiple architecture "behavioral" of entity "memory" found in ".\..\compile\memory.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd".
# Error: COMP96_0078: ../compile/memory.vhd : (43, 76): Unknown identifier "MEM_T".
# Error: COMP96_0064: ../compile/memory.vhd : (43, 76): Unknown type.
# Error: COMP96_0669: ../compile/memory.vhd : (63, 17): Type for "w_data" is not fully constrained. (IEEE 1076-2008, 5.3.2.2)
# Error: COMP96_0118: ../compile/memory.vhd : (63, 38): Keyword 'others' is not allowed in unconstrained array aggregate.
# Error: COMP96_0356: ../compile/memory.vhd : (64, 19): Index constraint cannot be applied to constrained type.
# Error: COMP96_0078: ../compile/memory.vhd : (64, 57): Unknown identifier "memory_readMemFile".
# Error: COMP96_0133: ../compile/memory.vhd : (64, 57): Cannot find object declaration.
# Error: COMP96_0289: ../compile/memory.vhd : (64, 57): Prefix of index must be an array.
# Error: COMP96_0077: ../compile/memory.vhd : (64, 57): Undefined type of expression. Expected type 'MEM_T'.
# Error: COMP96_0118: ../compile/memory.vhd : (76, 43): Keyword 'others' is not allowed in unconstrained array aggregate.
# File: .\..\compile\register_file.vhd
# Compile Entity "register_file"
# Warning: COMP96_0994: Multiple entity "register_file" found in ".\..\compile\register_file.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd".
# Compile Architecture "behavioral" of Entity "register_file"
# Warning: COMP96_0994: Multiple architecture "behavioral" of entity "register_file" found in ".\..\compile\register_file.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\OLD-cpu.vhd
# Compile Entity "cpu"
# Error: COMP96_0078: OLD-cpu.vhd : (14, 22): Unknown identifier "T_WORD".
# Error: COMP96_0064: OLD-cpu.vhd : (14, 22): Unknown type.
# Error: COMP96_0078: OLD-cpu.vhd : (15, 24): Unknown identifier "T_WORD".
# Error: COMP96_0064: OLD-cpu.vhd : (15, 24): Unknown type.
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0015: OLD-cpu.vhd : (183, 5): ';' expected.
# Error: COMP96_0331: OLD-cpu.vhd : (196, 38): Syntax error in expression.
# Error: COMP96_0019: OLD-cpu.vhd : (223, 9): Keyword 'end' expected.
# Error: COMP96_0016: OLD-cpu.vhd : (223, 15): Design unit declaration expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Error: COMP96_0078: TestBench/cpu_TB.vhd : (17, 16): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/cpu_TB.vhd : (17, 16): Unknown type.
# Error: COMP96_0078: TestBench/cpu_TB.vhd : (18, 18): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/cpu_TB.vhd : (18, 18): Unknown type.
# Error: COMP96_0078: TestBench/cpu_TB.vhd : (24, 19): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/cpu_TB.vhd : (24, 19): Unknown type.
# Error: COMP96_0078: TestBench/cpu_TB.vhd : (26, 20): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/cpu_TB.vhd : (26, 20): Unknown type.
# Error: COMP96_0333: TestBench/cpu_TB.vhd : (37, 4): Formal must be locally static name.
# Error: COMP96_0333: TestBench/cpu_TB.vhd : (38, 4): Formal must be locally static name.
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Error: COMP96_0078: TestBench/register_file_TB.vhd : (18, 15): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/register_file_TB.vhd : (18, 15): Unknown type.
# Error: COMP96_0078: TestBench/register_file_TB.vhd : (20, 17): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/register_file_TB.vhd : (20, 17): Unknown type.
# Error: COMP96_0078: TestBench/register_file_TB.vhd : (21, 17): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/register_file_TB.vhd : (21, 17): Unknown type.
# Error: COMP96_0078: TestBench/register_file_TB.vhd : (28, 18): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/register_file_TB.vhd : (28, 18): Unknown type.
# Error: COMP96_0078: TestBench/register_file_TB.vhd : (31, 19): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/register_file_TB.vhd : (31, 19): Unknown type.
# Error: COMP96_0078: TestBench/register_file_TB.vhd : (32, 19): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/register_file_TB.vhd : (32, 19): Unknown type.
# Error: COMP96_0333: TestBench/register_file_TB.vhd : (44, 4): Formal must be locally static name.
# Error: COMP96_0333: TestBench/register_file_TB.vhd : (46, 4): Formal must be locally static name.
# Error: COMP96_0333: TestBench/register_file_TB.vhd : (47, 4): Formal must be locally static name.
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Error: COMP96_0078: TestBench/memory_TB.vhd : (27, 19): Unknown identifier "T_WORD".
# Error: COMP96_0064: TestBench/memory_TB.vhd : (27, 19): Unknown type.
# Error: COMP96_0104: TestBench/memory_TB.vhd : (43, 4): Undefined type of expression.
# Error: COMP96_0064: TestBench/memory_TB.vhd : (55, 28): Unknown type.
# Error: COMP96_0149: TestBench/memory_TB.vhd : (59, 43): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0077: TestBench/memory_TB.vhd : (65, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0149: TestBench/memory_TB.vhd : (76, 43): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0077: TestBench/memory_TB.vhd : (80, 16): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 98 Errors 4 Warnings  Analysis time :  1.0 [s]
# ULM: Warning: ULM_0021 Architecture `behavioral' of entity `microcontroller.memory' is not up-to-date. Please recompile file `c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.bde'.
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/microcontroller_package.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# Error: COMP96_0078: microcontroller_package.vhd : (14, 23): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: microcontroller_package.vhd : (14, 23): Unknown type.
# Error: COMP96_0078: microcontroller_package.vhd : (16, 23): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: microcontroller_package.vhd : (16, 23): Unknown type.
# Error: COMP96_0078: microcontroller_package.vhd : (24, 25): Unknown identifier "STD_LOGIC_VECTOR".
# Error: COMP96_0064: microcontroller_package.vhd : (24, 25): Unknown type.
# Error: COMP96_0078: microcontroller_package.vhd : (25, 68): Unknown identifier "T_WORD".
# Error: COMP96_0064: microcontroller_package.vhd : (25, 68): Unknown type.
# Compile failure 8 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ULM: Warning: ULM_0021 Architecture `behavioral' of entity `microcontroller.memory' is not up-to-date. Please recompile file `c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.bde'.
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/microcontroller_package.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
# ULM: Warning: ULM_0021 Architecture `behavioral' of entity `microcontroller.memory' is not up-to-date. Please recompile file `c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.bde'.
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/memory.bde $dsn/src/register_file.bde $dsn/src/OLD-cpu.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# DRC: Checking file 'c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.bde'.
# DRC: memory.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\My_Aldec_Designs\test_workspace\Microcontroller\compile\memory.vhd from c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0028: cpu.vhd : (21, 9): Identifier or keyword expected.
# Error: COMP96_0015: cpu.vhd : (21, 9): ';' expected.
# Error: COMP96_0034: cpu.vhd : (102, 5): Expression or keyword expected.
# Error: COMP96_0329: cpu.vhd : (156, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (156, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (158, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (158, 14): Design unit declaration expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (15, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (15, 21): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (16, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (16, 21): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (18, 28): Unknown identifier "UNSIGNED".
# Error: COMP96_0064: control_unit.vhd : (18, 28): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (19, 27): Unknown identifier "T_OPCODE".
# Error: COMP96_0064: control_unit.vhd : (19, 27): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (21, 30): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (21, 30): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (22, 29): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (22, 29): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (23, 32): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (23, 32): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (24, 32): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (24, 32): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (25, 34): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (25, 34): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (27, 28): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (27, 28): Unknown type.
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0056: control_unit.vhd : (31, 1): Cannot find referenced entity declaration "control_unit".
# File: .\..\compile\memory.vhd
# Compile Entity "memory"
# Warning: COMP96_0994: Multiple entity "memory" found in ".\..\compile\memory.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd".
# Compile Architecture "behavioral" of Entity "memory"
# Warning: COMP96_0994: Multiple architecture "behavioral" of entity "memory" found in ".\..\compile\memory.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd".
# Error: COMP96_0078: ../compile/memory.vhd : (43, 76): Unknown identifier "MEM_T".
# Error: COMP96_0064: ../compile/memory.vhd : (43, 76): Unknown type.
# Error: COMP96_0669: ../compile/memory.vhd : (63, 17): Type for "w_data" is not fully constrained. (IEEE 1076-2008, 5.3.2.2)
# Error: COMP96_0118: ../compile/memory.vhd : (63, 38): Keyword 'others' is not allowed in unconstrained array aggregate.
# Error: COMP96_0356: ../compile/memory.vhd : (64, 19): Index constraint cannot be applied to constrained type.
# Error: COMP96_0078: ../compile/memory.vhd : (64, 57): Unknown identifier "memory_readMemFile".
# Error: COMP96_0133: ../compile/memory.vhd : (64, 57): Cannot find object declaration.
# Error: COMP96_0289: ../compile/memory.vhd : (64, 57): Prefix of index must be an array.
# Error: COMP96_0077: ../compile/memory.vhd : (64, 57): Undefined type of expression. Expected type 'MEM_T'.
# Error: COMP96_0118: ../compile/memory.vhd : (76, 43): Keyword 'others' is not allowed in unconstrained array aggregate.
# File: .\..\compile\register_file.vhd
# Compile Entity "register_file"
# Warning: COMP96_0994: Multiple entity "register_file" found in ".\..\compile\register_file.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd".
# Compile Architecture "behavioral" of Entity "register_file"
# Warning: COMP96_0994: Multiple architecture "behavioral" of entity "register_file" found in ".\..\compile\register_file.vhd", "c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\OLD-cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0015: OLD-cpu.vhd : (183, 5): ';' expected.
# Error: COMP96_0331: OLD-cpu.vhd : (196, 38): Syntax error in expression.
# Error: COMP96_0019: OLD-cpu.vhd : (223, 9): Keyword 'end' expected.
# Error: COMP96_0016: OLD-cpu.vhd : (223, 15): Design unit declaration expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 42 Errors 4 Warnings  Analysis time :  0.7 [s]
# ULM: Warning: ULM_0021 Architecture `behavioral' of entity `microcontroller.memory' is not up-to-date. Please recompile file `c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.bde'.
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/OLD-cpu.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0028: cpu.vhd : (21, 9): Identifier or keyword expected.
# Error: COMP96_0015: cpu.vhd : (21, 9): ';' expected.
# Error: COMP96_0034: cpu.vhd : (102, 5): Expression or keyword expected.
# Error: COMP96_0329: cpu.vhd : (156, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (156, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (158, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (158, 14): Design unit declaration expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (15, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (15, 21): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (16, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (16, 21): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (18, 28): Unknown identifier "UNSIGNED".
# Error: COMP96_0064: control_unit.vhd : (18, 28): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (19, 27): Unknown identifier "T_OPCODE".
# Error: COMP96_0064: control_unit.vhd : (19, 27): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (21, 30): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (21, 30): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (22, 29): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (22, 29): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (23, 32): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (23, 32): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (24, 32): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (24, 32): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (25, 34): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (25, 34): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (27, 28): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (27, 28): Unknown type.
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0056: control_unit.vhd : (31, 1): Cannot find referenced entity declaration "control_unit".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\OLD-cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0015: OLD-cpu.vhd : (183, 5): ';' expected.
# Error: COMP96_0331: OLD-cpu.vhd : (196, 38): Syntax error in expression.
# Error: COMP96_0019: OLD-cpu.vhd : (223, 9): Keyword 'end' expected.
# Error: COMP96_0016: OLD-cpu.vhd : (223, 15): Design unit declaration expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 32 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/OLD-cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\OLD-cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0331: OLD-cpu.vhd : (196, 38): Syntax error in expression.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/OLD-cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\OLD-cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0613: OLD-cpu.vhd : (196, 28): All choice must specify a discrete range for this named element association. (IEEE 1076-2008, 9.3.3.3)
# Error: COMP96_0079: OLD-cpu.vhd : (196, 27): Invalid aggregate.
# Error: COMP96_0077: OLD-cpu.vhd : (196, 27): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: OLD-cpu.vhd : (197, 13): Unknown identifier "alu_writing".
# Error: COMP96_0133: OLD-cpu.vhd : (197, 13): Cannot find object declaration.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (15, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (15, 21): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (16, 21): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (16, 21): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (18, 28): Unknown identifier "UNSIGNED".
# Error: COMP96_0064: control_unit.vhd : (18, 28): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (19, 27): Unknown identifier "T_OPCODE".
# Error: COMP96_0064: control_unit.vhd : (19, 27): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (21, 30): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (21, 30): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (22, 29): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (22, 29): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (23, 32): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (23, 32): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (24, 32): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (24, 32): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (25, 34): Unknown identifier "T_LOAD".
# Error: COMP96_0064: control_unit.vhd : (25, 34): Unknown type.
# Error: COMP96_0078: control_unit.vhd : (27, 28): Unknown identifier "T_WORD".
# Error: COMP96_0064: control_unit.vhd : (27, 28): Unknown type.
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0056: control_unit.vhd : (31, 1): Cannot find referenced entity declaration "control_unit".
# Compile failure 21 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (19, 28): Unknown identifier "UNSIGNED".
# Error: COMP96_0064: control_unit.vhd : (19, 28): Unknown type.
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0056: control_unit.vhd : (32, 1): Cannot find referenced entity declaration "control_unit".
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (75, 13): Unknown identifier "ctrl_BUS0_sel".
# Error: COMP96_0133: control_unit.vhd : (75, 13): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (77, 13): Unknown identifier "ctrl_BUS1_sel".
# Error: COMP96_0133: control_unit.vhd : (77, 13): Cannot find object declaration.
# Error: COMP96_0123: control_unit.vhd : (89, 13): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0123: control_unit.vhd : (91, 13): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0123: control_unit.vhd : (93, 9): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0123: control_unit.vhd : (99, 9): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0078: control_unit.vhd : (110, 5): Unknown identifier "o_ROM_addr".
# Error: COMP96_0133: control_unit.vhd : (110, 5): Cannot find object declaration.
# Error: COMP96_0071: control_unit.vhd : (143, 54): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (143, 38): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: control_unit.vhd : (162, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (162, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (163, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (163, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (164, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (164, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (165, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (165, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (166, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (166, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (167, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (167, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (168, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (168, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (168, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (169, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (169, 33): Cannot find object declaration.
# Compile failure 29 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0161: control_unit.vhd : (78, 13): The target of this assignment must be a formal of the subprogram "CONNECT_ONTO_BUS" or one of its parents.
# Error: COMP96_0161: control_unit.vhd : (80, 13): The target of this assignment must be a formal of the subprogram "CONNECT_ONTO_BUS" or one of its parents.
# Error: COMP96_0123: control_unit.vhd : (92, 13): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0123: control_unit.vhd : (94, 13): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0123: control_unit.vhd : (96, 9): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0123: control_unit.vhd : (102, 9): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0078: control_unit.vhd : (113, 5): Unknown identifier "o_ROM_addr".
# Error: COMP96_0133: control_unit.vhd : (113, 5): Cannot find object declaration.
# Error: COMP96_0071: control_unit.vhd : (146, 54): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (146, 38): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: control_unit.vhd : (165, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (165, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (166, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (166, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (167, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (167, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (168, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (168, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (169, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (169, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (170, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (170, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (171, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (171, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (171, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (172, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (172, 33): Cannot find object declaration.
# Compile failure 27 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0161: control_unit.vhd : (78, 13): The target of this assignment must be a formal of the subprogram "CONNECT_ONTO_BUS" or one of its parents.
# Error: COMP96_0161: control_unit.vhd : (80, 13): The target of this assignment must be a formal of the subprogram "CONNECT_ONTO_BUS" or one of its parents.
# Error: COMP96_0123: control_unit.vhd : (102, 9): Variable or constant cannot be the target of a signal assignment.
# Error: COMP96_0078: control_unit.vhd : (113, 5): Unknown identifier "o_ROM_addr".
# Error: COMP96_0133: control_unit.vhd : (113, 5): Cannot find object declaration.
# Error: COMP96_0071: control_unit.vhd : (146, 54): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (146, 38): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: control_unit.vhd : (165, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (165, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (166, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (166, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (167, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (167, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (168, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (168, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (169, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (169, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (170, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (170, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (171, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (171, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (171, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (172, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (172, 33): Cannot find object declaration.
# Compile failure 24 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0161: control_unit.vhd : (78, 13): The target of this assignment must be a formal of the subprogram "CONNECT_ONTO_BUS" or one of its parents.
# Error: COMP96_0161: control_unit.vhd : (80, 13): The target of this assignment must be a formal of the subprogram "CONNECT_ONTO_BUS" or one of its parents.
# Error: COMP96_0078: control_unit.vhd : (113, 5): Unknown identifier "o_ROM_addr".
# Error: COMP96_0133: control_unit.vhd : (113, 5): Cannot find object declaration.
# Error: COMP96_0071: control_unit.vhd : (146, 54): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (146, 38): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: control_unit.vhd : (165, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (165, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (166, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (166, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (167, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (167, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (168, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (168, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (169, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (169, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (170, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (170, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (171, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (171, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (171, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (172, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (172, 33): Cannot find object declaration.
# Compile failure 23 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (103, 5): Unknown identifier "o_ROM_addr".
# Error: COMP96_0133: control_unit.vhd : (103, 5): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (120, 21): Unknown identifier "CONNECT_ONTO_BUS".
# Error: COMP96_0066: control_unit.vhd : (120, 21): Cannot find "CONNECT_ONTO_BUS" procedure declaration.
# Error: COMP96_0071: control_unit.vhd : (136, 54): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (136, 38): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: control_unit.vhd : (137, 21): Unknown identifier "CONNECT_ONTO_BUS".
# Error: COMP96_0066: control_unit.vhd : (137, 21): Cannot find "CONNECT_ONTO_BUS" procedure declaration.
# Error: COMP96_0078: control_unit.vhd : (155, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (155, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (156, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (156, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (157, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (157, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (158, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (158, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (159, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (159, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (160, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (160, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (161, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (162, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (162, 33): Cannot find object declaration.
# Compile failure 25 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (120, 21): Unknown identifier "CONNECT_ONTO_BUS".
# Error: COMP96_0066: control_unit.vhd : (120, 21): Cannot find "CONNECT_ONTO_BUS" procedure declaration.
# Error: COMP96_0071: control_unit.vhd : (136, 54): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (136, 38): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: control_unit.vhd : (137, 21): Unknown identifier "CONNECT_ONTO_BUS".
# Error: COMP96_0066: control_unit.vhd : (137, 21): Cannot find "CONNECT_ONTO_BUS" procedure declaration.
# Error: COMP96_0078: control_unit.vhd : (155, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (155, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (156, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (156, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (157, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (157, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (158, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (158, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (159, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (159, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (160, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (160, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (161, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (162, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (162, 33): Cannot find object declaration.
# Compile failure 23 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0071: control_unit.vhd : (136, 54): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (136, 38): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: control_unit.vhd : (137, 21): Unknown identifier "CONNECT_ONTO_BUS".
# Error: COMP96_0066: control_unit.vhd : (137, 21): Cannot find "CONNECT_ONTO_BUS" procedure declaration.
# Error: COMP96_0078: control_unit.vhd : (155, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (155, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (156, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (156, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (157, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (157, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (158, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (158, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (159, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (159, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (160, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (160, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (161, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (162, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (162, 33): Cannot find object declaration.
# Compile failure 21 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0071: control_unit.vhd : (136, 54): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (136, 38): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: control_unit.vhd : (155, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (155, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (156, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (156, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (157, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (157, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (158, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (158, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (159, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (159, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (160, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (160, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (161, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (162, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (162, 33): Cannot find object declaration.
# Compile failure 19 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (155, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (155, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (156, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (156, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (157, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (157, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (158, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (158, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (159, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (159, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (160, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (160, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (161, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (161, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (162, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (162, 33): Cannot find object declaration.
# Compile failure 17 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0034: cpu.vhd : (119, 5): Expression or keyword expected.
# Error: COMP96_0329: cpu.vhd : (173, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (173, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (175, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (175, 14): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0015: cpu.vhd : (117, 23): ')' expected.
# Error: COMP96_0015: cpu.vhd : (118, 9): ';' expected.
# Error: COMP96_0015: cpu.vhd : (119, 16): ';' expected.
# Error: COMP96_0019: cpu.vhd : (119, 16): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (119, 19): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0329: cpu.vhd : (188, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (188, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (190, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (190, 14): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0329: cpu.vhd : (189, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (189, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (191, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (191, 14): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0329: cpu.vhd : (188, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (188, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (190, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (190, 14): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0078: cpu.vhd : (142, 23): Unknown identifier "r_status".
# Error: COMP96_0078: cpu.vhd : (143, 26): Unknown identifier "r_status".
# Error: COMP96_0078: cpu.vhd : (144, 26): Unknown identifier "r_status".
# Error: COMP96_0078: cpu.vhd : (145, 22): Unknown identifier "r_status".
# Error: COMP96_0133: cpu.vhd : (142, 23): Cannot find object declaration.
# Error: COMP96_0289: cpu.vhd : (142, 23): Prefix of index must be an array.
# Error: COMP96_0133: cpu.vhd : (143, 26): Cannot find object declaration.
# Error: COMP96_0289: cpu.vhd : (143, 26): Prefix of index must be an array.
# Error: COMP96_0133: cpu.vhd : (144, 26): Cannot find object declaration.
# Error: COMP96_0289: cpu.vhd : (144, 26): Prefix of index must be an array.
# Error: COMP96_0133: cpu.vhd : (145, 22): Cannot find object declaration.
# Error: COMP96_0289: cpu.vhd : (145, 22): Prefix of index must be an array.
# Error: COMP96_0104: cpu.vhd : (142, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (143, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (144, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (145, 9): Undefined type of expression.
# Error: COMP96_0133: cpu.vhd : (143, 26): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (144, 26): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (145, 22): Cannot find object declaration.
# Compile failure 19 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0329: cpu.vhd : (188, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (188, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (190, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (190, 14): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0329: cpu.vhd : (188, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (188, 24): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (190, 9): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (190, 14): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0329: cpu.vhd : (187, 5): Generate statement must have a label.
# Error: COMP96_0019: cpu.vhd : (187, 14): Keyword 'generate' expected.
# Error: COMP96_0019: cpu.vhd : (189, 3): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (189, 8): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0019: cpu.vhd : (190, 9): Keyword 'begin' expected.
# Error: COMP96_0019: cpu.vhd : (192, 13): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (192, 18): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0078: cpu.vhd : (142, 23): Unknown identifier "r_status".
# Error: COMP96_0078: cpu.vhd : (143, 26): Unknown identifier "r_status".
# Error: COMP96_0078: cpu.vhd : (144, 26): Unknown identifier "r_status".
# Error: COMP96_0078: cpu.vhd : (145, 22): Unknown identifier "r_status".
# Error: COMP96_0133: cpu.vhd : (142, 23): Cannot find object declaration.
# Error: COMP96_0289: cpu.vhd : (142, 23): Prefix of index must be an array.
# Error: COMP96_0133: cpu.vhd : (143, 26): Cannot find object declaration.
# Error: COMP96_0289: cpu.vhd : (143, 26): Prefix of index must be an array.
# Error: COMP96_0133: cpu.vhd : (144, 26): Cannot find object declaration.
# Error: COMP96_0289: cpu.vhd : (144, 26): Prefix of index must be an array.
# Error: COMP96_0133: cpu.vhd : (145, 22): Cannot find object declaration.
# Error: COMP96_0289: cpu.vhd : (145, 22): Prefix of index must be an array.
# Error: COMP96_0104: cpu.vhd : (142, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (143, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (144, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (145, 9): Undefined type of expression.
# Error: COMP96_0133: cpu.vhd : (143, 26): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (144, 26): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (145, 22): Cannot find object declaration.
# Error: COMP96_0279: cpu.vhd : (193, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (193, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (194, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (194, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (195, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (195, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (196, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (196, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0301: cpu.vhd : (191, 9): The choice 'others' must be present when all alternatives are not covered.
# Error: COMP96_0279: cpu.vhd : (205, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (205, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (206, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (206, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (207, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (207, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (208, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (208, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0301: cpu.vhd : (203, 9): The choice 'others' must be present when all alternatives are not covered.
# Compile failure 37 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0018: cpu.vhd : (132, 39): Identifier expected.
# Error: COMP96_0015: cpu.vhd : (132, 39): ')' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Warning: ELAB1_0026: cpu.vhd : (122, 0): There is no default binding for component "control_unit". (Port "i_rst" is not on the entity).
# Error: COMP96_0279: cpu.vhd : (206, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (206, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (207, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (207, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (208, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (208, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (209, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (209, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0301: cpu.vhd : (204, 9): The choice 'others' must be present when all alternatives are not covered.
# Error: COMP96_0279: cpu.vhd : (218, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (218, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (219, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (219, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (220, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (220, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (221, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (221, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0301: cpu.vhd : (216, 9): The choice 'others' must be present when all alternatives are not covered.
# Compile failure 18 Errors 1 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Warning: ELAB1_0026: cpu.vhd : (122, 0): There is no default binding for component "control_unit". (Port "i_rst" is not on the entity).
# Error: COMP96_0279: cpu.vhd : (206, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (206, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (207, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (207, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (208, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (208, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (209, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (209, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0301: cpu.vhd : (204, 9): The choice 'others' must be present when all alternatives are not covered.
# Error: COMP96_0279: cpu.vhd : (218, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (218, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (219, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (219, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (220, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (220, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (221, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (221, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0301: cpu.vhd : (216, 9): The choice 'others' must be present when all alternatives are not covered.
# Compile failure 18 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (161, 33): Unknown identifier "regf_raddr1".
# Error: COMP96_0133: control_unit.vhd : (161, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (162, 33): Unknown identifier "regf_raddr2".
# Error: COMP96_0133: control_unit.vhd : (162, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (163, 33): Unknown identifier "alu_in1".
# Error: COMP96_0133: control_unit.vhd : (163, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (164, 33): Unknown identifier "alu_in2".
# Error: COMP96_0133: control_unit.vhd : (164, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (165, 33): Unknown identifier "alu_opcode".
# Error: COMP96_0133: control_unit.vhd : (165, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (166, 33): Unknown identifier "regf_waddr".
# Error: COMP96_0133: control_unit.vhd : (166, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (167, 33): Unknown identifier "regf_wdata".
# Error: COMP96_0133: control_unit.vhd : (167, 33): Cannot find object declaration.
# Error: COMP96_0078: control_unit.vhd : (167, 47): Unknown identifier "alu_output".
# Error: COMP96_0078: control_unit.vhd : (168, 33): Unknown identifier "regf_rw".
# Error: COMP96_0133: control_unit.vhd : (168, 33): Cannot find object declaration.
# Compile failure 17 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0279: cpu.vhd : (206, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (206, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (207, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (207, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (208, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (208, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (209, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (209, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0301: cpu.vhd : (204, 9): The choice 'others' must be present when all alternatives are not covered.
# Error: COMP96_0279: cpu.vhd : (218, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (218, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (219, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (219, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (220, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (220, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0279: cpu.vhd : (221, 18): Choice in selected assignments and case statements must be locally static.
# Error: COMP96_0083: cpu.vhd : (221, 18): The type of a choice expression does not match the case expression.
# Error: COMP96_0301: cpu.vhd : (216, 9): The choice 'others' must be present when all alternatives are not covered.
# Compile failure 18 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/microcontroller_package.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# Error: COMP96_0078: alu.vhd : (25, 30): Unknown identifier "OPCODE".
# Error: COMP96_0348: alu.vhd : (25, 30): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: alu.vhd : (27, 14): Unknown identifier "OPCODE".
# Error: COMP96_0133: alu.vhd : (27, 14): Cannot find object declaration.
# Error: COMP96_0584: alu.vhd : (27, 14): Cannot determine the type of the case expression. Enumeration type, integer type, or one-dimensional array of characters expected.
# Error: COMP96_0078: alu.vhd : (45, 36): Unknown identifier "OPCODE".
# Error: COMP96_0348: alu.vhd : (45, 36): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: alu.vhd : (47, 13): Unknown identifier "OPCODE".
# Error: COMP96_0078: alu.vhd : (47, 33): Unknown identifier "OPCODE".
# Error: COMP96_0133: alu.vhd : (47, 33): Cannot find object declaration.
# Error: COMP96_0133: alu.vhd : (47, 13): Cannot find object declaration.
# Error: COMP96_0077: alu.vhd : (47, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Warning: ELAB1_0026: cpu.vhd : (149, 0): There is no default binding for component "ALU". (Port "OPCODE" is not on the entity).
# Error: COMP96_0078: cpu.vhd : (153, 9): Unknown identifier "SEL".
# Error: COMP96_0133: cpu.vhd : (153, 9): Cannot find object declaration.
# Error: COMP96_0112: cpu.vhd : (153, 9): "SEL" does not match the formal name.
# Error: COMP96_0207: cpu.vhd : (149, 0): No actual specified for local port "OPCODE".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (138, 13): Keyword 'then' expected.
# Error: COMP96_0019: control_unit.vhd : (144, 9): Keyword 'end' expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Warning: ELAB1_0026: TestBench/alu_TB.vhd : (42, 0): There is no default binding for component "ALU". (Port "OPCODE" is not on the entity).
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (164, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (164, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Error: COMP96_0203: TestBench/alu_TB.vhd : (165, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (165, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (165, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 23 Errors 2 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/microcontroller_package.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# Error: COMP96_0078: alu.vhd : (25, 30): Unknown identifier "OPCODE".
# Error: COMP96_0348: alu.vhd : (25, 30): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: alu.vhd : (27, 14): Unknown identifier "OPCODE".
# Error: COMP96_0133: alu.vhd : (27, 14): Cannot find object declaration.
# Error: COMP96_0584: alu.vhd : (27, 14): Cannot determine the type of the case expression. Enumeration type, integer type, or one-dimensional array of characters expected.
# Error: COMP96_0078: alu.vhd : (45, 36): Unknown identifier "OPCODE".
# Error: COMP96_0348: alu.vhd : (45, 36): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: alu.vhd : (47, 13): Unknown identifier "OPCODE".
# Error: COMP96_0078: alu.vhd : (47, 33): Unknown identifier "OPCODE".
# Error: COMP96_0133: alu.vhd : (47, 33): Cannot find object declaration.
# Error: COMP96_0133: alu.vhd : (47, 13): Cannot find object declaration.
# Error: COMP96_0077: alu.vhd : (47, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Warning: ELAB1_0026: cpu.vhd : (149, 0): There is no default binding for component "ALU". (Port "OPCODE" is not on the entity).
# Error: COMP96_0078: cpu.vhd : (153, 9): Unknown identifier "SEL".
# Error: COMP96_0133: cpu.vhd : (153, 9): Cannot find object declaration.
# Error: COMP96_0112: cpu.vhd : (153, 9): "SEL" does not match the formal name.
# Error: COMP96_0207: cpu.vhd : (149, 0): No actual specified for local port "OPCODE".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (138, 13): Keyword 'then' expected.
# Error: COMP96_0019: control_unit.vhd : (144, 9): Keyword 'end' expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Warning: ELAB1_0026: TestBench/alu_TB.vhd : (42, 0): There is no default binding for component "ALU". (Port "OPCODE" is not on the entity).
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (164, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (164, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Error: COMP96_0203: TestBench/alu_TB.vhd : (165, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (165, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (165, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 23 Errors 2 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/alu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# Error: COMP96_0078: alu.vhd : (45, 36): Unknown identifier "OPCODE".
# Error: COMP96_0348: alu.vhd : (45, 36): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: alu.vhd : (47, 13): Unknown identifier "OPCODE".
# Error: COMP96_0078: alu.vhd : (47, 33): Unknown identifier "OPCODE".
# Error: COMP96_0133: alu.vhd : (47, 33): Cannot find object declaration.
# Error: COMP96_0133: alu.vhd : (47, 13): Cannot find object declaration.
# Error: COMP96_0077: alu.vhd : (47, 12): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 7 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/alu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/alu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Warning: ELAB1_0026: cpu.vhd : (149, 0): There is no default binding for component "ALU". (Port "OPCODE" is not on the entity).
# Error: COMP96_0078: cpu.vhd : (153, 9): Unknown identifier "SEL".
# Error: COMP96_0133: cpu.vhd : (153, 9): Cannot find object declaration.
# Error: COMP96_0112: cpu.vhd : (153, 9): "SEL" does not match the formal name.
# Error: COMP96_0207: cpu.vhd : (149, 0): No actual specified for local port "OPCODE".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (138, 13): Keyword 'then' expected.
# Error: COMP96_0019: control_unit.vhd : (144, 9): Keyword 'end' expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Warning: ELAB1_0026: TestBench/alu_TB.vhd : (42, 0): There is no default binding for component "ALU". (Port "OPCODE" is not on the entity).
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (164, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (164, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Error: COMP96_0203: TestBench/alu_TB.vhd : (165, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (165, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (165, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 11 Errors 2 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (138, 13): Keyword 'then' expected.
# Error: COMP96_0019: control_unit.vhd : (144, 9): Keyword 'end' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (150, 9): Keyword 'if' expected.
# Error: COMP96_0358: control_unit.vhd : (150, 9): Statement is not labeled.
# Error: COMP96_0019: control_unit.vhd : (152, 1): Keyword 'end' expected.
# Error: COMP96_0046: control_unit.vhd : (162, 11): Sequential statement expected.
# Error: COMP96_0015: control_unit.vhd : (227, 9): ';' expected.
# Error: COMP96_0019: control_unit.vhd : (231, 0): Keyword 'begin' expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0078: control_unit.vhd : (218, 70): Unknown identifier "out_regf_rw".
# Error: COMP96_0133: control_unit.vhd : (218, 70): Cannot find object declaration.
# Error: COMP96_0104: control_unit.vhd : (218, 70): Undefined type of expression.
# Error: COMP96_0152: control_unit.vhd : (218, 70): Formal "out_regf_rw" of class signal must be associated with a signal.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0015: cpu.vhd : (140, 36): ')' expected.
# Error: COMP96_0015: cpu.vhd : (142, 9): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0078: cpu.vhd : (140, 24): Unknown identifier "ctrl_regf_rw".
# Error: COMP96_0133: cpu.vhd : (140, 24): Cannot find object declaration.
# Error: COMP96_0104: cpu.vhd : (140, 9): Undefined type of expression.
# Error: COMP96_0078: cpu.vhd : (181, 21): Unknown identifier "regf_raddr1".
# Error: COMP96_0078: cpu.vhd : (182, 21): Unknown identifier "regf_raddr2".
# Error: COMP96_0078: cpu.vhd : (183, 20): Unknown identifier "regf_waddr".
# Error: COMP96_0078: cpu.vhd : (184, 19): Unknown identifier "regf_wdata".
# Error: COMP96_0078: cpu.vhd : (185, 17): Unknown identifier "regf_rw".
# Error: COMP96_0078: cpu.vhd : (186, 20): Unknown identifier "regf_rdata1".
# Error: COMP96_0078: cpu.vhd : (187, 20): Unknown identifier "regf_rdata2".
# Error: COMP96_0133: cpu.vhd : (181, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (182, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (183, 20): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (184, 19): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (185, 17): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (186, 20): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (187, 20): Cannot find object declaration.
# Error: COMP96_0104: cpu.vhd : (181, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (182, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (183, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (184, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (185, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (186, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (187, 9): Undefined type of expression.
# Error: COMP96_0078: cpu.vhd : (197, 67): Unknown identifier "regf_rdata1".
# Error: COMP96_0078: cpu.vhd : (198, 14): Unknown identifier "regf_rdata2".
# Error: COMP96_0348: cpu.vhd : (197, 67): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: cpu.vhd : (198, 14): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: cpu.vhd : (204, 45): Unknown identifier "regf_rdata1".
# Error: COMP96_0133: cpu.vhd : (204, 45): Cannot find object declaration.
# Error: COMP96_0077: cpu.vhd : (204, 45): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: cpu.vhd : (205, 45): Unknown identifier "regf_rdata2".
# Error: COMP96_0133: cpu.vhd : (205, 45): Cannot find object declaration.
# Error: COMP96_0077: cpu.vhd : (205, 45): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: cpu.vhd : (209, 67): Unknown identifier "regf_rdata1".
# Error: COMP96_0078: cpu.vhd : (210, 14): Unknown identifier "regf_rdata2".
# Error: COMP96_0348: cpu.vhd : (209, 67): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: cpu.vhd : (210, 14): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: cpu.vhd : (216, 45): Unknown identifier "regf_rdata1".
# Error: COMP96_0133: cpu.vhd : (216, 45): Cannot find object declaration.
# Error: COMP96_0077: cpu.vhd : (216, 45): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: cpu.vhd : (217, 45): Unknown identifier "regf_rdata2".
# Error: COMP96_0133: cpu.vhd : (217, 45): Cannot find object declaration.
# Error: COMP96_0077: cpu.vhd : (217, 45): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: cpu.vhd : (274, 17): Unknown identifier "regf_wdata".
# Error: COMP96_0133: cpu.vhd : (274, 17): Cannot find object declaration.
# Error: COMP96_0078: cpu.vhd : (276, 17): Unknown identifier "regf_wdata".
# Error: COMP96_0133: cpu.vhd : (276, 17): Cannot find object declaration.
# Compile failure 48 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0078: cpu.vhd : (182, 21): Unknown identifier "regf_raddr1".
# Error: COMP96_0078: cpu.vhd : (183, 21): Unknown identifier "regf_raddr2".
# Error: COMP96_0078: cpu.vhd : (184, 20): Unknown identifier "regf_waddr".
# Error: COMP96_0078: cpu.vhd : (185, 19): Unknown identifier "regf_wdata".
# Error: COMP96_0078: cpu.vhd : (186, 17): Unknown identifier "regf_rw".
# Error: COMP96_0078: cpu.vhd : (187, 20): Unknown identifier "regf_rdata1".
# Error: COMP96_0078: cpu.vhd : (188, 20): Unknown identifier "regf_rdata2".
# Error: COMP96_0133: cpu.vhd : (182, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (183, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (184, 20): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (185, 19): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (186, 17): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (187, 20): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (188, 20): Cannot find object declaration.
# Error: COMP96_0104: cpu.vhd : (182, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (183, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (184, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (185, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (186, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (187, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (188, 9): Undefined type of expression.
# Error: COMP96_0078: cpu.vhd : (198, 67): Unknown identifier "regf_rdata1".
# Error: COMP96_0078: cpu.vhd : (199, 14): Unknown identifier "regf_rdata2".
# Error: COMP96_0348: cpu.vhd : (198, 67): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: cpu.vhd : (199, 14): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: cpu.vhd : (205, 45): Unknown identifier "regf_rdata1".
# Error: COMP96_0133: cpu.vhd : (205, 45): Cannot find object declaration.
# Error: COMP96_0077: cpu.vhd : (205, 45): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: cpu.vhd : (206, 45): Unknown identifier "regf_rdata2".
# Error: COMP96_0133: cpu.vhd : (206, 45): Cannot find object declaration.
# Error: COMP96_0077: cpu.vhd : (206, 45): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: cpu.vhd : (210, 67): Unknown identifier "regf_rdata1".
# Error: COMP96_0078: cpu.vhd : (211, 14): Unknown identifier "regf_rdata2".
# Error: COMP96_0348: cpu.vhd : (210, 67): Name on sensitivity list must denote a signal.
# Error: COMP96_0348: cpu.vhd : (211, 14): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: cpu.vhd : (217, 45): Unknown identifier "regf_rdata1".
# Error: COMP96_0133: cpu.vhd : (217, 45): Cannot find object declaration.
# Error: COMP96_0077: cpu.vhd : (217, 45): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: cpu.vhd : (218, 45): Unknown identifier "regf_rdata2".
# Error: COMP96_0133: cpu.vhd : (218, 45): Cannot find object declaration.
# Error: COMP96_0077: cpu.vhd : (218, 45): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: cpu.vhd : (275, 17): Unknown identifier "regf_wdata".
# Error: COMP96_0133: cpu.vhd : (275, 17): Cannot find object declaration.
# Error: COMP96_0078: cpu.vhd : (277, 17): Unknown identifier "regf_wdata".
# Error: COMP96_0133: cpu.vhd : (277, 17): Cannot find object declaration.
# Compile failure 45 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Warning: ELAB1_0026: TestBench/alu_TB.vhd : (42, 0): There is no default binding for component "ALU". (Port "OPCODE" is not on the entity).
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (164, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (164, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Error: COMP96_0203: TestBench/alu_TB.vhd : (165, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (165, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (165, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 5 Errors 1 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Error: ELAB1_0021: TestBench/alu_TB.vhd : (42, 0): Types do not match for port "SEL".
# Error: COMP96_0078: TestBench/alu_TB.vhd : (46, 11): Unknown identifier "SEL".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (46, 11): Cannot find object declaration.
# Error: COMP96_0104: TestBench/alu_TB.vhd : (46, 4): Undefined type of expression.
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (164, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (164, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Error: COMP96_0203: TestBench/alu_TB.vhd : (165, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (165, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (165, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Error: COMP96_0078: TestBench/alu_TB.vhd : (46, 11): Unknown identifier "SEL".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (46, 11): Cannot find object declaration.
# Error: COMP96_0104: TestBench/alu_TB.vhd : (46, 4): Undefined type of expression.
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (164, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (164, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Error: COMP96_0203: TestBench/alu_TB.vhd : (165, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (165, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (165, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Compile failure 8 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Error: COMP96_0100: TestBench/alu_TB.vhd : (46, 4): Actual parameter type in port map does not match the type of the formal port 'SEL'.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (66, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (66, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (71, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (71, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (80, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (80, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (86, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (86, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (92, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (92, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (101, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (101, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (106, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (106, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (111, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (111, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (116, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (116, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (121, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (121, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (127, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (127, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (133, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (133, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (139, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (139, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (144, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (144, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (150, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (150, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (156, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (156, 9): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (164, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (164, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Error: COMP96_0203: TestBench/alu_TB.vhd : (165, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (165, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (165, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Compile failure 38 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Error: COMP96_0078: TestBench/alu_TB.vhd : (66, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (66, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (71, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (71, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (80, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (80, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (86, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (86, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (92, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (92, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (101, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (101, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (106, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (106, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (111, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (111, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (116, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (116, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (121, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (121, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (127, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (127, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (133, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (133, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (139, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (139, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (144, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (144, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (150, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (150, 9): Cannot find object declaration.
# Error: COMP96_0078: TestBench/alu_TB.vhd : (156, 9): Unknown identifier "OPCODE".
# Error: COMP96_0133: TestBench/alu_TB.vhd : (156, 9): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_alu"
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (164, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (164, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Error: COMP96_0203: TestBench/alu_TB.vhd : (165, 4): Binding indication has neither a generic map aspect nor a port map aspect.
# Error: ELAB1_0011: TestBench/alu_TB.vhd : (165, 0): Port "SEL" is on entity "ALU" but not on the component declaration.
# Error: ELAB1_0030: TestBench/alu_TB.vhd : (165, 0): Port "OPCODE" is on component "ALU" but not on the entity "ALU".
# Compile failure 37 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/alu_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+cpu_tb cpu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 1.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200788 kB (elbread=1280 elab2=198331 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:16 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
# 6 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/cpu_tb/UUT/comp_RAM/i_address' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/cpu_tb/UUT/comp_RAM/io_data' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/cpu_tb/UUT/comp_RAM/mem' has already been traced.
# 0 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
run 100ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_CONTROL_UNIT,  Process: RUN.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 90 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 90 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 100 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200788 kB (elbread=1280 elab2=198331 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:19 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 100ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_CONTROL_UNIT,  Process: RUN.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 90 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 90 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 100 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200788 kB (elbread=1280 elab2=198331 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:20 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_CONTROL_UNIT,  Process: RUN.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 90 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 90 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 310 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 350 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 450 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 490 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0034: control_unit.vhd : (191, 28): Expression or keyword expected.
# Error: COMP96_0046: control_unit.vhd : (191, 28): Sequential statement expected.
# Error: COMP96_0019: control_unit.vhd : (204, 9): Keyword 'end' expected.
# Error: COMP96_0019: control_unit.vhd : (214, 17): Keyword 'end' expected.
# Error: COMP96_0016: control_unit.vhd : (214, 22): Design unit declaration expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0019: control_unit.vhd : (204, 9): Keyword 'end' expected.
# Error: COMP96_0019: control_unit.vhd : (214, 17): Keyword 'end' expected.
# Error: COMP96_0016: control_unit.vhd : (214, 22): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:39 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:40 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 1.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:43 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:44 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:47 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:49 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:50 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
# KERNEL: Warning: KERNEL_0291 Signal '/cpu_tb/UUT/comp_REGFILE/i_data' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/cpu_tb/UUT/comp_REGFILE/i_rw' has already been traced.
# 0 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  10:52 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0015: cpu.vhd : (157, 36): ')' expected.
# Error: COMP96_0015: cpu.vhd : (158, 9): ';' expected.
# Error: COMP96_0015: cpu.vhd : (159, 25): ';' expected.
# Error: COMP96_0019: cpu.vhd : (159, 25): Keyword 'end' expected.
# Error: COMP96_0016: cpu.vhd : (159, 28): Design unit declaration expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0122: cpu.vhd : (123, 5): Symbol "ctrl_regf_rw" has already been declared in this scope.
# Error: COMP96_0078: cpu.vhd : (157, 9): Unknown identifier "out_ALU_sel".
# Error: COMP96_0078: cpu.vhd : (158, 9): Unknown identifier "out_regf_raddr1".
# Error: COMP96_0078: cpu.vhd : (159, 9): Unknown identifier "out_regf_raddr2".
# Error: COMP96_0078: cpu.vhd : (160, 9): Unknown identifier "out_regf_waddr".
# Error: COMP96_0133: cpu.vhd : (157, 9): Cannot find object declaration.
# Error: COMP96_0112: cpu.vhd : (157, 9): "out_ALU_sel" does not match the formal name.
# Error: COMP96_0078: cpu.vhd : (201, 21): Unknown identifier "regf_raddr1".
# Error: COMP96_0078: cpu.vhd : (202, 21): Unknown identifier "regf_raddr2".
# Error: COMP96_0078: cpu.vhd : (203, 20): Unknown identifier "regf_waddr".
# Error: COMP96_0078: cpu.vhd : (205, 17): Unknown identifier "regf_rw".
# Error: COMP96_0133: cpu.vhd : (201, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (202, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (203, 20): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (205, 17): Cannot find object declaration.
# Error: COMP96_0104: cpu.vhd : (201, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (202, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (203, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (205, 9): Undefined type of expression.
# Compile failure 19 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0078: cpu.vhd : (156, 9): Unknown identifier "out_ALU_sel".
# Error: COMP96_0078: cpu.vhd : (157, 9): Unknown identifier "out_regf_raddr1".
# Error: COMP96_0078: cpu.vhd : (158, 9): Unknown identifier "out_regf_raddr2".
# Error: COMP96_0078: cpu.vhd : (159, 9): Unknown identifier "out_regf_waddr".
# Error: COMP96_0133: cpu.vhd : (156, 9): Cannot find object declaration.
# Error: COMP96_0112: cpu.vhd : (156, 9): "out_ALU_sel" does not match the formal name.
# Error: COMP96_0078: cpu.vhd : (200, 21): Unknown identifier "regf_raddr1".
# Error: COMP96_0078: cpu.vhd : (201, 21): Unknown identifier "regf_raddr2".
# Error: COMP96_0078: cpu.vhd : (202, 20): Unknown identifier "regf_waddr".
# Error: COMP96_0078: cpu.vhd : (204, 17): Unknown identifier "regf_rw".
# Error: COMP96_0133: cpu.vhd : (200, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (201, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (202, 20): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (204, 17): Cannot find object declaration.
# Error: COMP96_0104: cpu.vhd : (200, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (201, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (202, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (204, 9): Undefined type of expression.
# Compile failure 18 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0219: cpu.vhd : (164, 9): Port "out_regf_rw" is already assigned.
# Error: COMP96_0078: cpu.vhd : (204, 21): Unknown identifier "regf_raddr1".
# Error: COMP96_0078: cpu.vhd : (205, 21): Unknown identifier "regf_raddr2".
# Error: COMP96_0078: cpu.vhd : (206, 20): Unknown identifier "regf_waddr".
# Error: COMP96_0078: cpu.vhd : (208, 17): Unknown identifier "regf_rw".
# Error: COMP96_0133: cpu.vhd : (204, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (205, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (206, 20): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (208, 17): Cannot find object declaration.
# Error: COMP96_0104: cpu.vhd : (204, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (205, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (206, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (208, 9): Undefined type of expression.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 13 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Error: COMP96_0078: cpu.vhd : (203, 21): Unknown identifier "regf_raddr1".
# Error: COMP96_0078: cpu.vhd : (204, 21): Unknown identifier "regf_raddr2".
# Error: COMP96_0078: cpu.vhd : (205, 20): Unknown identifier "regf_waddr".
# Error: COMP96_0078: cpu.vhd : (207, 17): Unknown identifier "regf_rw".
# Error: COMP96_0133: cpu.vhd : (203, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (204, 21): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (205, 20): Cannot find object declaration.
# Error: COMP96_0133: cpu.vhd : (207, 17): Cannot find object declaration.
# Error: COMP96_0104: cpu.vhd : (203, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (204, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (205, 9): Undefined type of expression.
# Error: COMP96_0104: cpu.vhd : (207, 9): Undefined type of expression.
# Compile failure 12 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  11:14 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/cpu.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  11:14 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 170 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 170 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 370 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 370 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 370 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 370 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 370 ns,  Iteration: 4,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/register_file.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198332 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  11:18 AM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/microcontroller_package.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0049: control_unit.vhd : (253, 43): Syntax error in expression.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0071: control_unit.vhd : (200, 36): Operator "+" is not defined for such operands.
# Error: COMP96_0077: control_unit.vhd : (200, 29): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Error: COMP96_0010: control_unit.vhd : (169, 36): Invalid literal.
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0045: control_unit.vhd : (169, 36): Identifier, string literal, character literal or keyword 'all' expected.
# Error: COMP96_0015: control_unit.vhd : (169, 36): ')' expected.
# Error: COMP96_0015: control_unit.vhd : (169, 38): ';' expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Error: COMP96_0078: TestBench/memory_TB.vhd : (25, 38): Unknown identifier "addr_size".
# Error: COMP96_0133: TestBench/memory_TB.vhd : (25, 38): Cannot find object declaration.
# Error: COMP96_0094: TestBench/memory_TB.vhd : (25, 38): Locally static expression is required in the range definition.
# Compile Configuration "TESTBENCH_FOR_memory"
# Error: COMP96_0078: ../src/TestBench/memory_TB.vhd : (25, 0): Unknown identifier "addr_size".
# Error: COMP96_0133: ../src/TestBench/memory_TB.vhd : (25, 0): Cannot find object declaration.
# Error: COMP96_0094: ../src/TestBench/memory_TB.vhd : (25, 0): Locally static expression is required in the range definition.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Error: COMP96_0010: control_unit.vhd : (169, 36): Invalid literal.
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Error: COMP96_0045: control_unit.vhd : (169, 36): Identifier, string literal, character literal or keyword 'all' expected.
# Error: COMP96_0015: control_unit.vhd : (169, 36): ')' expected.
# Error: COMP96_0015: control_unit.vhd : (169, 38): ';' expected.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Error: COMP96_0078: TestBench/memory_TB.vhd : (25, 38): Unknown identifier "addr_size".
# Error: COMP96_0133: TestBench/memory_TB.vhd : (25, 38): Cannot find object declaration.
# Error: COMP96_0094: TestBench/memory_TB.vhd : (25, 38): Locally static expression is required in the range definition.
# Compile Configuration "TESTBENCH_FOR_memory"
# Error: COMP96_0078: ../src/TestBench/memory_TB.vhd : (25, 0): Unknown identifier "addr_size".
# Error: COMP96_0133: ../src/TestBench/memory_TB.vhd : (25, 0): Cannot find object declaration.
# Error: COMP96_0094: ../src/TestBench/memory_TB.vhd : (25, 0): Locally static expression is required in the range definition.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Error: COMP96_0078: TestBench/memory_TB.vhd : (25, 38): Unknown identifier "addr_size".
# Error: COMP96_0133: TestBench/memory_TB.vhd : (25, 38): Cannot find object declaration.
# Error: COMP96_0094: TestBench/memory_TB.vhd : (25, 38): Locally static expression is required in the range definition.
# Compile Configuration "TESTBENCH_FOR_memory"
# Error: COMP96_0078: ../src/TestBench/memory_TB.vhd : (25, 0): Unknown identifier "addr_size".
# Error: COMP96_0133: ../src/TestBench/memory_TB.vhd : (25, 0): Cannot find object declaration.
# Error: COMP96_0094: ../src/TestBench/memory_TB.vhd : (25, 0): Locally static expression is required in the range definition.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.7 [s]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/TestBench/memory_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  1:04 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 250 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 350 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 450 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  1:06 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 250 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 350 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 450 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  1:06 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 250 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 350 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 450 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+cpu_tb cpu_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 1.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:00 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 250 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 350 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 450 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 500 ns
run 500ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 550 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 650 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 750 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 850 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 950 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:00 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:02 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 250 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 350 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 450 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:02 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 250 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 350 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 450 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 500 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:03 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:03 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 150 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 250 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 350 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 450 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: stopped at time: 500 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:05 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:05 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.9 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 200790 kB (elbread=1280 elab2=198333 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:09 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 10 ns,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 16470 kB (elbread=1280 elab2=14012 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:11 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/memory.vhd $dsn/src/register_file.vhd $dsn/src/microcontroller_package.vhd $dsn/src/alu.vhd $dsn/src/cpu.vhd $dsn/src/instruction_fetch_LUT.vhd $dsn/src/control_unit.vhd $dsn/src/TestBench/cpu_TB.vhd $dsn/src/TestBench/register_file_TB.vhd $dsn/src/TestBench/memory_TB.vhd $dsn/src/TestBench/alu_TB.vhd $dsn/src/TestBench/instruction_fetch_lut_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\memory.vhd
# Compile Entity "memory"
# Compile Architecture "behavioral" of Entity "memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "behavioral" of Entity "register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\microcontroller_package.vhd
# Compile Package "microcontroller_package"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\alu.vhd
# Compile Entity "ALU"
# Compile Architecture "behavioral" of Entity "ALU"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\cpu.vhd
# Compile Entity "cpu"
# Compile Architecture "rtl" of Entity "cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\instruction_fetch_LUT.vhd
# Compile Entity "instruction_fetch_LUT"
# Compile Architecture "instruction_fetch_LUT" of Entity "instruction_fetch_LUT"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\cpu_TB.vhd
# Compile Entity "cpu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "cpu_tb"
# Compile Configuration "TESTBENCH_FOR_cpu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\register_file_TB.vhd
# Compile Entity "register_file_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "register_file_tb"
# Compile Configuration "TESTBENCH_FOR_register_file"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\memory_TB.vhd
# Compile Entity "memory_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "memory_tb"
# Compile Configuration "TESTBENCH_FOR_memory"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\alu_TB.vhd
# Compile Entity "alu_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "alu_tb"
# Compile Configuration "TESTBENCH_FOR_alu"
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\TestBench\instruction_fetch_lut_TB.vhd
# Compile Entity "instruction_fetch_lut_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "instruction_fetch_lut_tb"
# Compile Configuration "TESTBENCH_FOR_instruction_fetch_lut"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 16470 kB (elbread=1280 elab2=14012 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:17 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 16470 kB (elbread=1280 elab2=14012 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:19 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 2,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 70 ns,  Iteration: 3,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: stopped at time: 500 ns
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 16470 kB (elbread=1280 elab2=14012 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:20 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
acom -O3 -e 100 -work Microcontroller -2008  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\My_Aldec_Designs\test_workspace\Microcontroller\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 16470 kB (elbread=1280 elab2=14012 kernel=1177 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Aldec_Designs\test_workspace\Microcontroller\src\wave.asdb
#  2:20 PM, Saturday, January 5, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Aldec_Designs/test_workspace/Microcontroller/src/wave.asdb'.
run 500ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: COMPUTE.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ALU,  Process: SET_FLAGS.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_RAM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_ROM,  Process: UPDATE.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__34.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /cpu_tb/UUT/comp_REGFILE,  Process: line__35.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Ins