#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri May 18 15:34:34 2018
# Process ID: 932
# Current directory: D:/0416313_lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3572 D:\0416313_lab4\0416313_lab4.xpr
# Log file: D:/0416313_lab4/vivado.log
# Journal file: D:/0416313_lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/0416313_lab4/0416313_lab4.xpr
SScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositoriesIINFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.IINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.WWARNING: [IP_Flow 19-3664] IP 'lab4_auto_pc_0' generated file not found 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/stats.txt'. Please regenerate to continue.open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 876.926 ; gain = 122.281
updatINFO: [Common 17-206] Exiting Vivadipx::edit_ip_in_project -upgrade true -name my_dma_v1_0_v1_0_project -directory D:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project d:/0416313_lab4/ip_repo/my_dma_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 885.453 ; gain = 8.527
update_compile_order -fileset sources_1
current_project 0416313_lab4
file copy -force D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.sysdef D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf

launch_sdk -workspace D:/0416313_lab4/0416313_lab4.sdk -hwspec D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/0416313_lab4/0416313_lab4.sdk -hwspec D:/0416313_lab4/0416313_lab4.sdk/lab4_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-18 15:43:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-18 15:43:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 17 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source d:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project/my_dma_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'd:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project/my_dma_v1_0_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri May 18 15:59:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 18 15:59:07 2018...
close_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1157.410 ; gain = 0.000
update_ip_catalog -rebuild -repo_path d:/0416313_lab4/ip_repo/my_dma_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- user.org:user:my_dma:1.0 - my_dma_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <lab4> from BD file <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd>
Upgrading 'D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1

INFO: [IP_Flow 19-3420] Updated lab4_my_dma_0_6 to use current project options
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/0416313_lab4/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.855 ; gain = 68.563
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.v
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_dma_0 .
Exporting to file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0.hwh
Generated Block Design Tcl file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hdl/lab4_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4.hwh
Generated Block Design Tcl file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4_bd.tcl
Generated Hardware Definition File D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1357.090 ; gain = 129.234
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 18.927 MB.
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
[Fri May 18 15:59:50 2018] Launched lab4_my_dma_0_6_synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name my_dma_v1_0_v1_0_project -directory D:/0416313_lab4/0416313_lab4.tmp/my_dma_v1_0_v1_0_project d:/0416313_lab4/ip_repo/my_dma_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
current_project 0416313_lab4
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri May 18 16:00:33 2018] Launched lab4_my_dma_0_6_synth_1, synth_1...
Run output will be captured here:
lab4_my_dma_0_6_synth_1: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
synth_1: D:/0416313_lab4/0416313_lab4.runs/synth_1/runme.log
[Fri May 18 16:00:33 2018] Launched impl_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/impl_1/runme.log
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
report_ip_status -name ip_status 
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/lab4_axi_smc_0.dcp' for cell 'lab4_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_my_dma_0_6/lab4_my_dma_0_6.dcp' for cell 'lab4_i/my_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.dcp' for cell 'lab4_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.dcp' for cell 'lab4_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0.dcp' for cell 'lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.xdc] for cell 'lab4_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.xdc] for cell 'lab4_i/processing_system7_0/inst'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0_board.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0_board.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3_board.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3_board.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/0416313_lab4/0416313_lab4.srcs/constrs_1/new/lab4_wrapper.xdc]
Finished Parsing XDC File [D:/0416313_lab4/0416313_lab4.srcs/constrs_1/new/lab4_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 97 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.129 ; gain = 338.730
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-18 16:11:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-18 16:11:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-18 16:17:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-18 16:17:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 1 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 0416313_lab4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
report_ip_status -name ip_status
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
Upgrading 'D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1

INFO: [IP_Flow 19-3420] Updated lab4_my_dma_0_6 to use current project options
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/0416313_lab4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.v
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_dma_0 .
Exporting to file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0.hwh
Generated Block Design Tcl file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hdl/lab4_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4.hwh
Generated Block Design Tcl file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4_bd.tcl
Generated Hardware Definition File D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1949.109 ; gain = 50.910
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 19.483 MB.
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
[Fri May 18 16:32:14 2018] Launched lab4_my_dma_0_6_synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 18 16:34:45 2018] Launched synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/synth_1/runme.log
[Fri May 18 16:34:45 2018] Launched impl_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/impl_1/runme.log
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-18 16:50:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-18 16:50:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project my_dma_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project 0416313_lab4
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/0416313_lab4/ip_repo/my_dma_1.0'.
report_ip_status -name ip_status
current_project my_dma_v1_0_v1_0_project
current_project 0416313_lab4
upgrade_ip -vlnv user.org:user:my_dma:1.0 [get_ips  lab4_my_dma_0_6] -log ip_upgrade.log
Upgrading 'D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1

INFO: [IP_Flow 19-3420] Updated lab4_my_dma_0_6 to use current project options
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/0416313_lab4/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips lab4_my_dma_0_6] -no_script -sync -force -quiet
generate_target all [get_files  D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
WARNING: [BD 41-237] Bus Interface property BUSER_WIDTH does not match between /processing_system7_0/S_AXI_HP0(0) and /axi_smc/M00_AXI(1)
Wrote  : <D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd> 
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.v
Verilog Output written to : D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block my_dma_0 .
Exporting to file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0.hwh
Generated Block Design Tcl file d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hw_handoff/lab4_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/hdl/lab4_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4.hwh
Generated Block Design Tcl file D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hw_handoff/lab4_bd.tcl
Generated Hardware Definition File D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/hdl/lab4.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2033.410 ; gain = 63.043
catch { config_ip_cache -export [get_ips -all lab4_my_dma_0_6] }
catch { config_ip_cache -export [get_ips -all lab4_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP lab4_auto_pc_0, cache-ID = e47788bd6dc9e881; cache size = 20.448 MB.
export_ip_user_files -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
launch_runs -jobs 4 lab4_my_dma_0_6_synth_1
[Fri May 18 16:53:19 2018] Launched lab4_my_dma_0_6_synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/runme.log
export_simulation -of_objects [get_files D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd] -directory D:/0416313_lab4/0416313_lab4.ip_user_files/sim_scripts -ip_user_files_dir D:/0416313_lab4/0416313_lab4.ip_user_files -ipstatic_source_dir D:/0416313_lab4/0416313_lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/modelsim} {questa=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/questa} {riviera=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/riviera} {activehdl=D:/0416313_lab4/0416313_lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run lab4_my_dma_0_6_synth_1
[Fri May 18 16:53:58 2018] Waiting for lab4_my_dma_0_6_synth_1 to finish...
[Fri May 18 16:54:03 2018] Waiting for lab4_my_dma_0_6_synth_1 to finish...
[Fri May 18 16:54:08 2018] Waiting for lab4_my_dma_0_6_synth_1 to finish...
[Fri May 18 16:54:13 2018] Waiting for lab4_my_dma_0_6_synth_1 to finish...

*** Running vivado
    with args -log lab4_my_dma_0_6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_my_dma_0_6.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_my_dma_0_6.tcl -notrace
Command: synth_design -top lab4_my_dma_0_6 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3432 
WARNING: [Synth 8-2507] parameter declaration becomes local in my_dma_v1_0_M00_AXI with formal parameter declaration list [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:186]
WARNING: [Synth 8-992] hw_active is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:202]
WARNING: [Synth 8-992] dst_addr is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:203]
WARNING: [Synth 8-992] src_addr is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:204]
WARNING: [Synth 8-992] len_copy is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:205]
WARNING: [Synth 8-992] hw_done is already implicitly declared earlier [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:206]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 375.078 ; gain = 90.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_my_dma_0_6' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_my_dma_0_6/synth/lab4_my_dma_0_6.v:56]
INFO: [Synth 8-638] synthesizing module 'my_dma_v1_0' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'my_dma_v1_0_S00_AXI' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:235]
INFO: [Synth 8-226] default block is never used [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:379]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:225]
INFO: [Synth 8-256] done synthesizing module 'my_dma_v1_0_S00_AXI' (1#1) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'my_dma_v1_0_M00_AXI' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_READ bound to: 2'b01 
	Parameter INIT_WRITE bound to: 2'b10 
	Parameter COPY_DONE bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:189]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:203]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:224]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:225]
WARNING: [Synth 8-324] index 16 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 17 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 18 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 19 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 20 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 21 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 22 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 23 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 24 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 25 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 26 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 27 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 28 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 29 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 30 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
WARNING: [Synth 8-324] index 31 out of range [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:610]
INFO: [Synth 8-226] default block is never used [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:637]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:608]
INFO: [Synth 8-256] done synthesizing module 'my_dma_v1_0_M00_AXI' (2#1) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'my_dma_v1_0' (3#1) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'lab4_my_dma_0_6' (4#1) [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_my_dma_0_6/synth/lab4_my_dma_0_6.v:56]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[3]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[2]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.883 ; gain = 118.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.883 ; gain = 118.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 721.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_wdata" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "total_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "buffer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:564]
WARNING: [Synth 8-327] inferring latch for variable 'axi_wdata_reg' [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:252]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 23    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_dma_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module my_dma_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 18    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:235]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:262]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ipshared/d979/hdl/my_dma_v1_0_M00_AXI.v:564]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[3]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[2]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[1]
WARNING: [Synth 8-3331] design my_dma_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab4_my_dma_0_6 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/my_dma_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/my_dma_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_dma_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/my_dma_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/my_dma_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_dma_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module lab4_my_dma_0_6.
INFO: [Synth 8-3332] Sequential element (inst/my_dma_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module lab4_my_dma_0_6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 721.586 ; gain = 436.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    31|
|2     |LUT1   |     5|
|3     |LUT2   |    14|
|4     |LUT3   |    18|
|5     |LUT4   |    42|
|6     |LUT5   |    87|
|7     |LUT6   |   274|
|8     |MUXF7  |    65|
|9     |MUXF8  |    32|
|10    |FDRE   |   789|
|11    |FDSE   |     1|
|12    |LDC    |    32|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |  1390|
|2     |  inst                       |my_dma_v1_0         |  1390|
|3     |    my_dma_v1_0_M00_AXI_inst |my_dma_v1_0_M00_AXI |  1151|
|4     |    my_dma_v1_0_S00_AXI_inst |my_dma_v1_0_S00_AXI |   239|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 724.879 ; gain = 122.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 724.879 ; gain = 439.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab4_my_dma_0_6' is not ideal for floorplanning, since the cellview 'my_dma_v1_0_M00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LDC => LDCE: 32 instances

54 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 726.848 ; gain = 446.461
INFO: [Common 17-1381] The checkpoint 'D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/lab4_my_dma_0_6.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_my_dma_0_6/lab4_my_dma_0_6.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/0416313_lab4/0416313_lab4.runs/lab4_my_dma_0_6_synth_1/lab4_my_dma_0_6.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 726.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 18 16:54:14 2018...
[Fri May 18 16:54:18 2018] lab4_my_dma_0_6_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2067.629 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/lab4.bd]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/lab4_axi_smc_0.dcp' for cell 'lab4_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_my_dma_0_6/lab4_my_dma_0_6.dcp' for cell 'lab4_i/my_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.dcp' for cell 'lab4_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.dcp' for cell 'lab4_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0.dcp' for cell 'lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.xdc] for cell 'lab4_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_5/lab4_processing_system7_0_5.xdc] for cell 'lab4_i/processing_system7_0/inst'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0_board.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0_board.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_smc_0/bd_0/ip/ip_1/bd_6fc9_psr_aclk_0.xdc] for cell 'lab4_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3_board.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3_board.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/0416313_lab4/0416313_lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_3/lab4_rst_ps7_0_100M_3.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/0416313_lab4/0416313_lab4.srcs/constrs_1/new/lab4_wrapper.xdc]
Finished Parsing XDC File [D:/0416313_lab4/0416313_lab4.srcs/constrs_1/new/lab4_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2067.629 ; gain = 0.000
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list lab4_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/mst_exec_state[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/burst_length[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[9]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[10]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[11]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[12]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[13]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[14]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[15]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[16]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[17]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[18]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[19]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[20]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[21]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[22]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[23]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[24]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[25]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[26]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[27]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[28]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[29]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[30]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/len_copy[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/write_index[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[0]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[1]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[2]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[3]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[4]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[5]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[6]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[7]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[8]} {lab4_i/my_dma_0/inst/my_dma_v1_0_M00_AXI_inst/total_length[9]} ]]
save_constraints
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/0416313_lab4/0416313_lab4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May 18 16:55:36 2018] Launched synth_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/synth_1/runme.log
[Fri May 18 16:55:36 2018] Launched impl_1...
Run output will be captured here: D:/0416313_lab4/0416313_lab4.runs/impl_1/runme.log
set_property PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/0416313_lab4/0416313_lab4.runs/impl_1/lab4_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_ila_0_len_copy} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-18 17:06:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-18 17:07:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
report_ip_status -name ip_status 
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248471165
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248471165
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/0416313_lab4/0416313_lab4.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
current_project my_dma_v1_0_v1_0_project
close_project
save_wave_config {D:/0416313_lab4/0416313_lab4.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {D:/0416313_lab4/0416313_lab4.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 18 17:08:41 2018...
