// Seed: 3989265300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wire id_7;
  wire id_8, id_9;
  tri0 id_10 = id_4 + id_2;
  wire id_11;
  assign id_5 = id_10;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input wand id_2,
    output logic id_3,
    input uwire id_4,
    input uwire id_5
);
  wand id_7;
  assign id_7 = ({1'h0{1}} == 1);
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
  always_latch @(id_4 or posedge 1) begin
    id_3 = 1;
    id_3 <= 1;
  end
  wire id_9;
endmodule
