-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod11_layer1_weights_8 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111111101110111110110000110101", 
    1 => "10111110100100110111001011110111", 
    2 => "00111111101010010000000111011101", 
    3 => "10111111100101110010010011010001", 
    4 => "10111111111000100101110001100111", 
    5 => "10111111100110111001100101000111", 
    6 => "10111111011110010100001110001111", 
    7 => "10111111101000101100011011000100", 
    8 => "00111110111000011111001100110001", 
    9 => "00111110111110001001010011101101", 
    10 => "00111110100101110011101101111110", 
    11 => "00111111101011001000111010101100", 
    12 => "10111100101111101110010000110111", 
    13 => "00111100010001110111010000000101", 
    14 => "00111110100101111001011111011001", 
    15 => "10111101010101111010111111101111", 
    16 => "10111010100000111010001001100100", 
    17 => "10111101111100000000101110111110", 
    18 => "00111110111101111011001010101111", 
    19 => "00111111000010011101101001000101", 
    20 => "00111111011010101100100110010100", 
    21 => "00111110010010010010001110010000", 
    22 => "00111011011000101100111100000110", 
    23 => "00111101101000110111110000011011", 
    24 => "00111110101001101000101001001000", 
    25 => "00111101111111101100101000110011", 
    26 => "00111110001111101100100111111101", 
    27 => "00111101110010010110011001111010", 
    28 => "10111101111000000010110010001011", 
    29 => "10111111000101001001111000111001", 
    30 => "10111010000111011111010101100001", 
    31 => "10111110010000101111111011000111", 
    32 => "00111110000010101000000111110011", 
    33 => "10111101011011000001101101111111", 
    34 => "10111100101010011100101100010111", 
    35 => "10111101101010000101111010100110", 
    36 => "10111101111011010100000001001010", 
    37 => "10111101101100111110101001010110", 
    38 => "10111101100000110100001111001001", 
    39 => "10111110001011001010010011111001", 
    40 => "10111111010000001001101100100010", 
    41 => "10111110000010111110110100111101", 
    42 => "10111101101010111101100000101111", 
    43 => "10111101101110111000010000010010", 
    44 => "00111110100010101011000101001110", 
    45 => "00111110001110001000000011101101", 
    46 => "10111101011101111101010100110110", 
    47 => "10111110100010011110001111110011", 
    48 => "00111111001110100010110001111010", 
    49 => "10111111000101100110010100000011", 
    50 => "00111110001000100101001000010001", 
    51 => "00111110110111100010001111011100", 
    52 => "10111101001001011000010011111011", 
    53 => "00111111011010010101100010010111", 
    54 => "00111111010100001100001100010010", 
    55 => "00111110001011101000001111110000", 
    56 => "00111011111011100110101101101010", 
    57 => "00111010101101111000110111001000", 
    58 => "00111110010000101000110010000011", 
    59 => "11000000001010101000100110010100", 
    60 => "00111111110100110000101011111010", 
    61 => "10111111101110011110101011101100", 
    62 => "10111111111011010100010001101101", 
    63 => "10111111110010000100010010110011", 
    64 => "10111111001010110101000110110010", 
    65 => "10111110100001011001101101111001", 
    66 => "10111110001100101100001110001111", 
    67 => "10111101000111010111000000110111", 
    68 => "00111101001111101100101011001100", 
    69 => "00111111110101010000001110010110", 
    70 => "00111111011100010101011101011001", 
    71 => "00111110101010000011010101101000", 
    72 => "00111110001011110100001110101111", 
    73 => "00111101110011101110010010001111", 
    74 => "00111101011100000111101011111010", 
    75 => "10111101111001101100011000011110", 
    76 => "10111110100110010100101101011111", 
    77 => "10111101101001111101000010000111", 
    78 => "10111101100010011000000101001111", 
    79 => "10111111000001010111101101110100", 
    80 => "00111111101000111000000011100010", 
    81 => "00111111100110100010000110111100", 
    82 => "00111110101001100000100110101011", 
    83 => "00111110110100100110011011001000", 
    84 => "00111101100100101110100010111001", 
    85 => "10111100100100100000010001111110", 
    86 => "10111110101101010100110000110111", 
    87 => "10111101000101101110101011100110", 
    88 => "10111110010010001100010001101100", 
    89 => "10111111100010101101111100001011", 
    90 => "00111111110110001110101001000101", 
    91 => "00111111100111111101001110001111", 
    92 => "00111111000110011111010011110101", 
    93 => "10111111001001100101110001001100", 
    94 => "10111110101011001011000001010010", 
    95 => "10111110100100110111011011011111", 
    96 => "00111110010101000001000101111110", 
    97 => "10111110101111000111110000101011", 
    98 => "10111111100000011110110000001010", 
    99 => "01000000000001010010100110001001" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

