{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683073489311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683073489311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 19:24:48 2023 " "Processing started: Tue May 02 19:24:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683073489311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683073489311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off actividad1 -c actividad1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off actividad1 -c actividad1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683073489311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683073490995 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683073490995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file actividad1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 actividad1-top " "Found design unit 1: actividad1-top" {  } { { "actividad1.vhd" "" { Text "C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683073513239 ""} { "Info" "ISGN_ENTITY_NAME" "1 actividad1 " "Found entity 1: actividad1" {  } { { "actividad1.vhd" "" { Text "C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683073513239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683073513239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file actividad2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 actividad2-top " "Found design unit 1: actividad2-top" {  } { { "actividad2.vhd" "" { Text "C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683073513250 ""} { "Info" "ISGN_ENTITY_NAME" "1 actividad2 " "Found entity 1: actividad2" {  } { { "actividad2.vhd" "" { Text "C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683073513250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683073513250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actividad3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file actividad3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 actividad3-selectiva " "Found design unit 1: actividad3-selectiva" {  } { { "actividad3.vhd" "" { Text "C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683073513256 ""} { "Info" "ISGN_ENTITY_NAME" "1 actividad3 " "Found entity 1: actividad3" {  } { { "actividad3.vhd" "" { Text "C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683073513256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683073513256 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"sll\" actividad3.vhd(19) " "VHDL error at actividad3.vhd(19): can't determine definition of operator \"\"sll\"\" -- found 0 possible definitions" {  } { { "actividad3.vhd" "" { Text "C:/intelFPGA_lite/Grupo_FPGA/Examples-VHDL/Actividad1/actividad3.vhd" 19 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Design Software" 0 -1 1683073513295 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683073513507 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 02 19:25:13 2023 " "Processing ended: Tue May 02 19:25:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683073513507 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683073513507 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683073513507 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683073513507 ""}
