

================================================================
== Vivado HLS Report for 'subconv_1x1_16p'
================================================================
* Date:           Tue Dec 11 23:30:29 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6612577|  6612577|  6612577|  6612577|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  6612576|  6612576|    137762|          -|          -|    48|    no    |
        | + Loop 1.1          |   137760|   137760|      8610|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1      |     8608|     8608|       538|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1  |      528|      528|        11|          -|          -|    48|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	16  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	5  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_24 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:232
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_11, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:232
.loopexit:1  %exitcond3 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_11 (10)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:232
.loopexit:3  %co_11 = add i6 %co, 1

ST_2: StgValue_29 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:232
.loopexit:4  br i1 %exitcond3, label %3, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
.preheader5.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:232
.preheader5.preheader:1  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %co, i6 0)

ST_2: p_shl_cast (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:232
.preheader5.preheader:2  %p_shl_cast = zext i12 %tmp_s to i13

ST_2: tmp_124 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:232
.preheader5.preheader:3  %tmp_124 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl1_cast2 (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
.preheader5.preheader:4  %p_shl1_cast2 = zext i10 %tmp_124 to i11

ST_2: p_shl1_cast (18)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
.preheader5.preheader:5  %p_shl1_cast = zext i10 %tmp_124 to i13

ST_2: tmp_125 (19)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:237
.preheader5.preheader:6  %tmp_125 = sub i13 %p_shl_cast, %p_shl1_cast

ST_2: bias_addr (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:243
.preheader5.preheader:7  %bias_addr = getelementptr [48 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_38 (21)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:233
.preheader5.preheader:8  br label %.preheader5

ST_2: StgValue_39 (88)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:249
:0  ret void


 <State 3>: 3.31ns
ST_3: h (23)  [1/1] 0.00ns
.preheader5:0  %h = phi i5 [ 0, %.preheader5.preheader ], [ %h_11, %.preheader5.loopexit ]

ST_3: exitcond2 (24)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:233
.preheader5:1  %exitcond2 = icmp eq i5 %h, -16

ST_3: empty_56 (25)  [1/1] 0.00ns
.preheader5:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: h_11 (26)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:233
.preheader5:3  %h_11 = add i5 %h, 1

ST_3: StgValue_44 (27)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:233
.preheader5:4  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (29)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:244
.preheader4.preheader:0  %tmp_cast = zext i5 %h to i11

ST_3: tmp_126 (30)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:244
.preheader4.preheader:1  %tmp_126 = add i11 %tmp_cast, %p_shl1_cast2

ST_3: tmp_193_cast (31)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:234
.preheader4.preheader:2  %tmp_193_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_126, i4 0)

ST_3: StgValue_48 (32)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:234
.preheader4.preheader:3  br label %.preheader4

ST_3: StgValue_49 (86)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (34)  [1/1] 0.00ns
.preheader4:0  %w = phi i5 [ %w_11, %2 ], [ 0, %.preheader4.preheader ]

ST_4: exitcond1 (35)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:234
.preheader4:1  %exitcond1 = icmp eq i5 %w, -16

ST_4: empty_57 (36)  [1/1] 0.00ns
.preheader4:2  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: w_11 (37)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:234
.preheader4:3  %w_11 = add i5 %w, 1

ST_4: StgValue_54 (38)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:234
.preheader4:4  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

ST_4: tmp_91_cast (40)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:244
.preheader.preheader:0  %tmp_91_cast = zext i5 %w to i15

ST_4: tmp_127 (41)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:244
.preheader.preheader:1  %tmp_127 = add i15 %tmp_193_cast, %tmp_91_cast

ST_4: tmp_194_cast (42)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:244
.preheader.preheader:2  %tmp_194_cast = zext i15 %tmp_127 to i64

ST_4: ShuffleConvs_1_Downs (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:244
.preheader.preheader:3  %ShuffleConvs_1_Downs = getelementptr [12288 x float]* @ShuffleConvs_1_Downs, i64 0, i64 %tmp_194_cast

ST_4: StgValue_59 (44)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:236
.preheader.preheader:4  br label %.preheader

ST_4: StgValue_60 (84)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 5>: 7.93ns
ST_5: sum (46)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_12, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (47)  [1/1] 0.00ns
.preheader:1  %ci = phi i6 [ %ci_5, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (48)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:236
.preheader:2  %exitcond = icmp eq i6 %ci, -16

ST_5: empty_58 (49)  [1/1] 0.00ns
.preheader:3  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_5: ci_5 (50)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:236
.preheader:4  %ci_5 = add i6 %ci, 1

ST_5: StgValue_66 (51)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:236
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_92_cast (53)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
:0  %tmp_92_cast = zext i6 %ci to i13

ST_5: tmp_128 (54)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:237
:1  %tmp_128 = add i13 %tmp_92_cast, %tmp_125

ST_5: tmp_195_cast (55)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
:2  %tmp_195_cast = sext i13 %tmp_128 to i64

ST_5: weight_addr (56)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
:3  %weight_addr = getelementptr [2304 x float]* %weight, i64 0, i64 %tmp_195_cast

ST_5: tmp_129 (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:236
:4  %tmp_129 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ci, i4 0)

ST_5: tmp_197_cast (58)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
:5  %tmp_197_cast = zext i10 %tmp_129 to i11

ST_5: tmp_130 (59)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:237
:6  %tmp_130 = add i11 %tmp_cast, %tmp_197_cast

ST_5: tmp_200_cast (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
:7  %tmp_200_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_130, i4 0)

ST_5: tmp_131 (61)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:237
:8  %tmp_131 = add i15 %tmp_91_cast, %tmp_200_cast

ST_5: tmp_201_cast (62)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
:9  %tmp_201_cast = zext i15 %tmp_131 to i64

ST_5: shuffleunit0_2_outpu (63)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:237
:10  %shuffleunit0_2_outpu = getelementptr [12288 x float]* @shuffleunit0_2_outpu, i64 0, i64 %tmp_201_cast

ST_5: weight_load (64)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:237
:11  %weight_load = load float* %weight_addr, align 4

ST_5: shuffleunit0_2_outpu_1 (65)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:237
:12  %shuffleunit0_2_outpu_1 = load float* %shuffleunit0_2_outpu, align 4

ST_5: bias_load (70)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:243
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 3.25ns
ST_6: weight_load (64)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:237
:11  %weight_load = load float* %weight_addr, align 4

ST_6: shuffleunit0_2_outpu_1 (65)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:237
:12  %shuffleunit0_2_outpu_1 = load float* %shuffleunit0_2_outpu, align 4


 <State 7>: 5.70ns
ST_7: tmp_93 (66)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:237
:13  %tmp_93 = fmul float %weight_load, %shuffleunit0_2_outpu_1


 <State 8>: 5.70ns
ST_8: tmp_93 (66)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:237
:13  %tmp_93 = fmul float %weight_load, %shuffleunit0_2_outpu_1


 <State 9>: 5.70ns
ST_9: tmp_93 (66)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:237
:13  %tmp_93 = fmul float %weight_load, %shuffleunit0_2_outpu_1


 <State 10>: 5.70ns
ST_10: tmp_93 (66)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:237
:13  %tmp_93 = fmul float %weight_load, %shuffleunit0_2_outpu_1


 <State 11>: 7.26ns
ST_11: sum_12 (67)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:237
:14  %sum_12 = fadd float %sum, %tmp_93


 <State 12>: 7.26ns
ST_12: sum_12 (67)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:237
:14  %sum_12 = fadd float %sum, %tmp_93


 <State 13>: 7.26ns
ST_13: sum_12 (67)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:237
:14  %sum_12 = fadd float %sum, %tmp_93


 <State 14>: 7.26ns
ST_14: sum_12 (67)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:237
:14  %sum_12 = fadd float %sum, %tmp_93


 <State 15>: 7.26ns
ST_15: sum_12 (67)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:237
:14  %sum_12 = fadd float %sum, %tmp_93

ST_15: StgValue_92 (68)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:236
:15  br label %.preheader


 <State 16>: 3.25ns
ST_16: bias_load (70)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:243
:0  %bias_load = load float* %bias_addr, align 4


 <State 17>: 7.26ns
ST_17: result (71)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:243
:1  %result = fadd float %sum, %bias_load


 <State 18>: 7.26ns
ST_18: result (71)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:243
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (71)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:243
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (71)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:243
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (71)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:243
:1  %result = fadd float %sum, %bias_load


 <State 22>: 6.79ns
ST_22: tmp_24 (78)  [1/1] 6.79ns  loc: accelerator_hls/components.cpp:244
:8  %tmp_24 = fcmp ogt float %result, 0.000000e+00


 <State 23>: 8.53ns
ST_23: result_to_int (72)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:243
:2  %result_to_int = bitcast float %result to i32

ST_23: tmp_21 (73)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:243
:3  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_23: tmp_92 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:243
:4  %tmp_92 = trunc i32 %result_to_int to i23

ST_23: notlhs (75)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:243
:5  %notlhs = icmp ne i8 %tmp_21, -1

ST_23: notrhs (76)  [1/1] 3.20ns  loc: accelerator_hls/components.cpp:243
:6  %notrhs = icmp eq i23 %tmp_92, 0

ST_23: tmp_23 (77)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:243 (grouped into LUT with out node result_5)
:7  %tmp_23 = or i1 %notrhs, %notlhs

ST_23: tmp_25 (79)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:244 (grouped into LUT with out node result_5)
:9  %tmp_25 = and i1 %tmp_23, %tmp_24

ST_23: result_5 (80)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:244 (out node of the LUT)
:10  %result_5 = select i1 %tmp_25, float %result, float 0.000000e+00

ST_23: StgValue_108 (81)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:244
:11  store float %result_5, float* %ShuffleConvs_1_Downs, align 4

ST_23: StgValue_109 (82)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:234
:12  br label %.preheader4



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:232) [7]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', accelerator_hls/components.cpp:232) [7]  (0 ns)
	'icmp' operation ('exitcond3', accelerator_hls/components.cpp:232) [8]  (3.88 ns)

 <State 3>: 3.31ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', accelerator_hls/components.cpp:233) [23]  (0 ns)
	'icmp' operation ('exitcond2', accelerator_hls/components.cpp:233) [24]  (3.31 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', accelerator_hls/components.cpp:234) [34]  (0 ns)
	'icmp' operation ('exitcond1', accelerator_hls/components.cpp:234) [35]  (3.31 ns)

 <State 5>: 7.93ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', accelerator_hls/components.cpp:236) [47]  (0 ns)
	'add' operation ('tmp_130', accelerator_hls/components.cpp:237) [59]  (2.32 ns)
	'add' operation ('tmp_131', accelerator_hls/components.cpp:237) [61]  (2.35 ns)
	'getelementptr' operation ('shuffleunit0_2_outpu', accelerator_hls/components.cpp:237) [63]  (0 ns)
	'load' operation ('shuffleunit0_2_outpu_1', accelerator_hls/components.cpp:237) on array 'shuffleunit0_2_outpu' [65]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_load', accelerator_hls/components.cpp:237) on array 'weight' [64]  (3.25 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_93', accelerator_hls/components.cpp:237) [66]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_93', accelerator_hls/components.cpp:237) [66]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_93', accelerator_hls/components.cpp:237) [66]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_93', accelerator_hls/components.cpp:237) [66]  (5.7 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:237) [67]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:237) [67]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:237) [67]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:237) [67]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', accelerator_hls/components.cpp:237) [67]  (7.26 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('bias_load', accelerator_hls/components.cpp:243) on array 'bias' [70]  (3.25 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:243) [71]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:243) [71]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:243) [71]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:243) [71]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', accelerator_hls/components.cpp:243) [71]  (7.26 ns)

 <State 22>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_24', accelerator_hls/components.cpp:244) [78]  (6.79 ns)

 <State 23>: 8.53ns
The critical path consists of the following:
	'icmp' operation ('notrhs', accelerator_hls/components.cpp:243) [76]  (3.2 ns)
	'or' operation ('tmp_23', accelerator_hls/components.cpp:243) [77]  (0 ns)
	'and' operation ('tmp_25', accelerator_hls/components.cpp:244) [79]  (0 ns)
	'select' operation ('result', accelerator_hls/components.cpp:244) [80]  (2.07 ns)
	'store' operation (accelerator_hls/components.cpp:244) of variable 'result', accelerator_hls/components.cpp:244 on array 'ShuffleConvs_1_Downs' [81]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
