INFO: [VRFC 10-2263] Analyzing Verilog file "D:/111up/Digital_system_design/HW/HW1/HW1_1/HW1_1.srcs/sources_1/imports/HW1_1/HW1_comb_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW1_comb_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/111up/Digital_system_design/HW/HW1/HW1_1/HW1_1.srcs/sources_1/imports/HW1_1/HW1_comb_gatelevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW1_comb_gatelevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/111up/Digital_system_design/HW/HW1/HW1_1/HW1_1.srcs/sources_1/imports/HW1_1/HW1_comb_hf_gatelevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW1_comb_hf_gatelevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/111up/Digital_system_design/HW/HW1/HW1_1/HW1_1.srcs/sim_1/imports/HW1_1/t_HW1_comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_HW1_comb
