{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471313262421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471313262422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 15 21:07:42 2016 " "Processing started: Mon Aug 15 21:07:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471313262422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471313262422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471313262422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1471313262731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/clocks.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313262773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313262773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hsync hSync LCD_DMD_driver.v(57) " "Verilog HDL Declaration information at LCD_DMD_driver.v(57): object \"hsync\" differs only in case from object \"hSync\" in the same scope" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471313262778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dmd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_dmd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DMD_driver " "Found entity 1: LCD_DMD_driver" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313262778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313262778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313262781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313262781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_clock_out LCD_DMD_driver.v(455) " "Verilog HDL Implicit Net warning at LCD_DMD_driver.v(455): created implicit net for \"bit_clock_out\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 455 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313262781 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pwm_clock_out LCD_DMD_driver.v(456) " "Verilog HDL Implicit Net warning at LCD_DMD_driver.v(456): created implicit net for \"pwm_clock_out\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 456 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313262781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_DMD_driver " "Elaborating entity \"LCD_DMD_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1471313262875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_DMD_driver.v(93) " "Verilog HDL assignment warning at LCD_DMD_driver.v(93): truncated value with size 32 to match size of target (16)" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471313262876 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_DMD_driver.v(94) " "Verilog HDL assignment warning at LCD_DMD_driver.v(94): truncated value with size 32 to match size of target (16)" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1471313262876 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shader LCD_DMD_driver.v(107) " "Verilog HDL or VHDL warning at LCD_DMD_driver.v(107): object \"shader\" assigned a value but never read" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471313262883 "|LCD_DMD_driver"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vFlag LCD_DMD_driver.v(116) " "Verilog HDL or VHDL warning at LCD_DMD_driver.v(116): object \"vFlag\" assigned a value but never read" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1471313262883 "|LCD_DMD_driver"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shaderX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shaderX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1471313262941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shaderZ " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shaderZ\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1471313262941 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shader " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shader\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1471313262941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks clocks:u1 " "Elaborating entity \"clocks\" for hierarchy \"clocks:u1\"" {  } { { "LCD_DMD_driver.v" "u1" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clocks:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clocks:u1\|altpll:altpll_component\"" {  } { { "clocks.v" "altpll_component" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/clocks.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clocks:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clocks:u1\|altpll:altpll_component\"" {  } { { "clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/clocks.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313262994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocks:u1\|altpll:altpll_component " "Instantiated megafunction \"clocks:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 800 " "Parameter \"clk1_divide_by\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clocks " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clocks\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313262995 ""}  } { { "clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/clocks.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471313262995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clocks_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clocks_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks_altpll " "Found entity 1: clocks_altpll" {  } { { "db/clocks_altpll.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/clocks_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313263057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313263057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks_altpll clocks:u1\|altpll:altpll_component\|clocks_altpll:auto_generated " "Elaborating entity \"clocks_altpll\" for hierarchy \"clocks:u1\|altpll:altpll_component\|clocks_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u2 " "Elaborating entity \"ram\" for hierarchy \"ram:u2\"" {  } { { "LCD_DMD_driver.v" "u2" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:u2\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/ram.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:u2\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/ram.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file splash_screen.mif " "Parameter \"init_file\" = \"splash_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263091 ""}  } { { "ram.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/ram.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471313263091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2im1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2im1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2im1 " "Found entity 1: altsyncram_2im1" {  } { { "db/altsyncram_2im1.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/altsyncram_2im1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313263151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313263151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2im1 ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated " "Elaborating entity \"altsyncram_2im1\" for hierarchy \"ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313263207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313263207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|decode_jsa:decode2 " "Elaborating entity \"decode_jsa\" for hierarchy \"ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|decode_jsa:decode2\"" {  } { { "db/altsyncram_2im1.tdf" "decode2" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/altsyncram_2im1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313263262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313263262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|decode_c8a:rden_decode_b " "Elaborating entity \"decode_c8a\" for hierarchy \"ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|decode_c8a:rden_decode_b\"" {  } { { "db/altsyncram_2im1.tdf" "rden_decode_b" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/altsyncram_2im1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313263317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313263317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|mux_3nb:mux3 " "Elaborating entity \"mux_3nb\" for hierarchy \"ram:u2\|altsyncram:altsyncram_component\|altsyncram_2im1:auto_generated\|mux_3nb:mux3\"" {  } { { "db/altsyncram_2im1.tdf" "mux3" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/altsyncram_2im1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263318 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "LCD_DMD_driver.v" "Mult5" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313263828 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "LCD_DMD_driver.v" "Mult4" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313263828 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "LCD_DMD_driver.v" "Mult3" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 241 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313263828 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "LCD_DMD_driver.v" "Mult2" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 239 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313263828 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "LCD_DMD_driver.v" "Mult1" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 238 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313263828 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "LCD_DMD_driver.v" "Mult0" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 237 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313263828 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1471313263828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263868 ""}  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471313263868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult5\|multcore:mult_core lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313263945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313263999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313263999 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/db/add_sub_kbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313264061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313264061 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult5\|altshift:external_latency_ffs lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 243 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult4 " "Instantiated megafunction \"lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264082 ""}  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471313264082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 241 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1471313264099 ""}  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 241 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1471313264099 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1471313264403 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0 VCC " "Pin \"led0\" is stuck at VCC" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1471313264593 "|LCD_DMD_driver|led0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1471313264593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1471313264715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1471313265041 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[0\]\[3\] " "Logic cell \"lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[0\]\[3\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[3\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[0\]\[2\] " "Logic cell \"lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[0\]\[2\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[2\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[2\]\[1\] " "Logic cell \"lpm_mult:Mult5\|multcore:mult_core\|decoder_node\[2\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[2\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult4\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult4\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult4\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult4\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult4\|multcore:mult_core\|decoder_node\[2\]\[1\] " "Logic cell \"lpm_mult:Mult4\|multcore:mult_core\|decoder_node\[2\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[2\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[1\] " "Logic cell \"lpm_mult:Mult3\|multcore:mult_core\|decoder_node\[2\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[2\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[3\] " "Logic cell \"lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[3\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[3\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[2\] " "Logic cell \"lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[2\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[2\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[2\]\[1\] " "Logic cell \"lpm_mult:Mult2\|multcore:mult_core\|decoder_node\[2\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[2\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[1\] " "Logic cell \"lpm_mult:Mult1\|multcore:mult_core\|decoder_node\[2\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[2\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[1\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[1\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[0\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[0\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[1\] " "Logic cell \"lpm_mult:Mult0\|multcore:mult_core\|decoder_node\[2\]\[1\]\"" {  } { { "multcore.tdf" "decoder_node\[2\]\[1\]" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 251 21 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265046 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1471313265046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/output_files/LCD_DMD_driver.map.smsg " "Generated suppressed messages file C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/output_files/LCD_DMD_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1471313265112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1471313265269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265269 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dotReg\[1\] " "No output dependent on input pin \"dotReg\[1\]\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265363 "|LCD_DMD_driver|dotReg[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dotReg\[2\] " "No output dependent on input pin \"dotReg\[2\]\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265363 "|LCD_DMD_driver|dotReg[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dotEnable " "No output dependent on input pin \"dotEnable\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1471313265363 "|LCD_DMD_driver|dotEnable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1471313265363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "681 " "Implemented 681 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1471313265364 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1471313265364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "646 " "Implemented 646 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1471313265364 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1471313265364 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1471313265364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1471313265364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471313265394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 15 21:07:45 2016 " "Processing ended: Mon Aug 15 21:07:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471313265394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471313265394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471313265394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471313265394 ""}
