// Seed: 4242525770
module module_0 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd32
);
  defparam id_1.id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_17;
  xor primCall (id_1, id_10, id_11, id_12, id_17, id_18, id_4, id_5, id_6, id_8, id_9);
  wire id_18 = id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_8 = 1;
  wire id_19;
  assign id_8  = 1;
  assign id_17 = id_4;
endmodule
