@W: MO129 :"d:\documents\github\ulx3s\diamond\lab2\serial_tx.vhd":78:1:78:2|Sequential instance I1.R_byte_old[7] is reduced to a combinational gate by constant propagation.
@W: MT246 :"d:\documents\github\ulx3s\diamond\lab2\impl1\lab2.v":43:4:43:6|Blackbox OR4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\documents\github\ulx3s\diamond\lab2\impl1\lab2.v":28:4:28:6|Blackbox OR3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock lab2|clk_25mhz with period 5.00ns. Please declare a user-defined clock on port clk_25mhz.
