/*
 * Copyright (c) 2018 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for Exynos9830 clock controller.
*/

#ifndef _DT_BINDINGS_CLOCK_EXYNOS_9830_H
#define _DT_BINDINGS_CLOCK_EXYNOS_9830_H

#define NONE					(0 + 0)
#define OSCCLK					(0 + 1)

/* NUMBER FOR MFC0 DRIVER STARTS FROM 10 */
#define	CLK_MFC0_BASE	(10)
#define	UMUX_CLKCMU_MFC0_MFC0	(CLK_MFC0_BASE + 0)
#define	UMUX_CLKCMU_MFC0_WFD	(CLK_MFC0_BASE + 1)
#define	GATE_MFC0	(CLK_MFC0_BASE + 2)
#define	GATE_SYSMMU_MFC0D0_S1	(CLK_MFC0_BASE + 3)
#define	GATE_SYSMMU_MFC0D0_S2	(CLK_MFC0_BASE + 4)
#define	GATE_SYSMMU_MFC0D1_S1	(CLK_MFC0_BASE + 5)
#define	GATE_SYSMMU_MFC0D1_S2	(CLK_MFC0_BASE + 6)
#define	GATE_WFD	(CLK_MFC0_BASE + 7)

/* NUMBER FOR NPU00 DRIVER STARTS FROM 30 */
#define	CLK_NPU00_BASE	(30)
#define	UMUX_CLKCMU_NPUC_BUS	(CLK_NPU00_BASE + 0)
#define	GATE_IP_NPUC_ACLK	(CLK_NPU00_BASE + 1)
#define	GATE_IP_NPUC_PCLK	(CLK_NPU00_BASE + 2)
#define	GATE_NPUD_UNIT0		(CLK_NPU00_BASE + 3)
#define	GATE_NPUD_UNIT1		(CLK_NPU00_BASE + 4)
#define	DOUT_CLK_NPUC_BUS	(CLK_NPU00_BASE + 5)
#define	DOUT_CLK_NPUC_BUSP	(CLK_NPU00_BASE + 6)

/* NUMBER FOR NPU01 DRIVER STARTS FROM 40 */
#define	CLK_NPU01_BASE	(40)
#define	UMUX_CLKCMU_NPU_BUS	(CLK_NPU01_BASE + 0)
#define	DOUT_CLK_NPU_BUS	(CLK_NPU01_BASE + 1)
#define	DOUT_CLK_NPU_BUSP	(CLK_NPU01_BASE + 2)

/* NUMBER FOR NPU10 DRIVER STARTS FROM 50 */
#define	CLK_NPU10_BASE	(50)
#define	UMUX_CLKCMU_NPU10_BUS	(CLK_NPU10_BASE + 0)
#define	GATE_IP_NPU10_ACLK	(CLK_NPU10_BASE + 1)
#define	GATE_IP_NPU10_PCLK	(CLK_NPU10_BASE + 2)
#define	GATE_NPU10D_UNIT0	(CLK_NPU10_BASE + 3)
#define	GATE_NPU10D_UNIT1	(CLK_NPU10_BASE + 4)
#define	DOUT_CLK_NPU10_BUS	(CLK_NPU10_BASE + 5)
#define	DOUT_CLK_NPU10_BUSP	(CLK_NPU10_BASE + 6)

/* NUMBER FOR NPU11 DRIVER STARTS FROM 60 */
#define	CLK_NPU11_BASE	(60)
#define	UMUX_CLKCMU_NPU11_BUS	(CLK_NPU11_BASE + 0)
#define	DOUT_CLK_NPU11_BUS	(CLK_NPU11_BASE + 1)
#define	DOUT_CLK_NPU11_BUSP	(CLK_NPU11_BASE + 2)

/* NUMBER FOR PERIC0 DRIVER STARTS FROM 70 */
#define	CLK_PERIC0_BASE	(70)
#define	UMUX_CLKCMU_PERIC0_BUS	(CLK_PERIC0_BASE + 0)
#define	UMUX_CLKCMU_PERIC0_USI_I2C	(CLK_PERIC0_BASE + 1)
#define	GATE_GPIO_PERIC0	(CLK_PERIC0_BASE + 2)
#define	GATE_PERIC0_TOP1_PWM	(CLK_PERIC0_BASE + 3)
#define	GATE_PERIC0_TOP0_QCH_UART_DBG	(CLK_PERIC0_BASE + 4)
#define	GATE_PERIC0_TOP0_QCH_USI00_USI	(CLK_PERIC0_BASE + 5)
#define	GATE_PERIC0_TOP0_QCH_USI00_I2C	(CLK_PERIC0_BASE + 6)
#define	GATE_PERIC0_TOP0_QCH_USI01_USI	(CLK_PERIC0_BASE + 7)
#define	GATE_PERIC0_TOP0_QCH_USI01_I2C	(CLK_PERIC0_BASE + 8)
#define	GATE_PERIC0_TOP0_QCH_USI02_USI	(CLK_PERIC0_BASE + 9)
#define	GATE_PERIC0_TOP0_QCH_USI02_I2C	(CLK_PERIC0_BASE + 10)
#define	GATE_PERIC0_TOP0_QCH_USI03_USI	(CLK_PERIC0_BASE + 11)
#define	GATE_PERIC0_TOP0_QCH_USI03_I2C	(CLK_PERIC0_BASE + 12)
#define	GATE_PERIC0_TOP0_QCH_USI04_USI	(CLK_PERIC0_BASE + 13)
#define	GATE_PERIC0_TOP0_QCH_USI04_I2C	(CLK_PERIC0_BASE + 14)
#define	GATE_PERIC0_TOP0_QCH_USI05_USI	(CLK_PERIC0_BASE + 15)
#define	GATE_PERIC0_TOP1_QCH_USI05_I2C	(CLK_PERIC0_BASE + 16)
#define	GATE_PERIC0_TOP1_QCH_USI13_USI	(CLK_PERIC0_BASE + 19)
#define	GATE_PERIC0_TOP1_QCH_USI13_I2C	(CLK_PERIC0_BASE + 20)
#define	GATE_PERIC0_TOP1_QCH_USI14_USI	(CLK_PERIC0_BASE + 21)
#define	GATE_PERIC0_TOP1_QCH_USI14_I2C	(CLK_PERIC0_BASE + 22)
#define	GATE_PERIC0_TOP1_QCH_USI15_USI	(CLK_PERIC0_BASE + 23)
#define	GATE_PERIC0_TOP1_QCH_USI15_I2C	(CLK_PERIC0_BASE + 24)
#define	DOUT_CLK_PERIC0_USI00_USI	(CLK_PERIC0_BASE + 25)
#define	DOUT_CLK_PERIC0_USI01_USI	(CLK_PERIC0_BASE + 26)
#define	DOUT_CLK_PERIC0_USI02_USI	(CLK_PERIC0_BASE + 27)
#define	DOUT_CLK_PERIC0_USI03_USI	(CLK_PERIC0_BASE + 28)
#define	DOUT_CLK_PERIC0_USI04_USI	(CLK_PERIC0_BASE + 29)
#define	DOUT_CLK_PERIC0_USI05_USI	(CLK_PERIC0_BASE + 30)
#define	DOUT_CLK_PERIC0_USI_I2C	(CLK_PERIC0_BASE + 31)
#define	UART_DBG	(CLK_PERIC0_BASE + 32)
#define	DOUT_CLK_PERIC0_USI13_USI	(CLK_PERIC0_BASE + 33)
#define	DOUT_CLK_PERIC0_USI14_USI	(CLK_PERIC0_BASE + 34)
#define	DOUT_CLK_PERIC0_USI15_USI	(CLK_PERIC0_BASE + 35)

/* NUMBER FOR PERIC1 DRIVER STARTS FROM 120 */
#define	CLK_PERIC1_BASE	(120)
#define	UMUX_CLKCMU_PERIC1_BUS	(CLK_PERIC1_BASE + 0)
#define	UMUX_CLKCMU_PERIC1_USI_I2C	(CLK_PERIC1_BASE + 1)
#define	GATE_GPIO_PERIC1	(CLK_PERIC1_BASE + 2)
#define	GATE_PERIC1_TOP0_QCH_UART_BT	(CLK_PERIC1_BASE + 3)
#define	GATE_PERIC1_TOP0_QCH_USI06_USI	(CLK_PERIC1_BASE + 4)
#define	GATE_PERIC1_TOP0_QCH_USI06_I2C	(CLK_PERIC1_BASE + 5)
#define	GATE_PERIC1_TOP0_QCH_USI07_USI	(CLK_PERIC1_BASE + 6)
#define	GATE_PERIC1_TOP0_QCH_USI07_I2C	(CLK_PERIC1_BASE + 7)
#define	GATE_PERIC1_TOP0_QCH_USI08_USI	(CLK_PERIC1_BASE + 8)
#define	GATE_PERIC1_TOP0_QCH_USI08_I2C	(CLK_PERIC1_BASE + 9)
#define	GATE_PERIC1_TOP1_QCH_USI09_USI	(CLK_PERIC1_BASE + 10)
#define	GATE_PERIC1_TOP1_QCH_USI09_I2C	(CLK_PERIC1_BASE + 11)
#define	GATE_PERIC1_TOP1_QCH_USI10_USI	(CLK_PERIC1_BASE + 12)
#define	GATE_PERIC1_TOP1_QCH_USI10_I2C	(CLK_PERIC1_BASE + 13)
#define	GATE_PERIC1_TOP1_QCH_USI11_USI	(CLK_PERIC1_BASE + 14)
#define	GATE_PERIC1_TOP1_QCH_USI11_I2C	(CLK_PERIC1_BASE + 15)
#define	GATE_PERIC1_TOP1_QCH_USI16_USI	(CLK_PERIC1_BASE + 16)
#define	GATE_PERIC1_TOP1_QCH_USI16_I2C	(CLK_PERIC1_BASE + 17)
#define	GATE_PERIC1_TOP1_QCH_USI17_USI	(CLK_PERIC1_BASE + 18)
#define	GATE_PERIC1_TOP1_QCH_USI17_I2C	(CLK_PERIC1_BASE + 19)
#define	GATE_PERIC1_TOP1_QCH_USI12_USI	(CLK_PERIC1_BASE + 20)
#define	GATE_PERIC1_TOP1_QCH_USI12_I2C	(CLK_PERIC1_BASE + 21)
#define	GATE_PERIC1_TOP1_QCH_USI18_USI	(CLK_PERIC1_BASE + 22)
#define	GATE_PERIC1_TOP1_QCH_USI18_I2C	(CLK_PERIC1_BASE + 23)
#define	GATE_USI16_I3C_QCH_P	(CLK_PERIC1_BASE + 24)
#define	GATE_USI16_I3C_QCH_S	(CLK_PERIC1_BASE + 25)
#define	GATE_USI17_I3C_QCH_P	(CLK_PERIC1_BASE + 26)
#define	GATE_USI17_I3C_QCH_S	(CLK_PERIC1_BASE + 27)
#define	DOUT_CLK_PERIC1_UART_BT	(CLK_PERIC1_BASE + 28)
#define	DOUT_CLK_PERIC1_USI_I2C	(CLK_PERIC1_BASE + 29)
#define	DOUT_CLK_PERIC1_USI06_USI	(CLK_PERIC1_BASE + 30)
#define	DOUT_CLK_PERIC1_USI07_USI	(CLK_PERIC1_BASE + 31)
#define	DOUT_CLK_PERIC1_USI08_USI	(CLK_PERIC1_BASE + 32)
#define	DOUT_CLK_PERIC1_USI09_USI	(CLK_PERIC1_BASE + 33)
#define	DOUT_CLK_PERIC1_USI10_USI	(CLK_PERIC1_BASE + 34)
#define	DOUT_CLK_PERIC1_USI11_USI	(CLK_PERIC1_BASE + 35)
#define	DOUT_CLK_PERIC1_USI12_USI	(CLK_PERIC1_BASE + 36)
#define	DOUT_CLK_PERIC1_USI16_USI	(CLK_PERIC1_BASE + 37)
#define	DOUT_CLK_PERIC1_USI17_USI	(CLK_PERIC1_BASE + 38)
#define	DOUT_CLK_PERIC1_USI18_USI	(CLK_PERIC1_BASE + 39)

/* NUMBER FOR PERIS DRIVER STARTS FROM 170 */
#define	CLK_PERIS_BASE	(170)
#define	UMUX_CLKCMU_PERIS_BUS	(CLK_PERIS_BASE + 0)
#define	GATE_GIC	(CLK_PERIS_BASE + 1)
#define	GATE_MCT	(CLK_PERIS_BASE + 2)
#define	GATE_OTP_CON_BIRA	(CLK_PERIS_BASE + 3)
#define	GATE_OTP_CON_TOP	(CLK_PERIS_BASE + 5)
#define	GATE_PERIS_CMU_PERIS	(CLK_PERIS_BASE + 6)
#define	GATE_SYSREG_PERIS	(CLK_PERIS_BASE + 7)
#define	GATE_TMU_SUB	(CLK_PERIS_BASE + 8)
#define	GATE_TMU_TOP	(CLK_PERIS_BASE + 9)
#define	GATE_WDT_CLUSTER0	(CLK_PERIS_BASE + 10)
#define	GATE_WDT_CLUSTER2	(CLK_PERIS_BASE + 11)

/* NUMBER FOR SSP DRIVER STARTS FROM 200 */
#define	CLK_SSP_BASE	(200)
#define	UMUX_CLKCMU_SSP_BUS	(CLK_SSP_BASE + 0)
#define	DOUT_CLK_SSP_BUSP	(CLK_SSP_BASE + 1)
#define	GATE_USS_SSPCORE	(CLK_SSP_BASE + 2)
#define	GATE_D_TZPC_SSP	(CLK_SSP_BASE + 3)
#define	GATE_SYSREG_SSP	(CLK_SSP_BASE + 4)

/* NUMBER FOR TNR DRIVER STARTS FROM 220 */
#define	CLK_TNR_BASE	(220)
#define	UMUX_CLKCMU_TNR_BUS	(CLK_TNR_BASE + 0)
#define	DOUT_CLK_TNR_BUSP	(CLK_TNR_BASE + 1)
#define	GATE_D_TZPC_TNR	(CLK_TNR_BASE + 2)
#define	GATE_SYSMMU_D0_TNR_QCH_S1	(CLK_TNR_BASE + 3)
#define	GATE_SYSMMU_D0_TNR_QCH_S2	(CLK_TNR_BASE + 4)
#define	GATE_SYSREG_TNR	(CLK_TNR_BASE + 5)
#define	GATE_TNR	(CLK_TNR_BASE + 6)
#define	GATE_SYSMMU_D1_TNR_QCH_S1	(CLK_TNR_BASE + 7)
#define	GATE_SYSMMU_D1_TNR_QCH_S2	(CLK_TNR_BASE + 8)
#define	GATE_ORBMCH		(CLK_TNR_BASE + 9)
#define	GATE_ORBMCH_C2		(CLK_TNR_BASE + 10)
#define	DOUT_CLK_TNR_BUS	(CLK_TNR_BASE + 11)


/* NUMBER FOR VRA DRIVER STARTS FROM 240 */
#define	CLK_VRA_BASE	(240)
#define	UMUX_CLKCMU_VRA_BUS	(CLK_VRA_BASE + 0)
#define	GATE_CLAHE	(CLK_VRA_BASE + 2)
#define	GATE_SYSMMU_VRA_QCH_S1	(CLK_VRA_BASE + 3)
#define	GATE_SYSMMU_VRA_QCH_S2	(CLK_VRA_BASE + 4)
#define	DOUT_CLK_VRA_BUSP	(CLK_VRA_BASE + 5)
#define	DOUT_CLK_VRA_BUS	(CLK_VRA_BASE + 6)

/* NUMBER FOR VTS DRIVER STARTS FROM 260 */
#define	CLK_VTS_BASE	(260)
#define	UMUX_CLKCMU_VTS_BUS	(CLK_VTS_BASE + 0)
#define	UMUX_CLKCMU_VTS_RCO	(CLK_VTS_BASE + 1)
#define	UMUX_CLKCMU_VTS_AUD0	(CLK_VTS_BASE + 2)
#define	UMUX_CLKCMU_VTS_AUD1	(CLK_VTS_BASE + 3)
#define	GATE_CORTEXM4INTEGRATION_CPU	(CLK_VTS_BASE + 4)
#define	GATE_AHB0_PCLK	(CLK_VTS_BASE + 5)
#define	GATE_AHB1_PCLK	(CLK_VTS_BASE + 6)
#define	GATE_AHB2_PCLK	(CLK_VTS_BASE + 7)
#define	GATE_AHB3_PCLK	(CLK_VTS_BASE + 8)
#define	GATE_AHB4_PCLK	(CLK_VTS_BASE + 9)
#define	GATE_AHB5_PCLK	(CLK_VTS_BASE + 10)
#define	GATE_DMIC_AUD0_PCLK	(CLK_VTS_BASE + 11)
#define	GATE_DMIC_AUD0_DMIC	(CLK_VTS_BASE + 12)
#define	GATE_DMIC_AUD1_PCLK	(CLK_VTS_BASE + 13)
#define	GATE_DMIC_AUD1_DMIC	(CLK_VTS_BASE + 14)
#define	GATE_DMIC_AUD2_PCLK	(CLK_VTS_BASE + 15)
#define	GATE_DMIC_AUD2_DMIC	(CLK_VTS_BASE + 16)
#define	GATE_DMIC_IF0_PCLK	(CLK_VTS_BASE + 17)
#define	GATE_DMIC_IF0_DMIC	(CLK_VTS_BASE + 18)
#define	GATE_DMIC_IF1_PCLK	(CLK_VTS_BASE + 19)
#define	GATE_DMIC_IF1_DMIC	(CLK_VTS_BASE + 20)
#define	GATE_DMIC_IF2_PCLK	(CLK_VTS_BASE + 21)
#define	GATE_DMIC_IF2_DMIC	(CLK_VTS_BASE + 22)
#define	GATE_GPIO_VTS	(CLK_VTS_BASE + 23)
#define	GATE_HWACG_SYS_DMIC0	(CLK_VTS_BASE + 24)
#define	GATE_HWACG_SYS_DMIC1	(CLK_VTS_BASE + 25)
#define	GATE_HWACG_SYS_DMIC2	(CLK_VTS_BASE + 26)
#define	GATE_HWACG_SYS_DMIC3	(CLK_VTS_BASE + 27)
#define	GATE_HWACG_SYS_DMIC4	(CLK_VTS_BASE + 28)
#define	GATE_HWACG_SYS_DMIC5	(CLK_VTS_BASE + 29)
#define	GATE_MAILBOX_ABOX_VTS	(CLK_VTS_BASE + 30)
#define	GATE_MAILBOX_AP_VTS	(CLK_VTS_BASE + 31)
#define	GATE_SWEEPER_C_VTS	(CLK_VTS_BASE + 32)
#define	GATE_SYSREG_VTS	(CLK_VTS_BASE + 33)
#define	GATE_TIMER_VTS	(CLK_VTS_BASE + 34)
#define	GATE_TIMER1_VTS	(CLK_VTS_BASE + 35)
#define	GATE_TIMER2_VTS	(CLK_VTS_BASE + 36)
#define	GATE_WDT_VTS	(CLK_VTS_BASE + 37)
#define	DOUT_CLK_VTS_DMIC_IF	(CLK_VTS_BASE + 38)
#define	DOUT_CLK_VTS_DMIC_IF_DIV2	(CLK_VTS_BASE + 39)
#define	DOUT_CLK_VTS_DMIC_IF_PAD	(CLK_VTS_BASE + 40)
#define	DOUT_CLK_VTS_DMIC_AUD	(CLK_VTS_BASE + 41)
#define	DOUT_CLK_VTS_DMIC_AUD_DIV2	(CLK_VTS_BASE + 42)
#define	DOUT_CLK_VTS_DMIC_AUD_PAD	(CLK_VTS_BASE + 43)
#define	DOUT_CLK_VTS_BUS	(CLK_VTS_BASE + 44)
#define	DOUT_CLK_VTS_SERIAL_LIF	(CLK_VTS_BASE + 45)
#define UMUX_CLK_VTS_DMIC_AUD		(CLK_VTS_BASE + 46)
#define UMUX_CLK_VTS_SERIAL_LIF		(CLK_VTS_BASE + 47)
#define UMUX_CLK_VTS_BUS		(CLK_VTS_BASE + 48)


/* NUMBER FOR APM DRIVER STARTS FROM 320 */
#define	CLK_APM_BASE	(320)
#define	UMUX_DLL	(CLK_APM_BASE + 0)
#define	UMUX_CLKMUX_APM_RCO	(CLK_APM_BASE + 1)
#define	GATE_GREBEINTEGRATION_GREBE	(CLK_APM_BASE + 2)
#define	GATE_GREBEINTEGRATION_DBG	(CLK_APM_BASE + 3)
#define	GATE_DBGCORE_GREBE	(CLK_APM_BASE + 4)
#define	GATE_DBGCORE_DBG	(CLK_APM_BASE + 5)
#define	GATE_INTMEM	(CLK_APM_BASE + 6)
#define	GATE_MAILBOX_APM_AP	(CLK_APM_BASE + 7)
#define	GATE_MAILBOX_APM_VTS	(CLK_APM_BASE + 8)
#define	GATE_MAILBOX_AP_DBGCORE	(CLK_APM_BASE + 9)
#define	GATE_PEM	(CLK_APM_BASE + 10)
#define	GATE_PMU_INTR_GEN	(CLK_APM_BASE + 11)
#define	GATE_RSTNSYNC_CLK_APM_BUS_GREBE	(CLK_APM_BASE + 12)
#define	GATE_RSTNSYNC_CLK_APM_BUS_GREBE_DBG	(CLK_APM_BASE + 13)
#define	GATE_SPEEDY_APM	(CLK_APM_BASE + 14)
#define	GATE_SPEEDY_SUB_APM	(CLK_APM_BASE + 15)
#define	GATE_SYSREG_APM	(CLK_APM_BASE + 16)
#define	GATE_WDT_APM	(CLK_APM_BASE + 17)
#define DOUT_CLKCMU_VTS_BUS	(CLK_APM_BASE + 18)
#define DOUT_CLKCMU_CMGP_BUS	(CLK_APM_BASE + 19)


/* NUMBER FOR AUD DRIVER STARTS FROM 350 */
#define	CLK_AUD_BASE	(350)
#define	GATE_ABOX_ACLK	(CLK_AUD_BASE + 0)
#define	GATE_ABOX_BCLK_DSIF	(CLK_AUD_BASE + 1)
#define	GATE_ABOX_BCLK0	(CLK_AUD_BASE + 2)
#define	GATE_ABOX_BCLK1	(CLK_AUD_BASE + 3)
#define	GATE_ABOX_BCLK2	(CLK_AUD_BASE + 4)
#define	GATE_ABOX_BCLK3	(CLK_AUD_BASE + 5)
#define	GATE_ABOX_BCLK4	(CLK_AUD_BASE + 6)
#define	GATE_ABOX_BCLK5	(CLK_AUD_BASE + 7)
#define	GATE_ABOX_CNT	(CLK_AUD_BASE + 8)
#define	GATE_AUD_CMU_AUD	(CLK_AUD_BASE + 9)
#define	GATE_PPMU_AUD	(CLK_AUD_BASE + 10)
#define	GATE_SMMU_AUD_S1	(CLK_AUD_BASE + 11)
#define	GATE_SMMU_AUD_S2	(CLK_AUD_BASE + 12)
#define	GATE_SYSREG_AUD	(CLK_AUD_BASE + 13)
#define	GATE_WDT_AUD	(CLK_AUD_BASE + 14)
#define	DOUT_CLK_AUD_AUDIF	(CLK_AUD_BASE + 15)
#define	DOUT_CLK_AUD_DSIF	(CLK_AUD_BASE + 16)
#define	DOUT_CLK_AUD_SCLK	(CLK_AUD_BASE + 17)
#define	DOUT_CLK_AUD_UAIF0	(CLK_AUD_BASE + 18)
#define	DOUT_CLK_AUD_UAIF1	(CLK_AUD_BASE + 19)
#define	DOUT_CLK_AUD_UAIF2	(CLK_AUD_BASE + 20)
#define	DOUT_CLK_AUD_UAIF3	(CLK_AUD_BASE + 21)
#define	DOUT_CLK_AUD_UAIF4	(CLK_AUD_BASE + 22)
#define	DOUT_CLK_AUD_UAIF5	(CLK_AUD_BASE + 23)
#define	DOUT_CLK_AUD_UAIF6	(CLK_AUD_BASE + 24)
#define	DOUT_CLK_AUD_CPU_ACLK	(CLK_AUD_BASE + 25)
#define	DOUT_CLK_AUD_BUS	(CLK_AUD_BASE + 26)
#define	DOUT_CLK_AUD_BUSP	(CLK_AUD_BASE + 27)
#define	DOUT_CLK_AUD_DMIC0	(CLK_AUD_BASE + 28)
#define	DOUT_CLK_AUD_DMIC1	(CLK_AUD_BASE + 29)
#define	DOUT_CLK_AUD_CNT	(CLK_AUD_BASE + 30)
#define	PLL_OUT_AUD0	(CLK_AUD_BASE + 31)
#define	PLL_OUT_AUD1	(CLK_AUD_BASE + 32)
#define	GATE_ABOX_BCLK6	(CLK_AUD_BASE + 33)
#define UMUX_CLK_AUD_UAIF6	(CLK_AUD_BASE + 34)



/* NUMBER FOR BUS1 DRIVER STARTS FROM 400 */
#define	CLK_BUS1_BASE	(400)
#define	UMUX_CLKCMU_BUS1_BUS	(CLK_BUS1_BASE + 0)
#define	UMUX_CLKCMU_BUS1_SSS	(CLK_BUS1_BASE + 1)
#define	GATE_PDMA	(CLK_BUS1_BASE + 2)
#define	GATE_SBIC	(CLK_BUS1_BASE + 3)
#define	GATE_RTIC	(CLK_BUS1_BASE + 4)
#define	GATE_SSS	(CLK_BUS1_BASE + 5)
#define	GATE_SPDMA	(CLK_BUS1_BASE + 6)
#define	GATE_SYSREG_BUS1	(CLK_BUS1_BASE + 7)



/* NUMBER FOR CMGP DRIVER STARTS FROM 420 */
#define	CLK_CMGP_BASE	(420)
#define	UMUX_CLKCMU_CMGP_BUS	(CLK_CMGP_BASE + 0)
#define	UMUX_CLKCMU_CMGP_RCO	(CLK_CMGP_BASE + 1)
#define	GATE_ADC_CMGP_S0	(CLK_CMGP_BASE + 2)
#define	GATE_ADC_CMGP_S1	(CLK_CMGP_BASE + 3)
#define	GATE_ADC_CMGP_OSC	(CLK_CMGP_BASE + 4)
#define	GATE_CMGP_CMU_CMGP	(CLK_CMGP_BASE + 5)
#define	GATE_GPIO_CMGP	(CLK_CMGP_BASE + 6)
#define	GATE_I2C_CMGP0	(CLK_CMGP_BASE + 7)
#define	GATE_I2C_CMGP1	(CLK_CMGP_BASE + 8)
#define	GATE_I2C_CMGP2	(CLK_CMGP_BASE + 9)
#define	GATE_I2C_CMGP3	(CLK_CMGP_BASE + 10)
#define	GATE_SYSREG_CMGP	(CLK_CMGP_BASE + 11)
#define	GATE_SYSREG_CMGP2APM	(CLK_CMGP_BASE + 12)
#define	GATE_SYSREG_CMGP2PMU_AP	(CLK_CMGP_BASE + 13)
#define	GATE_USI_CMGP0	(CLK_CMGP_BASE + 14)
#define	GATE_USI_CMGP1	(CLK_CMGP_BASE + 15)
#define	GATE_USI_CMGP2	(CLK_CMGP_BASE + 16)
#define	GATE_USI_CMGP3	(CLK_CMGP_BASE + 17)
#define DOUT_CLK_I2C_CMGP0	(CLK_CMGP_BASE + 18)
#define DOUT_CLK_USI_CMGP1	(CLK_CMGP_BASE + 19)
#define DOUT_CLK_USI_CMGP0	(CLK_CMGP_BASE + 20)
#define DOUT_CLK_USI_CMGP2	(CLK_CMGP_BASE + 21)
#define DOUT_CLK_USI_CMGP3	(CLK_CMGP_BASE + 22)
#define DOUT_CLK_CMGP_ADC	(CLK_CMGP_BASE + 23)
#define DOUT_CLK_I2C_CMGP1	(CLK_CMGP_BASE + 24)
#define DOUT_CLK_I2C_CMGP2	(CLK_CMGP_BASE + 25)
#define DOUT_CLK_I2C_CMGP3	(CLK_CMGP_BASE + 26)
#define DOUT_CLK_CMGP_BUS	(CLK_CMGP_BASE + 27)


/* NUMBER FOR TOP DRIVER STARTS FROM 450 */
#define	CLK_TOP_BASE	(450)
#define	GATE_CMU_TOP_CMUREF	(CLK_TOP_BASE + 0)
#define	GATE_DFTMUX_TOP_CIS_CLK0	(CLK_TOP_BASE + 1)
#define	GATE_DFTMUX_TOP_CIS_CLK1	(CLK_TOP_BASE + 2)
#define	GATE_DFTMUX_TOP_CIS_CLK2	(CLK_TOP_BASE + 3)
#define	GATE_DFTMUX_TOP_CIS_CLK3	(CLK_TOP_BASE + 4)
#define	GATE_DFTMUX_TOP_CIS_CLK4	(CLK_TOP_BASE + 5)
#define	GATE_DFTMUX_TOP_CIS_CLK5	(CLK_TOP_BASE + 6)
#define	GATE_OTP	(CLK_TOP_BASE + 7)
#define	CIS_CLK0	(CLK_TOP_BASE + 8)
#define	CIS_CLK1	(CLK_TOP_BASE + 9)
#define	CIS_CLK2	(CLK_TOP_BASE + 10)
#define	CIS_CLK3	(CLK_TOP_BASE + 11)
#define	CIS_CLK4	(CLK_TOP_BASE + 12)
#define	CIS_CLK5	(CLK_TOP_BASE + 13)
#define	PLL_OUT_MMC	(CLK_TOP_BASE + 14)
#define DOUT_CLK_TOP_HSI0_BUS	(CLK_TOP_BASE + 15)



/* NUMBER FOR CORE DRIVER STARTS FROM 480 */
#define	CLK_CORE_BASE	(480)
#define	GATE_TREX_D_CORE	(CLK_CORE_BASE + 0)
#define	GATE_TREX_P0_CORE	(CLK_CORE_BASE + 1)
#define	GATE_TREX_P1_CORE	(CLK_CORE_BASE + 2)


/* NUMBER FOR CSIS DRIVER STARTS FROM 500 */
#define	CLK_CSIS_BASE	(500)
#define	UMUX_CLKCMU_CSIS_BUS	(CLK_CSIS_BASE + 0)
#define	UMUX_CLKCMU_CSIS_OIS_MCU	(CLK_CSIS_BASE + 1)
#define	GATE_CSIS_PDP_C2_CSIS	(CLK_CSIS_BASE + 2)
#define	GATE_CSIS_PDP_CSIS0	(CLK_CSIS_BASE + 3)
#define	GATE_CSIS_PDP_CSIS1	(CLK_CSIS_BASE + 4)
#define	GATE_CSIS_PDP_CSIS2	(CLK_CSIS_BASE + 5)
#define	GATE_CSIS_PDP_CSIS3	(CLK_CSIS_BASE + 6)
#define	GATE_CSIS_PDP_CSIS4	(CLK_CSIS_BASE + 7)
#define	GATE_CSIS_PDP_CSIS_DMA	(CLK_CSIS_BASE + 8)
#define	GATE_CSIS_PDP_TOP	(CLK_CSIS_BASE + 9)
#define	GATE_CSIS_PDP_CSIS5	(CLK_CSIS_BASE + 10)
#define	GATE_OIS_MCU_TOP_A	(CLK_CSIS_BASE + 11)
#define	GATE_OIS_MCU_TOP_H	(CLK_CSIS_BASE + 12)
#define	GATE_OIS_MCU_TOP_D	(CLK_CSIS_BASE + 13)
#define	GATE_SYSMMU_D0_CSIS_QCH_S1	(CLK_CSIS_BASE + 14)
#define	GATE_SYSMMU_D0_CSIS_QCH_S2	(CLK_CSIS_BASE + 15)
#define	GATE_SYSMMU_D1_CSIS_QCH_S1	(CLK_CSIS_BASE + 16)
#define	GATE_SYSMMU_D1_CSIS_QCH_S2	(CLK_CSIS_BASE + 17)
#define	DOUT_CLK_CSIS_BUS		(CLK_CSIS_BASE + 18)
#define	DOUT_CLK_CSIS_BUSP		(CLK_CSIS_BASE + 19)


/* NUMBER FOR DNS DRIVER STARTS FROM 530 */
#define	CLK_DNS_BASE	(530)
#define	UMUX_CLKCMU_DNS_BUS	(CLK_DNS_BASE + 0)
#define	GATE_DNS	(CLK_DNS_BASE + 1)
#define	GATE_SYSMMU_DNS_S1	(CLK_DNS_BASE + 3)
#define	GATE_SYSMMU_DNS_S2	(CLK_DNS_BASE + 4)
#define	DOUT_CLK_DNS_BUS	(CLK_DNS_BASE + 5)
#define	DOUT_CLK_DNS_BUSP	(CLK_DNS_BASE + 6)


/* NUMBER FOR DPU DRIVER STARTS FROM 550 */
#define	CLK_DPU_BASE	(550)
#define	UMUX_CLKCMU_DPU_BUS	(CLK_DPU_BASE + 0)
#define	GATE_DPU_DPU	(CLK_DPU_BASE + 1)
#define	GATE_DPU_DPU_DMA	(CLK_DPU_BASE + 2)
#define	GATE_DPU_DPU_DPP	(CLK_DPU_BASE + 3)
#define	GATE_DPU_DPU_WB_MUX	(CLK_DPU_BASE + 4)
#define	GATE_DPU_CMU_DPU	(CLK_DPU_BASE + 5)
#define	GATE_SYSMMU_DPUD0_S1	(CLK_DPU_BASE + 6)
#define	GATE_SYSMMU_DPUD0_S2	(CLK_DPU_BASE + 7)
#define	GATE_SYSMMU_DPUD1_S1	(CLK_DPU_BASE + 8)
#define	GATE_SYSMMU_DPUD1_S2	(CLK_DPU_BASE + 9)
#define	GATE_SYSMMU_DPUD2_S1	(CLK_DPU_BASE + 10)
#define	GATE_SYSMMU_DPUD2_S2	(CLK_DPU_BASE + 11)
#define	GATE_SYSREG_DPU	(CLK_DPU_BASE + 12)


/* NUMBER FOR DSP0 DRIVER STARTS FROM 570 */
#define	CLK_DSP0_BASE	(570)
#define	UMUX_CLKCMU_DSP_BUS	(CLK_DSP0_BASE + 0)
#define	GATE_IP_DSP	(CLK_DSP0_BASE + 1)
#define	DOUT_CLK_DSP_BUS	(CLK_DSP0_BASE + 2)
#define	DOUT_CLK_DSP_BUSP	(CLK_DSP0_BASE + 3)


/* NUMBER FOR DSP1 DRIVER STARTS FROM 580 */
#define	CLK_DSP1_BASE	(580)
#define	UMUX_CLKCMU_DSP1_BUS	(CLK_DSP1_BASE + 0)
#define	GATE_IP_DSP1	(CLK_DSP1_BASE + 1)
#define	DOUT_CLK_DSP1_BUS	(CLK_DSP1_BASE + 2)
#define	DOUT_CLK_DSP1_BUSP	(CLK_DSP1_BASE + 3)


/* NUMBER FOR DSP2 DRIVER STARTS FROM 590 */
#define	CLK_DSP2_BASE	(590)
#define	UMUX_CLKCMU_DSP2_BUS	(CLK_DSP2_BASE + 0)
#define	GATE_IP_DSP2	(CLK_DSP2_BASE + 1)
#define	DOUT_CLK_DSP2_BUS	(CLK_DSP2_BASE + 2)
#define	DOUT_CLK_DSP2_BUSP	(CLK_DSP2_BASE + 3)


/* NUMBER FOR DNC DRIVER STARTS FROM 600 */
#define	CLK_DNC_BASE	(600)
#define	UMUX_CLKCMU_DNC_BUS	(CLK_DNC_BASE + 0)
#define	UMUX_CLKCMU_DNC_BUSM	(CLK_DNC_BASE + 1)
#define	GATE_ADM_DAP_DNC	(CLK_DNC_BASE + 2)
#define	GATE_IP_DSPC	(CLK_DNC_BASE + 3)
#define	GATE_SYSMMU_DNC0_S1	(CLK_DNC_BASE + 6)
#define	GATE_SYSMMU_DNC0_S2	(CLK_DNC_BASE + 7)
#define	GATE_SYSMMU_DNC1_S1	(CLK_DNC_BASE + 8)
#define	GATE_SYSMMU_DNC1_S2	(CLK_DNC_BASE + 9)
#define	GATE_SYSMMU_DNC2_S1	(CLK_DNC_BASE + 10)
#define	GATE_SYSMMU_DNC2_S2	(CLK_DNC_BASE + 11)
#define	DOUT_CLK_DNC_BUS	(CLK_DNC_BASE + 12)
#define	DOUT_CLK_DNC_BUSP	(CLK_DNC_BASE + 13)


/* NUMBER FOR G2D DRIVER STARTS FROM 630 */
#define	CLK_G2D_BASE	(630)
#define	UMUX_CLKCMU_G2D_G2D	(CLK_G2D_BASE + 0)
#define	UMUX_CLKCMU_G2D_MSCL	(CLK_G2D_BASE + 1)
#define	GATE_G2D	(CLK_G2D_BASE + 2)
#define	GATE_JPEG	(CLK_G2D_BASE + 3)
#define	GATE_JSQZ	(CLK_G2D_BASE + 4)
#define	GATE_MSCL	(CLK_G2D_BASE + 5)
#define	GATE_SYSMMU_D0_G2D_S1	(CLK_G2D_BASE + 6)
#define	GATE_SYSMMU_D0_G2D_S2	(CLK_G2D_BASE + 7)
#define	GATE_SYSMMU_D1_G2D_S1	(CLK_G2D_BASE + 8)
#define	GATE_SYSMMU_D1_G2D_S2	(CLK_G2D_BASE + 9)
#define	GATE_SYSMMU_D2_G2D_S1	(CLK_G2D_BASE + 10)
#define	GATE_SYSMMU_D2_G2D_S2	(CLK_G2D_BASE + 11)


/* NUMBER FOR G3D DRIVER STARTS FROM 650 */
#define	CLK_G3D_BASE	(650)
#define	GATE_GPU	(CLK_G3D_BASE + 0)


/* NUMBER FOR HSI0 DRIVER STARTS FROM 670 */
#define	CLK_HSI0_BASE	(670)
#define	UMUX_CLKCMU_HSI0_BUS	(CLK_HSI0_BASE + 0)
#define	UMUX_CLKCMU_HSI0_USB31DRD	(CLK_HSI0_BASE + 1)
#define	UMUX_CLKCMU_HSI0_USBDP_DEBUG	(CLK_HSI0_BASE + 2)
#define	UMUX_CLKCMU_HSI0_DPGTC	(CLK_HSI0_BASE + 3)
#define	GATE_DP_LINK_PCLK	(CLK_HSI0_BASE + 4)
#define	GATE_DP_LINK_GTC_CLK	(CLK_HSI0_BASE + 5)
#define	GATE_SYSMMU_USB	(CLK_HSI0_BASE + 6)
#define	GATE_USB31DRD_REF	(CLK_HSI0_BASE + 7)
#define	GATE_USB31DRD_SLV_CTRL	(CLK_HSI0_BASE + 8)
#define	GATE_USB31DRD_SLV_LINK	(CLK_HSI0_BASE + 9)
#define	GATE_USB31DRD_APB	(CLK_HSI0_BASE + 10)
#define	GATE_USB31DRD_PCS	(CLK_HSI0_BASE + 11)
#define USB31DRD		(CLK_HSI0_BASE + 12)


/* NUMBER FOR HSI1 DRIVER STARTS FROM 700 */
#define	CLK_HSI1_BASE	(700)
#define	UMUX_CLKCMU_HSI1_BUS	(CLK_HSI1_BASE + 0)
#define	UMUX_CLKCMU_HSI1_MMC_CARD	(CLK_HSI1_BASE + 1)
#define	UMUX_CLKCMU_HSI1_PCIE	(CLK_HSI1_BASE + 2)
#define	UMUX_CLKCMU_HSI1_UFS_CARD	(CLK_HSI1_BASE + 3)
#define	UMUX_CLKCMU_HSI1_UFS_EMBD	(CLK_HSI1_BASE + 4)
#define	GATE_MMC_CARD	(CLK_HSI1_BASE + 5)
#define	GATE_PCIE_GEN2_MSTR	(CLK_HSI1_BASE + 6)
#define	GATE_PCIE_GEN2_PCS	(CLK_HSI1_BASE + 7)
#define	GATE_PCIE_GEN2_PHY	(CLK_HSI1_BASE + 8)
#define	GATE_PCIE_GEN2_DBI	(CLK_HSI1_BASE + 9)
#define	GATE_PCIE_GEN2_APB	(CLK_HSI1_BASE + 10)
#define	GATE_PCIE_GEN2_REF	(CLK_HSI1_BASE + 11)
#define	GATE_PCIE_GEN4_0_APB	(CLK_HSI1_BASE + 12)
#define	GATE_PCIE_GEN4_0_DBI	(CLK_HSI1_BASE + 13)
#define	GATE_PCIE_GEN4_0_AXI	(CLK_HSI1_BASE + 14)
#define	GATE_PCIE_GEN4_0_PCS_APB	(CLK_HSI1_BASE + 15)
#define	GATE_PCIE_GEN4_0_REF	(CLK_HSI1_BASE + 16)
#define	GATE_PCIE_GEN4_0_PMA_APB	(CLK_HSI1_BASE + 17)
#define	GATE_PCIE_IA_GEN2	(CLK_HSI1_BASE + 18)
#define	GATE_PCIE_IA_GEN4_0	(CLK_HSI1_BASE + 19)
#define	GATE_SYSMMU_HSI1	(CLK_HSI1_BASE + 20)
#define	GATE_UFS_CARD	(CLK_HSI1_BASE + 21)
#define	GATE_UFS_CARD_FMP	(CLK_HSI1_BASE + 22)
#define	GATE_UFS_EMBD	(CLK_HSI1_BASE + 23)
#define	GATE_UFS_EMBD_FMP	(CLK_HSI1_BASE + 24)
#define	DOUT_CLKCMU_HSI1_MMC_CARD	(CLK_HSI1_BASE + 25)
#define	UFS_EMBD	(CLK_HSI1_BASE + 26)


/* NUMBER FOR HSI2 DRIVER STARTS FROM 740 */
#define	CLK_HSI2_BASE	(740)
#define	UMUX_CLKCMU_HSI2_PCIE	(CLK_HSI2_BASE + 0)
#define	UMUX_CLKCMU_HSI2_BUS	(CLK_HSI2_BASE + 1)
#define	GATE_PCIE_GEN4_1_DBI	(CLK_HSI2_BASE + 2)
#define	GATE_PCIE_GEN4_1_AXI	(CLK_HSI2_BASE + 3)
#define	GATE_PCIE_GEN4_1_APB	(CLK_HSI2_BASE + 4)
#define	GATE_PCIE_GEN4_1_REF	(CLK_HSI2_BASE + 5)
#define	GATE_PCIE_GEN4_1_PCS_APB	(CLK_HSI2_BASE + 6)
#define	GATE_PCIE_GEN4_1_PMA_APB	(CLK_HSI2_BASE + 7)
#define	GATE_PCIE_IA_GEN4_1	(CLK_HSI2_BASE + 8)
#define	GATE_SYSMMU_HSI2	(CLK_HSI2_BASE + 9)


/* NUMBER FOR IPP DRIVER STARTS FROM 780 */
#define	CLK_IPP_BASE	(780)
#define	UMUX_CLKCMU_IPP_BUS	(CLK_IPP_BASE + 0)
#define	GATE_SIPU_IPP	(CLK_IPP_BASE + 1)
#define	GATE_SYSMMU_IPP_S1	(CLK_IPP_BASE + 3)
#define	GATE_SYSMMU_IPP_S2	(CLK_IPP_BASE + 4)
#define	GATE_SIPU_IPP_C2_STAT		(CLK_IPP_BASE + 5)
#define	GATE_SIPU_IPP_C2_YDS		(CLK_IPP_BASE + 6)
#define	DOUT_CLK_IPP_BUS		(CLK_IPP_BASE + 7)
#define	DOUT_CLK_IPP_BUSP		(CLK_IPP_BASE + 8)


/* NUMBER FOR ITP DRIVER STARTS FROM 800 */
#define	CLK_ITP_BASE	(800)
#define	UMUX_CLKCMU_ITP_BUS	(CLK_ITP_BASE + 0)
#define	GATE_ITP	(CLK_ITP_BASE + 1)
#define	DOUT_CLK_ITP_BUS	(CLK_ITP_BASE + 2)
#define	DOUT_CLK_ITP_BUSP	(CLK_ITP_BASE + 3)


/* NUMBER FOR MCSC DRIVER STARTS FROM 830 */
#define	CLK_MCSC_BASE	(830)
#define	UMUX_CLKCMU_MCSC_BUS	(CLK_MCSC_BASE + 0)
#define	UMUX_CLKCMU_MCSC_GDC	(CLK_MCSC_BASE + 2)
#define	GATE_GDC	(CLK_MCSC_BASE + 4)
#define	GATE_GDC_C2	(CLK_MCSC_BASE + 5)
#define	GATE_MCSC	(CLK_MCSC_BASE + 7)
#define	GATE_MCSC_C2	(CLK_MCSC_BASE + 8)
#define	GATE_SYSMMU_D0_MCSC_S1	(CLK_MCSC_BASE + 11)
#define	GATE_SYSMMU_D0_MCSC_S2	(CLK_MCSC_BASE + 12)
#define	GATE_SYSMMU_D1_MCSC_S1	(CLK_MCSC_BASE + 13)
#define	GATE_SYSMMU_D1_MCSC_S2	(CLK_MCSC_BASE + 14)
#define	GATE_C2AGENT_D0_MCSC		(CLK_MCSC_BASE + 15)
#define	GATE_C2AGENT_D1_MCSC		(CLK_MCSC_BASE + 16)
#define	GATE_C2AGENT_D2_MCSC		(CLK_MCSC_BASE + 17)
#define	DOUT_CLK_MCSC_BUS		(CLK_MCSC_BASE + 18)
#define	DOUT_CLK_MCSC_BUSP		(CLK_MCSC_BASE + 19)


/* NUMBER FOR MIF DRIVER STARTS FROM 880 */
#define UMUX_MIF_DDRPHY2X	(880)

/* NUMBER FOR CLKOUT DRIVER STARTS FROM 900 */
#define	CLK_CLKOUT_BASE	(900)
#define	OSC_NFC	(CLK_CLKOUT_BASE + 0)
#define	OSC_AUD	(CLK_CLKOUT_BASE + 1)

/* must be greater than maximal clock id */
#define	CLK_NR_CLKS	(1125 + 1)

#define ACPM_DVFS_MIF				(0x0B040000)
#define ACPM_DVFS_INT				(0x0B040001)
#define ACPM_DVFS_CPUCL0			(0x0B040002)
#define ACPM_DVFS_CPUCL1			(0x0B040003)
#define ACPM_DVFS_CPUCL2			(0x0B040004)
#define ACPM_DVFS_NPU				(0x0B040005)
#define ACPM_DVFS_DISP				(0x0B040006)
#define ACPM_DVFS_DSP				(0x0B040007)
#define ACPM_DVFS_AUD				(0x0B040008)
#define ACPM_DVS_CP				(0x0B040009)
#define ACPM_DVFS_G3D				(0x0B04000A)
#define ACPM_DVFS_INTCAM			(0x0B04000B)
#define ACPM_DVFS_CAM				(0x0B04000C)
#define ACPM_DVFS_TNR				(0x0B04000D)
#define ACPM_DVFS_DNC				(0x0B04000E)
#define ACPM_DVFS_MFC				(0x0B04000F)

#endif	/* _DT_BINDINGS_CLOCK_EXYNOS_9830_H */
