--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/w/pwh/rh2/src/pwh_lab/rh_video_display/rh_video_display.ise
-intstyle ise -v 3 -s 4 -xml lab3 lab3.ncd -o lab3.twr lab3.pcf -ucf labkit.ucf

Design file:              lab3.ncd
Physical constraint file: lab3.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button_down  |    3.727(R)|   -0.989(R)|clk               |   0.000|
button_enter |    3.132(R)|   -1.589(R)|clock_65mhz       |   0.000|
button_up    |    1.097(R)|    0.556(R)|clk               |   0.000|
ram0_data<0> |   -2.162(R)|    2.434(R)|clk               |   0.000|
ram0_data<1> |   -2.215(R)|    2.487(R)|clk               |   0.000|
ram0_data<2> |   -2.825(R)|    3.097(R)|clk               |   0.000|
ram0_data<3> |   -2.773(R)|    3.045(R)|clk               |   0.000|
ram0_data<4> |   -2.511(R)|    2.783(R)|clk               |   0.000|
ram0_data<5> |   -2.068(R)|    2.340(R)|clk               |   0.000|
ram0_data<6> |   -1.734(R)|    2.006(R)|clk               |   0.000|
ram0_data<7> |   -2.502(R)|    2.774(R)|clk               |   0.000|
ram0_data<8> |   -1.545(R)|    1.817(R)|clk               |   0.000|
ram0_data<9> |   -1.467(R)|    1.739(R)|clk               |   0.000|
ram0_data<10>|   -2.152(R)|    2.424(R)|clk               |   0.000|
ram0_data<11>|   -1.711(R)|    1.983(R)|clk               |   0.000|
ram0_data<12>|   -1.921(R)|    2.193(R)|clk               |   0.000|
ram0_data<13>|   -1.814(R)|    2.086(R)|clk               |   0.000|
ram0_data<14>|   -2.156(R)|    2.428(R)|clk               |   0.000|
ram0_data<15>|   -2.228(R)|    2.500(R)|clk               |   0.000|
ram0_data<16>|   -2.150(R)|    2.422(R)|clk               |   0.000|
ram0_data<17>|   -2.225(R)|    2.497(R)|clk               |   0.000|
ram0_data<18>|   -1.935(R)|    2.207(R)|clk               |   0.000|
ram0_data<19>|   -2.412(R)|    2.684(R)|clk               |   0.000|
ram0_data<20>|   -1.621(R)|    1.893(R)|clk               |   0.000|
ram0_data<21>|   -1.381(R)|    1.653(R)|clk               |   0.000|
ram0_data<22>|   -1.643(R)|    1.915(R)|clk               |   0.000|
ram0_data<23>|   -1.738(R)|    2.010(R)|clk               |   0.000|
ram0_data<24>|   -0.370(R)|    0.642(R)|clk               |   0.000|
ram0_data<25>|   -1.030(R)|    1.302(R)|clk               |   0.000|
ram0_data<26>|   -2.199(R)|    2.471(R)|clk               |   0.000|
ram0_data<27>|   -1.575(R)|    1.847(R)|clk               |   0.000|
ram0_data<28>|   -1.734(R)|    2.006(R)|clk               |   0.000|
ram0_data<29>|   -1.393(R)|    1.665(R)|clk               |   0.000|
ram0_data<30>|   -1.245(R)|    1.517(R)|clk               |   0.000|
ram0_data<31>|   -0.950(R)|    1.222(R)|clk               |   0.000|
switch<0>    |    7.794(R)|   -1.492(R)|clk               |   0.000|
switch<1>    |   10.291(R)|   -4.109(R)|clk               |   0.000|
switch<3>    |    5.802(R)|   -3.177(R)|clk               |   0.000|
switch<4>    |    8.331(R)|   -5.287(R)|clk               |   0.000|
switch<5>    |    8.011(R)|   -5.573(R)|clk               |   0.000|
switch<6>    |    4.766(R)|   -2.096(R)|clk               |   0.000|
switch<7>    |    0.991(R)|   -0.086(R)|clk               |   0.000|
user1<0>     |    3.907(R)|   -2.783(R)|clk               |   0.000|
user1<2>     |    2.095(R)|   -1.823(R)|clk               |   0.000|
user1<3>     |    1.945(R)|   -1.673(R)|clk               |   0.000|
user1<4>     |    1.036(R)|   -0.764(R)|clk               |   0.000|
user1<5>     |    1.069(R)|   -0.797(R)|clk               |   0.000|
user1<6>     |    0.840(R)|   -0.568(R)|clk               |   0.000|
user1<7>     |    1.123(R)|   -0.851(R)|clk               |   0.000|
user1<8>     |    1.950(R)|   -1.678(R)|clk               |   0.000|
user1<9>     |    1.981(R)|   -1.709(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.378(R)|rc/ram_clock      |   0.000|
                  |   14.378(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.563(R)|rc/ram_clock      |   0.000|
                  |   12.563(F)|rc/ram_clock      |   0.000|
disp_clock        |   12.444(R)|clk               |   0.000|
led<2>            |   18.242(R)|clk               |   0.000|
                  |   18.274(R)|clock_65mhz       |   0.000|
led<3>            |   15.196(R)|clk               |   0.000|
led<4>            |   13.843(R)|clk               |   0.000|
led<5>            |   13.909(R)|clk               |   0.000|
ram0_address<0>   |   19.969(R)|clk               |   0.000|
ram0_address<1>   |   15.695(R)|clk               |   0.000|
ram0_address<2>   |   17.101(R)|clk               |   0.000|
ram0_address<3>   |   18.566(R)|clk               |   0.000|
ram0_address<4>   |   17.140(R)|clk               |   0.000|
ram0_address<5>   |   20.259(R)|clk               |   0.000|
ram0_address<6>   |   16.402(R)|clk               |   0.000|
ram0_address<7>   |   20.047(R)|clk               |   0.000|
ram0_address<8>   |   15.132(R)|clk               |   0.000|
ram0_address<9>   |   14.829(R)|clk               |   0.000|
ram0_address<10>  |   16.389(R)|clk               |   0.000|
ram0_address<11>  |   18.559(R)|clk               |   0.000|
ram0_address<12>  |   16.365(R)|clk               |   0.000|
ram0_address<13>  |   16.541(R)|clk               |   0.000|
ram0_address<14>  |   17.223(R)|clk               |   0.000|
ram0_address<15>  |   17.627(R)|clk               |   0.000|
ram0_address<16>  |   17.142(R)|clk               |   0.000|
ram0_address<17>  |   15.976(R)|clk               |   0.000|
ram0_clk          |   12.460(R)|rc/ram_clock      |   0.000|
                  |   12.460(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   11.065(R)|clk               |   0.000|
ram0_data<1>      |   10.973(R)|clk               |   0.000|
ram0_data<2>      |   10.968(R)|clk               |   0.000|
ram0_data<3>      |   10.979(R)|clk               |   0.000|
ram0_data<4>      |   10.970(R)|clk               |   0.000|
ram0_data<5>      |   10.872(R)|clk               |   0.000|
ram0_data<6>      |   10.627(R)|clk               |   0.000|
ram0_data<7>      |   10.482(R)|clk               |   0.000|
ram0_data<8>      |   11.548(R)|clk               |   0.000|
ram0_data<9>      |   12.557(R)|clk               |   0.000|
ram0_data<10>     |   11.380(R)|clk               |   0.000|
ram0_data<11>     |   12.569(R)|clk               |   0.000|
ram0_data<12>     |   11.355(R)|clk               |   0.000|
ram0_data<13>     |   11.382(R)|clk               |   0.000|
ram0_data<14>     |   11.358(R)|clk               |   0.000|
ram0_data<15>     |   10.797(R)|clk               |   0.000|
ram0_data<16>     |   10.909(R)|clk               |   0.000|
ram0_data<17>     |   10.160(R)|clk               |   0.000|
ram0_data<18>     |   10.657(R)|clk               |   0.000|
ram0_data<19>     |   10.913(R)|clk               |   0.000|
ram0_data<20>     |   10.476(R)|clk               |   0.000|
ram0_data<21>     |   10.771(R)|clk               |   0.000|
ram0_data<22>     |   11.324(R)|clk               |   0.000|
ram0_data<23>     |   10.686(R)|clk               |   0.000|
ram0_data<24>     |   11.193(R)|clk               |   0.000|
ram0_data<25>     |   11.238(R)|clk               |   0.000|
ram0_data<26>     |    9.766(R)|clk               |   0.000|
ram0_data<27>     |   11.025(R)|clk               |   0.000|
ram0_data<28>     |   10.903(R)|clk               |   0.000|
ram0_data<29>     |   11.154(R)|clk               |   0.000|
ram0_data<30>     |   10.674(R)|clk               |   0.000|
ram0_data<31>     |   11.309(R)|clk               |   0.000|
ram0_data<32>     |   11.174(R)|clk               |   0.000|
ram0_data<33>     |   11.161(R)|clk               |   0.000|
ram0_data<34>     |   11.172(R)|clk               |   0.000|
ram0_data<35>     |   10.113(R)|clk               |   0.000|
ram0_we_b         |   12.346(R)|clk               |   0.000|
user1<1>          |   15.022(R)|clk               |   0.000|
vga_out_blank_b   |   14.094(R)|clk               |   0.000|
vga_out_blue<0>   |   13.980(R)|clk               |   0.000|
vga_out_blue<1>   |   14.295(R)|clk               |   0.000|
vga_out_blue<2>   |   13.414(R)|clk               |   0.000|
vga_out_blue<3>   |   13.462(R)|clk               |   0.000|
vga_out_blue<4>   |   13.405(R)|clk               |   0.000|
vga_out_blue<5>   |   13.747(R)|clk               |   0.000|
vga_out_blue<6>   |   12.270(R)|clk               |   0.000|
vga_out_blue<7>   |   11.562(R)|clk               |   0.000|
vga_out_green<0>  |   12.576(R)|clk               |   0.000|
vga_out_green<1>  |   14.332(R)|clk               |   0.000|
vga_out_green<2>  |   11.959(R)|clk               |   0.000|
vga_out_green<3>  |   12.056(R)|clk               |   0.000|
vga_out_green<4>  |   14.405(R)|clk               |   0.000|
vga_out_green<5>  |   14.300(R)|clk               |   0.000|
vga_out_green<6>  |   14.769(R)|clk               |   0.000|
vga_out_green<7>  |   14.370(R)|clk               |   0.000|
vga_out_hsync     |   12.598(R)|clk               |   0.000|
vga_out_red<0>    |   13.286(R)|clk               |   0.000|
vga_out_red<1>    |   13.356(R)|clk               |   0.000|
vga_out_red<2>    |   14.077(R)|clk               |   0.000|
vga_out_red<3>    |   14.056(R)|clk               |   0.000|
vga_out_red<4>    |   14.106(R)|clk               |   0.000|
vga_out_red<5>    |   14.032(R)|clk               |   0.000|
vga_out_red<6>    |   14.848(R)|clk               |   0.000|
vga_out_red<7>    |   14.003(R)|clk               |   0.000|
vga_out_vsync     |   13.675(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   17.282|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.389|
switch<1>      |led<1>             |    6.840|
---------------+-------------------+---------+


Analysis completed Sat Dec  8 15:58:09 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



