// Seed: 1487482495
module automatic module_0 ();
  assign id_1 = &id_1;
  logic [7:0] id_2;
  wire id_3;
  wire id_4;
  assign id_2[1 :|1] = 1'b0;
  logic [7:0] id_5, id_6, id_7, id_8, id_9;
  wire id_10, id_11, id_12;
  wire id_13;
  assign id_8 = id_8[1][1];
  wire id_14, id_15, id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  uwire id_4;
  id_5(
      id_3, {id_3} <-> 1'b0, 1, 1, id_3, id_3, id_1[1][1] & id_4
  ); id_6(
      1, 1
  );
  wire id_7;
  module_0();
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
