

================================================================
== Vivado HLS Report for 'iosc'
================================================================
* Date:           Thu Oct  4 15:21:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        HLSexerciseWithSystemC
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.49|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    4|    1|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |                               |                     |  Latency  |  Interval | Pipeline|
        |            Instance           |        Module       | min | max | min | max |   Type  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+
        |grp_iosc_pulse_fu_74           |iosc_pulse           |    3|    3|    3|    3|   none  |
        |grp_iosc_controlOutLeds_fu_92  |iosc_controlOutLeds  |    3|    3|    3|    3|   none  |
        +-------------------------------+---------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    184|    163|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      5|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    189|    163|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+-----+----+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------------+---------------------+---------+-------+-----+----+
    |grp_iosc_controlOutLeds_fu_92  |iosc_controlOutLeds  |        0|      0|  136|  98|
    |grp_iosc_pulse_fu_74           |iosc_pulse           |        0|      0|   48|  65|
    +-------------------------------+---------------------+---------+-------+-----+----+
    |Total                          |                     |        0|      0|  184| 163|
    +-------------------------------+---------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |internalPulse  |  1|   0|    1|          0|
    |outLeds        |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  5|   0|    5|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|clk       |  in |    1| ap_ctrl_hs |  iosc::iosc  | return value |
|reset     |  in |    1| ap_ctrl_hs |  iosc::iosc  | return value |
|ctrl      |  in |    4|   ap_none  |     ctrl     |    pointer   |
|inSwitch  |  in |    4|   ap_none  |   inSwitch   |    pointer   |
|outLeds   | out |    4|   ap_vld   |    outLeds   |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

