Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan  2 21:36:04 2025
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lan_timing_summary_routed.rpt -pb lan_timing_summary_routed.pb -rpx lan_timing_summary_routed.rpx -warn_on_violation
| Design       : lan
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-10  Warning           Missing property on synchronizer                1           
TIMING-15  Warning           Large hold violation                            5           
XDCH-2     Warning           Same min and max delay values on IO port        5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.219        0.000                      0                 6988       -5.249      -26.013                      5                 6988        3.500        0.000                       0                  2397  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 10.000}       20.000          50.000          
  CLKFBIN         {0.000 10.000}       20.000          50.000          
  clk_012         {0.000 40.000}       80.000          12.500          
  rgmii_txc_OBUF  {0.000 20.000}       40.000          25.000          
clk_fpga_0        {0.000 10.000}       20.000          50.000          
rgmii_rxc         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 7.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                          18.751        0.000                       0                     2  
  clk_012              76.197        0.000                      0                  674        0.139        0.000                      0                  674       38.870        0.000                       0                   278  
  rgmii_txc_OBUF                                                                                                                                                   38.408        0.000                       0                     2  
clk_fpga_0             12.973        0.000                      0                 6000        0.065        0.000                      0                 6000        8.870        0.000                       0                  1962  
rgmii_rxc               1.795        0.000                      0                  312       -5.249      -26.013                      5                  312        3.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_012            16.511        0.000                      0                    1        0.674        0.000                      0                    1  
rgmii_rxc     clk_fpga_0          0.219        0.000                      0                    1        0.340        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_012                     
(none)        clk_fpga_0    clk_012       
(none)                      clk_fpga_0    
(none)        clk_012       clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        rgmii_rxc     clk_fpga_0    
(none)        clk_fpga_0    rgmii_rxc     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          CLKFBIN                         
(none)          clk_012                         
(none)          rgmii_txc_OBUF                  
(none)                          clk_012         
(none)                          clk_fpga_0      
(none)                          rgmii_rxc       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcme2_base_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_012
  To Clock:  clk_012

Setup :            0  Failing Endpoints,  Worst Slack       76.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.197ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.319ns (40.533%)  route 1.935ns (59.467%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 85.169 - 80.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.348     6.169 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           0.703     6.872    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.242     7.115 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.115    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.592 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.182    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.434 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.642     9.075    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234    85.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                         clock pessimism              0.339    85.507    
                         clock uncertainty           -0.099    85.408    
    SLICE_X46Y97         FDRE (Setup_fdre_C_CE)      -0.136    85.272    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         85.272    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 76.197    

Slack (MET) :             76.197ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.319ns (40.533%)  route 1.935ns (59.467%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 85.169 - 80.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.348     6.169 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           0.703     6.872    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.242     7.115 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.115    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.592 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.182    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.434 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.642     9.075    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234    85.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                         clock pessimism              0.339    85.507    
                         clock uncertainty           -0.099    85.408    
    SLICE_X46Y97         FDRE (Setup_fdre_C_CE)      -0.136    85.272    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         85.272    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 76.197    

Slack (MET) :             76.197ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.319ns (40.533%)  route 1.935ns (59.467%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 85.169 - 80.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.348     6.169 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           0.703     6.872    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.242     7.115 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.115    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.592 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.182    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.434 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.642     9.075    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234    85.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/C
                         clock pessimism              0.339    85.507    
                         clock uncertainty           -0.099    85.408    
    SLICE_X46Y97         FDRE (Setup_fdre_C_CE)      -0.136    85.272    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         85.272    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 76.197    

Slack (MET) :             76.197ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.319ns (40.533%)  route 1.935ns (59.467%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 85.169 - 80.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.348     6.169 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           0.703     6.872    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.242     7.115 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.115    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.592 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.182    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.434 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.642     9.075    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234    85.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C
                         clock pessimism              0.339    85.507    
                         clock uncertainty           -0.099    85.408    
    SLICE_X46Y97         FDRE (Setup_fdre_C_CE)      -0.136    85.272    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         85.272    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 76.197    

Slack (MET) :             76.197ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.319ns (40.533%)  route 1.935ns (59.467%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 85.169 - 80.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.348     6.169 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           0.703     6.872    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.242     7.115 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.115    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.592 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.182    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.434 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.642     9.075    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234    85.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/C
                         clock pessimism              0.339    85.507    
                         clock uncertainty           -0.099    85.408    
    SLICE_X46Y97         FDRE (Setup_fdre_C_CE)      -0.136    85.272    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         85.272    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 76.197    

Slack (MET) :             76.197ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.319ns (40.533%)  route 1.935ns (59.467%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 85.169 - 80.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.348     6.169 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           0.703     6.872    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X46Y100        LUT6 (Prop_lut6_I4_O)        0.242     7.115 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.115    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.592 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.182    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.434 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.642     9.075    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234    85.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
                         clock pessimism              0.339    85.507    
                         clock uncertainty           -0.099    85.408    
    SLICE_X46Y97         FDRE (Setup_fdre_C_CE)      -0.136    85.272    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         85.272    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                 76.197    

Slack (MET) :             76.315ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.359ns (39.628%)  route 2.070ns (60.372%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 85.324 - 80.000 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.390     5.651    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.398     6.049 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/Q
                         net (fo=10, routed)          0.794     6.844    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I2_O)        0.232     7.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.076    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.553 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.143    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.395 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.686     9.081    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.389    85.324    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                         clock pessimism              0.339    85.662    
                         clock uncertainty           -0.099    85.563    
    SLICE_X44Y100        FDRE (Setup_fdre_C_CE)      -0.168    85.395    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         85.395    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 76.315    

Slack (MET) :             76.315ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.359ns (39.628%)  route 2.070ns (60.372%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 85.324 - 80.000 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.390     5.651    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.398     6.049 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/Q
                         net (fo=10, routed)          0.794     6.844    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I2_O)        0.232     7.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.076    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.553 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.143    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.395 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.686     9.081    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.389    85.324    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                         clock pessimism              0.339    85.662    
                         clock uncertainty           -0.099    85.563    
    SLICE_X44Y100        FDRE (Setup_fdre_C_CE)      -0.168    85.395    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         85.395    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 76.315    

Slack (MET) :             76.315ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.359ns (39.628%)  route 2.070ns (60.372%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 85.324 - 80.000 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.390     5.651    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.398     6.049 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/Q
                         net (fo=10, routed)          0.794     6.844    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I2_O)        0.232     7.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.076    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.553 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.143    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.395 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.686     9.081    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.389    85.324    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/C
                         clock pessimism              0.339    85.662    
                         clock uncertainty           -0.099    85.563    
    SLICE_X44Y100        FDRE (Setup_fdre_C_CE)      -0.168    85.395    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         85.395    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 76.315    

Slack (MET) :             76.315ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_012 rise@80.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.359ns (39.628%)  route 2.070ns (60.372%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 85.324 - 80.000 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.390     5.651    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.398     6.049 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[3]/Q
                         net (fo=10, routed)          0.794     6.844    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[3]
    SLICE_X46Y100        LUT6 (Prop_lut6_I2_O)        0.232     7.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.076    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     7.553 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=2, routed)           0.590     8.143    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X37Y100        LUT3 (Prop_lut3_I0_O)        0.252     8.395 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=17, routed)          0.686     9.081    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg0
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.389    85.324    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[6]/C
                         clock pessimism              0.339    85.662    
                         clock uncertainty           -0.099    85.563    
    SLICE_X44Y100        FDRE (Setup_fdre_C_CE)      -0.168    85.395    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         85.395    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                 76.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     2.141    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg_n_0_[0]
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.186 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.186    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[1]_i_1_n_0
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
                         clock pessimism             -0.539     1.926    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.120     2.046    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.605%)  route 0.310ns (65.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     2.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.310     2.386    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/A0
    SLICE_X36Y102        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/WCLK
    SLICE_X36Y102        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/DP/CLK
                         clock pessimism             -0.536     1.929    
    SLICE_X36Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.239    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/DP
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.605%)  route 0.310ns (65.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     2.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[0]/Q
                         net (fo=57, routed)          0.310     2.386    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/A0
    SLICE_X36Y102        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/WCLK
    SLICE_X36Y102        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/SP/CLK
                         clock pessimism             -0.536     1.929    
    SLICE_X36Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.239    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tlast_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_eth_frm_tx/i_eth_crc32/crc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.485%)  route 0.067ns (26.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X45Y103        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  i_eth_frm_tx/i_eth_crc32/crc_reg[3]/Q
                         net (fo=2, routed)           0.067     2.121    i_eth_frm_tx/i_eth_crc32/p_18_in
    SLICE_X44Y103        LUT5 (Prop_lut5_I2_O)        0.045     2.166 r  i_eth_frm_tx/i_eth_crc32/crc[11]_i_1/O
                         net (fo=1, routed)           0.000     2.166    i_eth_frm_tx/i_eth_crc32/crc[11]_i_1_n_0
    SLICE_X44Y103        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.910     2.465    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X44Y103        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[11]/C
                         clock pessimism             -0.539     1.925    
    SLICE_X44Y103        FDCE (Hold_fdce_C_D)         0.092     2.017    i_eth_frm_tx/i_eth_crc32/crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.213%)  route 0.277ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     2.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.277     2.353    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/ADDRD2
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/WCLK
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.518     1.947    
    SLICE_X34Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.213%)  route 0.277ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     2.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.277     2.353    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/ADDRD2
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/WCLK
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA_D1/CLK
                         clock pessimism             -0.518     1.947    
    SLICE_X34Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.213%)  route 0.277ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     2.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.277     2.353    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/ADDRD2
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/WCLK
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMB/CLK
                         clock pessimism             -0.518     1.947    
    SLICE_X34Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.213%)  route 0.277ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     2.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.277     2.353    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/ADDRD2
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/WCLK
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMB_D1/CLK
                         clock pessimism             -0.518     1.947    
    SLICE_X34Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.213%)  route 0.277ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     2.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.277     2.353    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/ADDRD2
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/WCLK
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMC/CLK
                         clock pessimism             -0.518     1.947    
    SLICE_X34Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_012 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.213%)  route 0.277ns (62.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.638     1.912    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X36Y103        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     2.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.277     2.353    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/ADDRD2
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/WCLK
    SLICE_X34Y103        RAMD32                                       r  i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMC_D1/CLK
                         clock pessimism             -0.518     1.947    
    SLICE_X34Y103        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.201    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_012
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { mmcme2_base_inst1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         80.000      77.830     RAMB36_X2Y20     i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         80.000      78.408     BUFGCTRL_X0Y17   clk_012_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y104    i_rgmii_tx_ddr/ODDR_0/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y105    i_rgmii_tx_ddr/ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y103    i_rgmii_tx_ddr/ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y108    i_rgmii_tx_ddr/ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         80.000      78.526     OLOGIC_X1Y107    i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X37Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X37Y102    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT4
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.000      38.870     SLICE_X34Y102    i_axis_async_fifo_adapter_tx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_txc_OBUF
  To Clock:  rgmii_txc_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_txc_OBUF
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcme2_base_inst1/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19   rgmii_txc_OBUF_BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.973ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 2.829ns (42.059%)  route 3.897ns (57.941%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.450     7.403    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.267     7.670 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.639     8.308    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.524     8.832 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.930 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.195 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.195    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[9]
    SLICE_X35Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.059    22.168    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                 12.973    

Slack (MET) :             13.038ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 2.764ns (41.494%)  route 3.897ns (58.506%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.450     7.403    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.267     7.670 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.639     8.308    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.524     8.832 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.930 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.130 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.130    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[10]
    SLICE_X35Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.059    22.168    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 13.038    

Slack (MET) :             13.057ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 2.745ns (41.327%)  route 3.897ns (58.673%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.450     7.403    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.267     7.670 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.639     8.308    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.524     8.832 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.930 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0
    SLICE_X35Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.111 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.111    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[8]
    SLICE_X35Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y96         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.059    22.168    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 13.057    

Slack (MET) :             13.071ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 2.731ns (41.203%)  route 3.897ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.450     7.403    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.267     7.670 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.639     8.308    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.524     8.832 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.097 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.097    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[5]
    SLICE_X35Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X35Y95         FDRE (Setup_fdre_C_D)        0.059    22.168    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                 13.071    

Slack (MET) :             13.076ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.726ns (41.158%)  route 3.897ns (58.842%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.450     7.403    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.267     7.670 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.639     8.308    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.524     8.832 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.092 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.092    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[7]
    SLICE_X35Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X35Y95         FDRE (Setup_fdre_C_D)        0.059    22.168    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                 13.076    

Slack (MET) :             13.136ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.666ns (40.620%)  route 3.897ns (59.380%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.450     7.403    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.267     7.670 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.639     8.308    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.524     8.832 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.032 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.032    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[6]
    SLICE_X35Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X35Y95         FDRE (Setup_fdre_C_D)        0.059    22.168    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 13.136    

Slack (MET) :             13.146ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.729ns (41.378%)  route 3.866ns (58.622%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.803     7.755    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X39Y96         LUT4 (Prop_lut4_I1_O)        0.267     8.022 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.255     8.277    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X36Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.707 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.707    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.064 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.064    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[10]
    SLICE_X36Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X36Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.101    22.210    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                 13.146    

Slack (MET) :             13.155ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 2.647ns (40.448%)  route 3.897ns (59.552%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.450     7.403    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I4_O)        0.267     7.670 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rst_d1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2/O
                         net (fo=1, routed)           0.639     8.308    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3][0]
    SLICE_X35Y94         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.524     8.832 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.832    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X35Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.013 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.013    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[4]
    SLICE_X35Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X35Y95         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X35Y95         FDRE (Setup_fdre_C_D)        0.059    22.168    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 13.155    

Slack (MET) :             13.204ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 2.671ns (40.858%)  route 3.866ns (59.142%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.803     7.755    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X39Y96         LUT4 (Prop_lut4_I1_O)        0.267     8.022 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.255     8.277    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X36Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.707 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.707    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.006 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.006    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[11]
    SLICE_X36Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X36Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.101    22.210    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 13.204    

Slack (MET) :             13.225ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 2.650ns (40.667%)  route 3.866ns (59.333%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns = ( 22.219 - 20.000 ) 
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.348     2.817 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.687     3.504    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg[0]
    SLICE_X48Y98         LUT6 (Prop_lut6_I0_O)        0.242     3.746 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3/O
                         net (fo=1, routed)           0.000     3.746    i_axis_async_fifo_adapter_tx/fifo_inst/full_carry_i_3_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     4.192 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_carry/CO[2]
                         net (fo=7, routed)           0.795     4.988    i_axis_async_fifo_adapter_tx/fifo_inst/full
    SLICE_X43Y97         LUT3 (Prop_lut3_I0_O)        0.261     5.249 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.598     5.846    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X39Y94         LUT3 (Prop_lut3_I2_O)        0.108     5.954 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=10, routed)          0.728     6.683    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X37Y91         LUT4 (Prop_lut4_I2_O)        0.270     6.953 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=38, routed)          0.803     7.755    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X39Y96         LUT4 (Prop_lut4_I1_O)        0.267     8.022 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.255     8.277    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X36Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.707 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.707    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.985 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.985    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X36Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.236    22.219    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X36Y98         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism              0.192    22.411    
                         clock uncertainty           -0.302    22.109    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)        0.101    22.210    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 13.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.419%)  route 0.117ns (41.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.575     0.911    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y91         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.117     1.191    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y91         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.842     1.208    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.570     0.906    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y82         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.055     1.102    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y82         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.836     1.202    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y82         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.283     0.919    
    SLICE_X30Y82         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.712%)  route 0.166ns (44.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.656     0.992    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.166     1.322    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[16]
    SLICE_X26Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.367 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.367    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[17]
    SLICE_X26Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.844     1.210    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.656     0.992    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.122     1.242    bd_base_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.878     1.244    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.155    bd_base_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/output_fifo.m_axis_tdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.085%)  route 0.290ns (63.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.548     0.884    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X42Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/output_fifo.m_axis_tdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  i_axis_width_converter_rx/fifo_inst/output_fifo.m_axis_tdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.290     1.338    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X2Y15         RAMB36E1                                     r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.852     1.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.264     0.953    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.249    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/output_fifo.m_axis_tdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (36.003%)  route 0.292ns (63.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.548     0.884    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X42Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/output_fifo.m_axis_tdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  i_axis_width_converter_rx/fifo_inst/output_fifo.m_axis_tdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.292     1.339    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X2Y15         RAMB36E1                                     r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.852     1.218    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.264     0.953    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.249    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.972%)  route 0.133ns (51.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.555     0.891    bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  bd_base_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.133     1.152    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y91         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.824     1.190    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.818%)  route 0.242ns (63.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.549     0.885    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y81         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.242     1.268    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/ADDRD2
    SLICE_X42Y80         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.814     1.180    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/WCLK
    SLICE_X42Y80         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.264     0.916    
    SLICE_X42Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.170    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.818%)  route 0.242ns (63.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.549     0.885    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y81         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.242     1.268    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/ADDRD2
    SLICE_X42Y80         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.814     1.180    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/WCLK
    SLICE_X42Y80         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.264     0.916    
    SLICE_X42Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.170    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.818%)  route 0.242ns (63.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.549     0.885    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y81         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_wr_ptr_reg_reg[2]/Q
                         net (fo=55, routed)          0.242     1.268    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/ADDRD2
    SLICE_X42Y80         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.814     1.180    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/WCLK
    SLICE_X42Y80         RAMD32                                       r  i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.264     0.916    
    SLICE_X42Y80         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.170    i_axis_width_converter_rx/fifo_inst/output_fifo.out_fifo_tdata_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y15  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y15  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y16  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y14  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y14  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y19  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y19  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X42Y83  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X42Y83  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X34Y81  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X42Y83  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X42Y83  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.795ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -5.249ns,  Total Violation      -26.013ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc fall@4.000ns)
  Data Path Delay:        7.936ns  (logic 1.545ns (19.466%)  route 6.391ns (80.534%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        4.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 12.661 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
                         input delay                 -1.000     3.000    
    K18                                               0.000     3.000 f  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     3.000    rgmii_rx_ctl
    K18                  IBUF (Prop_ibuf_I_O)         1.420     4.420 f  rgmii_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           6.391    10.811    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rx_ctl
    SLICE_X54Y98         LUT2 (Prop_lut2_I1_O)        0.125    10.936 r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_i_1/O
                         net (fo=1, routed)           0.000    10.936    gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_i_1_n_0
    SLICE_X54Y98         FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.283    12.661    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X54Y98         FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg/C
                         clock pessimism              0.000    12.661    
                         clock uncertainty           -0.035    12.626    
    SLICE_X54Y98         FDCE (Setup_fdce_C_D)        0.106    12.732    gen_slow_rx.i_rgmii_rx_sdr/gmii_rx_lst_reg
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             3.203ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.555ns (34.416%)  route 2.963ns (65.584%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 12.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 r  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.261     7.977 f  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.404     8.381    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.105     8.486 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_4/O
                         net (fo=10, routed)          0.560     9.046    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_4_n_0
    SLICE_X48Y80         LUT5 (Prop_lut5_I1_O)        0.124     9.170 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]_i_1/O
                         net (fo=1, routed)           0.374     9.544    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222    12.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.369    12.969    
                         clock uncertainty           -0.035    12.933    
    SLICE_X48Y78         FDRE (Setup_fdre_C_D)       -0.186    12.747    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  3.203    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.326ns (35.490%)  route 2.410ns (64.510%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 12.692 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.261     7.977 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.785     8.762    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    RAMB36_X3Y16         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.314    12.692    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y16         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.285    12.977    
                         clock uncertainty           -0.035    12.941    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.476    12.465    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 1.621ns (39.295%)  route 2.504ns (60.705%))
  Logic Levels:           4  (CARRY4=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.654ns = ( 12.654 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.281     7.997 r  i_axis_width_converter_rx/fifo_inst/upsize.seg_reg[1]_i_2/O
                         net (fo=9, routed)           0.593     8.590    i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tvalid_reg11_out
    SLICE_X55Y82         LUT4 (Prop_lut4_I3_O)        0.275     8.865 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg[1]_i_1/O
                         net (fo=1, routed)           0.286     9.151    i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg[1]_i_1_n_0
    SLICE_X55Y82         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.276    12.654    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X55Y82         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[1]/C
                         clock pessimism              0.285    12.939    
                         clock uncertainty           -0.035    12.904    
    SLICE_X55Y82         FDRE (Setup_fdre_C_D)       -0.032    12.872    i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tkeep_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.431ns (35.632%)  route 2.585ns (64.368%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 12.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.261     7.977 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.589     8.566    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.105     8.671 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.371     9.042    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222    12.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                         clock pessimism              0.369    12.969    
                         clock uncertainty           -0.035    12.933    
    SLICE_X48Y78         FDRE (Setup_fdre_C_CE)      -0.168    12.765    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.431ns (35.632%)  route 2.585ns (64.368%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 12.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.261     7.977 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.589     8.566    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.105     8.671 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.371     9.042    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222    12.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                         clock pessimism              0.369    12.969    
                         clock uncertainty           -0.035    12.933    
    SLICE_X48Y78         FDRE (Setup_fdre_C_CE)      -0.168    12.765    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.431ns (35.632%)  route 2.585ns (64.368%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 12.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.261     7.977 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.589     8.566    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.105     8.671 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.371     9.042    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222    12.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.369    12.969    
                         clock uncertainty           -0.035    12.933    
    SLICE_X48Y78         FDRE (Setup_fdre_C_CE)      -0.168    12.765    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.431ns (35.632%)  route 2.585ns (64.368%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 12.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.261     7.977 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.589     8.566    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.105     8.671 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.371     9.042    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222    12.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                         clock pessimism              0.369    12.969    
                         clock uncertainty           -0.035    12.933    
    SLICE_X48Y78         FDRE (Setup_fdre_C_CE)      -0.168    12.765    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.431ns (35.632%)  route 2.585ns (64.368%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 12.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.261     7.977 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.589     8.566    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.105     8.671 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.371     9.042    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222    12.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                         clock pessimism              0.369    12.969    
                         clock uncertainty           -0.035    12.933    
    SLICE_X48Y78         FDRE (Setup_fdre_C_CE)      -0.168    12.765    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.431ns (35.632%)  route 2.585ns (64.368%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 12.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.348     5.374 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/Q
                         net (fo=1, routed)           0.777     6.151    i_axis_width_converter_rx/fifo_inst/g[3]
    SLICE_X45Y78         LUT6 (Prop_lut6_I1_O)        0.242     6.393 r  i_axis_width_converter_rx/fifo_inst/full_carry_i_2/O
                         net (fo=1, routed)           0.000     6.393    i_axis_width_converter_rx/fifo_inst/full_carry_i_2_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.868 f  i_axis_width_converter_rx/fifo_inst/full_carry/CO[2]
                         net (fo=13, routed)          0.848     7.716    i_axis_width_converter_rx/fifo_inst/wr_ptr_gray_reg_reg[6]_0[0]
    SLICE_X53Y81         LUT4 (Prop_lut4_I2_O)        0.261     7.977 r  i_axis_width_converter_rx/fifo_inst/mem_reg_i_2/O
                         net (fo=12, routed)          0.589     8.566    i_axis_width_converter_rx/fifo_inst/overflow_reg122_out
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.105     8.671 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1/O
                         net (fo=9, routed)           0.371     9.042    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222    12.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                         clock pessimism              0.369    12.969    
                         clock uncertainty           -0.035    12.933    
    SLICE_X48Y78         FDRE (Setup_fdre_C_CE)      -0.168    12.765    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.249ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 1.354ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    K18                                               0.000    -1.000 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rx_ctl
    K18                  IBUF (Prop_ibuf_I_O)         1.354     0.354 r  rgmii_rx_ctl_IBUF_inst/O
                         net (fo=2, routed)           0.000     0.354    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rx_ctl
    ILOGIC_X1Y125        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.762     5.413    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y125        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/C
                         clock pessimism              0.000     5.413    
                         clock uncertainty            0.035     5.448    
    ILOGIC_X1Y125        IDDR (Hold_iddr_C_D)         0.155     5.603    gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.603    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                 -5.249    

Slack (VIOLATED) :        -5.204ns  (arrival time - required time)
  Source:                 rgmii_rd[2]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 1.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    M18                                               0.000    -1.000 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[2]
    M18                  IBUF (Prop_ibuf_I_O)         1.408     0.408 r  rgmii_rd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.408    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[2]
    ILOGIC_X1Y133        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.771     5.422    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y133        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.035     5.457    
    ILOGIC_X1Y133        IDDR (Hold_iddr_C_D)         0.155     5.612    gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 -5.204    

Slack (VIOLATED) :        -5.191ns  (arrival time - required time)
  Source:                 rgmii_rd[3]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 1.421ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    M17                                               0.000    -1.000 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[3]
    M17                  IBUF (Prop_ibuf_I_O)         1.421     0.421 r  rgmii_rd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.421    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[3]
    ILOGIC_X1Y134        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.771     5.422    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y134        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.035     5.457    
    ILOGIC_X1Y134        IDDR (Hold_iddr_C_D)         0.155     5.612    gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                 -5.191    

Slack (VIOLATED) :        -5.187ns  (arrival time - required time)
  Source:                 rgmii_rd[0]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 1.430ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    J14                                               0.000    -1.000 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[0]
    J14                  IBUF (Prop_ibuf_I_O)         1.430     0.430 r  rgmii_rd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.430    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[0]
    ILOGIC_X1Y109        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.776     5.427    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y109        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/C
                         clock pessimism              0.000     5.427    
                         clock uncertainty            0.035     5.462    
    ILOGIC_X1Y109        IDDR (Hold_iddr_C_D)         0.155     5.617    gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -5.187    

Slack (VIOLATED) :        -5.183ns  (arrival time - required time)
  Source:                 rgmii_rd[1]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - rgmii_rxc fall@4.000ns)
  Data Path Delay:        1.434ns  (logic 1.434ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 9.427 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
                         input delay                 -1.000     3.000    
    K14                                               0.000     3.000 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     3.000    rgmii_rd[1]
    K14                  IBUF (Prop_ibuf_I_O)         1.434     4.434 r  rgmii_rd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     4.434    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rd[1]
    ILOGIC_X1Y110        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     5.406 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     7.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     7.651 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.776     9.427    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y110        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/C
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.035     9.462    
    ILOGIC_X1Y110        IDDR (Hold_iddr_C_D)         0.155     9.617    gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -9.617    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                 -5.183    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.546     1.656    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     1.797 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.852    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg[1]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C
                         clock pessimism             -0.522     1.656    
    SLICE_X47Y78         FDRE (Hold_fdre_C_D)         0.075     1.731    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.128ns (29.522%)  route 0.306ns (70.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.572     1.682    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X55Y84         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.128     1.810 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.306     2.116    i_axis_width_converter_rx/fifo_inst/DIADI[14]
    RAMB36_X3Y16         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.875     2.241    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y16         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism             -0.509     1.732    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.242     1.974    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.148ns (33.045%)  route 0.300ns (66.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.570     1.680    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X54Y82         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.148     1.828 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[20]/Q
                         net (fo=1, routed)           0.300     2.128    i_axis_width_converter_rx/fifo_inst/DIADI[20]
    RAMB36_X3Y16         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.875     2.241    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y16         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism             -0.509     1.732    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.243     1.975    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.148ns (33.173%)  route 0.298ns (66.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.572     1.682    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X54Y84         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.148     1.830 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.m_axis_tdata_reg_reg[30]/Q
                         net (fo=1, routed)           0.298     2.128    i_axis_width_converter_rx/fifo_inst/DIADI[30]
    RAMB36_X3Y16         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.875     2.241    i_axis_width_converter_rx/fifo_inst/s_clk
    RAMB36_X3Y16         RAMB36E1                                     r  i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
                         clock pessimism             -0.509     1.732    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.243     1.975    i_axis_width_converter_rx/fifo_inst/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/s_rst_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.198%)  route 0.328ns (63.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.544     1.654    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X51Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.795 f  i_axis_width_converter_rx/fifo_inst/s_rst_sync3_reg_reg/Q
                         net (fo=15, routed)          0.328     2.123    i_axis_width_converter_rx/fifo_inst/s_rst_sync3_reg
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.045     2.168 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     2.168    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_i_1_n_0
    SLICE_X49Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.814     2.181    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/C
                         clock pessimism             -0.261     1.919    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092     2.011    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y16    i_axis_width_converter_rx/fifo_inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  rgmii_rxc_IBUF_BUFG_inst/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y125   gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y109   gen_slow_rx.i_rgmii_rx_sdr/gen_io[0].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y110   gen_slow_rx.i_rgmii_rx_sdr/gen_io[1].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y133   gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y134   gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X54Y98    gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y98    gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y98    gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y98    gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y98    gen_slow_rx.i_rgmii_rx_sdr/ctrl_rate_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X54Y92    gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_012

Setup :            0  Failing Endpoints,  Worst Slack       16.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.511ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_012 rise@80.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        5.676ns  (logic 0.433ns (7.629%)  route 5.243ns (92.371%))
  Logic Levels:           0  
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 85.326 - 80.000 ) 
    Source Clock Delay      (SCD):    2.640ns = ( 62.640 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    60.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    61.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.561    62.640    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.433    63.073 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           5.243    68.316    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)   80.000    80.000 r  
    N18                                               0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    81.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    82.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073    82.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454    83.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    83.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.391    85.326    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    85.326    
                         clock uncertainty           -0.466    84.859    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)       -0.032    84.827    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         84.827    
                         arrival time                         -68.316    
  -------------------------------------------------------------------
                         slack                                 16.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_012
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_012 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 0.347ns (7.312%)  route 4.399ns (92.688%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.822ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.391     2.373    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X38Y101        FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.347     2.720 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           4.399     7.119    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.561     5.822    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000     5.822    
                         clock uncertainty            0.466     6.289    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.156     6.445    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.445    
                         arrival time                           7.119    
  -------------------------------------------------------------------
                         slack                                  0.674    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - rgmii_rxc rise@16.000ns)
  Data Path Delay:        0.634ns  (logic 0.379ns (59.738%)  route 0.255ns (40.262%))
  Logic Levels:           0  
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 22.203 - 20.000 ) 
    Source Clock Delay      (SCD):    5.023ns = ( 21.023 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                     16.000    16.000 r  
    K17                                               0.000    16.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    16.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406    17.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160    19.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085    19.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372    21.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X45Y76         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDPE (Prop_fdpe_C_Q)         0.379    21.402 r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.255    21.657    i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg
    SLICE_X47Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.220    22.203    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X47Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    22.203    
                         clock uncertainty           -0.302    21.901    
    SLICE_X47Y76         FDRE (Setup_fdre_C_D)       -0.024    21.877    i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         21.877    
                         arrival time                         -21.657    
  -------------------------------------------------------------------
                         slack                                  0.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.544     1.654    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X45Y76         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.795 r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.100     1.896    i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg
    SLICE_X47Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.809     1.175    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X47Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000     1.175    
                         clock uncertainty            0.302     1.477    
    SLICE_X47Y76         FDRE (Hold_fdre_C_D)         0.078     1.555    i_axis_width_converter_rx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.340    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 3.282ns (66.075%)  route 1.685ns (33.925%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.685     1.685    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.282     4.968 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     4.968    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.238ns (73.411%)  route 0.448ns (26.589%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          0.448     0.448    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.238     1.686 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     1.686    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/beat_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 4.390ns (61.607%)  route 2.736ns (38.393%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.572     5.833    i_pwm/clk_012_BUFG
    SLICE_X106Y92        FDCE                                         r  i_pwm/beat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDCE (Prop_fdce_C_Q)         0.379     6.212 r  i_pwm/beat_reg[11]/Q
                         net (fo=3, routed)           1.188     7.400    i_pwm/beat_reg[11]
    SLICE_X109Y92        LUT4 (Prop_lut4_I0_O)        0.105     7.505 r  i_pwm/led0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.505    i_pwm/led0_carry__0_i_5_n_0
    SLICE_X109Y92        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.980 r  i_pwm/led0_carry__0/CO[2]
                         net (fo=1, routed)           1.549     9.528    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.431    12.960 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    12.960    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/cntr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.640ns (76.443%)  route 0.505ns (23.557%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.634     1.908    i_pwm/clk_012_BUFG
    SLICE_X108Y92        FDCE                                         r  i_pwm/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y92        FDCE (Prop_fdce_C_Q)         0.164     2.072 r  i_pwm/cntr_reg[8]/Q
                         net (fo=4, routed)           0.105     2.177    i_pwm/cntr_reg[8]
    SLICE_X109Y92        LUT4 (Prop_lut4_I2_O)        0.048     2.225 r  i_pwm/led0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.225    i_pwm/led0_carry__0_i_3_n_0
    SLICE_X109Y92        CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132     2.357 r  i_pwm/led0_carry__0/CO[2]
                         net (fo=1, routed)           0.401     2.757    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.296     4.053 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     4.053    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_012

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.379ns (35.789%)  route 0.680ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=13, routed)          0.680     3.528    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg
    SLICE_X41Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.235     5.170    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.011ns  (logic 0.379ns (37.492%)  route 0.632ns (62.508%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.632     3.480    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.916ns  (logic 0.379ns (41.363%)  route 0.537ns (58.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.537     3.385    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.916ns  (logic 0.379ns (41.363%)  route 0.537ns (58.637%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.537     3.385    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.379ns (42.688%)  route 0.509ns (57.312%))
  Logic Levels:           0  
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.387     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.379     2.845 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.509     3.354    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.375%)  route 0.495ns (56.625%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X43Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.495     3.343    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X44Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.379ns (48.144%)  route 0.408ns (51.856%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.408     3.256    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.379ns (48.772%)  route 0.398ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.398     3.246    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.379ns (59.612%)  route 0.257ns (40.388%))
  Logic Levels:           0  
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.466ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.387     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.379     2.845 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.257     3.102    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.622ns  (logic 0.379ns (60.975%)  route 0.243ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.390     2.469    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.243     3.091    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.234     5.169    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.352%)  route 0.097ns (40.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.557     0.893    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.097     1.130    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.278%)  route 0.119ns (45.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.556     0.892    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.151    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.986%)  route 0.159ns (53.014%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.557     0.893    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.159     1.193    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.758%)  route 0.181ns (56.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.557     0.893    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.181     1.215    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.420%)  route 0.208ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.556     0.892    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.208     1.240    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.655%)  route 0.224ns (61.345%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.557     0.893    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X43Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.224     1.257    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X44Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.600%)  route 0.224ns (61.400%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.557     0.893    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.224     1.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.600%)  route 0.224ns (61.400%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.557     0.893    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.224     1.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.622%)  route 0.305ns (68.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.557     0.893    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X47Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.305     1.338    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.375%)  route 0.339ns (70.625%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.557     0.893    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=13, routed)          0.339     1.373    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg
    SLICE_X41Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.825     2.380    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.105ns (6.945%)  route 1.407ns (93.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.407     1.407    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.105     1.512 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.512    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.234     2.217    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.045ns (6.057%)  route 0.698ns (93.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.698     0.698    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.045     0.743 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.743    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.824     1.190    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  clk_fpga_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.930ns  (logic 0.379ns (40.755%)  route 0.551ns (59.245%))
  Logic Levels:           0  
  Clock Path Skew:        -3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.379     6.200 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.551     6.751    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X45Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.234     2.217    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.379ns (42.791%)  route 0.507ns (57.209%))
  Logic Levels:           0  
  Clock Path Skew:        -3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.379     6.200 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.507     6.707    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.234     2.217    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.881ns  (logic 0.379ns (43.037%)  route 0.502ns (56.963%))
  Logic Levels:           0  
  Clock Path Skew:        -3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.379     6.200 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.502     6.702    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X45Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.234     2.217    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.379ns (44.024%)  route 0.482ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        -3.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.379     6.200 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.482     6.682    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.234     2.217    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.789ns  (logic 0.379ns (48.065%)  route 0.410ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.379     6.200 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.410     6.610    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X49Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.389     2.371    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.784ns  (logic 0.379ns (48.328%)  route 0.405ns (51.672%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.560     5.821    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.379     6.200 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.405     6.605    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X49Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.389     2.371    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.918ns  (logic 0.433ns (47.148%)  route 0.485ns (52.852%))
  Logic Levels:           0  
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.390     5.651    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.433     6.084 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.485     6.570    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.234     2.217    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.433ns (48.176%)  route 0.466ns (51.824%))
  Logic Levels:           0  
  Clock Path Skew:        -3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.390     5.651    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.433     6.084 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.466     6.550    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.234     2.217    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.961%)  route 0.483ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.390     5.651    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.379     6.030 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.483     6.513    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X41Y96         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.235     2.218    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y96         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.857ns  (logic 0.379ns (44.217%)  route 0.478ns (55.783%))
  Logic Levels:           0  
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597     4.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.390     5.651    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y99         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDPE (Prop_fdpe_C_Q)         0.379     6.030 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.478     6.508    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X42Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.235     2.218    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.973%)  route 0.203ns (59.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.557     1.831    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.203     2.175    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X41Y96         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.824     1.190    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X41Y96         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.155%)  route 0.210ns (59.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.557     1.831    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X41Y99         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.972 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.210     2.182    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X42Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.825     1.191    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X42Y99         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.141%)  route 0.149ns (53.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.128     2.041 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=4, routed)           0.149     2.191    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X48Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X48Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.507%)  route 0.196ns (54.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.557     1.831    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.995 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.196     2.191    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.825     1.191    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.955%)  route 0.218ns (57.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.557     1.831    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X46Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.164     1.995 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.218     2.213    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.825     1.191    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.589%)  route 0.175ns (55.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.175     2.230    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X49Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.406%)  route 0.177ns (55.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.177     2.231    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X49Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.911     1.277    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.751%)  route 0.214ns (60.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X45Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.214     2.268    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.825     1.191    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.619%)  route 0.215ns (60.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.215     2.269    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.825     1.191    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X49Y98         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.837%)  route 0.232ns (62.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.466ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.639     1.913    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X44Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.232     2.286    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X45Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.825     1.191    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X45Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 0.497ns (22.149%)  route 1.747ns (77.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.386     2.465    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.379     2.844 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/Q
                         net (fo=15, routed)          1.242     4.086    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0
    SLICE_X43Y80         LUT3 (Prop_lut3_I0_O)        0.118     4.204 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.505     4.709    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X41Y78         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.223     2.206    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X41Y78         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.013ns  (logic 0.484ns (24.039%)  route 1.529ns (75.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.386     2.465    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y87         FDSE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDSE (Prop_fdse_C_Q)         0.379     2.844 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=10, routed)          0.931     3.775    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I2_O)        0.105     3.880 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.599     4.478    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X40Y91         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.234     2.217    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X40Y91         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.282%)  route 0.449ns (70.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.186     1.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n
    SLICE_X41Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.261 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.264     1.525    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X40Y91         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.823     1.189    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X40Y91         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.708%)  route 0.637ns (75.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.552     0.888    bd_base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X42Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          0.411     1.463    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X43Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.508 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.226     1.733    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X41Y78         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X41Y78         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rgmii_rxc
  To Clock:  clk_fpga_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.119ns  (logic 0.379ns (33.869%)  route 0.740ns (66.131%))
  Logic Levels:           0  
  Clock Path Skew:        -2.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.379     5.405 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.740     6.145    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X49Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.924ns  (logic 0.379ns (41.019%)  route 0.545ns (58.981%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372     5.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.379     5.402 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.545     5.947    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.921ns  (logic 0.348ns (37.789%)  route 0.573ns (62.211%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372     5.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.348     5.371 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.573     5.944    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.348ns (41.555%)  route 0.489ns (58.445%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372     5.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.348     5.371 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.489     5.860    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.348ns (45.167%)  route 0.422ns (54.833%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372     5.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.348     5.371 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.422     5.793    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.348ns (48.710%)  route 0.366ns (51.290%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372     5.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.348     5.371 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.366     5.737    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.379ns (55.342%)  route 0.306ns (44.658%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    5.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.375     5.026    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.379     5.405 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=5, routed)           0.306     5.711    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg
    SLICE_X44Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.225     2.208    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.379ns (56.679%)  route 0.290ns (43.321%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372     5.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.379     5.402 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.290     5.691    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.379ns (62.232%)  route 0.230ns (37.768%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372     5.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.379     5.402 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.230     5.632    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.379ns (76.226%)  route 0.118ns (23.774%))
  Logic Levels:           0  
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    5.023ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.372     5.023    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.379     5.402 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.118     5.520    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.604%)  route 0.053ns (27.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.545     1.655    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.053     1.849    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.853%)  route 0.107ns (43.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.545     1.655    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.107     1.903    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.720%)  route 0.117ns (45.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.545     1.655    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.117     1.913    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.920%)  route 0.163ns (56.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.545     1.655    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.783 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.163     1.947    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.663%)  route 0.155ns (52.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.547     1.657    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDRE (Prop_fdre_C_Q)         0.141     1.798 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=5, routed)           0.155     1.953    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg
    SLICE_X44Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.814     1.180    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.573%)  route 0.187ns (59.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.545     1.655    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.783 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.187     1.971    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.210%)  route 0.198ns (60.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.545     1.655    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.783 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.198     1.982    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.510%)  route 0.243ns (65.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.545     1.655    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.783 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.243     2.026    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.819%)  route 0.242ns (63.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.545     1.655    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.796 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.242     2.038    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.812     1.178    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.321%)  route 0.324ns (69.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.547     1.657    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X48Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.798 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.324     2.122    i_axis_width_converter_rx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X49Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  rgmii_rxc

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.093ns  (logic 0.379ns (34.677%)  route 0.714ns (65.323%))
  Logic Levels:           0  
  Clock Path Skew:        2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.653ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.378     2.457    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.379     2.836 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.714     3.550    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X54Y81         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.275     4.653    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X54Y81         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.992ns  (logic 0.379ns (38.189%)  route 0.613ns (61.811%))
  Logic Levels:           0  
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.371     2.450    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.379     2.829 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.613     3.442    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222     4.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.876ns  (logic 0.379ns (43.244%)  route 0.497ns (56.756%))
  Logic Levels:           0  
  Clock Path Skew:        2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.371     2.450    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.379     2.829 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.497     3.326    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.223     4.601    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.348ns (39.901%)  route 0.524ns (60.099%))
  Logic Levels:           0  
  Clock Path Skew:        2.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.369     2.448    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.348     2.796 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/Q
                         net (fo=4, routed)           0.524     3.320    i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222     4.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.858ns  (logic 0.379ns (44.191%)  route 0.479ns (55.809%))
  Logic Levels:           0  
  Clock Path Skew:        2.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.374     2.453    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y79         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.379     2.832 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.479     3.311    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.223     4.601    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.793ns  (logic 0.379ns (47.819%)  route 0.414ns (52.181%))
  Logic Levels:           0  
  Clock Path Skew:        2.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.371     2.450    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.379     2.829 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.414     3.243    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.223     4.601    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.379ns (48.653%)  route 0.400ns (51.347%))
  Logic Levels:           0  
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.369     2.448    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.400     3.227    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.220     4.598    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.320%)  route 0.358ns (50.680%))
  Logic Levels:           0  
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.371     2.450    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.348     2.798 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.358     3.156    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222     4.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.379ns (57.896%)  route 0.276ns (42.104%))
  Logic Levels:           0  
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.369     2.448    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.379     2.827 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.276     3.103    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.220     4.598    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.379ns (59.366%)  route 0.259ns (40.634%))
  Logic Levels:           0  
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    2.450ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.371     2.450    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.379     2.829 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.259     3.088    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222     4.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.545     0.881    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X51Y81         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.022 r  i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.108     1.130    i_axis_width_converter_rx/fifo_inst/s_rst_sync1_reg
    SLICE_X51Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.810     2.177    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X51Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.776%)  route 0.116ns (45.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.545     0.881    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.116     1.138    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.309%)  route 0.119ns (45.691%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.543     0.879    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.119     1.138    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.809     2.176    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.157%)  route 0.169ns (56.843%))
  Logic Levels:           0  
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.545     0.881    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.169     1.177    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.482%)  route 0.176ns (55.518%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.543     0.879    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.176     1.196    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.809     2.176    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.442%)  route 0.184ns (56.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.545     0.881    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.184     1.205    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.012%)  route 0.220ns (60.988%))
  Logic Levels:           0  
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.545     0.881    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.220     1.242    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.248%)  route 0.228ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.546     0.882    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y79         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.228     1.250    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X43Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.119%)  route 0.247ns (65.881%))
  Logic Levels:           0  
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.543     0.879    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]/Q
                         net (fo=4, routed)           0.247     1.254    i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[8]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.545     0.881    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.255     1.277    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    12.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    12.579 f  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.012    12.591    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.005     0.724    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_012
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 3.746ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.778    46.039    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y103        ODDR                                         f  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.418    46.457 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001    46.458    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328    49.787 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.787    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.746ns  (logic 3.745ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.778    46.039    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.418    46.457 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001    46.458    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327    49.785 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.785    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.740ns  (logic 3.739ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.776    46.037    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.321    49.777 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.777    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.776    46.037    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y107        ODDR                                         f  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.318    49.774 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    49.774    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (falling edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 fall edge)   40.000    40.000 f  
    N18                                               0.000    40.000 f  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    41.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    42.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.077    42.579 f  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.597    44.176    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    44.261 f  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.776    46.037    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y105        ODDR                                         f  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.418    46.455 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001    46.456    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318    49.774 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.774    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.709     1.983    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.451ns  (logic 1.450ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.709     1.983    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.434 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.434    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.453ns  (logic 1.452ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.709     1.983    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.177     2.160 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001     2.161    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.437 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.437    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.459ns  (logic 1.458ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.710     1.984    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.444 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.444    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (rising edge-triggered cell ODDR clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rgmii_td[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.461ns  (logic 1.460ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.529     1.248    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.710     1.984    i_rgmii_tx_ddr/clk_012_BUFG
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.177     2.161 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001     2.162    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.446 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.446    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rgmii_txc_OBUF
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKOUT3
                            (clock source 'rgmii_txc_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.836ns  (logic 3.426ns (43.719%)  route 4.410ns (56.281%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_txc_OBUF fall edge)
                                                     20.000    20.000 f  
    N18                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    21.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    22.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.579 f  mmcme2_base_inst1/CLKOUT3
                         net (fo=1, routed)           1.597    24.176    rgmii_txc_OBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.085    24.261 f  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=1, routed)           2.813    27.075    rgmii_txc_OBUF_BUFG
    L14                  OBUF (Prop_obuf_I_O)         3.341    30.415 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    30.415    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKOUT3
                            (clock source 'rgmii_txc_OBUF'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgmii_txc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.322ns (48.554%)  route 1.400ns (51.446%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.164ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_txc_OBUF rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT3
                         net (fo=1, routed)           0.529     1.248    rgmii_txc_OBUF
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.274 r  rgmii_txc_OBUF_BUFG_inst/O
                         net (fo=1, routed)           0.871     2.146    rgmii_txc_OBUF_BUFG
    L14                  OBUF (Prop_obuf_I_O)         1.296     3.441 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     3.441    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_012

Max Delay           141 Endpoints
Min Delay           141 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[0]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 0.105ns (1.400%)  route 7.396ns (98.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.803     7.501    i_pwm/rst
    SLICE_X106Y90        FDCE                                         f  i_pwm/beat_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X106Y90        FDCE                                         r  i_pwm/beat_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[1]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 0.105ns (1.400%)  route 7.396ns (98.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.803     7.501    i_pwm/rst
    SLICE_X106Y90        FDCE                                         f  i_pwm/beat_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X106Y90        FDCE                                         r  i_pwm/beat_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[2]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 0.105ns (1.400%)  route 7.396ns (98.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.803     7.501    i_pwm/rst
    SLICE_X106Y90        FDCE                                         f  i_pwm/beat_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X106Y90        FDCE                                         r  i_pwm/beat_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[3]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.501ns  (logic 0.105ns (1.400%)  route 7.396ns (98.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.803     7.501    i_pwm/rst
    SLICE_X106Y90        FDCE                                         f  i_pwm/beat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X106Y90        FDCE                                         r  i_pwm/beat_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 0.105ns (1.400%)  route 7.394ns (98.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.802     7.499    i_pwm/rst
    SLICE_X108Y91        FDCE                                         f  i_pwm/cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X108Y91        FDCE                                         r  i_pwm/cntr_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 0.105ns (1.400%)  route 7.394ns (98.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.802     7.499    i_pwm/rst
    SLICE_X108Y91        FDCE                                         f  i_pwm/cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X108Y91        FDCE                                         r  i_pwm/cntr_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 0.105ns (1.400%)  route 7.394ns (98.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.802     7.499    i_pwm/rst
    SLICE_X108Y91        FDCE                                         f  i_pwm/cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X108Y91        FDCE                                         r  i_pwm/cntr_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.499ns  (logic 0.105ns (1.400%)  route 7.394ns (98.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.802     7.499    i_pwm/rst
    SLICE_X108Y91        FDCE                                         f  i_pwm/cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X108Y91        FDCE                                         r  i_pwm/cntr_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[4]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.414ns  (logic 0.105ns (1.416%)  route 7.309ns (98.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.717     7.414    i_pwm/rst
    SLICE_X106Y91        FDCE                                         f  i_pwm/beat_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X106Y91        FDCE                                         r  i_pwm/beat_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[5]/CLR
                            (recovery check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.414ns  (logic 0.105ns (1.416%)  route 7.309ns (98.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         4.717     7.414    i_pwm/rst
    SLICE_X106Y91        FDCE                                         f  i_pwm/beat_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           1.454     3.858    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         1.412     5.347    i_pwm/clk_012_BUFG
    SLICE_X106Y91        FDCE                                         r  i_pwm/beat_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.767ns  (logic 0.045ns (2.547%)  route 1.722ns (97.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.722     1.722    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.767 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.767    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y100        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.045ns (2.365%)  route 1.858ns (97.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.858     1.858    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X37Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.903 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     1.903    i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1_n_0
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_axis_async_fifo_adapter_tx/fifo_inst/clk_012_BUFG
    SLICE_X37Y101        FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[14]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.045ns (2.305%)  route 1.908ns (97.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.616     1.953    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X45Y102        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X45Y102        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[14]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[24]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.045ns (2.305%)  route 1.908ns (97.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.616     1.953    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X45Y102        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X45Y102        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[24]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[30]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.045ns (2.305%)  route 1.908ns (97.695%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.616     1.953    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X45Y102        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X45Y102        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[30]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[22]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.045ns (2.304%)  route 1.908ns (97.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.616     1.953    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X46Y102        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X46Y102        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[22]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[12]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.045ns (2.300%)  route 1.911ns (97.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.620     1.956    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X44Y102        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X44Y102        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[12]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[20]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.045ns (2.300%)  route 1.911ns (97.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.620     1.956    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X44Y102        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X44Y102        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[20]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[28]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.045ns (2.300%)  route 1.911ns (97.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.620     1.956    i_eth_frm_tx/i_eth_crc32/mmcme2_base_inst1
    SLICE_X44Y102        FDCE                                         f  i_eth_frm_tx/i_eth_crc32/crc_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.911     2.466    i_eth_frm_tx/i_eth_crc32/clk_012_BUFG
    SLICE_X44Y102        FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[28]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_tx/txdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_012  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.039ns  (logic 0.045ns (2.207%)  route 1.994ns (97.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.703     2.039    i_eth_frm_tx/rst
    SLICE_X46Y103        FDCE                                         f  i_eth_frm_tx/txdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_012 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT4
                         net (fo=1, routed)           0.576     1.526    clk_012
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_012_BUFG_inst/O
                         net (fo=276, routed)         0.910     2.465    i_eth_frm_tx/clk_012_BUFG
    SLICE_X46Y103        FDCE                                         r  i_eth_frm_tx/txdata_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.944ns  (logic 0.105ns (1.766%)  route 5.839ns (98.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.247     5.944    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.792ns  (logic 0.105ns (1.813%)  route 5.687ns (98.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.095     5.792    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.792ns  (logic 0.105ns (1.813%)  route 5.687ns (98.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.095     5.792    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.792ns  (logic 0.105ns (1.813%)  route 5.687ns (98.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.095     5.792    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.792ns  (logic 0.105ns (1.813%)  route 5.687ns (98.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.095     5.792    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.792ns  (logic 0.105ns (1.813%)  route 5.687ns (98.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.095     5.792    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.792ns  (logic 0.105ns (1.813%)  route 5.687ns (98.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.095     5.792    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.792ns  (logic 0.105ns (1.813%)  route 5.687ns (98.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.095     5.792    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.792ns  (logic 0.105ns (1.813%)  route 5.687ns (98.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.095     5.792    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.645ns  (logic 0.105ns (1.860%)  route 5.540ns (98.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         2.948     5.645    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X45Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        1.222     2.205    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X45Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.045ns (2.946%)  route 1.483ns (97.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.483     1.483    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.045     1.528 r  i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.528    i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1_n_0
    SLICE_X44Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/m_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.045ns (2.945%)  route 1.483ns (97.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.483     1.483    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.528 r  i_axis_width_converter_rx/fifo_inst/m_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     1.528    i_axis_width_converter_rx/fifo_inst/m_frame_reg_i_1_n_0
    SLICE_X44Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X44Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/m_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.045ns (2.793%)  route 1.566ns (97.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.566     1.566    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X44Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.611 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_i_1/O
                         net (fo=1, routed)           0.000     1.611    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_i_1_n_0
    SLICE_X44Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.825     1.191    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X44Y97         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.045ns (2.730%)  route 1.604ns (97.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.458     1.458    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.503 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.146     1.649    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.045ns (2.730%)  route 1.604ns (97.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.458     1.458    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.503 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.146     1.649    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.045ns (2.730%)  route 1.604ns (97.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.458     1.458    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.503 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.146     1.649    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.045ns (2.730%)  route 1.604ns (97.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.458     1.458    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.503 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.146     1.649    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.045ns (2.730%)  route 1.604ns (97.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.458     1.458    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.503 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.146     1.649    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.045ns (2.730%)  route 1.604ns (97.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.458     1.458    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.503 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.146     1.649    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.811     1.177    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X48Y77         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.045ns (2.655%)  route 1.650ns (97.345%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.458     1.458    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X47Y77         LUT2 (Prop_lut2_I1_O)        0.045     1.503 r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=17, routed)          0.192     1.695    i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_1
    SLICE_X49Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1962, routed)        0.809     1.175    i_axis_width_converter_rx/fifo_inst/m_clk
    SLICE_X49Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rgmii_rxc

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.227ns  (logic 0.105ns (1.686%)  route 6.122ns (98.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.529     6.227    gen_slow_rx.i_rgmii_rx_sdr/rst
    ILOGIC_X1Y134        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.547     8.924    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y134        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[3].IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 0.105ns (1.703%)  route 6.061ns (98.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.469     6.166    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.220     4.598    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 0.105ns (1.703%)  route 6.061ns (98.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.469     6.166    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.220     4.598    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 0.105ns (1.703%)  route 6.061ns (98.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.469     6.166    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.220     4.598    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 0.105ns (1.703%)  route 6.061ns (98.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.469     6.166    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.220     4.598    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X46Y76         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 0.105ns (1.716%)  route 6.013ns (98.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.421     6.118    gen_slow_rx.i_rgmii_rx_sdr/rst
    ILOGIC_X1Y133        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.547     8.924    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y133        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/gen_io[2].IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 0.105ns (1.785%)  route 5.777ns (98.215%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.185     5.882    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X45Y76         FDPE                                         f  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.220     4.598    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X45Y76         FDPE                                         r  i_axis_width_converter_rx/fifo_inst/m_rst_sync1_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.819ns  (logic 0.105ns (1.804%)  route 5.714ns (98.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.122     5.819    gen_slow_rx.i_rgmii_rx_sdr/rst
    ILOGIC_X1Y125        IDDR                                         r  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.539     8.916    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    ILOGIC_X1Y125        IDDR                                         f  gen_slow_rx.i_rgmii_rx_sdr/IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.806ns  (logic 0.105ns (1.808%)  route 5.701ns (98.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.109     5.806    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222     4.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.806ns  (logic 0.105ns (1.808%)  route 5.701ns (98.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          2.592     2.592    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.105     2.697 r  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         3.109     5.806    i_axis_width_converter_rx/fifo_inst/m_rst
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.222     4.600    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X47Y78         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/drop_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.045ns (3.145%)  route 1.386ns (96.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.386     1.386    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.431 r  i_axis_width_converter_rx/fifo_inst/drop_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     1.431    i_axis_width_converter_rx/fifo_inst/drop_frame_reg_i_1_n_0
    SLICE_X51Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/drop_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.810     2.177    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X51Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/drop_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.045ns (3.122%)  route 1.396ns (96.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.396     1.396    i_axis_width_converter_rx/upsize_pre.adapter_inst/lopt
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.441 r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.441    i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg[0]_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.812     2.179    i_axis_width_converter_rx/upsize_pre.adapter_inst/s_clk
    SLICE_X53Y82         FDRE                                         r  i_axis_width_converter_rx/upsize_pre.adapter_inst/upsize.seg_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.045ns (3.012%)  route 1.449ns (96.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.449     1.449    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.494 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_i_1/O
                         net (fo=1, routed)           0.000     1.494    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_i_1_n_0
    SLICE_X49Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.814     2.181    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.500ns  (logic 0.045ns (2.999%)  route 1.455ns (97.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.455     1.455    i_axis_width_converter_rx/fifo_inst/lopt
    SLICE_X49Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.500 r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     1.500    i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_i_1_n_0
    SLICE_X49Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.814     2.181    i_axis_width_converter_rx/fifo_inst/s_clk
    SLICE_X49Y80         FDRE                                         r  i_axis_width_converter_rx/fifo_inst/wr_ptr_update_valid_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/dataen_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.043ns (2.794%)  route 1.496ns (97.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_rx/irst_n
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.043     1.334 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.205     1.539    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X54Y93         FDCE                                         f  i_eth_frm_rx/dataen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.845     2.212    i_eth_frm_rx/iclk
    SLICE_X54Y93         FDCE                                         r  i_eth_frm_rx/dataen_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/eof_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.043ns (2.786%)  route 1.501ns (97.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_rx/irst_n
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.043     1.334 f  i_eth_frm_rx/eof_i_2/O
                         net (fo=17, routed)          0.209     1.544    i_eth_frm_rx/eof_i_2_n_0
    SLICE_X55Y96         FDCE                                         f  i_eth_frm_rx/eof_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.845     2.212    i_eth_frm_rx/iclk
    SLICE_X55Y96         FDCE                                         r  i_eth_frm_rx/eof_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.045ns (2.908%)  route 1.503ns (97.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.211     1.548    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X54Y92         FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X54Y92         FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.045ns (2.908%)  route 1.503ns (97.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.211     1.548    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X54Y92         FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X54Y92         FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.045ns (2.908%)  route 1.503ns (97.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.211     1.548    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X54Y92         FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X54Y92         FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.045ns (2.908%)  route 1.503ns (97.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=19, routed)          1.291     1.291    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X54Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.336 f  i_eth_frm_tx/i_eth_crc32/FSM_sequential_state[2]_i_2/O
                         net (fo=213, routed)         0.211     1.548    gen_slow_rx.i_rgmii_rx_sdr/rst
    SLICE_X54Y92         FDCE                                         f  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.844     2.211    gen_slow_rx.i_rgmii_rx_sdr/rgmii_rxc
    SLICE_X54Y92         FDCE                                         r  gen_slow_rx.i_rgmii_rx_sdr/gmii_reg[3]/C





