import pipeline_reg
import hardware as HW
from register import REG_DICT
from opcode import *
from control import *
from decode import *
import register
import memory_init
#import mux
#import alu

#constants
CACHE_TYPE = "direct"
CACHE_WRITE_POLICY = "through"
DATA_CACHE_BLOCKS = 8
DATA_CACHE_WORDS = 2 
INSTR_CACHE_BLOCKS = 8
INSTR_CACHE_WORDS = 2
MEM_SIZE = 1200

def pipelineMain():
	# initialize some code
        mem_list = [
	  0x20080009, # addi t0 zero 0x0009
	  0x20090009, # addi t1 zero 0x0009
	  0x08000011, # j 0x11
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000, # nop
	  0x200a0009, # addi t2 zero 0x0009
	  0x200b0009, # addi t3 zero 0x0009
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000, # nop
	  0x00000000  # nop
        ]

	p = Pipeline(mem_list)

	# initialize pc to zero
	p.IFID.pc_out = 0x00000000 

	# start pipeline
	for i in range(1,20):
		p.pipelineCycle()

	print "\nt0: %d" % p.Register_File.Get(REG_DICT["t0"])
	print "t1: %d" % p.Register_File.Get(REG_DICT["t1"])
	print "t2: %d" % p.Register_File.Get(REG_DICT["t2"])
	print "t3: %d" % p.Register_File.Get(REG_DICT["t3"])
	print "t4: %d" % p.Register_File.Get(REG_DICT["t4"])
	print "t5: %d" % p.Register_File.Get(REG_DICT["t5"])
	print "t6: %d" % p.Register_File.Get(REG_DICT["t6"])
	print "t7: %d" % p.Register_File.Get(REG_DICT["t7"])
	print "t8: %d" % p.Register_File.Get(REG_DICT["t8"])
	print "t9: %d" % p.Register_File.Get(REG_DICT["t9"])
	print "ra: %d" % p.Register_File.Get(REG_DICT["ra"])
	print "v0: %d" % p.Register_File.Get(REG_DICT["v0"])

class Pipeline(object):
	MEM_SIZE = 1200

	# pipeline registers
	IFID  = pipeline_reg.IFID()
	IDEX  = pipeline_reg.IDEX()
	EXMEM = pipeline_reg.EXMEM()
	MEMWB = pipeline_reg.MEMWB()

	# state elements
        Memory = memory_init.memory(CACHE_TYPE,
                                    CACHE_WRITE_POLICY,
                                    DATA_CACHE_BLOCKS,
                                    DATA_CACHE_WORDS,
                                    INSTR_CACHE_BLOCKS,
                                    INSTR_CACHE_WORDS,
                                    MEM_SIZE
                                   )

	Register_File = HW.Register_File()
	PC = 20

	# non-register signals
	WriteData = 0
	PCSrc = 0
	PCSrcJ = 0
	CycleCount = 0


        def __init__(self, memory = []):
          self.Memory = memory_init.memory(CACHE_TYPE,
                                      CACHE_WRITE_POLICY,
                                      DATA_CACHE_BLOCKS,
                                      DATA_CACHE_WORDS,
                                      INSTR_CACHE_BLOCKS,
                                      INSTR_CACHE_WORDS,
                                      MEM_SIZE,
                                      memory
                                     )

         

	def pipelineLoop(self):
		while self.PC != 0 and self.CycleCount < 2000000:
			self.CycleCount = self.CycleCount + 1
			self.IF()
			self.WB()
			self.ID()
			self.EX()
			self.MEM()
			self.updateReg()
			# self.displayRegisters()
			# raw_input()

	def pipelineCycle(self):
		self.IF()
		self.WB()
		self.ID()
		self.EX()
		self.MEM()
		self.updateReg()

	def displayRegisters(self):
		print "a0: %d" % self.Register_File.Get(REG_DICT["a0"])
		print "a1: %d" % self.Register_File.Get(REG_DICT["a1"])
		print "a2: %d" % self.Register_File.Get(REG_DICT["a2"])
		print "a3: %d" % self.Register_File.Get(REG_DICT["a3"])
		print "v0: %d" % self.Register_File.Get(REG_DICT["v0"])
		print "v1: %d" % self.Register_File.Get(REG_DICT["v1"])
		print "t0: %d" % self.Register_File.Get(REG_DICT["t0"])
		print "t1: %d" % self.Register_File.Get(REG_DICT["t1"])
		print "t2: %d" % self.Register_File.Get(REG_DICT["t2"])
		print "ra: %d" % self.Register_File.Get(REG_DICT["ra"])

	def displayResult(self):
		print "Mem[6] = %d" % self.Memory.Direct_Load(24)
		print "Mem[7] = %d" % self.Memory.Direct_Load(28)
		print "Mem[8] = %d" % self.Memory.Direct_Load(32)
		print "Cycles = %d" % self.CycleCount

	def IF(self):
		instruction_temp = Instruction()

		self.PC = HW.PC_Input_Mux(self.IFID.pc_out, self.IDEX.branchAddress_out, self.IDEX.jumpAddress_out, 
			self.PCSrc, self.PCSrcJ)

		instruction_temp.word = self.Memory.Instruction_Operate(self.PC, 0, 1, 0)

		if self.CycleCount > 369410:
			print "%d, %s" % (self.PC, format(instruction_temp.word, '#04x'))
			print "v1: %d" % self.Register_File.Get(REG_DICT["v1"])
			print "t4: %d" % self.Register_File.Get(REG_DICT["t4"])
			print "t6: %d" % self.Register_File.Get(REG_DICT["t6"])
			print "t9: %d" % self.Register_File.Get(REG_DICT["t9"])
			print "a0: %d" % self.Register_File.Get(REG_DICT["a0"])

		self.IFID.set(instruction_temp, self.PC+4)

	def ID(self):
		# decode
		decodeInstruction(self.IFID.instruction_out)

		# combinatorial logic for control signals
		excTemp = EXControl()
		memcTemp = MEMControl()
		wbcTemp = WBControl()
		updateControl(self.IFID.instruction_out.op, self.IFID.instruction_out.funct, 
			excTemp, memcTemp, wbcTemp)

		# find dest register
		dest_reg_temp = HW.Register_Input_Mux(self.IFID.instruction_out.rt, 
			self.IFID.instruction_out.rd, excTemp.RegDst)

		# sign extend immediate
		sign_extend_imm = HW.Sign_Extend_Immediate(self.IFID.instruction_out.i_imm)

		#branch forwarding
		if (self.EXMEM.wbControl_out.RegWrite and (self.EXMEM.destinationReg_out == self.IFID.instruction_out.rs)):
			rs_value = self.EXMEM.ALUResult_out
		elif (self.MEMWB.wbControl_out.RegWrite and (self.MEMWB.destinationReg_out == self.IFID.instruction_out.rs)):
			rs_value = self.WriteData
		else:
			rs_value = self.Register_File.Get(self.IFID.instruction_out.rs)

		if (self.EXMEM.wbControl_out.RegWrite and (self.EXMEM.destinationReg_out == self.IFID.instruction_out.rt)):
			rt_value = self.EXMEM.ALUResult_out
		elif (self.MEMWB.wbControl_out.RegWrite and (self.MEMWB.destinationReg_out == self.IFID.instruction_out.rt)):
			rt_value = self.WriteData
		else:
			rt_value = self.Register_File.Get(self.IFID.instruction_out.rt)

		# comparison branch hazards/detection
		branch_here = False
		if ((self.IFID.instruction_out.op == OP_DICT["BEQ"] or 
			self.IFID.instruction_out.op == OP_DICT["BNE"]) and 
		(((self.EXMEM.memControl_out.MemRead == 1) and 
			((self.EXMEM.destinationReg_out == self.IFID.instruction_out.rt) 
				or (self.EXMEM.destinationReg_out == self.IFID.instruction_out.rs))) or 
		(((self.IDEX.memControl_out.MemRead == 1) or (self.IDEX.instruction_out.op == 0)) and 
			((self.IDEX.destinationReg_out == self.IFID.instruction_out.rt) 
				or (self.IDEX.destinationReg_out == self.IFID.instruction_out.rs))) or
		((self.IDEX.instruction_out.op > 3 and self.IDEX.instruction_out.op != OP_DICT["BEQ"] and
		 self.IDEX.instruction_out.op != OP_DICT["BNE"]) and (self.IDEX.memControl_out.MemWrite == 0) 
			and ((self.IDEX.destinationReg_out == self.IFID.instruction_out.rt) or 
				(self.IDEX.destinationReg_out == self.IFID.instruction_out.rs))))):
			HW.Hazard_Detection_Mux(excTemp, memcTemp, wbcTemp, 1)
			self.IFID.stall = 1
		else:
			# branch detection
			if (((self.IFID.instruction_out.op == OP_DICT["BEQ"]) and (rs_value == rt_value)) 
				or ((self.IFID.instruction_out.op == OP_DICT["BNE"]) and (rs_value != rt_value))):
				#self.IFID.flush()
				self.PCSrc = 1
				branch_here = True
			else:
				self.PCSrc = 0

		# single register branch hazards/detection
		if ((self.IFID.instruction_out.op == OP_DICT["BGTZ"] or 
			self.IFID.instruction_out.op == OP_DICT["BLTZ"] or 
			self.IFID.instruction_out.op == OP_DICT["BLEZ"]) and 
		((self.EXMEM.memControl_out.MemRead == 1 and 
			self.EXMEM.destinationReg_out == self.IFID.instruction_out.rs) or 
		((self.IDEX.memControl_out.MemRead == 1 or self.IDEX.instruction_out.op == 0) and 
			self.IDEX.destinationReg_out == self.IFID.instruction_out.rs) or 
		((self.IDEX.instruction_out.op > 3 and self.IDEX.instruction_out.op != OP_DICT["BGTZ"] and
		 self.IDEX.instruction_out.op != OP_DICT["BLTZ"] and 
		 self.IDEX.instruction_out.op != OP_DICT["BLEZ"]) and (self.IDEX.memControl_out.MemWrite == 0) 
			and (self.IDEX.destinationReg_out == self.IFID.instruction_out.rs)))):
			HW.Hazard_Detection_Mux(excTemp, memcTemp, wbcTemp, 1)
			self.IFID.stall = 1
		else:
			# branch detection
			if ((self.IFID.instruction_out.op == OP_DICT["BGTZ"] and rs_value > 0) or 
				(self.IFID.instruction_out.op == OP_DICT["BLTZ"] and rs_value < 0) or 
				(self.IFID.instruction_out.op == OP_DICT["BLEZ"] and rs_value <= 0)):
				#self.IFID.flush()
				self.PCSrc = 1
			elif branch_here == False:
				self.PCSrc = 0

		# hazard detection
		data_hazard = HW.Hazard_Detection_Unit(self.IDEX.memControl_out.MemRead, self.IDEX.instruction_out.rt, 
			self.IFID.instruction_out.rs, self.IFID.instruction_out.rt)
		HW.Hazard_Detection_Mux(excTemp, memcTemp, wbcTemp, data_hazard)
		if data_hazard == 1:
			self.IFID.stall = 1

		# calculate branch address
		branch_addr_temp = HW.Shift_Left_2(sign_extend_imm) + self.IFID.pc_out

		# jump detection
		jump_here = False
		if ((self.IFID.instruction_out.op == OP_DICT["J"]) or 
			(self.IFID.instruction_out.op == OP_DICT["JAL"])):
			#self.IFID.flush()
			self.PCSrcJ = 1
			jump_here = True
			if self.IFID.instruction_out.op == OP_DICT["JAL"]:
				self.Register_File.Set(REG_DICT["ra"], self.IFID.pc_out + 4)
		else:
			self.PCSrcJ = 0

		# Register file operations
		read_data_1, read_data_2 = self.Register_File.Operate(self.IFID.instruction_out.rs, 
			self.IFID.instruction_out.rt, self.MEMWB.destinationReg_out, self.WriteData, 
			self.MEMWB.wbControl_out.RegWrite)

		# jr detection/hazard/forwarding
		if (self.IFID.instruction_out.op == OP_DICT["JR"] and 
				self.IFID.instruction_out.funct == FUNCT_DICT["JR"]):
			print "Jump Register! Cycles: %d" % self.CycleCount
			print "%d, %s" % (self.IFID.pc_out/4, format(self.IFID.instruction_out.word, '#04x'))
			print "zero?: %d" % (self.Register_File.Get(REG_DICT["zero"]))
			# self.displayRegisters()
			# self.displayResult()
			raw_input()
			if self.IDEX.destinationReg_out == self.IFID.instruction_out.rs: # hazard
				self.IFID.stall = 1
				self.PCSrcJ = 0
			elif self.EXMEM.destinationReg_out == self.IFID.instruction_out.rs: # mem fwd
				read_data_1 = self.EXMEM.ALUResult_out
				#self.IFID.flush()
				self.PCSrcJ = 1
			elif self.MEMWB.destinationReg_out == self.IFID.instruction_out.rs: # wb fwd
				read_data_1 = self.WriteData
				#self.IFID.flush()
				self.PCSrcJ = 1
			else:
				#self.IFID.flush()
				self.PCSrcJ = 1
		elif jump_here == False:
			self.PCSrcJ = 0

		# calculate jump address
		jump_addr_temp = HW.Calculate_Jump_Addr(self.IFID.instruction_out.j_imm, 
			read_data_1, self.IFID.pc_out, (self.IFID.instruction_out.op == OP_DICT["JR"]))

		# inputs to IDEX register
		self.IDEX.set(self.IFID.instruction_out, dest_reg_temp, sign_extend_imm, self.IFID.pc_out, 
			read_data_1, read_data_2, branch_addr_temp, jump_addr_temp, wbcTemp, memcTemp, excTemp)

	def EX(self):
		# Forwarding
		(forwardA, forwardB) = HW.Forwarding_Unit(self.IDEX.instruction_out.rs, self.IDEX.instruction_out.rt, 
			self.EXMEM.destinationReg_out, self.MEMWB.destinationReg_out, self.EXMEM.wbControl_out.RegWrite, 
			self.MEMWB.wbControl_out.RegWrite)

		# ALU
		alu_input_1 = HW.ALU_Reg_A_Mux(self.IDEX.readData1_out, self.WriteData, self.EXMEM.ALUResult_out, forwardA)
		alu_input_2 = HW.ALU_Reg_B_MUX(self.IDEX.readData2_out, self.WriteData, self.EXMEM.ALUResult_out, forwardB)
		alu_mux1_temp = HW.ALU_Input_Mux1(alu_input_1, alu_input_2, 
			self.IDEX.exControl_out.ALUSrc1)
		alu_mux2_temp = HW.ALU_Input_Mux2(alu_input_2, self.IDEX.signExtendImm_out, 
			self.IDEX.exControl_out.ALUSrc2)
		alu_res_temp = HW.ALU(alu_mux1_temp, alu_mux2_temp, self.IDEX.instruction_out.shamt, 
			self.IDEX.exControl_out.ALUOp)

		# conditional moves
		if (self.IDEX.exControl_out.ALUOp == ALU_DICT["MOVZ"] or 
			self.IDEX.exControl_out.ALUOp == ALU_DICT["MOVN"]):
			if (check != 1):
				self.IDEX.wbControl_out.RegWrite = 0 # we don't want to update rd

		# inputs to EXMEM register
		self.EXMEM.set(self.IDEX.instruction_out, self.IDEX.destinationReg_out, self.IDEX.readData2_out, 
			alu_res_temp, (alu_res_temp == 0), self.IDEX.wbControl_out, 
			self.IDEX.memControl_out)

	def MEM(self):
		# operate on data memory
		read_data_temp = self.Memory.Data_Operate(self.EXMEM.ALUResult_out, self.EXMEM.readData2_out, 
			self.EXMEM.memControl_out.MemRead, self.EXMEM.memControl_out.MemWrite, 
			self.EXMEM.instruction_out.op)

		# inputs to MEMWB register
		self.MEMWB.set(self.EXMEM.destinationReg_out, self.EXMEM.ALUResult_out, read_data_temp, 
			self.EXMEM.wbControl_out)

	def WB(self):
		# update WriteData
		self.WriteData = HW.Write_Back_Mux(self.MEMWB.readData_out, self.MEMWB.ALUResult_out, 
			self.MEMWB.wbControl_out.MemToReg)

	def updateReg(self):
		self.IFID.update()
		self.IDEX.update()
		self.EXMEM.update()
		self.MEMWB.update()

if __name__ == "__main__":
	program = True
	if program:
		# load the program
		with open("program1.txt", "r") as f:
			program = f.readlines()
		program = [int(line.split(",")[0].strip(), 16) for line in program]
		
		# initialize
		pipeline = Pipeline(program)
		pipeline.Register_File.Set(REG_DICT["sp"], pipeline.Memory.Direct_Load(0))
		pipeline.Register_File.Set(REG_DICT["fp"], pipeline.Memory.Direct_Load(4))
		pipeline.IFID.pc_out = pipeline.Memory.Direct_Load(20)*4

		# run
		pipeline.pipelineLoop()

		# verification
		pipeline.displayRegisters()
		pipeline.displayResult()

	else:
		pipelineMain()
