Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 27 16:21:45 2020
| Host         : cheese running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_Partie2_timing_summary_routed.rpt -pb Top_Level_Partie2_timing_summary_routed.pb -rpx Top_Level_Partie2_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level_Partie2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.720       -3.822                      3                  649        0.160        0.000                      0                  649        4.500        0.000                       0                   188  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.720       -3.822                      3                  649        0.160        0.000                      0                  649        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -3.720ns,  Total Violation       -3.822ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.720ns  (required time - arrival time)
  Source:                 Volume_Manager_i/odata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_i/out_val_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.209ns  (logic 9.011ns (68.217%)  route 4.198ns (31.783%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.622     5.224    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y117        FDCE                                         r  Volume_Manager_i/odata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.456     5.680 r  Volume_Manager_i/odata_reg[10]/Q
                         net (fo=15, routed)          0.810     6.490    PWM_i/Q[10]
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_D[12]_P[0])
                                                      5.070    11.560 f  PWM_i/out_val4/P[0]
                         net (fo=1, routed)           0.515    12.075    PWM_i/out_val4_n_105
    SLICE_X12Y115        LUT1 (Prop_lut1_I0_O)        0.124    12.199 r  PWM_i/out_val0_carry_i_48/O
                         net (fo=1, routed)           0.190    12.389    PWM_i/out_val0_carry_i_48_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.969 r  PWM_i/out_val0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.969    PWM_i/out_val0_carry_i_43_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.083 r  PWM_i/out_val0_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.083    PWM_i/out_val0_carry_i_30_n_0
    SLICE_X13Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.322 f  PWM_i/out_val0_carry_i_27/O[2]
                         net (fo=2, routed)           0.444    13.766    PWM_i/out_val4__0[11]
    SLICE_X15Y117        LUT3 (Prop_lut3_I2_O)        0.302    14.068 r  PWM_i/out_val0_carry_i_22/O
                         net (fo=1, routed)           0.323    14.391    PWM_i/out_val0_carry_i_22_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.986 r  PWM_i/out_val0_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.986    PWM_i/out_val0_carry_i_12_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.205 f  PWM_i/out_val0_carry_i_10/O[0]
                         net (fo=2, routed)           0.458    15.664    PWM_i/out_val2[5]
    SLICE_X14Y116        LUT3 (Prop_lut3_I0_O)        0.295    15.959 f  PWM_i/out_val0_carry_i_11/O
                         net (fo=1, routed)           0.162    16.120    PWM_i/out_val0_carry_i_11_n_0
    SLICE_X14Y116        LUT6 (Prop_lut6_I1_O)        0.124    16.244 r  PWM_i/out_val0_carry_i_2/O
                         net (fo=1, routed)           0.471    16.715    PWM_i/out_val0_carry_i_2_n_0
    SLICE_X14Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.119 r  PWM_i/out_val0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    PWM_i/out_val0_carry_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.276 r  PWM_i/out_val0_carry__0/CO[1]
                         net (fo=1, routed)           0.438    17.715    PWM_i/out_val0
    SLICE_X15Y119        LUT3 (Prop_lut3_I0_O)        0.332    18.047 r  PWM_i/out_val_i_1/O
                         net (fo=1, routed)           0.387    18.434    PWM_i/out_val02_out
    SLICE_X15Y119        FDRE                                         r  PWM_i/out_val_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.497    14.919    PWM_i/clk_IBUF_BUFG
    SLICE_X15Y119        FDRE                                         r  PWM_i/out_val_reg/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X15Y119        FDRE (Setup_fdre_C_R)       -0.429    14.714    PWM_i/out_val_reg
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                         -18.434    
  -------------------------------------------------------------------
                         slack                                 -3.720    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 4.041ns (40.592%)  route 5.914ns (59.408%))
  Logic Levels:           7  (LUT4=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.672     5.275    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_i/memory_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  RAM_i/memory_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    RAM_i/memory_reg_0_2_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  RAM_i/memory_reg_1_2/DOADO[0]
                         net (fo=5, routed)           2.545    11.182    RAM_i/int_mem_out[2]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  RAM_i/odata[10]_i_21/O
                         net (fo=8, routed)           0.566    11.872    RAM_i/odata[10]_i_21_n_0
    SLICE_X10Y113        LUT6 (Prop_lut6_I3_O)        0.124    11.996 r  RAM_i/odata[10]_i_8/O
                         net (fo=9, routed)           0.656    12.652    RAM_i/odata[10]_i_8_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I0_O)        0.124    12.776 f  RAM_i/odata[4]_i_22/O
                         net (fo=1, routed)           0.600    13.376    RAM_i/odata[4]_i_22_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.124    13.500 f  RAM_i/odata[4]_i_5/O
                         net (fo=3, routed)           0.997    14.497    RAM_i/odata[4]_i_5_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.621 r  RAM_i/odata[10]_i_4/O
                         net (fo=5, routed)           0.485    15.106    RAM_i/odata[10]_i_4_n_0
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.124    15.230 r  RAM_i/odata[7]_i_1/O
                         net (fo=1, routed)           0.000    15.230    Volume_Manager_i/D[7]
    SLICE_X11Y117        FDCE                                         r  Volume_Manager_i/odata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.503    14.925    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y117        FDCE                                         r  Volume_Manager_i/odata_reg[7]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X11Y117        FDCE (Setup_fdce_C_D)        0.029    15.178    Volume_Manager_i/odata_reg[7]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -15.230    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.954ns  (logic 4.041ns (40.597%)  route 5.913ns (59.403%))
  Logic Levels:           7  (LUT4=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.672     5.275    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_i/memory_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  RAM_i/memory_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    RAM_i/memory_reg_0_2_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  RAM_i/memory_reg_1_2/DOADO[0]
                         net (fo=5, routed)           2.545    11.182    RAM_i/int_mem_out[2]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  RAM_i/odata[10]_i_21/O
                         net (fo=8, routed)           0.566    11.872    RAM_i/odata[10]_i_21_n_0
    SLICE_X10Y113        LUT6 (Prop_lut6_I3_O)        0.124    11.996 r  RAM_i/odata[10]_i_8/O
                         net (fo=9, routed)           0.656    12.652    RAM_i/odata[10]_i_8_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I0_O)        0.124    12.776 f  RAM_i/odata[4]_i_22/O
                         net (fo=1, routed)           0.600    13.376    RAM_i/odata[4]_i_22_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.124    13.500 f  RAM_i/odata[4]_i_5/O
                         net (fo=3, routed)           0.997    14.497    RAM_i/odata[4]_i_5_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.621 r  RAM_i/odata[10]_i_4/O
                         net (fo=5, routed)           0.484    15.105    RAM_i/odata[10]_i_4_n_0
    SLICE_X11Y118        LUT6 (Prop_lut6_I2_O)        0.124    15.229 r  RAM_i/odata[9]_i_1/O
                         net (fo=1, routed)           0.000    15.229    Volume_Manager_i/D[9]
    SLICE_X11Y118        FDCE                                         r  Volume_Manager_i/odata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.501    14.923    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y118        FDCE                                         r  Volume_Manager_i/odata_reg[9]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X11Y118        FDCE (Setup_fdce_C_D)        0.031    15.178    Volume_Manager_i/odata_reg[9]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -15.229    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 4.041ns (40.791%)  route 5.866ns (59.209%))
  Logic Levels:           7  (LUT4=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.672     5.275    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_i/memory_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  RAM_i/memory_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    RAM_i/memory_reg_0_2_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 f  RAM_i/memory_reg_1_2/DOADO[0]
                         net (fo=5, routed)           2.545    11.182    RAM_i/int_mem_out[2]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 f  RAM_i/odata[10]_i_21/O
                         net (fo=8, routed)           0.566    11.872    RAM_i/odata[10]_i_21_n_0
    SLICE_X10Y113        LUT6 (Prop_lut6_I3_O)        0.124    11.996 f  RAM_i/odata[10]_i_8/O
                         net (fo=9, routed)           0.656    12.652    RAM_i/odata[10]_i_8_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I0_O)        0.124    12.776 r  RAM_i/odata[4]_i_22/O
                         net (fo=1, routed)           0.600    13.376    RAM_i/odata[4]_i_22_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.124    13.500 r  RAM_i/odata[4]_i_5/O
                         net (fo=3, routed)           0.997    14.497    RAM_i/odata[4]_i_5_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.621 f  RAM_i/odata[10]_i_4/O
                         net (fo=5, routed)           0.437    15.057    RAM_i/odata[10]_i_4_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I3_O)        0.124    15.181 r  RAM_i/odata[10]_i_1/O
                         net (fo=1, routed)           0.000    15.181    Volume_Manager_i/D[10]
    SLICE_X11Y117        FDCE                                         r  Volume_Manager_i/odata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.503    14.925    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y117        FDCE                                         r  Volume_Manager_i/odata_reg[10]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X11Y117        FDCE (Setup_fdce_C_D)        0.032    15.181    Volume_Manager_i/odata_reg[10]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -15.181    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.949ns  (logic 4.035ns (40.557%)  route 5.914ns (59.443%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.672     5.275    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_i/memory_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  RAM_i/memory_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    RAM_i/memory_reg_0_2_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  RAM_i/memory_reg_1_2/DOADO[0]
                         net (fo=5, routed)           2.545    11.182    RAM_i/int_mem_out[2]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  RAM_i/odata[10]_i_21/O
                         net (fo=8, routed)           0.566    11.872    RAM_i/odata[10]_i_21_n_0
    SLICE_X10Y113        LUT6 (Prop_lut6_I3_O)        0.124    11.996 r  RAM_i/odata[10]_i_8/O
                         net (fo=9, routed)           0.656    12.652    RAM_i/odata[10]_i_8_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I0_O)        0.124    12.776 f  RAM_i/odata[4]_i_22/O
                         net (fo=1, routed)           0.600    13.376    RAM_i/odata[4]_i_22_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.124    13.500 f  RAM_i/odata[4]_i_5/O
                         net (fo=3, routed)           0.997    14.497    RAM_i/odata[4]_i_5_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.621 r  RAM_i/odata[10]_i_4/O
                         net (fo=5, routed)           0.485    15.106    RAM_i/odata[10]_i_4_n_0
    SLICE_X11Y117        LUT5 (Prop_lut5_I2_O)        0.118    15.224 r  RAM_i/odata[8]_i_1/O
                         net (fo=1, routed)           0.000    15.224    Volume_Manager_i/D[8]
    SLICE_X11Y117        FDCE                                         r  Volume_Manager_i/odata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.503    14.925    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y117        FDCE                                         r  Volume_Manager_i/odata_reg[8]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X11Y117        FDCE (Setup_fdce_C_D)        0.075    15.224    Volume_Manager_i/odata_reg[8]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -15.224    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 4.041ns (41.046%)  route 5.804ns (58.954%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.672     5.275    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_i/memory_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  RAM_i/memory_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    RAM_i/memory_reg_0_2_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  RAM_i/memory_reg_1_2/DOADO[0]
                         net (fo=5, routed)           2.545    11.182    RAM_i/int_mem_out[2]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  RAM_i/odata[10]_i_21/O
                         net (fo=8, routed)           0.566    11.872    RAM_i/odata[10]_i_21_n_0
    SLICE_X10Y113        LUT6 (Prop_lut6_I3_O)        0.124    11.996 r  RAM_i/odata[10]_i_8/O
                         net (fo=9, routed)           0.656    12.652    RAM_i/odata[10]_i_8_n_0
    SLICE_X15Y115        LUT4 (Prop_lut4_I0_O)        0.124    12.776 f  RAM_i/odata[4]_i_22/O
                         net (fo=1, routed)           0.600    13.376    RAM_i/odata[4]_i_22_n_0
    SLICE_X12Y115        LUT6 (Prop_lut6_I1_O)        0.124    13.500 f  RAM_i/odata[4]_i_5/O
                         net (fo=3, routed)           0.997    14.497    RAM_i/odata[4]_i_5_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.621 r  RAM_i/odata[10]_i_4/O
                         net (fo=5, routed)           0.375    14.996    RAM_i/odata[10]_i_4_n_0
    SLICE_X11Y116        LUT3 (Prop_lut3_I1_O)        0.124    15.120 r  RAM_i/odata[6]_i_1/O
                         net (fo=1, routed)           0.000    15.120    Volume_Manager_i/D[6]
    SLICE_X11Y116        FDCE                                         r  Volume_Manager_i/odata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.504    14.926    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y116        FDCE                                         r  Volume_Manager_i/odata_reg[6]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.031    15.181    Volume_Manager_i/odata_reg[6]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -15.120    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 3.917ns (42.573%)  route 5.284ns (57.427%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.857     5.459    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y30         RAMB36E1                                     r  RAM_i/memory_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.331 r  RAM_i/memory_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.396    RAM_i/memory_reg_0_1_n_0
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.821 r  RAM_i/memory_reg_1_1/DOADO[0]
                         net (fo=6, routed)           2.569    11.390    RAM_i/int_mem_out[1]
    SLICE_X10Y116        LUT6 (Prop_lut6_I4_O)        0.124    11.514 f  RAM_i/odata[0]_i_11/O
                         net (fo=5, routed)           0.991    12.505    RAM_i/odata[0]_i_11_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I1_O)        0.124    12.629 r  RAM_i/odata[4]_i_20/O
                         net (fo=1, routed)           0.549    13.178    RAM_i/odata[4]_i_20_n_0
    SLICE_X11Y115        LUT6 (Prop_lut6_I5_O)        0.124    13.302 f  RAM_i/odata[4]_i_4/O
                         net (fo=4, routed)           0.706    14.009    RAM_i/odata[4]_i_4_n_0
    SLICE_X10Y115        LUT5 (Prop_lut5_I0_O)        0.124    14.133 r  RAM_i/odata[5]_i_3/O
                         net (fo=1, routed)           0.403    14.536    RAM_i/odata[5]_i_3_n_0
    SLICE_X11Y116        LUT3 (Prop_lut3_I1_O)        0.124    14.660 r  RAM_i/odata[5]_i_1/O
                         net (fo=1, routed)           0.000    14.660    Volume_Manager_i/D[5]
    SLICE_X11Y116        FDCE                                         r  Volume_Manager_i/odata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.504    14.926    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y116        FDCE                                         r  Volume_Manager_i/odata_reg[5]/C
                         clock pessimism              0.188    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.032    15.111    Volume_Manager_i/odata_reg[5]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.660    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.490ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 3.917ns (41.993%)  route 5.411ns (58.007%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.672     5.275    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_i/memory_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  RAM_i/memory_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    RAM_i/memory_reg_0_2_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  RAM_i/memory_reg_1_2/DOADO[0]
                         net (fo=5, routed)           2.545    11.182    RAM_i/int_mem_out[2]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  RAM_i/odata[10]_i_21/O
                         net (fo=8, routed)           0.554    11.860    RAM_i/odata[10]_i_21_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.984 f  RAM_i/odata[10]_i_7/O
                         net (fo=5, routed)           0.684    12.668    RAM_i/odata[10]_i_7_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.792 r  RAM_i/odata[4]_i_12/O
                         net (fo=1, routed)           0.426    13.218    RAM_i/odata[4]_i_12_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I1_O)        0.124    13.342 r  RAM_i/odata[4]_i_3/O
                         net (fo=6, routed)           0.618    13.959    RAM_i/odata[4]_i_3_n_0
    SLICE_X11Y115        LUT3 (Prop_lut3_I0_O)        0.124    14.083 r  RAM_i/odata[1]_i_1/O
                         net (fo=1, routed)           0.519    14.603    Volume_Manager_i/D[1]
    SLICE_X11Y115        FDCE                                         r  Volume_Manager_i/odata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.505    14.927    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y115        FDCE                                         r  Volume_Manager_i/odata_reg[1]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X11Y115        FDCE (Setup_fdce_C_D)       -0.058    15.093    Volume_Manager_i/odata_reg[1]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.603    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 3.917ns (42.714%)  route 5.253ns (57.286%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.672     5.275    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_i/memory_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  RAM_i/memory_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    RAM_i/memory_reg_0_2_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  RAM_i/memory_reg_1_2/DOADO[0]
                         net (fo=5, routed)           2.545    11.182    RAM_i/int_mem_out[2]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  RAM_i/odata[10]_i_21/O
                         net (fo=8, routed)           0.554    11.860    RAM_i/odata[10]_i_21_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.984 f  RAM_i/odata[10]_i_7/O
                         net (fo=5, routed)           0.684    12.668    RAM_i/odata[10]_i_7_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.792 r  RAM_i/odata[4]_i_12/O
                         net (fo=1, routed)           0.426    13.218    RAM_i/odata[4]_i_12_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I1_O)        0.124    13.342 r  RAM_i/odata[4]_i_3/O
                         net (fo=6, routed)           0.980    14.321    RAM_i/odata[4]_i_3_n_0
    SLICE_X11Y114        LUT4 (Prop_lut4_I0_O)        0.124    14.445 r  RAM_i/odata[2]_i_1/O
                         net (fo=1, routed)           0.000    14.445    Volume_Manager_i/D[2]
    SLICE_X11Y114        FDCE                                         r  Volume_Manager_i/odata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.506    14.928    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y114        FDCE                                         r  Volume_Manager_i/odata_reg[2]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X11Y114        FDCE (Setup_fdce_C_D)        0.031    15.183    Volume_Manager_i/odata_reg[2]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.445    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 RAM_i/memory_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Volume_Manager_i/odata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 3.945ns (42.888%)  route 5.253ns (57.112%))
  Logic Levels:           6  (LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.672     5.275    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y28         RAMB36E1                                     r  RAM_i/memory_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.147 r  RAM_i/memory_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.212    RAM_i/memory_reg_0_2_n_0
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.637 r  RAM_i/memory_reg_1_2/DOADO[0]
                         net (fo=5, routed)           2.545    11.182    RAM_i/int_mem_out[2]
    SLICE_X11Y113        LUT6 (Prop_lut6_I4_O)        0.124    11.306 r  RAM_i/odata[10]_i_21/O
                         net (fo=8, routed)           0.554    11.860    RAM_i/odata[10]_i_21_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.984 f  RAM_i/odata[10]_i_7/O
                         net (fo=5, routed)           0.684    12.668    RAM_i/odata[10]_i_7_n_0
    SLICE_X10Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.792 r  RAM_i/odata[4]_i_12/O
                         net (fo=1, routed)           0.426    13.218    RAM_i/odata[4]_i_12_n_0
    SLICE_X10Y116        LUT6 (Prop_lut6_I1_O)        0.124    13.342 r  RAM_i/odata[4]_i_3/O
                         net (fo=6, routed)           0.980    14.321    RAM_i/odata[4]_i_3_n_0
    SLICE_X11Y114        LUT5 (Prop_lut5_I1_O)        0.152    14.473 r  RAM_i/odata[3]_i_1/O
                         net (fo=1, routed)           0.000    14.473    Volume_Manager_i/D[3]
    SLICE_X11Y114        FDCE                                         r  Volume_Manager_i/odata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.506    14.928    Volume_Manager_i/clk_IBUF_BUFG
    SLICE_X11Y114        FDCE                                         r  Volume_Manager_i/odata_reg[3]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X11Y114        FDCE (Setup_fdce_C_D)        0.075    15.227    Volume_Manager_i/odata_reg[3]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -14.473    
  -------------------------------------------------------------------
                         slack                                  0.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_0_9/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.787%)  route 0.276ns (66.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.559     1.478    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  cpt_0_44099_i/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cpt_0_44099_i/count_reg[0]/Q
                         net (fo=23, routed)          0.276     1.896    RAM_i/ADDRARDADDR[0]
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_i/memory_reg_0_9/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.867     2.032    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_i/memory_reg_0_9/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.736    RAM_i/memory_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 full_UART_recv_i/receiver/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_UART_recv_i/receiver/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.977%)  route 0.125ns (47.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  full_UART_recv_i/receiver/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  full_UART_recv_i/receiver/shift_reg[4]/Q
                         net (fo=2, routed)           0.125     1.753    full_UART_recv_i/receiver/shift[4]
    SLICE_X10Y110        FDRE                                         r  full_UART_recv_i/receiver/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.838     2.003    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  full_UART_recv_i/receiver/shift_reg[3]/C
                         clock pessimism             -0.479     1.523    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.063     1.586    full_UART_recv_i/receiver/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 full_UART_recv_i/receiver/dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_UART_recv_i/merger/MERGED_DATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.282%)  route 0.344ns (67.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.568     1.487    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  full_UART_recv_i/receiver/dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  full_UART_recv_i/receiver/dat_reg[3]/Q
                         net (fo=1, routed)           0.344     1.995    full_UART_recv_i/merger/Q[3]
    SLICE_X8Y97          FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.847     2.012    full_UART_recv_i/merger/clk_IBUF_BUFG
    SLICE_X8Y97          FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[11]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDCE (Hold_fdce_C_D)         0.059     1.825    full_UART_recv_i/merger/MERGED_DATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 full_UART_recv_i/receiver/dat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_UART_recv_i/merger/MERGED_DATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.565     1.484    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  full_UART_recv_i/receiver/dat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_fdre_C_Q)         0.164     1.648 r  full_UART_recv_i/receiver/dat_reg[1]/Q
                         net (fo=1, routed)           0.115     1.764    full_UART_recv_i/merger/Q[1]
    SLICE_X9Y114         FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.835     2.000    full_UART_recv_i/merger/clk_IBUF_BUFG
    SLICE_X9Y114         FDCE                                         r  full_UART_recv_i/merger/MERGED_DATA_reg[9]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X9Y114         FDCE (Hold_fdce_C_D)         0.070     1.590    full_UART_recv_i/merger/MERGED_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 full_UART_recv_i/receiver/shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_UART_recv_i/receiver/dat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  full_UART_recv_i/receiver/shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  full_UART_recv_i/receiver/shift_reg[5]/Q
                         net (fo=2, routed)           0.119     1.746    full_UART_recv_i/receiver/shift[5]
    SLICE_X9Y112         FDRE                                         r  full_UART_recv_i/receiver/dat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.836     2.001    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  full_UART_recv_i/receiver/dat_reg[5]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.070     1.570    full_UART_recv_i/receiver/dat_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 full_UART_recv_i/receiver/shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_UART_recv_i/receiver/dat_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  full_UART_recv_i/receiver/shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  full_UART_recv_i/receiver/shift_reg[7]/Q
                         net (fo=2, routed)           0.122     1.750    full_UART_recv_i/receiver/shift[7]
    SLICE_X9Y112         FDRE                                         r  full_UART_recv_i/receiver/dat_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.836     2.001    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  full_UART_recv_i/receiver/dat_reg[7]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X9Y112         FDRE (Hold_fdre_C_D)         0.070     1.570    full_UART_recv_i/receiver/dat_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_0_9/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.118%)  route 0.298ns (67.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.557     1.476    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X13Y123        FDCE                                         r  cpt_0_44099_i/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDCE (Prop_fdce_C_Q)         0.141     1.617 r  cpt_0_44099_i/count_reg[11]/Q
                         net (fo=23, routed)          0.298     1.915    RAM_i/ADDRARDADDR[11]
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_i/memory_reg_0_9/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.867     2.032    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_i/memory_reg_0_9/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.736    RAM_i/memory_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_0_9/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.258%)  route 0.296ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.556     1.475    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X13Y124        FDCE                                         r  cpt_0_44099_i/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  cpt_0_44099_i/count_reg[15]/Q
                         net (fo=23, routed)          0.296     1.913    RAM_i/ADDRARDADDR[15]
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_i/memory_reg_0_9/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.867     2.032    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_i/memory_reg_0_9/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.733    RAM_i/memory_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 full_UART_recv_i/receiver/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full_UART_recv_i/receiver/dat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.567     1.486    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  full_UART_recv_i/receiver/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  full_UART_recv_i/receiver/shift_reg[4]/Q
                         net (fo=2, routed)           0.128     1.756    full_UART_recv_i/receiver/shift[4]
    SLICE_X9Y109         FDRE                                         r  full_UART_recv_i/receiver/dat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.839     2.004    full_UART_recv_i/receiver/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  full_UART_recv_i/receiver/dat_reg[4]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.070     1.573    full_UART_recv_i/receiver/dat_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 cpt_0_44099_i/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_i/memory_reg_0_9/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.134%)  route 0.312ns (68.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.559     1.478    cpt_0_44099_i/clk_IBUF_BUFG
    SLICE_X13Y121        FDCE                                         r  cpt_0_44099_i/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y121        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  cpt_0_44099_i/count_reg[2]/Q
                         net (fo=23, routed)          0.312     1.931    RAM_i/ADDRARDADDR[2]
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_i/memory_reg_0_9/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.867     2.032    RAM_i/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  RAM_i/memory_reg_0_9/CLKARDCLK
                         clock pessimism             -0.479     1.553    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.736    RAM_i/memory_reg_0_9
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y18   RAM_i/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y20   RAM_i/memory_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y22   RAM_i/memory_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y31   RAM_i/memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15   RAM_i/memory_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22   RAM_i/memory_reg_1_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y30   RAM_i/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14   RAM_i/memory_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21   RAM_i/memory_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17   RAM_i/memory_reg_1_10/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y116  Volume_Manager_i/odata_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y116  Volume_Manager_i/odata_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y116  Volume_Manager_i/odata_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y115   counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y113   full_UART_recv_i/receiver/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y113   full_UART_recv_i/receiver/cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y113   full_UART_recv_i/receiver/nbbits_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y123   CE_gen_44100_i/count_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y123  CE_gen_44100_i/count_reg[21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y123  CE_gen_44100_i/count_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y122  CE_gen_44100_i/count_reg[23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y123  CE_gen_44100_i/count_reg[24]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y123   CE_gen_44100_i/count_reg[25]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y123  CE_gen_44100_i/count_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y123   CE_gen_44100_i/count_reg[27]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y123   CE_gen_44100_i/count_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y123  CE_gen_44100_i/count_reg[29]/C



