Analysis & Synthesis report for SystolicArray_SV
Sun Jun 22 16:09:18 2025
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |de10_standard_top|uart_image_controller:main_controller|response_data
 12. State Machine - |de10_standard_top|uart_image_controller:main_controller|uart_state
 13. State Machine - |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|current_state
 14. State Machine - |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst|state
 15. State Machine - |de10_standard_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated
 22. Parameter Settings for User Entity Instance: uart_image_controller:main_controller
 23. Parameter Settings for User Entity Instance: uart_image_controller:main_controller|uart_transmitter:uart_tx_inst
 24. Parameter Settings for User Entity Instance: uart_image_controller:main_controller|uart_receiver:uart_rx_inst
 25. Parameter Settings for User Entity Instance: uart_image_controller:main_controller|image_processor:img_proc_inst
 26. Parameter Settings for User Entity Instance: uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst
 27. Parameter Settings for User Entity Instance: uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe"
 31. Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe"
 32. Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe"
 33. Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe"
 34. Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst"
 35. Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst"
 36. Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst"
 37. Port Connectivity Checks: "uart_image_controller:main_controller"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 22 16:09:18 2025          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; SystolicArray_SV                               ;
; Top-level Entity Name           ; de10_standard_top                              ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1896                                           ;
; Total pins                      ; 12                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 262,144                                        ;
; Total DSP Blocks                ; 21                                             ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; de10_standard_top  ; SystolicArray_SV   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; processing_element.sv            ; yes             ; User SystemVerilog HDL File            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/processing_element.sv    ;         ;
; systolic_array.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array.sv        ;         ;
; image_processor.sv               ; yes             ; User SystemVerilog HDL File            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv       ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v                    ;         ;
; memory_wrapper.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_wrapper.sv        ;         ;
; uart_image_controller.sv         ; yes             ; User SystemVerilog HDL File            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv ;         ;
; uart_receiver.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_receiver.sv         ;         ;
; uart_transmitter.sv              ; yes             ; User SystemVerilog HDL File            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_transmitter.sv      ;         ;
; de10_standard_top.sv             ; yes             ; User SystemVerilog HDL File            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_standard_top.sv     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_m0r1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/db/altsyncram_m0r1.tdf   ;         ;
; data.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/data.mif                 ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimate of Logic utilization (ALMs needed) ; 1511            ;
;                                             ;                 ;
; Combinational ALUT usage for logic          ; 2445            ;
;     -- 7 input functions                    ; 38              ;
;     -- 6 input functions                    ; 326             ;
;     -- 5 input functions                    ; 315             ;
;     -- 4 input functions                    ; 422             ;
;     -- <=3 input functions                  ; 1344            ;
;                                             ;                 ;
; Dedicated logic registers                   ; 1896            ;
;                                             ;                 ;
; I/O pins                                    ; 12              ;
; Total MLAB memory bits                      ; 0               ;
; Total block memory bits                     ; 262144          ;
;                                             ;                 ;
; Total DSP Blocks                            ; 21              ;
;                                             ;                 ;
; Maximum fan-out node                        ; clk_50mhz~input ;
; Maximum fan-out                             ; 1928            ;
; Total fan-out                               ; 17504           ;
; Average fan-out                             ; 3.96            ;
+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                           ; Entity Name           ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |de10_standard_top                                      ; 2445 (0)            ; 1896 (2)                  ; 262144            ; 21         ; 12   ; 0            ; |de10_standard_top                                                                                                                                                                            ; de10_standard_top     ; work         ;
;    |uart_image_controller:main_controller|              ; 2445 (71)           ; 1894 (35)                 ; 262144            ; 21         ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller                                                                                                                                      ; uart_image_controller ; work         ;
;       |image_processor:img_proc_inst|                   ; 2288 (996)          ; 1787 (563)                ; 262144            ; 21         ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst                                                                                                        ; image_processor       ; work         ;
;          |memory_wrapper:mem_inst|                      ; 81 (81)             ; 21 (21)                   ; 262144            ; 0          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst                                                                                ; memory_wrapper        ; work         ;
;             |ram:ip_ram_inst|                           ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst                                                                ; ram                   ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component                                ; altsyncram            ; work         ;
;                   |altsyncram_m0r1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated ; altsyncram_m0r1       ; work         ;
;          |systolic_array:sa_inst|                       ; 1211 (488)          ; 1203 (533)                ; 0                 ; 16         ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst                                                                                 ; systolic_array        ; work         ;
;             |processing_element:pe_row[0].pe_col[0].pe| ; 75 (75)             ; 70 (70)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[0].pe_col[1].pe| ; 44 (44)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[0].pe_col[2].pe| ; 44 (44)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[0].pe_col[3].pe| ; 44 (44)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[1].pe_col[0].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[1].pe_col[1].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[1].pe_col[2].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[1].pe_col[3].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[2].pe_col[0].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[2].pe_col[1].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[2].pe_col[2].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[2].pe_col[3].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[3].pe_col[0].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[3].pe_col[1].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[3].pe_col[2].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe                                       ; processing_element    ; work         ;
;             |processing_element:pe_row[3].pe_col[3].pe| ; 43 (43)             ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe                                       ; processing_element    ; work         ;
;       |uart_receiver:uart_rx_inst|                      ; 52 (52)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst                                                                                                           ; uart_receiver         ; work         ;
;       |uart_transmitter:uart_tx_inst|                   ; 34 (34)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |de10_standard_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst                                                                                                        ; uart_transmitter      ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                                                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+
; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 32           ; --           ; --           ; 262144 ; data.mif ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 7           ;
; Independent 18x18 plus 36       ; 12          ;
; Sum of two 18x18                ; 2           ;
; Total number of DSP blocks      ; 21          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 16          ;
; Fixed Point Unsigned Multiplier ; 7           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst ; ram.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_standard_top|uart_image_controller:main_controller|response_data                                                                                        ;
+-------------------------+-------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+
; Name                    ; response_data.RSP_ERROR ; response_data.RSP_DONE ; response_data.RSP_BUSY ; response_data.RSP_ACK ; response_data.00000000 ; response_data.RSP_PONG ;
+-------------------------+-------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+
; response_data.00000000  ; 0                       ; 0                      ; 0                      ; 0                     ; 0                      ; 0                      ;
; response_data.RSP_ACK   ; 0                       ; 0                      ; 0                      ; 1                     ; 1                      ; 0                      ;
; response_data.RSP_BUSY  ; 0                       ; 0                      ; 1                      ; 0                     ; 1                      ; 0                      ;
; response_data.RSP_DONE  ; 0                       ; 1                      ; 0                      ; 0                     ; 1                      ; 0                      ;
; response_data.RSP_ERROR ; 1                       ; 0                      ; 0                      ; 0                     ; 1                      ; 0                      ;
; response_data.RSP_PONG  ; 0                       ; 0                      ; 0                      ; 0                     ; 1                      ; 1                      ;
+-------------------------+-------------------------+------------------------+------------------------+-----------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_standard_top|uart_image_controller:main_controller|uart_state                                                                                                                                                                    ;
+-----------------------------+-------------------------+----------------------------+-----------------------------+-----------------------------+--------------------------+----------------------------+----------------------+------------------------+
; Name                        ; uart_state.SEND_RESULTS ; uart_state.WAIT_PROCESSING ; uart_state.START_PROCESSING ; uart_state.WAIT_TX_COMPLETE ; uart_state.SEND_RESPONSE ; uart_state.PROCESS_COMMAND ; uart_state.UART_IDLE ; uart_state.ERROR_STATE ;
+-----------------------------+-------------------------+----------------------------+-----------------------------+-----------------------------+--------------------------+----------------------------+----------------------+------------------------+
; uart_state.UART_IDLE        ; 0                       ; 0                          ; 0                           ; 0                           ; 0                        ; 0                          ; 0                    ; 0                      ;
; uart_state.PROCESS_COMMAND  ; 0                       ; 0                          ; 0                           ; 0                           ; 0                        ; 1                          ; 1                    ; 0                      ;
; uart_state.SEND_RESPONSE    ; 0                       ; 0                          ; 0                           ; 0                           ; 1                        ; 0                          ; 1                    ; 0                      ;
; uart_state.WAIT_TX_COMPLETE ; 0                       ; 0                          ; 0                           ; 1                           ; 0                        ; 0                          ; 1                    ; 0                      ;
; uart_state.START_PROCESSING ; 0                       ; 0                          ; 1                           ; 0                           ; 0                        ; 0                          ; 1                    ; 0                      ;
; uart_state.WAIT_PROCESSING  ; 0                       ; 1                          ; 0                           ; 0                           ; 0                        ; 0                          ; 1                    ; 0                      ;
; uart_state.SEND_RESULTS     ; 1                       ; 0                          ; 0                           ; 0                           ; 0                        ; 0                          ; 1                    ; 0                      ;
; uart_state.ERROR_STATE      ; 0                       ; 0                          ; 0                           ; 0                           ; 0                        ; 0                          ; 1                    ; 1                      ;
+-----------------------------+-------------------------+----------------------------+-----------------------------+-----------------------------+--------------------------+----------------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|current_state                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------+--------------------------+---------------------------------------+--------------------------+----------------------------------+-------------------------------+-----------------------------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------------+-----------------------------------+-----------------------------------+--------------------+
; Name                                  ; current_state.DONE_STATE ; current_state.WRITE_OUTPUT_DIMENSIONS ; current_state.NEXT_BLOCK ; current_state.WRITE_OUTPUT_BLOCK ; current_state.WAIT_PROCESSING ; current_state.PROCESS_BLOCK ; current_state.WAIT_INPUT_BLOCK ; current_state.READ_INPUT_BLOCK ; current_state.WAIT_WEIGHTS_DATA ; current_state.LOAD_WEIGHTS_DATA ; current_state.WAIT_WEIGHTS_DIM ; current_state.LOAD_WEIGHTS ; current_state.WAIT_IMG_DIMENSIONS ; current_state.READ_IMG_DIMENSIONS ; current_state.IDLE ;
+---------------------------------------+--------------------------+---------------------------------------+--------------------------+----------------------------------+-------------------------------+-----------------------------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------------+-----------------------------------+-----------------------------------+--------------------+
; current_state.IDLE                    ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 0                  ;
; current_state.READ_IMG_DIMENSIONS     ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 1                                 ; 1                  ;
; current_state.WAIT_IMG_DIMENSIONS     ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 1                                 ; 0                                 ; 1                  ;
; current_state.LOAD_WEIGHTS            ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 1                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.WAIT_WEIGHTS_DIM        ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 1                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.LOAD_WEIGHTS_DATA       ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 1                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.WAIT_WEIGHTS_DATA       ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 1                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.READ_INPUT_BLOCK        ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 1                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.WAIT_INPUT_BLOCK        ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 1                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.PROCESS_BLOCK           ; 0                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 1                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.WAIT_PROCESSING         ; 0                        ; 0                                     ; 0                        ; 0                                ; 1                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.WRITE_OUTPUT_BLOCK      ; 0                        ; 0                                     ; 0                        ; 1                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.NEXT_BLOCK              ; 0                        ; 0                                     ; 1                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.WRITE_OUTPUT_DIMENSIONS ; 0                        ; 1                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
; current_state.DONE_STATE              ; 1                        ; 0                                     ; 0                        ; 0                                ; 0                             ; 0                           ; 0                              ; 0                              ; 0                               ; 0                               ; 0                              ; 0                          ; 0                                 ; 0                                 ; 1                  ;
+---------------------------------------+--------------------------+---------------------------------------+--------------------------+----------------------------------+-------------------------------+-----------------------------+--------------------------------+--------------------------------+---------------------------------+---------------------------------+--------------------------------+----------------------------+-----------------------------------+-----------------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst|state ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------------+
; Name            ; state.STOP_BIT ; state.DATA_BITS ; state.START_BIT ; state.IDLE ; state.CLEANUP         ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------------+
; state.IDLE      ; 0              ; 0               ; 0               ; 0          ; 0                     ;
; state.START_BIT ; 0              ; 0               ; 1               ; 1          ; 0                     ;
; state.DATA_BITS ; 0              ; 1               ; 0               ; 1          ; 0                     ;
; state.STOP_BIT  ; 1              ; 0               ; 0               ; 1          ; 0                     ;
; state.CLEANUP   ; 0              ; 0               ; 0               ; 1          ; 1                     ;
+-----------------+----------------+-----------------+-----------------+------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |de10_standard_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|state ;
+---------------+------------+------------+-------------+------------+-----------------------------------------+
; Name          ; state.STOP ; state.DATA ; state.START ; state.IDLE ; state.CLEANUP                           ;
+---------------+------------+------------+-------------+------------+-----------------------------------------+
; state.IDLE    ; 0          ; 0          ; 0           ; 0          ; 0                                       ;
; state.START   ; 0          ; 0          ; 1           ; 1          ; 0                                       ;
; state.DATA    ; 0          ; 1          ; 0           ; 1          ; 0                                       ;
; state.STOP    ; 1          ; 0          ; 0           ; 1          ; 0                                       ;
; state.CLEANUP ; 0          ; 0          ; 0           ; 1          ; 1                                       ;
+---------------+------------+------------+-------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_image_controller:main_controller|image_processor:img_proc_inst|block_row[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|block_col[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|pixels_per_row[1]                                                                        ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|pixels_per_row[0]                                                                   ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[31]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[31] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[30]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[29]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[29] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[28]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[28] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[27]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[27] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[26]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[26] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[25]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[25] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[24]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[24] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[23]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[23] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[22]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[22] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[21]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[21] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[20]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[20] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[19]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[19] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[18]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[18] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[17]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[17] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[16]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[16] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[15]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[15] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[14]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[14] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[13]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[13] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[12]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[12] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[11]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[11] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[10]      ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[10] ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[9]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[9]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[8]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[8]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[7]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[7]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[6]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[6]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[5]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[5]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[4]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[4]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[3]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[3]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[2]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[2]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[1]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|mac_operations[0]       ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[0]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|input_block[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[1].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[2].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|weight_reg[7..9,11..15] ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[3].pe|weight_reg[10]     ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[3][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[2][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[1][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][0][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][1][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][2][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][11]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][12]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][13]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][14]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][15]                                                                    ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][7]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][8]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][9]                                                                     ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|weight_data[0][3][10]                                                               ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_be[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_addr[0][0]                                             ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_addr[0][1]                                             ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_addr[1][0]                                             ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_addr[1][1]                                             ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|pixels_per_row[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][0][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][0][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][0][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][0][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][0][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][0][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][0][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][0][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][3][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][3][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][3][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][3][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][0][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][0][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][0][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][0][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][1][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][1][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][1][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][1][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][1][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][1][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][1][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][1][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][1][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][1][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][1][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][1][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][2][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][2][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][2][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][2][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][2][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][2][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][2][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][2][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][2][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][2][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][2][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[1][2][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][3][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][3][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][3][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[2][3][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][3][29]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][3][31]                                      ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][3][30]                                           ; Merged with uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[3][3][31]                                      ;
; uart_image_controller:main_controller|response_data~8                                                                                                        ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|response_data~9                                                                                                        ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|response_data~10                                                                                                       ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|response_data~12                                                                                                       ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|response_data~13                                                                                                       ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|response_data~15                                                                                                       ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|uart_state~11                                                                                                          ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|uart_state~12                                                                                                          ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|uart_state~13                                                                                                          ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|current_state~4                                                                          ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|current_state~5                                                                          ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|current_state~6                                                                          ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|current_state~7                                                                          ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|uart_receiver:uart_rx_inst|state~7                                                                                     ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|uart_receiver:uart_rx_inst|state~8                                                                                     ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|state~9                                                                                  ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|state~10                                                                                 ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|response_data.RSP_ERROR                                                                                                ; Lost fanout                                                                                                                                                         ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe|mac_operations[30,31]   ; Lost fanout                                                                                                                                                         ;
; Total Number of Removed Registers = 920                                                                                                                      ;                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                            ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------+
; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_be[0] ; Stuck at GND              ; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_be[1],      ;
;                                                                                                             ; due to stuck port data_in ; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_addr[1][0], ;
;                                                                                                             ;                           ; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|read_pipe_addr[1][1]  ;
; uart_image_controller:main_controller|image_processor:img_proc_inst|block_row[1]                            ; Stuck at GND              ; uart_image_controller:main_controller|image_processor:img_proc_inst|pixels_per_row[0]                             ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                   ;
; uart_image_controller:main_controller|response_data~8                                                       ; Lost Fanouts              ; uart_image_controller:main_controller|response_data.RSP_ERROR                                                     ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1896  ;
; Number of registers using Synchronous Clear  ; 283   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 1280  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1802  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; reset_ff2                              ; 1388    ;
; reset_ff1                              ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|write_request_pending                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|last_command[5]                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst|baud_counter[10]                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|baud_counter[7]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|shift_reg[0]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst|data_out[1]                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[3][3][2]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[3][2][1]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[2][3][5]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[2][2][5]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[1][3][1]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[1][2][2]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[0][3][2]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[0][2][6]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[3][1][3]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[2][1][4]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[1][1][4]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[0][1][4]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[3][0][0]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[2][0][3]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[1][0][4]                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|output_block[0][0][6]                                                            ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[0][3][7]                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[0][3][5]                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[0][2][17]                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[0][2][0]                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[0][1][15]                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[0][1][3]                                    ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[0][0][31]                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|result_buffer[0][0][3]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|reset_counter[6]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst|data_valid                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|cycle_count[1]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|weight_load_count[0]                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst|bit_counter[1]                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|bit_counter[1]                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|pixels_per_row[4]                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|result_counter[2]                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|pixel_col[6]                                                                     ;
; 13:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|tx_data[4]                                                                                                     ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|pixel_row[2]                                                                     ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|tx_data[1]                                                                                                     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 21 LEs               ; 9 LEs                  ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|tx_data[6]                                                                                                     ;
; 13:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|mem_op_count[2]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|mem_address[0]                                                                   ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|partial_out[26] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe|partial_out[2]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|partial_out[21] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe|partial_out[2]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|partial_out[27] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[3].pe|partial_out[4]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|partial_out[7]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[2].pe|partial_out[2]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|partial_out[19] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[3].pe|partial_out[5]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|partial_out[31] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[2].pe|partial_out[0]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|partial_out[28] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe|partial_out[1]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|partial_out[24] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[1].pe|partial_out[2]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|partial_out[9]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[1].pe|partial_out[2]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|partial_out[27] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe|partial_out[0]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|partial_out[23] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[2].pe_col[0].pe|partial_out[6]  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|partial_out[26] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[1].pe_col[0].pe|partial_out[5]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|mem_write_data                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|pe_input[2][0][0]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|pe_input[0][0][1]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|pe_input[3][0][2]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|pe_input[1][0][0]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|input_block                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|Selector81                                                                       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|mem_write_data                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|mem_write_data                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|mem_write_data                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|mem_write_data                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|state                                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst|state                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|uart_receiver:uart_rx_inst|state                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|uart_transmitter:uart_tx_inst|state                                                                            ;
; 259:1              ; 2 bits    ; 344 LEs       ; 28 LEs               ; 316 LEs                ; No         ; |de10_standard_top|uart_image_controller:main_controller|response_data                                                                                                  ;
; 260:1              ; 2 bits    ; 346 LEs       ; 28 LEs               ; 318 LEs                ; No         ; |de10_standard_top|uart_image_controller:main_controller|response_data                                                                                                  ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; No         ; |de10_standard_top|uart_image_controller:main_controller|uart_state                                                                                                     ;
; 17:1               ; 4 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; No         ; |de10_standard_top|uart_image_controller:main_controller|image_processor:img_proc_inst|Selector52                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_image_controller:main_controller ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                         ;
; BAUD_RATE      ; 9600     ; Signed Integer                                         ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_image_controller:main_controller|uart_transmitter:uart_tx_inst ;
+----------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                                       ;
; BAUD_RATE      ; 9600     ; Signed Integer                                                                       ;
+----------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_image_controller:main_controller|uart_receiver:uart_rx_inst ;
+----------------+----------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                              ;
+----------------+----------+-----------------------------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                                    ;
; BAUD_RATE      ; 9600     ; Signed Integer                                                                    ;
+----------------+----------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_image_controller:main_controller|image_processor:img_proc_inst ;
+----------------+----------------------------------+--------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------+
; DATA_WIDTH     ; 16                               ; Signed Integer                                               ;
; RESULT_WIDTH   ; 32                               ; Signed Integer                                               ;
; BLOCK_SIZE     ; 4                                ; Signed Integer                                               ;
; ADDRESS_WIDTH  ; 32                               ; Signed Integer                                               ;
; MEM_SIZE       ; 8192                             ; Signed Integer                                               ;
; WEIGHTS_ADDR   ; 00000000000000000000000000000000 ; Unsigned Binary                                              ;
; INPUT_ADDR     ; 00000000000000000000000000100000 ; Unsigned Binary                                              ;
; OUTPUT_ADDR    ; 00000000000000000001000000000000 ; Unsigned Binary                                              ;
+----------------+----------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                  ;
; ADDRESS_WIDTH  ; 32    ; Signed Integer                                                                                                  ;
; MEM_SIZE       ; 8192  ; Signed Integer                                                                                                  ;
; READ_LATENCY   ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                      ;
; INIT_FILE                          ; data.mif             ; Untyped                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_m0r1      ; Untyped                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; SIZE           ; 4     ; Signed Integer                                                                                                 ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                 ;
; RESULT_WIDTH   ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                           ;
; Entity Instance                           ; uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[3].pe" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; partial_in ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[2].pe" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; partial_in ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[1].pe" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; partial_in ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[3].pe_col[0].pe" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; partial_in ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst"             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+
; output_data[0][0][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[0][1][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[0][2][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[0][3][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[1][0][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[1][1][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[1][2][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[1][3][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[2][0][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[2][1][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[2][2][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[2][3][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[3][0][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[3][1][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[3][2][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_data[3][3][31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+
; be   ; Input ; Info     ; Stuck at GND                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_image_controller:main_controller|image_processor:img_proc_inst"                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_width             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_height            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_block_row         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_block_col         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; processing_complete     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; total_mem_accesses      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; total_bytes_transferred ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_image_controller:main_controller"                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; last_command         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; last_response        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; communication_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1896                        ;
;     CLR               ; 21                          ;
;     ENA               ; 402                         ;
;     ENA CLR           ; 1159                        ;
;     ENA CLR SCLR      ; 100                         ;
;     ENA SCLR          ; 141                         ;
;     SCLR              ; 42                          ;
;     SLD               ; 1                           ;
;     plain             ; 30                          ;
; arriav_lcell_comb     ; 2445                        ;
;     arith             ; 440                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 289                         ;
;         2 data inputs ; 118                         ;
;         4 data inputs ; 32                          ;
;     extend            ; 38                          ;
;         7 data inputs ; 38                          ;
;     normal            ; 1815                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 230                         ;
;         3 data inputs ; 552                         ;
;         4 data inputs ; 390                         ;
;         5 data inputs ; 315                         ;
;         6 data inputs ; 326                         ;
;     shared            ; 152                         ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 88                          ;
; arriav_mac            ; 21                          ;
; boundary_port         ; 12                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 14.60                       ;
; Average LUT depth     ; 4.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Jun 22 16:08:49 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SystolicArray_SV -c SystolicArray_SV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fpga_hc05_top.sv
    Info (12023): Found entity 1: fpga_hc05_top File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/fpga_hc05_top.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file processing_element.sv
    Info (12023): Found entity 1: processing_element File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/processing_element.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file processing_element_tb.sv
    Info (12023): Found entity 1: processing_element_tb File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/processing_element_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file systolic_array.sv
    Info (12023): Found entity 1: systolic_array File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file systolic_array_tb.sv
    Info (12023): Found entity 1: systolic_array_tb File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memory_tb.sv
    Info (12023): Found entity 1: memory_tb File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_tb.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file image_processor.sv
    Info (12023): Found entity 1: image_processor File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file image_processor_tb.sv
    Info (12023): Found entity 1: image_processor_tb File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor_tb.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory_wrapper.sv
    Info (12023): Found entity 1: memory_wrapper File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_wrapper.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file uart_image_controller.sv
    Info (12023): Found entity 1: uart_image_controller File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file uart_receiver.sv
    Info (12023): Found entity 1: uart_receiver File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_receiver.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file uart_transmitter.sv
    Info (12023): Found entity 1: uart_transmitter File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_transmitter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file simple_uart_debug.sv
    Info (12023): Found entity 1: simple_uart_debug File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/simple_uart_debug.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de10_debug_top.sv
    Info (12023): Found entity 1: de10_debug_top File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_debug_top.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_top.sv
    Info (12023): Found entity 1: de10_standard_top File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_standard_top.sv Line: 6
Info (12127): Elaborating entity "de10_standard_top" for the top level hierarchy
Info (12128): Elaborating entity "uart_image_controller" for hierarchy "uart_image_controller:main_controller" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_standard_top.sv Line: 70
Warning (10230): Verilog HDL assignment warning at uart_image_controller.sv(246): truncated value with size 32 to match size of target (3) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv Line: 246
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart_image_controller:main_controller|uart_transmitter:uart_tx_inst" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv Line: 98
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(48): truncated value with size 32 to match size of target (13) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_transmitter.sv Line: 48
Warning (10230): Verilog HDL assignment warning at uart_transmitter.sv(87): truncated value with size 32 to match size of target (3) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_transmitter.sv Line: 87
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart_image_controller:main_controller|uart_receiver:uart_rx_inst" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv Line: 111
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(59): truncated value with size 32 to match size of target (13) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_receiver.sv Line: 59
Warning (10230): Verilog HDL assignment warning at uart_receiver.sv(101): truncated value with size 32 to match size of target (3) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_receiver.sv Line: 101
Info (12128): Elaborating entity "image_processor" for hierarchy "uart_image_controller:main_controller|image_processor:img_proc_inst" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/uart_image_controller.sv Line: 129
Warning (10036): Verilog HDL or VHDL warning at image_processor.sv(90): object "weight_width" assigned a value but never read File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 90
Warning (10036): Verilog HDL or VHDL warning at image_processor.sv(90): object "weight_height" assigned a value but never read File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 90
Warning (10036): Verilog HDL or VHDL warning at image_processor.sv(98): object "byte_index" assigned a value but never read File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 98
Warning (10036): Verilog HDL or VHDL warning at image_processor.sv(133): object "read_wait_count" assigned a value but never read File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 133
Warning (10230): Verilog HDL assignment warning at image_processor.sv(321): truncated value with size 32 to match size of target (8) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 321
Warning (10230): Verilog HDL assignment warning at de10_standard_top.sv(86): truncated value with size 32 to match size of target (16) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/de10_standard_top.sv Line: 86
Warning (10230): Verilog HDL assignment warning at image_processor.sv(341): truncated value with size 32 to match size of target (16) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 341
Warning (10230): Verilog HDL assignment warning at image_processor.sv(346): truncated value with size 32 to match size of target (8) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 346
Warning (10230): Verilog HDL assignment warning at image_processor.sv(350): truncated value with size 32 to match size of target (8) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 350
Warning (10230): Verilog HDL assignment warning at image_processor.sv(380): truncated value with size 32 to match size of target (8) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 380
Warning (10230): Verilog HDL assignment warning at image_processor.sv(384): truncated value with size 32 to match size of target (8) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 384
Warning (10230): Verilog HDL assignment warning at image_processor.sv(421): truncated value with size 32 to match size of target (8) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 421
Info (10264): Verilog HDL Case Statement information at image_processor.sv(281): all case item expressions in this case statement are onehot File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 281
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "input_block" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "weight_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "output_block" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sa_input_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sa_output_data" into its bus
Info (12128): Elaborating entity "memory_wrapper" for hierarchy "uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 160
Warning (10230): Verilog HDL assignment warning at memory_wrapper.sv(194): truncated value with size 32 to match size of target (16) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_wrapper.sv Line: 194
Info (12128): Elaborating entity "ram" for hierarchy "uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/memory_wrapper.sv Line: 242
Info (12128): Elaborating entity "altsyncram" for hierarchy "uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v Line: 92
Info (12130): Elaborated megafunction instantiation "uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v Line: 92
Info (12133): Instantiated megafunction "uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/ram.v Line: 92
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m0r1.tdf
    Info (12023): Found entity 1: altsyncram_m0r1 File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/db/altsyncram_m0r1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m0r1" for hierarchy "uart_image_controller:main_controller|image_processor:img_proc_inst|memory_wrapper:mem_inst|ram:ip_ram_inst|altsyncram:altsyncram_component|altsyncram_m0r1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "systolic_array" for hierarchy "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/image_processor.sv Line: 178
Warning (10230): Verilog HDL assignment warning at systolic_array.sv(126): truncated value with size 32 to match size of target (8) File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array.sv Line: 126
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "weight_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "input_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "output_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pe_input" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pe_partial_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pe_partial_out" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "result_buffer" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pe_mac_ops" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "weight_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "input_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "output_data" into its bus
Info (12128): Elaborating entity "processing_element" for hierarchy "uart_image_controller:main_controller|image_processor:img_proc_inst|systolic_array:sa_inst|processing_element:pe_row[0].pe_col[0].pe" File: C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/systolic_array.sv Line: 57
Info (286030): Timing-Driven Synthesis is running
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/output_files/SystolicArray_SV.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3928 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 3863 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 21 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Sun Jun 22 16:09:18 2025
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Usuario/Desktop/ArregloSistolico_Proyecto2/SystolicArray_SV/output_files/SystolicArray_SV.map.smsg.


