Classic Timing Analyzer report for ALU
Thu Sep 12 14:31:05 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.815 ns   ; A1   ; CO ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 17.815 ns       ; A1   ; CO ;
; N/A   ; None              ; 16.371 ns       ; A1   ; S1 ;
; N/A   ; None              ; 16.329 ns       ; CZ   ; CO ;
; N/A   ; None              ; 16.271 ns       ; B1   ; CO ;
; N/A   ; None              ; 16.174 ns       ; A3   ; CO ;
; N/A   ; None              ; 16.095 ns       ; A2   ; CO ;
; N/A   ; None              ; 15.659 ns       ; A1   ; S2 ;
; N/A   ; None              ; 15.402 ns       ; B2   ; CO ;
; N/A   ; None              ; 15.334 ns       ; A1   ; S4 ;
; N/A   ; None              ; 15.080 ns       ; B4   ; CO ;
; N/A   ; None              ; 14.939 ns       ; B1   ; S1 ;
; N/A   ; None              ; 14.908 ns       ; D2   ; S2 ;
; N/A   ; None              ; 14.871 ns       ; D2   ; CO ;
; N/A   ; None              ; 14.831 ns       ; B3   ; CO ;
; N/A   ; None              ; 14.743 ns       ; D2   ; S1 ;
; N/A   ; None              ; 14.629 ns       ; A2   ; S2 ;
; N/A   ; None              ; 14.413 ns       ; D1   ; CO ;
; N/A   ; None              ; 14.366 ns       ; D1   ; S2 ;
; N/A   ; None              ; 14.239 ns       ; D1   ; S1 ;
; N/A   ; None              ; 14.074 ns       ; A1   ; S3 ;
; N/A   ; None              ; 14.018 ns       ; A3   ; S4 ;
; N/A   ; None              ; 13.945 ns       ; CZ   ; S2 ;
; N/A   ; None              ; 13.938 ns       ; B2   ; S2 ;
; N/A   ; None              ; 13.848 ns       ; CZ   ; S4 ;
; N/A   ; None              ; 13.790 ns       ; B1   ; S4 ;
; N/A   ; None              ; 13.777 ns       ; A4   ; CO ;
; N/A   ; None              ; 13.614 ns       ; A2   ; S4 ;
; N/A   ; None              ; 13.475 ns       ; D2   ; S3 ;
; N/A   ; None              ; 13.448 ns       ; CZ   ; S1 ;
; N/A   ; None              ; 13.307 ns       ; A3   ; S3 ;
; N/A   ; None              ; 12.933 ns       ; D1   ; S3 ;
; N/A   ; None              ; 12.921 ns       ; B2   ; S4 ;
; N/A   ; None              ; 12.827 ns       ; B1   ; S2 ;
; N/A   ; None              ; 12.679 ns       ; D2   ; S4 ;
; N/A   ; None              ; 12.600 ns       ; B4   ; S4 ;
; N/A   ; None              ; 12.588 ns       ; CZ   ; S3 ;
; N/A   ; None              ; 12.530 ns       ; B1   ; S3 ;
; N/A   ; None              ; 12.354 ns       ; A2   ; S3 ;
; N/A   ; None              ; 12.350 ns       ; B3   ; S4 ;
; N/A   ; None              ; 12.221 ns       ; D1   ; S4 ;
; N/A   ; None              ; 12.086 ns       ; B3   ; S3 ;
; N/A   ; None              ; 11.665 ns       ; A4   ; S4 ;
; N/A   ; None              ; 11.661 ns       ; B2   ; S3 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Sep 12 14:31:05 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "A1" to destination pin "CO" is 17.815 ns
    Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_AA10; Fanout = 7; PIN Node = 'A1'
    Info: 2: + IC(7.006 ns) + CELL(0.319 ns) = 8.178 ns; Loc. = LCCOMB_X31_Y33_N6; Fanout = 2; COMB Node = 'Block1:inst|74283:inst1|f74283:sub|104~0'
    Info: 3: + IC(0.321 ns) + CELL(0.545 ns) = 9.044 ns; Loc. = LCCOMB_X31_Y33_N14; Fanout = 1; COMB Node = 'Block1:inst|74283:inst1|f74283:sub|106~0'
    Info: 4: + IC(0.467 ns) + CELL(0.521 ns) = 10.032 ns; Loc. = LCCOMB_X30_Y33_N22; Fanout = 2; COMB Node = 'Block1:inst|74283:inst1|f74283:sub|106~1'
    Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 10.508 ns; Loc. = LCCOMB_X30_Y33_N30; Fanout = 1; COMB Node = 'Block1:inst|74283:inst1|f74283:sub|107~0'
    Info: 6: + IC(0.304 ns) + CELL(0.521 ns) = 11.333 ns; Loc. = LCCOMB_X30_Y33_N24; Fanout = 1; COMB Node = 'inst7'
    Info: 7: + IC(3.506 ns) + CELL(2.976 ns) = 17.815 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'CO'
    Info: Total cell delay = 5.913 ns ( 33.19 % )
    Info: Total interconnect delay = 11.902 ns ( 66.81 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4372 megabytes
    Info: Processing ended: Thu Sep 12 14:31:05 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


