Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb 12 21:32:07 2025
| Host         : C26-5CG2151LB4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab2_control_sets_placed.rpt
| Design       : lab2
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           28 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             108 |           28 |
| Yes          | No                    | No                     |              40 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                                  Enable Signal                                 |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                | datapath/video_inst/Inst_vga/uut1/processQ[8]_i_1__0_n_0           |                1 |              1 |         1.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | reset_n_IBUF                                                                   | datapath/video_inst/Inst_vga/uut2/processQ_reg[5]_0                |                1 |              1 |         1.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | reset_n_IBUF                                                                   | datapath/video_inst/Inst_vga/uut1/processQ_reg[7]_4                |                1 |              1 |         1.00 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/FSM_gray_state[3]_i_1_n_0 |                                                                    |                2 |              4 |         2.00 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/state_reg[0][0]           | datapath/Audio_Codec/initialize_audio/SR[0]                        |                3 |              4 |         1.33 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                | datapath/video_inst/inst_dvid/shift_green[7]_i_1_n_0               |                1 |              5 |         5.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                | datapath/video_inst/inst_dvid/shift_blue[7]_i_1_n_0                |                1 |              5 |         5.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                | datapath/video_inst/inst_dvid/shift_red[7]_i_1_n_0                 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                                  |                                                                                | datapath/Audio_Codec/audio_inout/Cnt_Bclk[4]_i_1_n_0               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/audio_inout/BCLK_Fall_int                                 | datapath/Audio_Codec/initialize_audio/SR[0]                        |                2 |              5 |         2.50 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                | datapath/video_inst/inst_dvid/shift_red[9]_i_1_n_0                 |                2 |              6 |         3.00 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     |                                                                                | datapath/Audio_Codec/initialize_audio/twi_controller/busFreeCnt0_1 |                3 |              7 |         2.33 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt[6]_i_2_n_0         | datapath/Audio_Codec/initialize_audio/twi_controller/sclCnt0_0     |                2 |              7 |         3.50 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/E[0]                      | datapath/Audio_Codec/initialize_audio/SR[0]                        |                2 |              7 |         3.50 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/twi_controller/dataByte[7]_i_1_n_0       |                                                                    |                2 |              8 |         4.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | datapath/video_inst/Inst_vga/uut1/processQ0                                    | datapath/video_inst/Inst_vga/uut1/processQ[8]_i_1__0_n_0           |                2 |              9 |         4.50 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | datapath/video_inst/Inst_vga/uut2/processQ0                                    | datapath/video_inst/Inst_vga/uut2/processQ[9]_i_1_n_0              |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                                  | datapath/Audio_Codec/ready_sig_reg_n_0                                         | datapath/Audio_Codec/initialize_audio/SR[0]                        |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                                  | datapath/triggerTime[9]_i_1_n_0                                                | datapath/Audio_Codec/initialize_audio/SR[0]                        |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                                  | datapath/triggerVolt[9]_i_1_n_0                                                | datapath/Audio_Codec/initialize_audio/SR[0]                        |                4 |             10 |         2.50 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | reset_n_IBUF                                                                   |                                                                    |                4 |             10 |         2.50 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                | datapath/video_inst/Inst_vga/uut4/SR[0]                            |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                  |                                                                                |                                                                    |                7 |             15 |         2.14 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     |                                                                                |                                                                    |                8 |             18 |         2.25 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     | datapath/Audio_Codec/initialize_audio/initWord[30]_i_1_n_0                     |                                                                    |                6 |             18 |         3.00 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                                                |                                                                    |                4 |             19 |         4.75 |
|  datapath/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                                                |                                                                    |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG                                                  |                                                                                | switch_IBUF[2]                                                     |                7 |             30 |         4.29 |
|  datapath/Audio_Codec/audiocodec_master_clock/inst/clk_out2     |                                                                                | datapath/Audio_Codec/initialize_audio/delaycnt0                    |                9 |             32 |         3.56 |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+


