<document><component id="root" name="root">
	<component id="system" name="system">
		
		<param name="number_of_cores" value="1" />
		<param name="number_of_L1Directories" value="0" />
		<param name="number_of_L2Directories" value="0" />
		<param name="number_of_L2s" value="1" /> 
		<param name="Private_L2" value="0" />
		<param name="number_of_L3s" value="0" /> 
		<param name="number_of_NoCs" value="1" />
		<param name="homogeneous_cores" value="1" />
		<param name="homogeneous_L2s" value="1" />
		<param name="homogeneous_L1Directories" value="0" />
		<param name="homogeneous_L2Directories" value="0" />
		<param name="homogeneous_L3s" value="0" />
		<param name="homogeneous_ccs" value="1" />
		<param name="homogeneous_NoCs" value="1" />
		<param name="core_tech_node" value="65" />
		<param name="target_core_clockrate" value="1400.56" />
		<param name="temperature" value="380" /> 
		<param name="number_cache_levels" value="2" />
		<param name="interconnect_projection_type" value="0" />
		<param name="device_type" value="0" />
		<param name="longer_channel_device" value="1" />
		<param name="power_gating" value="0" />
		<param name="machine_bits" value="64" />
		<param name="virtual_address_width" value="64" />
		<param name="physical_address_width" value="52" />
		<param name="virtual_memory_page_size" value="4096" />
		
		<stat name="total_cycles" value="2313483" />
		<stat name="idle_cycles" value="94140" />
		<stat name="busy_cycles" value="2219343" />
		
		
		<component id="system.core00" name="core00">
			
			<param name="clock_rate" value="1400.56" />
			<param name="vdd" value="1.25" />
			<param name="power_gating_vcc" value="-1" />
			<param name="opt_local" value="0" /> 
			<param name="instruction_length" value="32" />
			<param name="opcode_width" value="16" />
			<param name="x86" value="1" />
			<param name="micro_opcode_width" value="8" />
			<param name="machine_type" value="0" />
			
			<param name="number_hardware_threads" value="1" />
			
			<param name="fetch_width" value="8" />
			
			<param name="number_instruction_fetch_ports" value="1" />
			<param name="decode_width" value="2" />
			
			<param name="issue_width" value="8" />
			<param name="peak_issue_width" value="8" />
			
			<param name="commit_width" value="8" />
			
			<param name="fp_issue_width" value="8" />
			<param name="prediction_width" value="2" />
			
			
			<param name="pipelines_per_core" value="1,1" />
			
			<param name="pipeline_depth" value="31,31" />
			
			
			<param name="ALU_per_core" value="6" />			

			<param name="MUL_per_core" value="2" />			

			<param name="FPU_per_core" value="6" />

		    <param name="instruction_buffer_size" value="64" />
		    <param name="decoded_stream_buffer_size" value="32" />
		    <param name="instruction_window_scheme" value="0" />

			
			<param name="instruction_window_size" value="16" />
			<param name="fp_instruction_window_size" value="16" />
			
			<param name="ROB_size" value="192" />
			
			
			<param name="archi_Regs_IRF_size" value="16" />
			<param name="archi_Regs_FRF_size" value="32" />
			
			<param name="phy_Regs_IRF_size" value="256" />
			<param name="phy_Regs_FRF_size" value="256" />
			
			<param name="rename_scheme" value="0" />
			
			<param name="checkpoint_depth" value="0" />
			
			<param name="register_windows_size" value="0" />
			
			
			<param name="LSU_order" value="inorder" />
			<param name="store_buffer_size" value="16" />
			<param name="load_buffer_size" value="32" />
			
			<param name="memory_ports" value="2" />
			
			
			<param name="RAS_size" value="16" />
			
			
			<stat name="total_instructions" value="3549231" />
			<stat name="int_instructions" value="2520044" />
			<stat name="fp_instructions" value="113571" />
			<stat name="branch_instructions" value="241295" />
			<stat name="branch_mispredictions" value="15296" />
			<stat name="load_instructions" value="214572" />
			<stat name="store_instructions" value="115025" />
			<stat name="committed_instructions" value="3412735" />
			<stat name="committed_int_instructions" value="2386111" />
			<stat name="committed_fp_instructions" value="113361" />
			<stat name="pipeline_duty_cycle" value="1" />
			
			<stat name="total_cycles" value="2313483" />
			<stat name="idle_cycles" value="94140" />
			<stat name="busy_cycles" value="2219343" />
			
			
			<stat name="ROB_reads" value="5710668" />
			<stat name="ROB_writes" value="7148634" />
			
			<stat name="rename_reads" value="3775304" /> 
			<stat name="rename_writes" value="2089847" />
			<stat name="fp_rename_reads" value="811139" />
			<stat name="fp_rename_writes" value="449012" />
			
			
			<stat name="inst_window_reads" value="7914918" />
			<stat name="inst_window_writes" value="3005293" />
			<stat name="inst_window_wakeup_accesses" value="2818414" />
			<stat name="fp_inst_window_reads" value="1403117" />
			<stat name="fp_inst_window_writes" value="704905" />
			<stat name="fp_inst_window_wakeup_accesses" value="700013" />
			
			<stat name="int_regfile_reads" value="3675161" />
			<stat name="float_regfile_reads" value="809202" />
			<stat name="int_regfile_writes" value="2209674" />
			<stat name="float_regfile_writes" value="573706" />
			
			<stat name="function_calls" value="23230" />
			<stat name="context_switches" value="40" />
			
			
			<stat name="ialu_accesses" value="2814418" />
			<stat name="fpu_accesses" value="701561" />
			<stat name="mul_accesses" value="200000" />
			<stat name="cdb_alu_accesses" value="300000" />
			<stat name="cdb_mul_accesses" value="200000" />
			<stat name="cdb_fpu_accesses" value="100000" />
			
			
			
			<stat name="IFU_duty_cycle" value="0.25" />	
			<stat name="LSU_duty_cycle" value="0.25" />
			<stat name="MemManU_I_duty_cycle" value="0.25" />
			<stat name="MemManU_D_duty_cycle" value="0.25" />
			<stat name="ALU_duty_cycle" value="1" />
			<stat name="MUL_duty_cycle" value="0.3" />
			<stat name="FPU_duty_cycle" value="0.3" />
			<stat name="ALU_cdb_duty_cycle" value="1" />
			<stat name="MUL_cdb_duty_cycle" value="0.3" />
			<stat name="FPU_cdb_duty_cycle" value="0.3" />
			<param name="number_of_BPT" value="2" />


			<component id="system.core00.predictor" name="PBT">
			    <param name="tage_tables" value="0" />
			    <param name="tage_hist_lengths" value="0" />
			</component>


			<component id="system.core00.itlb" name="itlb">
				<param name="number_entries" value="1024" />
				<stat name="total_accesses" value="0" />
				<stat name="total_misses" value="0" />
				<stat name="conflicts" value="0" />
				
			</component>
			<component id="system.core00.icache" name="icache">
				
				<param name="icache_config" value="32768,64,2,1,1,2,64,0" />
				
				
				<param name="buffer_sizes" value="4,4,4,4" />
				
				<stat name="read_accesses" value="225444" />
				<stat name="read_misses" value="2235" />
				<stat name="conflicts" value="1184" />
			</component>
			<component id="system.core00.dtlb" name="dtlb">
				<param name="number_entries" value="1024" />
				<stat name="total_accesses" value="0" />
				<stat name="total_misses" value="0" />
				<stat name="conflicts" value="0" />
			</component>
			<component id="system.core00.dcache" name="dcache">
				
				<param name="dcache_config" value="32768,64,2,1,1,2,64,0" />
				<param name="buffer_sizes" value="4,4,4,4" />
				
				<stat name="read_accesses" value="433237" />
				<stat name="write_accesses" value="228293" />
				<stat name="read_misses" value="8448" />
				<stat name="write_misses" value="2370" />
				<stat name="conflicts" value="6353" />
			</component>
			<param name="number_of_BTB" value="2" />
			<component id="system.core00.BTB" name="BTB">
				
				<param name="BTB_config" value="4096,4,1,1,1,2" /> 
				<stat name="read_accesses" value="327799" /> 
				<stat name="write_accesses" value="14859" />
			</component>
		</component>

		<component id="system.L20" name="L20">
			
			<param name="L2_config" value="131072,64,8,8,8,20,64,1" />
			
			<param name="buffer_sizes" value="20,20,20,20" />
			
			<param name="clockrate" value="1400.56" />
			<param name="vdd" value="1.25" />
			<param name="power_gating_vcc" value="-1" />
			<param name="ports" value="1,1,1" />
			
			<param name="device_type" value="0" />
			<stat name="read_accesses" value="8556" />
			<stat name="write_accesses" value="6118" />
			<stat name="read_misses" value="5271" />
			<stat name="write_misses" value="183" />
			<stat name="conflicts" value="0" />
			<stat name="duty_cycle" value="0.5" />
		</component>
		
		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="1400.56" />
			<param name="vdd" value="1.25" />
			<param name="power_gating_vcc" value="-1" />
			<param name="type" value="0" />
			
			<param name="horizontal_nodes" value="1" />
			<param name="vertical_nodes" value="1" />
			<param name="has_global_link" value="0" />
			
			<param name="link_throughput" value="1" />
			<param name="link_latency" value="1" />
			
			
			<param name="input_ports" value="1" />
			<param name="output_ports" value="1" />
			
			<param name="flit_bits" value="256" />
			<param name="chip_coverage" value="1" />
			
			<param name="link_routing_over_percentage" value="0.5" />
			
			<stat name="total_accesses" value="100000" />
			
			<stat name="duty_cycle" value="1" />
		</component>
		
		<component id="system.mc" name="mc">
			
			
			<param name="type" value="0" /> 
			<param name="mc_clock" value="1000" />
			<param name="vdd" value="1.25" />
			<param name="power_gating_vcc" value="-1" />
			<param name="peak_transfer_rate" value="3200" />
			<param name="block_size" value="64" />
			<param name="number_mcs" value="0" />
			
			<param name="memory_channels_per_mc" value="1" />
			<param name="number_ranks" value="2" />
			<param name="withPHY" value="2" />
			
			<param name="req_window_size_per_channel" value="32" />
			<param name="IO_buffer_size_per_channel" value="32" />
			<param name="databus_width" value="128" />
			<param name="addressbus_width" value="51" />
			
			<stat name="memory_accesses" value="6180" />
			<stat name="memory_reads" value="5271" />
			<stat name="memory_writes" value="909" />
			
		</component>
		
		<component id="system.niu" name="niu">
			
			
			<param name="type" value="0" /> 
			<param name="clockrate" value="350" />
			<param name="vdd" value="0" />
			<param name="power_gating_vcc" value="-1" />
			<param name="number_units" value="0" /> 
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			
		</component>
		
		<component id="system.pcie" name="pcie">
			
			
			<param name="type" value="0" /> 
			<param name="withPHY" value="1" />
			<param name="clockrate" value="350" />
			<param name="vdd" value="0" />
			<param name="power_gating_vcc" value="-1" />
			<param name="number_units" value="0" />
			<param name="num_channels" value="8" /> 
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			
		</component>
		
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0" />
			<param name="type" value="1" /> 
			<param name="withPHY" value="1" />
			<param name="peak_transfer_rate" value="200" />
			<param name="vdd" value="0" />
			<param name="power_gating_vcc" value="-1" />
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			
		</component>
		

	</component>
</component></document>