Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 20 11:21:43 2023
| Host         : Chan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file laser_receiver_block_wrapper_timing_summary_routed.rpt -pb laser_receiver_block_wrapper_timing_summary_routed.pb -rpx laser_receiver_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : laser_receiver_block_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  16          
HPDR-2     Warning   Port pin INOUT inconsistency      6           
TIMING-16  Warning   Large setup violation             256         
TIMING-18  Warning   Missing input or output delay     26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.619    -2837.071                    256                 3609        0.012        0.000                      0                 3609        4.020        0.000                       0                  1971  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -11.619    -2837.071                    256                 3609        0.012        0.000                      0                 3609        4.020        0.000                       0                  1971  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          256  Failing Endpoints,  Worst Slack      -11.619ns,  Total Violation    -2837.071ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.619ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.284ns  (logic 12.239ns (57.504%)  route 9.045ns (42.496%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.870     3.164    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X3Y24          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_142
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.523    10.413    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_97
    SLICE_X92Y54         LUT3 (Prop_lut3_I2_O)        0.153    10.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.274    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X92Y54         LUT4 (Prop_lut4_I3_O)        0.331    11.605 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.605    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.981 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.098    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.215 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.215    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.332 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.332    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.449 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.449    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.764 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5/O[3]
                         net (fo=2, routed)           0.932    13.696    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5_n_4
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.336    14.032 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1/O
                         net (fo=2, routed)           0.708    14.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331    15.071 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.071    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.447 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.447    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.978    16.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5_n_4
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.307    17.047 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3/O
                         net (fo=1, routed)           0.505    17.552    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.072 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.072    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2/O[1]
                         net (fo=3, routed)           0.590    18.984    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2_n_6
    SLICE_X97Y64         LUT3 (Prop_lut3_I0_O)        0.306    19.290 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4/O
                         net (fo=1, routed)           0.512    19.803    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.329 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.329    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.551 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.944    21.495    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3_n_7
    SLICE_X95Y59         LUT4 (Prop_lut4_I2_O)        0.299    21.794 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5/O
                         net (fo=1, routed)           0.000    21.794    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.195 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.195    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.352 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.709    23.061    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X90Y61         LUT5 (Prop_lut5_I1_O)        0.329    23.390 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_2/O
                         net (fo=1, routed)           0.452    23.842    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[3]
    SLICE_X90Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.966 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1/O
                         net (fo=4, routed)           0.482    24.447    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[3]
    SLICE_X90Y61         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.602    12.781    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X90Y61         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp_1/C
                         clock pessimism              0.229    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X90Y61         FDRE (Setup_fdre_C_D)       -0.028    12.828    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                         -24.447    
  -------------------------------------------------------------------
                         slack                                -11.619    

Slack (VIOLATED) :        -11.563ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.259ns  (logic 12.292ns (57.821%)  route 8.967ns (42.179%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.731     3.025    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y32          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[20])
                                                      4.206     7.231 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/PCOUT[20]
                         net (fo=1, routed)           0.002     7.233    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0_n_133
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[20]_P[1])
                                                      1.518     8.751 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[1]
                         net (fo=9, routed)           1.314    10.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0_n_104
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.154    10.219 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.908    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.327    11.235 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.235    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.636 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.636    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.750 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.750    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.864    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.177 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__3/O[3]
                         net (fo=2, routed)           0.735    12.913    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__3_n_4
    SLICE_X31Y80         LUT3 (Prop_lut3_I0_O)        0.335    13.248 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_i_1/O
                         net (fo=2, routed)           0.586    13.834    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_i_1_n_0
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.327    14.161 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_i_5/O
                         net (fo=1, routed)           0.000    14.161    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_i_5_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.562 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.562    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.875 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3/O[3]
                         net (fo=17, routed)          0.906    15.781    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3_n_4
    SLICE_X30Y81         LUT3 (Prop_lut3_I0_O)        0.306    16.087 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1/O
                         net (fo=1, routed)           0.582    16.669    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.065 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry/CO[3]
                         net (fo=1, routed)           0.000    17.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.388 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0/O[1]
                         net (fo=4, routed)           0.606    17.995    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0_n_6
    SLICE_X32Y80         LUT3 (Prop_lut3_I0_O)        0.306    18.301 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4/O
                         net (fo=1, routed)           0.769    19.070    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.620 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.620    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.737    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.060 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2/O[1]
                         net (fo=3, routed)           0.756    20.816    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2_n_6
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.306    21.122 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8/O
                         net (fo=1, routed)           0.000    21.122    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.654 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.654    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.811 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.528    22.339    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4_n_2
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.329    22.668 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_4/O
                         net (fo=1, routed)           0.856    23.524    laser_receiver_block_i/low_pass_filter_1/inst/y_delay00_in[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    23.648 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1/O
                         net (fo=4, routed)           0.636    24.283    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[9]
    SLICE_X34Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.469    12.648    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X34Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/C
                         clock pessimism              0.262    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)       -0.036    12.720    laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -24.283    
  -------------------------------------------------------------------
                         slack                                -11.563    

Slack (VIOLATED) :        -11.541ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.185ns  (logic 12.239ns (57.773%)  route 8.946ns (42.227%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.870     3.164    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X3Y24          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_142
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.523    10.413    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_97
    SLICE_X92Y54         LUT3 (Prop_lut3_I2_O)        0.153    10.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.274    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X92Y54         LUT4 (Prop_lut4_I3_O)        0.331    11.605 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.605    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.981 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.098    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.215 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.215    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.332 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.332    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.449 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.449    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.764 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5/O[3]
                         net (fo=2, routed)           0.932    13.696    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5_n_4
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.336    14.032 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1/O
                         net (fo=2, routed)           0.708    14.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331    15.071 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.071    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.447 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.447    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.978    16.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5_n_4
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.307    17.047 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3/O
                         net (fo=1, routed)           0.505    17.552    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.072 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.072    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2/O[1]
                         net (fo=3, routed)           0.590    18.984    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2_n_6
    SLICE_X97Y64         LUT3 (Prop_lut3_I0_O)        0.306    19.290 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4/O
                         net (fo=1, routed)           0.512    19.803    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.329 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.329    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.551 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.944    21.495    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3_n_7
    SLICE_X95Y59         LUT4 (Prop_lut4_I2_O)        0.299    21.794 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5/O
                         net (fo=1, routed)           0.000    21.794    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.195 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.195    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.352 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.429    22.781    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X96Y60         LUT5 (Prop_lut5_I1_O)        0.329    23.110 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_2/O
                         net (fo=1, routed)           0.769    23.879    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[15]
    SLICE_X97Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.003 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1/O
                         net (fo=4, routed)           0.345    24.348    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[15]
    SLICE_X95Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.600    12.779    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X95Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_2/C
                         clock pessimism              0.229    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X95Y67         FDRE (Setup_fdre_C_D)       -0.047    12.807    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -24.348    
  -------------------------------------------------------------------
                         slack                                -11.541    

Slack (VIOLATED) :        -11.540ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.259ns  (logic 12.292ns (57.821%)  route 8.967ns (42.179%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.731     3.025    laser_receiver_block_i/low_pass_filter_1/inst/clk
    DSP48_X2Y32          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[20])
                                                      4.206     7.231 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/PCOUT[20]
                         net (fo=1, routed)           0.002     7.233    laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0_n_133
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[20]_P[1])
                                                      1.518     8.751 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0/P[1]
                         net (fo=9, routed)           1.314    10.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay1__0_n_104
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.154    10.219 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1/O
                         net (fo=2, routed)           0.690    10.908    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_1_n_0
    SLICE_X33Y77         LUT4 (Prop_lut4_I3_O)        0.327    11.235 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.235    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_i_3_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.636 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.636    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__0_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.750 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.750    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.864 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.864    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.177 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__3/O[3]
                         net (fo=2, routed)           0.735    12.913    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__354_carry__3_n_4
    SLICE_X31Y80         LUT3 (Prop_lut3_I0_O)        0.335    13.248 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_i_1/O
                         net (fo=2, routed)           0.586    13.834    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_i_1_n_0
    SLICE_X31Y80         LUT4 (Prop_lut4_I3_O)        0.327    14.161 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_i_5/O
                         net (fo=1, routed)           0.000    14.161    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_i_5_n_0
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.562 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.562    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__2_n_0
    SLICE_X31Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.875 f  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3/O[3]
                         net (fo=17, routed)          0.906    15.781    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__440_carry__3_n_4
    SLICE_X30Y81         LUT3 (Prop_lut3_I0_O)        0.306    16.087 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1/O
                         net (fo=1, routed)           0.582    16.669    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_i_1_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.065 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry/CO[3]
                         net (fo=1, routed)           0.000    17.065    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.388 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0/O[1]
                         net (fo=4, routed)           0.606    17.995    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__517_carry__0_n_6
    SLICE_X32Y80         LUT3 (Prop_lut3_I0_O)        0.306    18.301 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4/O
                         net (fo=1, routed)           0.769    19.070    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_i_4_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.620 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.620    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.737 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.737    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__1_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.060 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2/O[1]
                         net (fo=3, routed)           0.756    20.816    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__576_carry__2_n_6
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.306    21.122 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8/O
                         net (fo=1, routed)           0.000    21.122    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_i_8_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.654 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.654    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__3_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.811 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4/CO[1]
                         net (fo=16, routed)          0.528    22.339    laser_receiver_block_i/low_pass_filter_1/inst/y_delay0__630_carry__4_n_2
    SLICE_X35Y85         LUT5 (Prop_lut5_I1_O)        0.329    22.668 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_4/O
                         net (fo=1, routed)           0.856    23.524    laser_receiver_block_i/low_pass_filter_1/inst/y_delay00_in[9]
    SLICE_X34Y79         LUT5 (Prop_lut5_I4_O)        0.124    23.648 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1/O
                         net (fo=4, routed)           0.636    24.283    laser_receiver_block_i/low_pass_filter_1/inst/p_0_in[9]
    SLICE_X34Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.469    12.648    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X34Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1_psdsp_2/C
                         clock pessimism              0.262    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X34Y79         FDRE (Setup_fdre_C_D)       -0.013    12.743    laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -24.283    
  -------------------------------------------------------------------
                         slack                                -11.540    

Slack (VIOLATED) :        -11.540ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.203ns  (logic 12.239ns (57.723%)  route 8.964ns (42.277%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 12.780 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.870     3.164    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X3Y24          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_142
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.523    10.413    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_97
    SLICE_X92Y54         LUT3 (Prop_lut3_I2_O)        0.153    10.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.274    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X92Y54         LUT4 (Prop_lut4_I3_O)        0.331    11.605 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.605    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.981 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.098    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.215 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.215    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.332 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.332    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.449 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.449    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.764 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5/O[3]
                         net (fo=2, routed)           0.932    13.696    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5_n_4
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.336    14.032 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1/O
                         net (fo=2, routed)           0.708    14.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331    15.071 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.071    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.447 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.447    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.978    16.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5_n_4
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.307    17.047 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3/O
                         net (fo=1, routed)           0.505    17.552    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.072 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.072    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2/O[1]
                         net (fo=3, routed)           0.590    18.984    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2_n_6
    SLICE_X97Y64         LUT3 (Prop_lut3_I0_O)        0.306    19.290 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4/O
                         net (fo=1, routed)           0.512    19.803    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.329 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.329    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.551 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.944    21.495    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3_n_7
    SLICE_X95Y59         LUT4 (Prop_lut4_I2_O)        0.299    21.794 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5/O
                         net (fo=1, routed)           0.000    21.794    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.195 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.195    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.352 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.618    22.970    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X96Y66         LUT5 (Prop_lut5_I1_O)        0.329    23.299 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_2/O
                         net (fo=1, routed)           0.452    23.751    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[13]
    SLICE_X96Y66         LUT5 (Prop_lut5_I0_O)        0.124    23.875 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1/O
                         net (fo=4, routed)           0.492    24.366    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[13]
    SLICE_X96Y66         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.601    12.780    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X96Y66         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_1/C
                         clock pessimism              0.229    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X96Y66         FDRE (Setup_fdre_C_D)       -0.028    12.827    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -24.366    
  -------------------------------------------------------------------
                         slack                                -11.540    

Slack (VIOLATED) :        -11.540ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.203ns  (logic 12.239ns (57.723%)  route 8.964ns (42.277%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 12.780 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.870     3.164    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X3Y24          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_142
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.523    10.413    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_97
    SLICE_X92Y54         LUT3 (Prop_lut3_I2_O)        0.153    10.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.274    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X92Y54         LUT4 (Prop_lut4_I3_O)        0.331    11.605 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.605    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.981 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.098    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.215 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.215    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.332 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.332    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.449 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.449    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.764 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5/O[3]
                         net (fo=2, routed)           0.932    13.696    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5_n_4
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.336    14.032 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1/O
                         net (fo=2, routed)           0.708    14.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331    15.071 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.071    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.447 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.447    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.978    16.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5_n_4
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.307    17.047 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3/O
                         net (fo=1, routed)           0.505    17.552    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.072 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.072    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2/O[1]
                         net (fo=3, routed)           0.590    18.984    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2_n_6
    SLICE_X97Y64         LUT3 (Prop_lut3_I0_O)        0.306    19.290 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4/O
                         net (fo=1, routed)           0.512    19.803    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.329 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.329    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.551 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.944    21.495    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3_n_7
    SLICE_X95Y59         LUT4 (Prop_lut4_I2_O)        0.299    21.794 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5/O
                         net (fo=1, routed)           0.000    21.794    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.195 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.195    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.352 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.618    22.970    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X96Y66         LUT5 (Prop_lut5_I1_O)        0.329    23.299 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_2/O
                         net (fo=1, routed)           0.452    23.751    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[13]
    SLICE_X96Y66         LUT5 (Prop_lut5_I0_O)        0.124    23.875 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1/O
                         net (fo=4, routed)           0.492    24.366    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[13]
    SLICE_X96Y66         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.601    12.780    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X96Y66         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_2/C
                         clock pessimism              0.229    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X96Y66         FDRE (Setup_fdre_C_D)       -0.028    12.827    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -24.366    
  -------------------------------------------------------------------
                         slack                                -11.540    

Slack (VIOLATED) :        -11.537ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.185ns  (logic 12.239ns (57.773%)  route 8.946ns (42.227%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.870     3.164    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X3Y24          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_142
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.523    10.413    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_97
    SLICE_X92Y54         LUT3 (Prop_lut3_I2_O)        0.153    10.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.274    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X92Y54         LUT4 (Prop_lut4_I3_O)        0.331    11.605 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.605    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.981 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.098    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.215 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.215    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.332 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.332    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.449 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.449    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.764 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5/O[3]
                         net (fo=2, routed)           0.932    13.696    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5_n_4
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.336    14.032 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1/O
                         net (fo=2, routed)           0.708    14.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331    15.071 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.071    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.447 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.447    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.978    16.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5_n_4
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.307    17.047 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3/O
                         net (fo=1, routed)           0.505    17.552    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.072 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.072    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2/O[1]
                         net (fo=3, routed)           0.590    18.984    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2_n_6
    SLICE_X97Y64         LUT3 (Prop_lut3_I0_O)        0.306    19.290 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4/O
                         net (fo=1, routed)           0.512    19.803    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.329 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.329    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.551 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.944    21.495    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3_n_7
    SLICE_X95Y59         LUT4 (Prop_lut4_I2_O)        0.299    21.794 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5/O
                         net (fo=1, routed)           0.000    21.794    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.195 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.195    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.352 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.429    22.781    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X96Y60         LUT5 (Prop_lut5_I1_O)        0.329    23.110 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_2/O
                         net (fo=1, routed)           0.769    23.879    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[15]
    SLICE_X97Y67         LUT5 (Prop_lut5_I0_O)        0.124    24.003 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1/O
                         net (fo=4, routed)           0.345    24.348    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[15]
    SLICE_X95Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.600    12.779    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X95Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp/C
                         clock pessimism              0.229    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X95Y67         FDRE (Setup_fdre_C_D)       -0.043    12.811    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -24.348    
  -------------------------------------------------------------------
                         slack                                -11.537    

Slack (VIOLATED) :        -11.528ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.178ns  (logic 12.239ns (57.791%)  route 8.939ns (42.209%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.870     3.164    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X3Y24          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_142
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.523    10.413    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_97
    SLICE_X92Y54         LUT3 (Prop_lut3_I2_O)        0.153    10.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.274    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X92Y54         LUT4 (Prop_lut4_I3_O)        0.331    11.605 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.605    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.981 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.098    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.215 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.215    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.332 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.332    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.449 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.449    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.764 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5/O[3]
                         net (fo=2, routed)           0.932    13.696    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5_n_4
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.336    14.032 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1/O
                         net (fo=2, routed)           0.708    14.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331    15.071 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.071    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.447 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.447    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.978    16.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5_n_4
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.307    17.047 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3/O
                         net (fo=1, routed)           0.505    17.552    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.072 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.072    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2/O[1]
                         net (fo=3, routed)           0.590    18.984    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2_n_6
    SLICE_X97Y64         LUT3 (Prop_lut3_I0_O)        0.306    19.290 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4/O
                         net (fo=1, routed)           0.512    19.803    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.329 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.329    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.551 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.944    21.495    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3_n_7
    SLICE_X95Y59         LUT4 (Prop_lut4_I2_O)        0.299    21.794 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5/O
                         net (fo=1, routed)           0.000    21.794    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.195 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.195    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.352 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.681    23.033    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X98Y61         LUT5 (Prop_lut5_I1_O)        0.329    23.362 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_2/O
                         net (fo=1, routed)           0.501    23.864    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[7]
    SLICE_X98Y62         LUT6 (Prop_lut6_I0_O)        0.124    23.988 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1/O
                         net (fo=4, routed)           0.354    24.341    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[7]
    SLICE_X99Y63         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.603    12.782    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X99Y63         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/C
                         clock pessimism              0.229    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X99Y63         FDRE (Setup_fdre_C_D)       -0.043    12.814    laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                         -24.341    
  -------------------------------------------------------------------
                         slack                                -11.528    

Slack (VIOLATED) :        -11.526ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.200ns  (logic 12.239ns (57.730%)  route 8.961ns (42.270%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.870     3.164    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X3Y24          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_142
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.523    10.413    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_97
    SLICE_X92Y54         LUT3 (Prop_lut3_I2_O)        0.153    10.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.274    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X92Y54         LUT4 (Prop_lut4_I3_O)        0.331    11.605 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.605    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.981 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.098    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.215 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.215    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.332 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.332    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.449 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.449    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.764 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5/O[3]
                         net (fo=2, routed)           0.932    13.696    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5_n_4
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.336    14.032 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1/O
                         net (fo=2, routed)           0.708    14.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331    15.071 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.071    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.447 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.447    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.978    16.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5_n_4
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.307    17.047 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3/O
                         net (fo=1, routed)           0.505    17.552    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.072 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.072    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2/O[1]
                         net (fo=3, routed)           0.590    18.984    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2_n_6
    SLICE_X97Y64         LUT3 (Prop_lut3_I0_O)        0.306    19.290 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4/O
                         net (fo=1, routed)           0.512    19.803    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.329 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.329    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.551 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.944    21.495    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3_n_7
    SLICE_X95Y59         LUT4 (Prop_lut4_I2_O)        0.299    21.794 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5/O
                         net (fo=1, routed)           0.000    21.794    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.195 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.195    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.352 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.621    22.973    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X98Y65         LUT5 (Prop_lut5_I1_O)        0.329    23.302 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_2/O
                         net (fo=1, routed)           0.594    23.896    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[8]
    SLICE_X98Y66         LUT5 (Prop_lut5_I0_O)        0.124    24.020 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1/O
                         net (fo=4, routed)           0.343    24.364    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[8]
    SLICE_X98Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.600    12.779    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X98Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/C
                         clock pessimism              0.229    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X98Y67         FDRE (Setup_fdre_C_D)       -0.016    12.838    laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -24.364    
  -------------------------------------------------------------------
                         slack                                -11.526    

Slack (VIOLATED) :        -11.525ns  (required time - arrival time)
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.178ns  (logic 12.239ns (57.791%)  route 8.939ns (42.209%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=1 LUT3=4 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.870     3.164    laser_receiver_block_i/low_pass_filter_3/inst/clk
    DSP48_X3Y24          DSP48E1                                      r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     7.370 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/PCOUT[11]
                         net (fo=1, routed)           0.002     7.372    laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1_n_142
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_PCIN[11]_P[8])
                                                      1.518     8.890 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1/P[8]
                         net (fo=14, routed)          1.523    10.413    laser_receiver_block_i/low_pass_filter_3/inst/y_delay1__1_n_97
    SLICE_X92Y54         LUT3 (Prop_lut3_I2_O)        0.153    10.566 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1/O
                         net (fo=2, routed)           0.708    11.274    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_1_n_0
    SLICE_X92Y54         LUT4 (Prop_lut4_I3_O)        0.331    11.605 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.605    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_i_3_n_0
    SLICE_X92Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.981 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.981    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__0_n_0
    SLICE_X92Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.098 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.098    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__1_n_0
    SLICE_X92Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.215 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.215    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__2_n_0
    SLICE_X92Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.332 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.332    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__3_n_0
    SLICE_X92Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.449 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.449    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__4_n_0
    SLICE_X92Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.764 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5/O[3]
                         net (fo=2, routed)           0.932    13.696    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__707_carry__5_n_4
    SLICE_X92Y66         LUT3 (Prop_lut3_I0_O)        0.336    14.032 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1/O
                         net (fo=2, routed)           0.708    14.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_1_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331    15.071 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5/O
                         net (fo=1, routed)           0.000    15.071    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_i_5_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.447 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.447    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__4_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.762 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5/O[3]
                         net (fo=17, routed)          0.978    16.740    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__793_carry__5_n_4
    SLICE_X93Y61         LUT3 (Prop_lut3_I2_O)        0.307    17.047 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3/O
                         net (fo=1, routed)           0.505    17.552    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_i_3_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.072 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.072    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.395 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2/O[1]
                         net (fo=3, routed)           0.590    18.984    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__870_carry__2_n_6
    SLICE_X97Y64         LUT3 (Prop_lut3_I0_O)        0.306    19.290 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4/O
                         net (fo=1, routed)           0.512    19.803    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_i_4_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.329 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.329    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__2_n_0
    SLICE_X95Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.551 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3/O[0]
                         net (fo=3, routed)           0.944    21.495    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__929_carry__3_n_7
    SLICE_X95Y59         LUT4 (Prop_lut4_I2_O)        0.299    21.794 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5/O
                         net (fo=1, routed)           0.000    21.794    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_i_5_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.195 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.195    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__3_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.352 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4/CO[1]
                         net (fo=16, routed)          0.681    23.033    laser_receiver_block_i/low_pass_filter_3/inst/y_delay0__983_carry__4_n_2
    SLICE_X98Y61         LUT5 (Prop_lut5_I1_O)        0.329    23.362 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_2/O
                         net (fo=1, routed)           0.501    23.864    laser_receiver_block_i/low_pass_filter_3/inst/y_delay01_in[7]
    SLICE_X98Y62         LUT6 (Prop_lut6_I0_O)        0.124    23.988 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1/O
                         net (fo=4, routed)           0.354    24.341    laser_receiver_block_i/low_pass_filter_3/inst/p_0_in[7]
    SLICE_X99Y63         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.603    12.782    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X99Y63         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1/C
                         clock pessimism              0.229    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X99Y63         FDRE (Setup_fdre_C_D)       -0.040    12.817    laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                         -24.341    
  -------------------------------------------------------------------
                         slack                                -11.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.730%)  route 0.161ns (53.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.659     0.995    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.161     1.297    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y98         SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.845     1.211    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.246ns (48.713%)  route 0.259ns (51.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.574     0.910    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.259     1.317    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.098     1.415 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.415    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.930     1.296    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.301%)  route 0.200ns (58.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.640     0.976    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y103        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.200     1.317    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y96         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.825     1.191    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.501%)  route 0.223ns (54.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.544     0.880    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[10]/Q
                         net (fo=1, routed)           0.223     1.243    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[10]
    SLICE_X49Y86         LUT5 (Prop_lut5_I0_O)        0.045     1.288 r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3[26]_i_1/O
                         net (fo=1, routed)           0.000     1.288    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[10]
    SLICE_X49Y86         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.819     1.185    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y86         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.091     1.241    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.924%)  route 0.231ns (62.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.546     0.882    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X49Y70         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[7]/Q
                         net (fo=4, routed)           0.231     1.253    laser_receiver_block_i/ad7606c_0/inst/B1[7]
    SLICE_X50Y68         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.811     1.177    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X50Y68         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][7]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.063     1.205    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.558     0.894    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.151    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y92         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.824     1.190    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.295%)  route 0.356ns (65.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.577     0.913    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y97         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=4, routed)           0.356     1.410    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3]_0[7]
    SLICE_X30Y102        LUT6 (Prop_lut6_I4_O)        0.045     1.455 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.455    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[7]
    SLICE_X30Y102        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.931     1.297    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y102        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.121     1.383    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.966%)  route 0.230ns (62.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.659     0.995    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.230     1.366    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y98         SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.844     1.210    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.804%)  route 0.167ns (54.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.556     0.892    laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y89         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  laser_receiver_block_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.167     1.199    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y89         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.823     1.189    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.572     0.908    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.172     1.221    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y91         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.843     1.209    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    laser_receiver_block_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y68    laser_receiver_block_i/ad7606c_0/inst/_ch_sel_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y68    laser_receiver_block_i/ad7606c_0/inst/_ch_sel_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y68    laser_receiver_block_i/ad7606c_0/inst/_ch_sel_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y68    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y68    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y68    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X40Y68    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y68    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y68    laser_receiver_block_i/ad7606c_0/inst/_out_data_reg[0][5]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y95    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y92    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.023ns  (logic 1.525ns (30.356%)  route 3.498ns (69.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.498     5.023    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y93         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.466     2.645    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.083ns  (logic 0.124ns (5.953%)  route 1.959ns (94.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.959     1.959    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y104        LUT1 (Prop_lut1_I0_O)        0.124     2.083 r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.083    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y104        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.651     2.830    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y104        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.045ns (5.306%)  route 0.803ns (94.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.803     0.803    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X48Y104        LUT1 (Prop_lut1_I0_O)        0.045     0.848 r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.848    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y104        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.910     1.276    laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y104        FDRE                                         r  laser_receiver_block_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.292ns (15.054%)  route 1.648ns (84.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.648     1.940    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X50Y93         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.820     1.186    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.767ns  (logic 0.518ns (18.719%)  route 2.249ns (81.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.782     3.076    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X96Y59         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y59         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[6]/Q
                         net (fo=1, routed)           2.249     5.843    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X50Y77         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.452     2.631    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y77         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.768ns  (logic 0.518ns (18.712%)  route 2.250ns (81.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.778     3.072    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X98Y65         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y65         FDRE (Prop_fdre_C_Q)         0.518     3.590 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[11]/Q
                         net (fo=1, routed)           2.250     5.840    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X50Y83         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.459     2.638    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y83         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.758ns  (logic 0.478ns (17.334%)  route 2.280ns (82.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.776     3.070    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X98Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y67         FDRE (Prop_fdre_C_Q)         0.478     3.548 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/Q
                         net (fo=1, routed)           2.280     5.828    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[8]
    SLICE_X48Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.466     2.645    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.579ns  (logic 0.518ns (20.086%)  route 2.061ns (79.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.782     3.076    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X98Y61         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[10]/Q
                         net (fo=1, routed)           2.061     5.655    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X50Y77         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.452     2.631    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y77         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.518ns (20.179%)  route 2.049ns (79.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.775     3.069    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X96Y67         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_fdre_C_Q)         0.518     3.587 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[15]/Q
                         net (fo=1, routed)           2.049     5.636    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X50Y81         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.456     2.635    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y81         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.559ns  (logic 0.419ns (16.374%)  route 2.140ns (83.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    3.074ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.780     3.074    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X99Y63         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.419     3.493 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/Q
                         net (fo=1, routed)           2.140     5.633    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[7]
    SLICE_X54Y81         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.526     2.705    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y81         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.520ns  (logic 0.419ns (16.628%)  route 2.101ns (83.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.777     3.071    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X97Y65         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.419     3.490 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[0]/Q
                         net (fo=1, routed)           2.101     5.591    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X50Y78         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.454     2.633    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y78         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.489ns  (logic 0.456ns (18.321%)  route 2.033ns (81.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.777     3.071    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X91Y62         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y62         FDRE (Prop_fdre_C_Q)         0.456     3.527 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[5]/Q
                         net (fo=1, routed)           2.033     5.560    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X50Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.455     2.634    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y80         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.461ns  (logic 0.478ns (19.426%)  route 1.983ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.781     3.075    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X98Y62         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.478     3.553 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[9]/Q
                         net (fo=1, routed)           1.983     5.536    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X54Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.525     2.704    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.452ns  (logic 0.456ns (18.597%)  route 1.996ns (81.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.777     3.071    laser_receiver_block_i/low_pass_filter_3/inst/clk
    SLICE_X97Y65         FDRE                                         r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y65         FDRE (Prop_fdre_C_Q)         0.456     3.527 r  laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/Q
                         net (fo=1, routed)           1.996     5.523    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[12]
    SLICE_X54Y82         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.528     2.707    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y82         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.452%)  route 0.169ns (54.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.548     0.884    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X35Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/Q
                         net (fo=1, routed)           0.169     1.194    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X32Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.814     1.180    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X32Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.598%)  route 0.212ns (62.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.545     0.881    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X33Y74         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[3]/Q
                         net (fo=1, routed)           0.212     1.221    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X32Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.809     1.175    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X32Y75         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.147%)  route 0.199ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.548     0.884    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X32Y77         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/Q
                         net (fo=1, routed)           0.199     1.247    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[6]
    SLICE_X30Y77         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.831     1.197    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X30Y77         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.548     0.884    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X37Y80         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[13]/Q
                         net (fo=1, routed)           0.228     1.252    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[13]
    SLICE_X38Y81         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.815     1.181    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X38Y81         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.549     0.885    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X37Y81         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[15]/Q
                         net (fo=1, routed)           0.228     1.253    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X38Y82         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.816     1.182    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X38Y82         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.843%)  route 0.262ns (67.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.545     0.881    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X33Y75         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[1]/Q
                         net (fo=1, routed)           0.262     1.270    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X41Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.813     1.179    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.966%)  route 0.240ns (63.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.554     0.890    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X37Y60         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[5]/Q
                         net (fo=1, routed)           0.240     1.271    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X38Y67         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.816     1.182    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y67         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.631%)  route 0.264ns (67.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.556     0.892    laser_receiver_block_i/low_pass_filter_2/inst/clk
    SLICE_X49Y99         FDRE                                         r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[2]/Q
                         net (fo=1, routed)           0.264     1.284    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X45Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.824     1.190    laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y95         FDRE                                         r  laser_receiver_block_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.645%)  route 0.255ns (64.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.554     0.890    laser_receiver_block_i/low_pass_filter_0/inst/clk
    SLICE_X41Y61         FDRE                                         r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[7]/Q
                         net (fo=1, routed)           0.255     1.285    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X40Y67         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.816     1.182    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X40Y67         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.049%)  route 0.256ns (60.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.549     0.885    laser_receiver_block_i/low_pass_filter_1/inst/clk
    SLICE_X34Y79         FDRE                                         r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/Q
                         net (fo=1, routed)           0.256     1.305    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X30Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.833     1.199    laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X30Y79         FDRE                                         r  laser_receiver_block_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.072ns  (logic 3.956ns (39.280%)  route 6.116ns (60.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.637     2.931    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X47Y71         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456     3.387 r  laser_receiver_block_i/ad7606c_0/inst/busy_reg/Q
                         net (fo=3, routed)           6.116     9.503    led_blue_OBUF[0]
    G14                  OBUF (Prop_obuf_I_O)         3.500    13.003 r  led_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.003    led_blue[0]
    G14                                                               r  led_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gain[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 4.101ns (44.220%)  route 5.174ns (55.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.651     2.945    laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  laser_receiver_block_i/axi_gpio_4/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.174     8.637    gain_OBUF[0]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    12.220 r  gain_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.220    gain[0]
    Y8                                                                r  gain[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.990ns  (logic 4.044ns (44.979%)  route 4.946ns (55.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.643     2.937    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X42Y66         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.518     3.455 r  laser_receiver_block_i/ad7606c_0/inst/adc_rd_reg/Q
                         net (fo=2, routed)           4.946     8.401    adc_rd_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.526    11.927 r  adc_rd_OBUF_inst/O
                         net (fo=0)                   0.000    11.927    adc_rd
    W6                                                                r  adc_rd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_wr
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.828ns  (logic 4.016ns (45.488%)  route 4.812ns (54.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.643     2.937    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X45Y66         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  laser_receiver_block_i/ad7606c_0/inst/adc_wr_reg/Q
                         net (fo=2, routed)           4.812     8.205    adc_wr_OBUF
    V10                  OBUF (Prop_obuf_I_O)         3.560    11.765 r  adc_wr_OBUF_inst/O
                         net (fo=0)                   0.000    11.765    adc_wr
    V10                                                               r  adc_wr (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.045ns (46.978%)  route 4.565ns (53.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.643     2.937    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X43Y66         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  laser_receiver_block_i/ad7606c_0/inst/adc_rst_reg/Q
                         net (fo=2, routed)           4.565     7.958    adc_rst_OBUF
    W10                  OBUF (Prop_obuf_I_O)         3.589    11.546 r  adc_rst_OBUF_inst/O
                         net (fo=0)                   0.000    11.546    adc_rst
    W10                                                               r  adc_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_convst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.600ns  (logic 4.078ns (47.415%)  route 4.522ns (52.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.642     2.936    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X43Y67         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  laser_receiver_block_i/ad7606c_0/inst/adc_convst_reg/Q
                         net (fo=2, routed)           4.522     7.914    adc_convst_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.622    11.536 r  adc_convst_OBUF_inst/O
                         net (fo=0)                   0.000    11.536    adc_convst
    V8                                                                r  adc_convst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 4.009ns (46.985%)  route 4.524ns (53.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.643     2.937    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X45Y66         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  laser_receiver_block_i/ad7606c_0/inst/adc_cs_reg/Q
                         net (fo=2, routed)           4.524     7.917    adc_cs_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.553    11.470 r  adc_cs_OBUF_inst/O
                         net (fo=0)                   0.000    11.470    adc_cs
    Y6                                                                r  adc_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 4.081ns (50.261%)  route 4.039ns (49.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.633     2.927    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.039     7.422    lopt_3
    V13                  OBUF (Prop_obuf_I_O)         3.625    11.046 r  adc_db[3]_OBUF_inst/O
                         net (fo=0)                   0.000    11.046    adc_db[3]
    V13                                                               r  adc_db[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.036ns  (logic 4.039ns (50.264%)  route 3.997ns (49.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.633     2.927    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.456     3.383 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.997     7.380    lopt
    T14                  OBUF (Prop_obuf_I_O)         3.583    10.963 r  adc_db[0]_OBUF_inst/O
                         net (fo=0)                   0.000    10.963    adc_db[0]
    T14                                                               r  adc_db[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 4.082ns (51.683%)  route 3.816ns (48.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.694     2.988    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.816     7.260    lopt_1
    U12                  OBUF (Prop_obuf_I_O)         3.626    10.885 r  adc_db[1]_OBUF_inst/O
                         net (fo=0)                   0.000    10.885    adc_db[1]
    U12                                                               r  adc_db[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.444ns (57.836%)  route 1.053ns (42.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.545     0.881    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.053     2.074    lopt_7
    U17                  OBUF (Prop_obuf_I_O)         1.303     3.377 r  adc_db[7]_OBUF_inst/O
                         net (fo=0)                   0.000     3.377    adc_db[7]
    U17                                                               r  adc_db[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.376ns (53.977%)  route 1.173ns (46.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.569     0.905    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y69         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.173     2.218    lopt_6
    R16                  OBUF (Prop_obuf_I_O)         1.235     3.453 r  adc_db[6]_OBUF_inst/O
                         net (fo=0)                   0.000     3.453    adc_db[6]
    R16                                                               r  adc_db[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.420ns (52.284%)  route 1.296ns (47.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.565     0.901    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.296     2.337    lopt_5
    T15                  OBUF (Prop_obuf_I_O)         1.279     3.616 r  adc_db[5]_OBUF_inst/O
                         net (fo=0)                   0.000     3.616    adc_db[5]
    T15                                                               r  adc_db[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.465ns (53.423%)  route 1.277ns (46.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.554     0.890    laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X49Y90         FDSE                                         r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDSE (Prop_fdse_C_Q)         0.141     1.031 r  laser_receiver_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.277     2.308    uart_rtl_0_txd_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.632 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.632    uart_rtl_0_txd
    Y16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.465ns (52.502%)  route 1.325ns (47.498%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.565     0.901    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.325     2.367    lopt_2
    U13                  OBUF (Prop_obuf_I_O)         1.324     3.690 r  adc_db[2]_OBUF_inst/O
                         net (fo=0)                   0.000     3.690    adc_db[2]
    U13                                                               r  adc_db[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.430ns (50.218%)  route 1.418ns (49.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.544     0.880    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X50Y69         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[8]/Q
                         net (fo=1, routed)           1.418     2.462    adc_db_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         1.266     3.728 r  adc_db[8]_OBUF_inst/O
                         net (fo=0)                   0.000     3.728    adc_db[8]
    V17                                                               r  adc_db[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.423ns (49.867%)  route 1.430ns (50.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.544     0.880    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X50Y69         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[9]/Q
                         net (fo=1, routed)           1.430     2.474    adc_db_OBUF[9]
    V18                  OBUF (Prop_obuf_I_O)         1.259     3.732 r  adc_db[9]_OBUF_inst/O
                         net (fo=0)                   0.000     3.732    adc_db[9]
    V18                                                               r  adc_db[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.466ns (51.596%)  route 1.376ns (48.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.565     0.901    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X56Y76         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.376     2.417    lopt_1
    U12                  OBUF (Prop_obuf_I_O)         1.325     3.743 r  adc_db[1]_OBUF_inst/O
                         net (fo=0)                   0.000     3.743    adc_db[1]
    U12                                                               r  adc_db[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.474ns (51.425%)  route 1.392ns (48.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.545     0.881    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X49Y77         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.392     2.414    lopt_4
    V15                  OBUF (Prop_obuf_I_O)         1.333     3.746 r  adc_db[4]_OBUF_inst/O
                         net (fo=0)                   0.000     3.746    adc_db[4]
    V15                                                               r  adc_db[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adc_db[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.449ns (50.022%)  route 1.448ns (49.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.540     0.876    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X50Y73         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     1.040 r  laser_receiver_block_i/ad7606c_0/inst/register_mode_val_reg[10]/Q
                         net (fo=1, routed)           1.448     2.488    adc_db_OBUF[10]
    T16                  OBUF (Prop_obuf_I_O)         1.285     3.773 r  adc_db[10]_OBUF_inst/O
                         net (fo=0)                   0.000     3.773    adc_db[10]
    T16                                                               r  adc_db[10] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.649ns  (logic 1.761ns (26.482%)  route 4.888ns (73.518%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           4.086     5.599    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.723 r  laser_receiver_block_i/ad7606c_0/inst/state[0]_i_3/O
                         net (fo=1, routed)           0.802     6.525    laser_receiver_block_i/ad7606c_0/inst/state[0]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.124     6.649 r  laser_receiver_block_i/ad7606c_0/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.649    laser_receiver_block_i/ad7606c_0/inst/state[0]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        1.468     2.647    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X46Y68         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_busy
                            (input port)
  Destination:            laser_receiver_block_i/ad7606c_0/inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.484ns  (logic 0.370ns (14.913%)  route 2.113ns (85.087%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  adc_busy (IN)
                         net (fo=0)                   0.000     0.000    adc_busy
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 f  adc_busy_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.124    laser_receiver_block_i/ad7606c_0/inst/adc_busy
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.045     2.169 r  laser_receiver_block_i/ad7606c_0/inst/state[0]_i_3/O
                         net (fo=1, routed)           0.270     2.439    laser_receiver_block_i/ad7606c_0/inst/state[0]_i_3_n_0
    SLICE_X46Y68         LUT6 (Prop_lut6_I3_O)        0.045     2.484 r  laser_receiver_block_i/ad7606c_0/inst/state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.484    laser_receiver_block_i/ad7606c_0/inst/state[0]_i_1_n_0
    SLICE_X46Y68         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  laser_receiver_block_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    laser_receiver_block_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  laser_receiver_block_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1995, routed)        0.815     1.181    laser_receiver_block_i/ad7606c_0/inst/clk
    SLICE_X46Y68         FDRE                                         r  laser_receiver_block_i/ad7606c_0/inst/state_reg[0]/C





