
web_server_central.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000863c  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  08008780  08008780  00018780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bec  08008bec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008bec  08008bec  00018bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bf4  08008bf4  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bf4  08008bf4  00018bf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008bf8  08008bf8  00018bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008bfc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003fc  200001e0  08008ddc  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005dc  08008ddc  000205dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001201b  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d3f  00000000  00000000  00032224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  00034f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e98  00000000  00000000  00035f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000186f1  00000000  00000000  00036db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012fdc  00000000  00000000  0004f4a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090119  00000000  00000000  00062485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f259e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000522c  00000000  00000000  000f25f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	08008764 	.word	0x08008764

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	08008764 	.word	0x08008764

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2f>:
 8000ab8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000abc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac0:	bf24      	itt	cs
 8000ac2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ac6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aca:	d90d      	bls.n	8000ae8 <__aeabi_d2f+0x30>
 8000acc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000adc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae0:	bf08      	it	eq
 8000ae2:	f020 0001 	biceq.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aec:	d121      	bne.n	8000b32 <__aeabi_d2f+0x7a>
 8000aee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af2:	bfbc      	itt	lt
 8000af4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af8:	4770      	bxlt	lr
 8000afa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000afe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b02:	f1c2 0218 	rsb	r2, r2, #24
 8000b06:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b12:	bf18      	it	ne
 8000b14:	f040 0001 	orrne.w	r0, r0, #1
 8000b18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b24:	ea40 000c 	orr.w	r0, r0, ip
 8000b28:	fa23 f302 	lsr.w	r3, r3, r2
 8000b2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b30:	e7cc      	b.n	8000acc <__aeabi_d2f+0x14>
 8000b32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b36:	d107      	bne.n	8000b48 <__aeabi_d2f+0x90>
 8000b38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b3c:	bf1e      	ittt	ne
 8000b3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b46:	4770      	bxne	lr
 8000b48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b96e 	b.w	8000e4c <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9e08      	ldr	r6, [sp, #32]
 8000b8e:	460d      	mov	r5, r1
 8000b90:	4604      	mov	r4, r0
 8000b92:	468e      	mov	lr, r1
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	f040 8083 	bne.w	8000ca0 <__udivmoddi4+0x118>
 8000b9a:	428a      	cmp	r2, r1
 8000b9c:	4617      	mov	r7, r2
 8000b9e:	d947      	bls.n	8000c30 <__udivmoddi4+0xa8>
 8000ba0:	fab2 f382 	clz	r3, r2
 8000ba4:	b14b      	cbz	r3, 8000bba <__udivmoddi4+0x32>
 8000ba6:	f1c3 0120 	rsb	r1, r3, #32
 8000baa:	fa05 fe03 	lsl.w	lr, r5, r3
 8000bae:	fa20 f101 	lsr.w	r1, r0, r1
 8000bb2:	409f      	lsls	r7, r3
 8000bb4:	ea41 0e0e 	orr.w	lr, r1, lr
 8000bb8:	409c      	lsls	r4, r3
 8000bba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bbe:	fbbe fcf8 	udiv	ip, lr, r8
 8000bc2:	fa1f f987 	uxth.w	r9, r7
 8000bc6:	fb08 e21c 	mls	r2, r8, ip, lr
 8000bca:	fb0c f009 	mul.w	r0, ip, r9
 8000bce:	0c21      	lsrs	r1, r4, #16
 8000bd0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000bd4:	4290      	cmp	r0, r2
 8000bd6:	d90a      	bls.n	8000bee <__udivmoddi4+0x66>
 8000bd8:	18ba      	adds	r2, r7, r2
 8000bda:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bde:	f080 8118 	bcs.w	8000e12 <__udivmoddi4+0x28a>
 8000be2:	4290      	cmp	r0, r2
 8000be4:	f240 8115 	bls.w	8000e12 <__udivmoddi4+0x28a>
 8000be8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bec:	443a      	add	r2, r7
 8000bee:	1a12      	subs	r2, r2, r0
 8000bf0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bf4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bf8:	fb00 f109 	mul.w	r1, r0, r9
 8000bfc:	b2a4      	uxth	r4, r4
 8000bfe:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c02:	42a1      	cmp	r1, r4
 8000c04:	d909      	bls.n	8000c1a <__udivmoddi4+0x92>
 8000c06:	193c      	adds	r4, r7, r4
 8000c08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c0c:	f080 8103 	bcs.w	8000e16 <__udivmoddi4+0x28e>
 8000c10:	42a1      	cmp	r1, r4
 8000c12:	f240 8100 	bls.w	8000e16 <__udivmoddi4+0x28e>
 8000c16:	3802      	subs	r0, #2
 8000c18:	443c      	add	r4, r7
 8000c1a:	1a64      	subs	r4, r4, r1
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c22:	b11e      	cbz	r6, 8000c2c <__udivmoddi4+0xa4>
 8000c24:	2200      	movs	r2, #0
 8000c26:	40dc      	lsrs	r4, r3
 8000c28:	e9c6 4200 	strd	r4, r2, [r6]
 8000c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c30:	b902      	cbnz	r2, 8000c34 <__udivmoddi4+0xac>
 8000c32:	deff      	udf	#255	; 0xff
 8000c34:	fab2 f382 	clz	r3, r2
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d14f      	bne.n	8000cdc <__udivmoddi4+0x154>
 8000c3c:	1a8d      	subs	r5, r1, r2
 8000c3e:	2101      	movs	r1, #1
 8000c40:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c44:	fa1f f882 	uxth.w	r8, r2
 8000c48:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c4c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c50:	fb08 f00c 	mul.w	r0, r8, ip
 8000c54:	0c22      	lsrs	r2, r4, #16
 8000c56:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c5a:	42a8      	cmp	r0, r5
 8000c5c:	d907      	bls.n	8000c6e <__udivmoddi4+0xe6>
 8000c5e:	197d      	adds	r5, r7, r5
 8000c60:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c64:	d202      	bcs.n	8000c6c <__udivmoddi4+0xe4>
 8000c66:	42a8      	cmp	r0, r5
 8000c68:	f200 80e9 	bhi.w	8000e3e <__udivmoddi4+0x2b6>
 8000c6c:	4694      	mov	ip, r2
 8000c6e:	1a2d      	subs	r5, r5, r0
 8000c70:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c74:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c78:	fb08 f800 	mul.w	r8, r8, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c82:	45a0      	cmp	r8, r4
 8000c84:	d907      	bls.n	8000c96 <__udivmoddi4+0x10e>
 8000c86:	193c      	adds	r4, r7, r4
 8000c88:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c8c:	d202      	bcs.n	8000c94 <__udivmoddi4+0x10c>
 8000c8e:	45a0      	cmp	r8, r4
 8000c90:	f200 80d9 	bhi.w	8000e46 <__udivmoddi4+0x2be>
 8000c94:	4610      	mov	r0, r2
 8000c96:	eba4 0408 	sub.w	r4, r4, r8
 8000c9a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c9e:	e7c0      	b.n	8000c22 <__udivmoddi4+0x9a>
 8000ca0:	428b      	cmp	r3, r1
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x12e>
 8000ca4:	2e00      	cmp	r6, #0
 8000ca6:	f000 80b1 	beq.w	8000e0c <__udivmoddi4+0x284>
 8000caa:	2100      	movs	r1, #0
 8000cac:	e9c6 0500 	strd	r0, r5, [r6]
 8000cb0:	4608      	mov	r0, r1
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	fab3 f183 	clz	r1, r3
 8000cba:	2900      	cmp	r1, #0
 8000cbc:	d14b      	bne.n	8000d56 <__udivmoddi4+0x1ce>
 8000cbe:	42ab      	cmp	r3, r5
 8000cc0:	d302      	bcc.n	8000cc8 <__udivmoddi4+0x140>
 8000cc2:	4282      	cmp	r2, r0
 8000cc4:	f200 80b9 	bhi.w	8000e3a <__udivmoddi4+0x2b2>
 8000cc8:	1a84      	subs	r4, r0, r2
 8000cca:	eb65 0303 	sbc.w	r3, r5, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	469e      	mov	lr, r3
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	d0aa      	beq.n	8000c2c <__udivmoddi4+0xa4>
 8000cd6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000cda:	e7a7      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	f1c3 0220 	rsb	r2, r3, #32
 8000ce2:	40d1      	lsrs	r1, r2
 8000ce4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cec:	fa1f f887 	uxth.w	r8, r7
 8000cf0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cf4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cf8:	409d      	lsls	r5, r3
 8000cfa:	fb00 fc08 	mul.w	ip, r0, r8
 8000cfe:	432a      	orrs	r2, r5
 8000d00:	0c15      	lsrs	r5, r2, #16
 8000d02:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000d06:	45ac      	cmp	ip, r5
 8000d08:	fa04 f403 	lsl.w	r4, r4, r3
 8000d0c:	d909      	bls.n	8000d22 <__udivmoddi4+0x19a>
 8000d0e:	197d      	adds	r5, r7, r5
 8000d10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d14:	f080 808f 	bcs.w	8000e36 <__udivmoddi4+0x2ae>
 8000d18:	45ac      	cmp	ip, r5
 8000d1a:	f240 808c 	bls.w	8000e36 <__udivmoddi4+0x2ae>
 8000d1e:	3802      	subs	r0, #2
 8000d20:	443d      	add	r5, r7
 8000d22:	eba5 050c 	sub.w	r5, r5, ip
 8000d26:	fbb5 f1fe 	udiv	r1, r5, lr
 8000d2a:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000d2e:	fb01 f908 	mul.w	r9, r1, r8
 8000d32:	b295      	uxth	r5, r2
 8000d34:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d38:	45a9      	cmp	r9, r5
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x1c4>
 8000d3c:	197d      	adds	r5, r7, r5
 8000d3e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d42:	d274      	bcs.n	8000e2e <__udivmoddi4+0x2a6>
 8000d44:	45a9      	cmp	r9, r5
 8000d46:	d972      	bls.n	8000e2e <__udivmoddi4+0x2a6>
 8000d48:	3902      	subs	r1, #2
 8000d4a:	443d      	add	r5, r7
 8000d4c:	eba5 0509 	sub.w	r5, r5, r9
 8000d50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d54:	e778      	b.n	8000c48 <__udivmoddi4+0xc0>
 8000d56:	f1c1 0720 	rsb	r7, r1, #32
 8000d5a:	408b      	lsls	r3, r1
 8000d5c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d60:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d64:	fa25 f407 	lsr.w	r4, r5, r7
 8000d68:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d6c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d70:	fa1f f88c 	uxth.w	r8, ip
 8000d74:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d78:	fa20 f307 	lsr.w	r3, r0, r7
 8000d7c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d80:	408d      	lsls	r5, r1
 8000d82:	431d      	orrs	r5, r3
 8000d84:	0c2b      	lsrs	r3, r5, #16
 8000d86:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d8a:	45a2      	cmp	sl, r4
 8000d8c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d90:	fa00 f301 	lsl.w	r3, r0, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0x222>
 8000d96:	eb1c 0404 	adds.w	r4, ip, r4
 8000d9a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d9e:	d248      	bcs.n	8000e32 <__udivmoddi4+0x2aa>
 8000da0:	45a2      	cmp	sl, r4
 8000da2:	d946      	bls.n	8000e32 <__udivmoddi4+0x2aa>
 8000da4:	f1a9 0902 	sub.w	r9, r9, #2
 8000da8:	4464      	add	r4, ip
 8000daa:	eba4 040a 	sub.w	r4, r4, sl
 8000dae:	fbb4 f0fe 	udiv	r0, r4, lr
 8000db2:	fb0e 4410 	mls	r4, lr, r0, r4
 8000db6:	fb00 fa08 	mul.w	sl, r0, r8
 8000dba:	b2ad      	uxth	r5, r5
 8000dbc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc0:	45a2      	cmp	sl, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x24e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dcc:	d22d      	bcs.n	8000e2a <__udivmoddi4+0x2a2>
 8000dce:	45a2      	cmp	sl, r4
 8000dd0:	d92b      	bls.n	8000e2a <__udivmoddi4+0x2a2>
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	4464      	add	r4, ip
 8000dd6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dda:	fba0 8902 	umull	r8, r9, r0, r2
 8000dde:	eba4 040a 	sub.w	r4, r4, sl
 8000de2:	454c      	cmp	r4, r9
 8000de4:	46c6      	mov	lr, r8
 8000de6:	464d      	mov	r5, r9
 8000de8:	d319      	bcc.n	8000e1e <__udivmoddi4+0x296>
 8000dea:	d016      	beq.n	8000e1a <__udivmoddi4+0x292>
 8000dec:	b15e      	cbz	r6, 8000e06 <__udivmoddi4+0x27e>
 8000dee:	ebb3 020e 	subs.w	r2, r3, lr
 8000df2:	eb64 0405 	sbc.w	r4, r4, r5
 8000df6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c6 7400 	strd	r7, r4, [r6]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	4630      	mov	r0, r6
 8000e10:	e70c      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000e12:	468c      	mov	ip, r1
 8000e14:	e6eb      	b.n	8000bee <__udivmoddi4+0x66>
 8000e16:	4610      	mov	r0, r2
 8000e18:	e6ff      	b.n	8000c1a <__udivmoddi4+0x92>
 8000e1a:	4543      	cmp	r3, r8
 8000e1c:	d2e6      	bcs.n	8000dec <__udivmoddi4+0x264>
 8000e1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e22:	eb69 050c 	sbc.w	r5, r9, ip
 8000e26:	3801      	subs	r0, #1
 8000e28:	e7e0      	b.n	8000dec <__udivmoddi4+0x264>
 8000e2a:	4628      	mov	r0, r5
 8000e2c:	e7d3      	b.n	8000dd6 <__udivmoddi4+0x24e>
 8000e2e:	4611      	mov	r1, r2
 8000e30:	e78c      	b.n	8000d4c <__udivmoddi4+0x1c4>
 8000e32:	4681      	mov	r9, r0
 8000e34:	e7b9      	b.n	8000daa <__udivmoddi4+0x222>
 8000e36:	4608      	mov	r0, r1
 8000e38:	e773      	b.n	8000d22 <__udivmoddi4+0x19a>
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e749      	b.n	8000cd2 <__udivmoddi4+0x14a>
 8000e3e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e42:	443d      	add	r5, r7
 8000e44:	e713      	b.n	8000c6e <__udivmoddi4+0xe6>
 8000e46:	3802      	subs	r0, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	e724      	b.n	8000c96 <__udivmoddi4+0x10e>

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <DHT22_Init>:

#include "DHT22.h"


void DHT22_Init (struct DHT22 *sensor_DHT22, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	4613      	mov	r3, r2
 8000e5c:	80fb      	strh	r3, [r7, #6]
	 sensor_DHT22->GPIOx = GPIOx;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	68ba      	ldr	r2, [r7, #8]
 8000e62:	601a      	str	r2, [r3, #0]
	 sensor_DHT22->GPIO_Pin = GPIO_Pin;
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	88fa      	ldrh	r2, [r7, #6]
 8000e68:	809a      	strh	r2, [r3, #4]
	 sensor_DHT22->temperature = 0.;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	f04f 0200 	mov.w	r2, #0
 8000e70:	609a      	str	r2, [r3, #8]
	 sensor_DHT22->humidity = 0.;
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	f04f 0200 	mov.w	r2, #0
 8000e78:	60da      	str	r2, [r3, #12]
}
 8000e7a:	bf00      	nop
 8000e7c:	3714      	adds	r7, #20
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr

08000e84 <DHT22_Set_Output>:

void DHT22_Set_Output(struct DHT22 *sensor_DHT22)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	f107 030c 	add.w	r3, r7, #12
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
 8000e96:	609a      	str	r2, [r3, #8]
 8000e98:	60da      	str	r2, [r3, #12]
 8000e9a:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = sensor_DHT22->GPIO_Pin;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	889b      	ldrh	r3, [r3, #4]
 8000ea0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(sensor_DHT22->GPIOx, &GPIO_InitStruct);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f107 020c 	add.w	r2, r7, #12
 8000eb6:	4611      	mov	r1, r2
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f001 fe37 	bl	8002b2c <HAL_GPIO_Init>

}
 8000ebe:	bf00      	nop
 8000ec0:	3720      	adds	r7, #32
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}

08000ec6 <DHT22_Set_Input>:

void DHT22_Set_Input (struct DHT22 *sensor_DHT22)
{
 8000ec6:	b580      	push	{r7, lr}
 8000ec8:	b088      	sub	sp, #32
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ece:	f107 030c 	add.w	r3, r7, #12
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]
 8000eda:	60da      	str	r2, [r3, #12]
 8000edc:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = sensor_DHT22->GPIO_Pin;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	889b      	ldrh	r3, [r3, #4]
 8000ee2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(sensor_DHT22->GPIOx, &GPIO_InitStruct);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f107 020c 	add.w	r2, r7, #12
 8000ef4:	4611      	mov	r1, r2
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f001 fe18 	bl	8002b2c <HAL_GPIO_Init>
}
 8000efc:	bf00      	nop
 8000efe:	3720      	adds	r7, #32
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <DHT22_Start>:

/*Set pinmode to output and send > 1ms low signal,  20-40 us high signal and set input*/
uint8_t DHT22_Start (struct DHT22 *sensor_DHT22)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
	DHT22_Set_Output(sensor_DHT22);
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff ffb9 	bl	8000e84 <DHT22_Set_Output>
	HAL_Delay(10);
 8000f12:	200a      	movs	r0, #10
 8000f14:	f001 faaa 	bl	800246c <HAL_Delay>
    HAL_GPIO_WritePin (sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin, GPIO_PIN_RESET);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6818      	ldr	r0, [r3, #0]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	889b      	ldrh	r3, [r3, #4]
 8000f20:	2200      	movs	r2, #0
 8000f22:	4619      	mov	r1, r3
 8000f24:	f001 ffa9 	bl	8002e7a <HAL_GPIO_WritePin>
	delay_us(1200);
 8000f28:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000f2c:	f001 f8ec 	bl	8002108 <delay_us>
	HAL_GPIO_WritePin (sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin, GPIO_PIN_SET);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6818      	ldr	r0, [r3, #0]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	889b      	ldrh	r3, [r3, #4]
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	f001 ff9d 	bl	8002e7a <HAL_GPIO_WritePin>
	delay_us(30);
 8000f40:	201e      	movs	r0, #30
 8000f42:	f001 f8e1 	bl	8002108 <delay_us>
	DHT22_Set_Input(sensor_DHT22);
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f7ff ffbd 	bl	8000ec6 <DHT22_Set_Input>

	return 0;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <DHT22_Check_Response>:

/*Wait sensor response, 80 us low signal and 80 us high signal*/
uint8_t DHT22_Check_Response (struct DHT22 *sensor_DHT22)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	b084      	sub	sp, #16
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
	uint8_t wd_timer = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	73fb      	strb	r3, [r7, #15]
	while(!(HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 85))
 8000f62:	e005      	b.n	8000f70 <DHT22_Check_Response+0x1a>
	{
		delay_us(1);
 8000f64:	2001      	movs	r0, #1
 8000f66:	f001 f8cf 	bl	8002108 <delay_us>
		wd_timer++;
 8000f6a:	7bfb      	ldrb	r3, [r7, #15]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	73fb      	strb	r3, [r7, #15]
	while(!(HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 85))
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681a      	ldr	r2, [r3, #0]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	889b      	ldrh	r3, [r3, #4]
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4610      	mov	r0, r2
 8000f7c:	f001 ff66 	bl	8002e4c <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d102      	bne.n	8000f8c <DHT22_Check_Response+0x36>
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
 8000f88:	2b54      	cmp	r3, #84	; 0x54
 8000f8a:	d9eb      	bls.n	8000f64 <DHT22_Check_Response+0xe>
	}

	if(wd_timer == 85)
 8000f8c:	7bfb      	ldrb	r3, [r7, #15]
 8000f8e:	2b55      	cmp	r3, #85	; 0x55
 8000f90:	d101      	bne.n	8000f96 <DHT22_Check_Response+0x40>
	{
		return 1;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e01c      	b.n	8000fd0 <DHT22_Check_Response+0x7a>
	}
	else
	{

		wd_timer = 0;
 8000f96:	2300      	movs	r3, #0
 8000f98:	73fb      	strb	r3, [r7, #15]
		while((HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 85))
 8000f9a:	e005      	b.n	8000fa8 <DHT22_Check_Response+0x52>
		{
			delay_us(1);
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f001 f8b3 	bl	8002108 <delay_us>
			wd_timer++;
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	73fb      	strb	r3, [r7, #15]
		while((HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 85))
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	889b      	ldrh	r3, [r3, #4]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4610      	mov	r0, r2
 8000fb4:	f001 ff4a 	bl	8002e4c <HAL_GPIO_ReadPin>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <DHT22_Check_Response+0x6e>
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
 8000fc0:	2b54      	cmp	r3, #84	; 0x54
 8000fc2:	d9eb      	bls.n	8000f9c <DHT22_Check_Response+0x46>
		}

		if(wd_timer == 85)
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	2b55      	cmp	r3, #85	; 0x55
 8000fc8:	d101      	bne.n	8000fce <DHT22_Check_Response+0x78>
		{
			return 1;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e000      	b.n	8000fd0 <DHT22_Check_Response+0x7a>
		}
		else
		{
			return 0;
 8000fce:	2300      	movs	r3, #0
		}
	}

}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <DHT22_Read_raw>:

uint8_t DHT22_Read_raw (struct DHT22 *sensor_DHT22, uint8_t * data)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	73fb      	strb	r3, [r7, #15]
	uint8_t wd_timer = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	73bb      	strb	r3, [r7, #14]

	for (i=0;i<8;i++)
 8000fea:	2300      	movs	r3, #0
 8000fec:	73fb      	strb	r3, [r7, #15]
 8000fee:	e05f      	b.n	80010b0 <DHT22_Read_raw+0xd8>
	{
		wd_timer = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	73bb      	strb	r3, [r7, #14]

		//Start bit of 50us
		while(!(HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 50))
 8000ff4:	e005      	b.n	8001002 <DHT22_Read_raw+0x2a>
		{
			delay_us(1);
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f001 f886 	bl	8002108 <delay_us>
			wd_timer++;
 8000ffc:	7bbb      	ldrb	r3, [r7, #14]
 8000ffe:	3301      	adds	r3, #1
 8001000:	73bb      	strb	r3, [r7, #14]
		while(!(HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 50))
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	889b      	ldrh	r3, [r3, #4]
 800100a:	4619      	mov	r1, r3
 800100c:	4610      	mov	r0, r2
 800100e:	f001 ff1d 	bl	8002e4c <HAL_GPIO_ReadPin>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d102      	bne.n	800101e <DHT22_Read_raw+0x46>
 8001018:	7bbb      	ldrb	r3, [r7, #14]
 800101a:	2b31      	cmp	r3, #49	; 0x31
 800101c:	d9eb      	bls.n	8000ff6 <DHT22_Read_raw+0x1e>
		}

		wd_timer = 0;
 800101e:	2300      	movs	r3, #0
 8001020:	73bb      	strb	r3, [r7, #14]

		while((HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 90))
 8001022:	e005      	b.n	8001030 <DHT22_Read_raw+0x58>
		{
			wd_timer += 10;
 8001024:	7bbb      	ldrb	r3, [r7, #14]
 8001026:	330a      	adds	r3, #10
 8001028:	73bb      	strb	r3, [r7, #14]
			delay_us(10);
 800102a:	200a      	movs	r0, #10
 800102c:	f001 f86c 	bl	8002108 <delay_us>
		while((HAL_GPIO_ReadPin(sensor_DHT22->GPIOx, sensor_DHT22->GPIO_Pin)) && (wd_timer < 90))
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	889b      	ldrh	r3, [r3, #4]
 8001038:	4619      	mov	r1, r3
 800103a:	4610      	mov	r0, r2
 800103c:	f001 ff06 	bl	8002e4c <HAL_GPIO_ReadPin>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d002      	beq.n	800104c <DHT22_Read_raw+0x74>
 8001046:	7bbb      	ldrb	r3, [r7, #14]
 8001048:	2b59      	cmp	r3, #89	; 0x59
 800104a:	d9eb      	bls.n	8001024 <DHT22_Read_raw+0x4c>
		}


		if((wd_timer >= 20)&&(wd_timer <= 30 ))
 800104c:	7bbb      	ldrb	r3, [r7, #14]
 800104e:	2b13      	cmp	r3, #19
 8001050:	d913      	bls.n	800107a <DHT22_Read_raw+0xa2>
 8001052:	7bbb      	ldrb	r3, [r7, #14]
 8001054:	2b1e      	cmp	r3, #30
 8001056:	d810      	bhi.n	800107a <DHT22_Read_raw+0xa2>
		{
			*data &= ~1<<(7-i);
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	b25a      	sxtb	r2, r3
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	f1c3 0307 	rsb	r3, r3, #7
 8001064:	f06f 0101 	mvn.w	r1, #1
 8001068:	fa01 f303 	lsl.w	r3, r1, r3
 800106c:	b25b      	sxtb	r3, r3
 800106e:	4013      	ands	r3, r2
 8001070:	b25b      	sxtb	r3, r3
 8001072:	b2da      	uxtb	r2, r3
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	701a      	strb	r2, [r3, #0]
 8001078:	e017      	b.n	80010aa <DHT22_Read_raw+0xd2>
		}
		else if((wd_timer >= 60)&&(wd_timer <= 80 ))
 800107a:	7bbb      	ldrb	r3, [r7, #14]
 800107c:	2b3b      	cmp	r3, #59	; 0x3b
 800107e:	d912      	bls.n	80010a6 <DHT22_Read_raw+0xce>
 8001080:	7bbb      	ldrb	r3, [r7, #14]
 8001082:	2b50      	cmp	r3, #80	; 0x50
 8001084:	d80f      	bhi.n	80010a6 <DHT22_Read_raw+0xce>
		{
			*data |= 1<<(7-i);
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	b25a      	sxtb	r2, r3
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	f1c3 0307 	rsb	r3, r3, #7
 8001092:	2101      	movs	r1, #1
 8001094:	fa01 f303 	lsl.w	r3, r1, r3
 8001098:	b25b      	sxtb	r3, r3
 800109a:	4313      	orrs	r3, r2
 800109c:	b25b      	sxtb	r3, r3
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	701a      	strb	r2, [r3, #0]
 80010a4:	e001      	b.n	80010aa <DHT22_Read_raw+0xd2>
		}
		else
		{
			return 1;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e006      	b.n	80010b8 <DHT22_Read_raw+0xe0>
	for (i=0;i<8;i++)
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	3301      	adds	r3, #1
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	2b07      	cmp	r3, #7
 80010b4:	d99c      	bls.n	8000ff0 <DHT22_Read_raw+0x18>
		}
	}

	return 0;
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <DHT22_Read_Temp_Hum>:

uint8_t DHT22_Read_Temp_Hum (struct DHT22 *sensor_DHT22)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	uint8_t Rh_byte1 = 0, Rh_byte2 = 0, Temp_byte1 = 0, Temp_byte2 = 0 , SUM = 0, SUM_temp = 0, read_error = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	747b      	strb	r3, [r7, #17]
 80010cc:	2300      	movs	r3, #0
 80010ce:	743b      	strb	r3, [r7, #16]
 80010d0:	2300      	movs	r3, #0
 80010d2:	73fb      	strb	r3, [r7, #15]
 80010d4:	2300      	movs	r3, #0
 80010d6:	73bb      	strb	r3, [r7, #14]
 80010d8:	2300      	movs	r3, #0
 80010da:	737b      	strb	r3, [r7, #13]
 80010dc:	2300      	movs	r3, #0
 80010de:	75fb      	strb	r3, [r7, #23]
 80010e0:	2300      	movs	r3, #0
 80010e2:	75bb      	strb	r3, [r7, #22]
	uint16_t RH = 0, TEMP = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	82bb      	strh	r3, [r7, #20]
 80010e8:	2300      	movs	r3, #0
 80010ea:	827b      	strh	r3, [r7, #18]


	  read_error += DHT22_Read_raw(sensor_DHT22, &Rh_byte1);
 80010ec:	f107 0311 	add.w	r3, r7, #17
 80010f0:	4619      	mov	r1, r3
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ff70 	bl	8000fd8 <DHT22_Read_raw>
 80010f8:	4603      	mov	r3, r0
 80010fa:	461a      	mov	r2, r3
 80010fc:	7dbb      	ldrb	r3, [r7, #22]
 80010fe:	4413      	add	r3, r2
 8001100:	75bb      	strb	r3, [r7, #22]
	  read_error += DHT22_Read_raw(sensor_DHT22, &Rh_byte2);
 8001102:	f107 0310 	add.w	r3, r7, #16
 8001106:	4619      	mov	r1, r3
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ff65 	bl	8000fd8 <DHT22_Read_raw>
 800110e:	4603      	mov	r3, r0
 8001110:	461a      	mov	r2, r3
 8001112:	7dbb      	ldrb	r3, [r7, #22]
 8001114:	4413      	add	r3, r2
 8001116:	75bb      	strb	r3, [r7, #22]
	  read_error += DHT22_Read_raw(sensor_DHT22, &Temp_byte1);
 8001118:	f107 030f 	add.w	r3, r7, #15
 800111c:	4619      	mov	r1, r3
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff ff5a 	bl	8000fd8 <DHT22_Read_raw>
 8001124:	4603      	mov	r3, r0
 8001126:	461a      	mov	r2, r3
 8001128:	7dbb      	ldrb	r3, [r7, #22]
 800112a:	4413      	add	r3, r2
 800112c:	75bb      	strb	r3, [r7, #22]
	  read_error += DHT22_Read_raw(sensor_DHT22, &Temp_byte2);
 800112e:	f107 030e 	add.w	r3, r7, #14
 8001132:	4619      	mov	r1, r3
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ff4f 	bl	8000fd8 <DHT22_Read_raw>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	7dbb      	ldrb	r3, [r7, #22]
 8001140:	4413      	add	r3, r2
 8001142:	75bb      	strb	r3, [r7, #22]
	  read_error += DHT22_Read_raw(sensor_DHT22, &SUM);
 8001144:	f107 030d 	add.w	r3, r7, #13
 8001148:	4619      	mov	r1, r3
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ff44 	bl	8000fd8 <DHT22_Read_raw>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	7dbb      	ldrb	r3, [r7, #22]
 8001156:	4413      	add	r3, r2
 8001158:	75bb      	strb	r3, [r7, #22]

	  if(read_error == 0)
 800115a:	7dbb      	ldrb	r3, [r7, #22]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d145      	bne.n	80011ec <DHT22_Read_Temp_Hum+0x12c>
	  {
		  SUM_temp = Rh_byte1 + Rh_byte2 + Temp_byte1 + Temp_byte2 ;
 8001160:	7c7a      	ldrb	r2, [r7, #17]
 8001162:	7c3b      	ldrb	r3, [r7, #16]
 8001164:	4413      	add	r3, r2
 8001166:	b2da      	uxtb	r2, r3
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	4413      	add	r3, r2
 800116c:	b2da      	uxtb	r2, r3
 800116e:	7bbb      	ldrb	r3, [r7, #14]
 8001170:	4413      	add	r3, r2
 8001172:	75fb      	strb	r3, [r7, #23]

		  if(SUM == SUM_temp)
 8001174:	7b7b      	ldrb	r3, [r7, #13]
 8001176:	7dfa      	ldrb	r2, [r7, #23]
 8001178:	429a      	cmp	r2, r3
 800117a:	d135      	bne.n	80011e8 <DHT22_Read_Temp_Hum+0x128>
		  {

			  TEMP = ((Temp_byte1<<8)|Temp_byte2);
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	b21a      	sxth	r2, r3
 8001182:	7bbb      	ldrb	r3, [r7, #14]
 8001184:	b21b      	sxth	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b21b      	sxth	r3, r3
 800118a:	827b      	strh	r3, [r7, #18]
			  RH = ((Rh_byte1<<8)|Rh_byte2);
 800118c:	7c7b      	ldrb	r3, [r7, #17]
 800118e:	021b      	lsls	r3, r3, #8
 8001190:	b21a      	sxth	r2, r3
 8001192:	7c3b      	ldrb	r3, [r7, #16]
 8001194:	b21b      	sxth	r3, r3
 8001196:	4313      	orrs	r3, r2
 8001198:	b21b      	sxth	r3, r3
 800119a:	82bb      	strh	r3, [r7, #20]

			  sensor_DHT22->temperature = (float) (TEMP/10.0);
 800119c:	8a7b      	ldrh	r3, [r7, #18]
 800119e:	4618      	mov	r0, r3
 80011a0:	f7ff f948 	bl	8000434 <__aeabi_i2d>
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <DHT22_Read_Temp_Hum+0x138>)
 80011aa:	f7ff fad7 	bl	800075c <__aeabi_ddiv>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	4610      	mov	r0, r2
 80011b4:	4619      	mov	r1, r3
 80011b6:	f7ff fc7f 	bl	8000ab8 <__aeabi_d2f>
 80011ba:	4602      	mov	r2, r0
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	609a      	str	r2, [r3, #8]
			  sensor_DHT22->humidity = (float) (RH/10.0);
 80011c0:	8abb      	ldrh	r3, [r7, #20]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff f936 	bl	8000434 <__aeabi_i2d>
 80011c8:	f04f 0200 	mov.w	r2, #0
 80011cc:	4b0a      	ldr	r3, [pc, #40]	; (80011f8 <DHT22_Read_Temp_Hum+0x138>)
 80011ce:	f7ff fac5 	bl	800075c <__aeabi_ddiv>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	4610      	mov	r0, r2
 80011d8:	4619      	mov	r1, r3
 80011da:	f7ff fc6d 	bl	8000ab8 <__aeabi_d2f>
 80011de:	4602      	mov	r2, r0
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	60da      	str	r2, [r3, #12]
			  return 0;
 80011e4:	2300      	movs	r3, #0
 80011e6:	e002      	b.n	80011ee <DHT22_Read_Temp_Hum+0x12e>
		  }
		  else
		  {
			  return 1;
 80011e8:	2301      	movs	r3, #1
 80011ea:	e000      	b.n	80011ee <DHT22_Read_Temp_Hum+0x12e>
		  }
	  }
	  else
	  {
		  return 1;
 80011ec:	2301      	movs	r3, #1
	  }
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40240000 	.word	0x40240000

080011fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001202:	4b0c      	ldr	r3, [pc, #48]	; (8001234 <MX_DMA_Init+0x38>)
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	4a0b      	ldr	r2, [pc, #44]	; (8001234 <MX_DMA_Init+0x38>)
 8001208:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800120c:	61d3      	str	r3, [r2, #28]
 800120e:	4b09      	ldr	r3, [pc, #36]	; (8001234 <MX_DMA_Init+0x38>)
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	2034      	movs	r0, #52	; 0x34
 8001220:	f001 fa1d 	bl	800265e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8001224:	2034      	movs	r0, #52	; 0x34
 8001226:	f001 fa36 	bl	8002696 <HAL_NVIC_EnableIRQ>

}
 800122a:	bf00      	nop
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	40023800 	.word	0x40023800

08001238 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08a      	sub	sp, #40	; 0x28
 800123c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123e:	f107 0314 	add.w	r3, r7, #20
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800124e:	4b2d      	ldr	r3, [pc, #180]	; (8001304 <MX_GPIO_Init+0xcc>)
 8001250:	69db      	ldr	r3, [r3, #28]
 8001252:	4a2c      	ldr	r2, [pc, #176]	; (8001304 <MX_GPIO_Init+0xcc>)
 8001254:	f043 0304 	orr.w	r3, r3, #4
 8001258:	61d3      	str	r3, [r2, #28]
 800125a:	4b2a      	ldr	r3, [pc, #168]	; (8001304 <MX_GPIO_Init+0xcc>)
 800125c:	69db      	ldr	r3, [r3, #28]
 800125e:	f003 0304 	and.w	r3, r3, #4
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001266:	4b27      	ldr	r3, [pc, #156]	; (8001304 <MX_GPIO_Init+0xcc>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	4a26      	ldr	r2, [pc, #152]	; (8001304 <MX_GPIO_Init+0xcc>)
 800126c:	f043 0320 	orr.w	r3, r3, #32
 8001270:	61d3      	str	r3, [r2, #28]
 8001272:	4b24      	ldr	r3, [pc, #144]	; (8001304 <MX_GPIO_Init+0xcc>)
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	f003 0320 	and.w	r3, r3, #32
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800127e:	4b21      	ldr	r3, [pc, #132]	; (8001304 <MX_GPIO_Init+0xcc>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	4a20      	ldr	r2, [pc, #128]	; (8001304 <MX_GPIO_Init+0xcc>)
 8001284:	f043 0301 	orr.w	r3, r3, #1
 8001288:	61d3      	str	r3, [r2, #28]
 800128a:	4b1e      	ldr	r3, [pc, #120]	; (8001304 <MX_GPIO_Init+0xcc>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	f003 0301 	and.w	r3, r3, #1
 8001292:	60bb      	str	r3, [r7, #8]
 8001294:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001296:	4b1b      	ldr	r3, [pc, #108]	; (8001304 <MX_GPIO_Init+0xcc>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	4a1a      	ldr	r2, [pc, #104]	; (8001304 <MX_GPIO_Init+0xcc>)
 800129c:	f043 0302 	orr.w	r3, r3, #2
 80012a0:	61d3      	str	r3, [r2, #28]
 80012a2:	4b18      	ldr	r3, [pc, #96]	; (8001304 <MX_GPIO_Init+0xcc>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	607b      	str	r3, [r7, #4]
 80012ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	2102      	movs	r1, #2
 80012b2:	4815      	ldr	r0, [pc, #84]	; (8001308 <MX_GPIO_Init+0xd0>)
 80012b4:	f001 fde1 	bl	8002e7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	2120      	movs	r1, #32
 80012bc:	4812      	ldr	r0, [pc, #72]	; (8001308 <MX_GPIO_Init+0xd0>)
 80012be:	f001 fddc 	bl	8002e7a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012c8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012d2:	f107 0314 	add.w	r3, r7, #20
 80012d6:	4619      	mov	r1, r3
 80012d8:	480c      	ldr	r0, [pc, #48]	; (800130c <MX_GPIO_Init+0xd4>)
 80012da:	f001 fc27 	bl	8002b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LD2_Pin;
 80012de:	2322      	movs	r3, #34	; 0x22
 80012e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e2:	2301      	movs	r3, #1
 80012e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	4619      	mov	r1, r3
 80012f4:	4804      	ldr	r0, [pc, #16]	; (8001308 <MX_GPIO_Init+0xd0>)
 80012f6:	f001 fc19 	bl	8002b2c <HAL_GPIO_Init>

}
 80012fa:	bf00      	nop
 80012fc:	3728      	adds	r7, #40	; 0x28
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40023800 	.word	0x40023800
 8001308:	40020000 	.word	0x40020000
 800130c:	40020800 	.word	0x40020800

08001310 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001314:	4b12      	ldr	r3, [pc, #72]	; (8001360 <MX_I2C1_Init+0x50>)
 8001316:	4a13      	ldr	r2, [pc, #76]	; (8001364 <MX_I2C1_Init+0x54>)
 8001318:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800131a:	4b11      	ldr	r3, [pc, #68]	; (8001360 <MX_I2C1_Init+0x50>)
 800131c:	4a12      	ldr	r2, [pc, #72]	; (8001368 <MX_I2C1_Init+0x58>)
 800131e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001320:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <MX_I2C1_Init+0x50>)
 8001322:	2200      	movs	r2, #0
 8001324:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <MX_I2C1_Init+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <MX_I2C1_Init+0x50>)
 800132e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001332:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001334:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <MX_I2C1_Init+0x50>)
 8001336:	2200      	movs	r2, #0
 8001338:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800133a:	4b09      	ldr	r3, [pc, #36]	; (8001360 <MX_I2C1_Init+0x50>)
 800133c:	2200      	movs	r2, #0
 800133e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001340:	4b07      	ldr	r3, [pc, #28]	; (8001360 <MX_I2C1_Init+0x50>)
 8001342:	2200      	movs	r2, #0
 8001344:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001346:	4b06      	ldr	r3, [pc, #24]	; (8001360 <MX_I2C1_Init+0x50>)
 8001348:	2200      	movs	r2, #0
 800134a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800134c:	4804      	ldr	r0, [pc, #16]	; (8001360 <MX_I2C1_Init+0x50>)
 800134e:	f001 fdad 	bl	8002eac <HAL_I2C_Init>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001358:	f000 fcac 	bl	8001cb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000420 	.word	0x20000420
 8001364:	40005400 	.word	0x40005400
 8001368:	000186a0 	.word	0x000186a0

0800136c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08a      	sub	sp, #40	; 0x28
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001374:	f107 0314 	add.w	r3, r7, #20
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a17      	ldr	r2, [pc, #92]	; (80013e8 <HAL_I2C_MspInit+0x7c>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d128      	bne.n	80013e0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	4b17      	ldr	r3, [pc, #92]	; (80013ec <HAL_I2C_MspInit+0x80>)
 8001390:	69db      	ldr	r3, [r3, #28]
 8001392:	4a16      	ldr	r2, [pc, #88]	; (80013ec <HAL_I2C_MspInit+0x80>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	61d3      	str	r3, [r2, #28]
 800139a:	4b14      	ldr	r3, [pc, #80]	; (80013ec <HAL_I2C_MspInit+0x80>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	613b      	str	r3, [r7, #16]
 80013a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80013aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ac:	2312      	movs	r3, #18
 80013ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b0:	2300      	movs	r3, #0
 80013b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b4:	2303      	movs	r3, #3
 80013b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013b8:	2304      	movs	r3, #4
 80013ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013bc:	f107 0314 	add.w	r3, r7, #20
 80013c0:	4619      	mov	r1, r3
 80013c2:	480b      	ldr	r0, [pc, #44]	; (80013f0 <HAL_I2C_MspInit+0x84>)
 80013c4:	f001 fbb2 	bl	8002b2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013c8:	4b08      	ldr	r3, [pc, #32]	; (80013ec <HAL_I2C_MspInit+0x80>)
 80013ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013cc:	4a07      	ldr	r2, [pc, #28]	; (80013ec <HAL_I2C_MspInit+0x80>)
 80013ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013d2:	6253      	str	r3, [r2, #36]	; 0x24
 80013d4:	4b05      	ldr	r3, [pc, #20]	; (80013ec <HAL_I2C_MspInit+0x80>)
 80013d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013e0:	bf00      	nop
 80013e2:	3728      	adds	r7, #40	; 0x28
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40005400 	.word	0x40005400
 80013ec:	40023800 	.word	0x40023800
 80013f0:	40020400 	.word	0x40020400

080013f4 <set_usar1_irq>:
static uint8_t RX_UART1_irq	= 0;
static uint8_t RX_UART4_irq	= 0;

/*uart section*/
void set_usar1_irq(uint8_t value)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80013fe:	f3ef 8310 	mrs	r3, PRIMASK
 8001402:	60bb      	str	r3, [r7, #8]
  return(result);
 8001404:	68bb      	ldr	r3, [r7, #8]
    uint32_t prim;
    prim = __get_PRIMASK();
 8001406:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001408:	b672      	cpsid	i
}
 800140a:	bf00      	nop

    __disable_irq();

	RX_UART1_irq	= value;
 800140c:	4a06      	ldr	r2, [pc, #24]	; (8001428 <set_usar1_irq+0x34>)
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	7013      	strb	r3, [r2, #0]

    if (!prim) {
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d101      	bne.n	800141c <set_usar1_irq+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 8001418:	b662      	cpsie	i
}
 800141a:	bf00      	nop
          __enable_irq();
    }
}
 800141c:	bf00      	nop
 800141e:	3714      	adds	r7, #20
 8001420:	46bd      	mov	sp, r7
 8001422:	bc80      	pop	{r7}
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	200001fc 	.word	0x200001fc

0800142c <get_usar1_irq>:

uint8_t get_usar1_irq()
{
 800142c:	b480      	push	{r7}
 800142e:	b085      	sub	sp, #20
 8001430:	af00      	add	r7, sp, #0
	uint8_t ret = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001436:	f3ef 8310 	mrs	r3, PRIMASK
 800143a:	607b      	str	r3, [r7, #4]
  return(result);
 800143c:	687b      	ldr	r3, [r7, #4]
    uint32_t prim;

    prim = __get_PRIMASK();
 800143e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8001440:	b672      	cpsid	i
}
 8001442:	bf00      	nop
    __disable_irq();

	ret	= RX_UART1_irq;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <get_usar1_irq+0x34>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	73fb      	strb	r3, [r7, #15]


    if (!prim) {
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <get_usar1_irq+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 8001450:	b662      	cpsie	i
}
 8001452:	bf00      	nop
          __enable_irq();
    }

	return ret;
 8001454:	7bfb      	ldrb	r3, [r7, #15]
}
 8001456:	4618      	mov	r0, r3
 8001458:	3714      	adds	r7, #20
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr
 8001460:	200001fc 	.word	0x200001fc

08001464 <get_usar4_irq>:
          __enable_irq();
    }
}

uint8_t get_usar4_irq()
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
	uint8_t ret = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800146e:	f3ef 8310 	mrs	r3, PRIMASK
 8001472:	607b      	str	r3, [r7, #4]
  return(result);
 8001474:	687b      	ldr	r3, [r7, #4]
    uint32_t prim;

    prim = __get_PRIMASK();
 8001476:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8001478:	b672      	cpsid	i
}
 800147a:	bf00      	nop
    __disable_irq();

	ret	= RX_UART4_irq;
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <get_usar4_irq+0x34>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	73fb      	strb	r3, [r7, #15]


    if (!prim) {
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d101      	bne.n	800148c <get_usar4_irq+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 8001488:	b662      	cpsie	i
}
 800148a:	bf00      	nop
          __enable_irq();
    }

	return ret;
 800148c:	7bfb      	ldrb	r3, [r7, #15]
}
 800148e:	4618      	mov	r0, r3
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	200001fd 	.word	0x200001fd

0800149c <USART1_SendIT>:

void USART1_SendIT(UART_HandleTypeDef *huart)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]

    /* Disable the UART Data Register not empty Interrupt */
    __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f022 0220 	bic.w	r2, r2, #32
 80014b2:	60da      	str	r2, [r3, #12]

    /* Disable the UART Parity Error Interrupt */
    __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68da      	ldr	r2, [r3, #12]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014c2:	60da      	str	r2, [r3, #12]

    /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	695a      	ldr	r2, [r3, #20]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f022 0201 	bic.w	r2, r2, #1
 80014d2:	615a      	str	r2, [r3, #20]

    /* Rx process is completed, restore huart1.RxState to Ready */
    huart1.RxState = HAL_UART_STATE_READY;
 80014d4:	4b04      	ldr	r3, [pc, #16]	; (80014e8 <USART1_SendIT+0x4c>)
 80014d6:	2220      	movs	r2, #32
 80014d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /*Call legacy weak Rx complete callback*/
    rx_cb_USART_1();
 80014dc:	f000 f988 	bl	80017f0 <rx_cb_USART_1>
}
 80014e0:	bf00      	nop
 80014e2:	3708      	adds	r7, #8
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000540 	.word	0x20000540

080014ec <USART1_Enable_IT>:

void USART1_Enable_IT(UART_HandleTypeDef *huart)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b083      	sub	sp, #12
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
    //Reactivate interrupt after callback
    __HAL_LOCK(huart);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d02a      	beq.n	8001554 <USART1_Enable_IT+0x68>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2201      	movs	r2, #1
 8001502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Set Reception type to Standard reception */
    huart1.ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001506:	4b16      	ldr	r3, [pc, #88]	; (8001560 <USART1_Enable_IT+0x74>)
 8001508:	2200      	movs	r2, #0
 800150a:	631a      	str	r2, [r3, #48]	; 0x30
    huart1.ErrorCode = HAL_UART_ERROR_NONE;
 800150c:	4b14      	ldr	r3, [pc, #80]	; (8001560 <USART1_Enable_IT+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	641a      	str	r2, [r3, #64]	; 0x40
    huart1.RxState = HAL_UART_STATE_BUSY_RX;
 8001512:	4b13      	ldr	r3, [pc, #76]	; (8001560 <USART1_Enable_IT+0x74>)
 8001514:	2222      	movs	r2, #34	; 0x22
 8001516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	2200      	movs	r2, #0
 800151e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68da      	ldr	r2, [r3, #12]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001530:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	695a      	ldr	r2, [r3, #20]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f042 0201 	orr.w	r2, r2, #1
 8001540:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	68da      	ldr	r2, [r3, #12]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f042 0220 	orr.w	r2, r2, #32
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	e000      	b.n	8001556 <USART1_Enable_IT+0x6a>
    __HAL_LOCK(huart);
 8001554:	bf00      	nop
}
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	bc80      	pop	{r7}
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop
 8001560:	20000540 	.word	0x20000540

08001564 <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b088      	sub	sp, #32
 8001568:	af02      	add	r7, sp, #8
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	617b      	str	r3, [r7, #20]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	f043 030c 	orr.w	r3, r3, #12
 800157a:	b2da      	uxtb	r2, r3
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 8001580:	2380      	movs	r3, #128	; 0x80
 8001582:	743b      	strb	r3, [r7, #16]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	f043 0320 	orr.w	r3, r3, #32
 800158c:	b2db      	uxtb	r3, r3
 800158e:	747b      	strb	r3, [r7, #17]

	//HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
	//char newline[2] = "\r\n";
	//HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);

	/*HAL_StatusTypeDef status = */HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 8001590:	2364      	movs	r3, #100	; 0x64
 8001592:	2205      	movs	r2, #5
 8001594:	217c      	movs	r1, #124	; 0x7c
 8001596:	6978      	ldr	r0, [r7, #20]
 8001598:	f001 feca 	bl	8003330 <HAL_I2C_IsDeviceReady>
	//HAL_UART_Transmit(&huart2,&status,1,10);
	HAL_Delay(50);
 800159c:	2032      	movs	r0, #50	; 0x32
 800159e:	f000 ff65 	bl	800246c <HAL_Delay>

	/*HAL_StatusTypeDef status2 = */HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 80015a2:	f107 0210 	add.w	r2, r7, #16
 80015a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80015aa:	9300      	str	r3, [sp, #0]
 80015ac:	2302      	movs	r3, #2
 80015ae:	217c      	movs	r1, #124	; 0x7c
 80015b0:	6978      	ldr	r0, [r7, #20]
 80015b2:	f001 fdbf 	bl	8003134 <HAL_I2C_Master_Transmit>
	//HAL_UART_Transmit(&huart2,&status2,1,10);
	HAL_Delay(50);
 80015b6:	2032      	movs	r0, #50	; 0x32
 80015b8:	f000 ff58 	bl	800246c <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 80015bc:	f107 0210 	add.w	r2, r7, #16
 80015c0:	f241 3388 	movw	r3, #5000	; 0x1388
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	2302      	movs	r3, #2
 80015c8:	217c      	movs	r1, #124	; 0x7c
 80015ca:	6978      	ldr	r0, [r7, #20]
 80015cc:	f001 fdb2 	bl	8003134 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 80015d0:	2005      	movs	r0, #5
 80015d2:	f000 ff4b 	bl	800246c <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 80015d6:	f107 0210 	add.w	r2, r7, #16
 80015da:	f241 3388 	movw	r3, #5000	; 0x1388
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2302      	movs	r3, #2
 80015e2:	217c      	movs	r1, #124	; 0x7c
 80015e4:	6978      	ldr	r0, [r7, #20]
 80015e6:	f001 fda5 	bl	8003134 <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	2204      	movs	r2, #4
 80015ee:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	785b      	ldrb	r3, [r3, #1]
 80015f4:	f043 0308 	orr.w	r3, r3, #8
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 80015fc:	f107 0210 	add.w	r2, r7, #16
 8001600:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2302      	movs	r3, #2
 8001608:	217c      	movs	r1, #124	; 0x7c
 800160a:	6978      	ldr	r0, [r7, #20]
 800160c:	f001 fd92 	bl	8003134 <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 8001610:	2301      	movs	r3, #1
 8001612:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 8001614:	f107 0210 	add.w	r2, r7, #16
 8001618:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800161c:	9300      	str	r3, [sp, #0]
 800161e:	2302      	movs	r3, #2
 8001620:	217c      	movs	r1, #124	; 0x7c
 8001622:	6978      	ldr	r0, [r7, #20]
 8001624:	f001 fd86 	bl	8003134 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8001628:	2002      	movs	r0, #2
 800162a:	f000 ff1f 	bl	800246c <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	2202      	movs	r2, #2
 8001632:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	789b      	ldrb	r3, [r3, #2]
 8001638:	f043 0304 	orr.w	r3, r3, #4
 800163c:	b2db      	uxtb	r3, r3
 800163e:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 8001640:	f107 0210 	add.w	r2, r7, #16
 8001644:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2302      	movs	r3, #2
 800164c:	217c      	movs	r1, #124	; 0x7c
 800164e:	6978      	ldr	r0, [r7, #20]
 8001650:	f001 fd70 	bl	8003134 <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 8001654:	2300      	movs	r3, #0
 8001656:	733b      	strb	r3, [r7, #12]
		data_backlight[1] = 0;
 8001658:	2300      	movs	r3, #0
 800165a:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 800165c:	f107 020c 	add.w	r2, r7, #12
 8001660:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	2302      	movs	r3, #2
 8001668:	21c4      	movs	r1, #196	; 0xc4
 800166a:	6978      	ldr	r0, [r7, #20]
 800166c:	f001 fd62 	bl	8003134 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 8001670:	2308      	movs	r3, #8
 8001672:	733b      	strb	r3, [r7, #12]
		data_backlight[1] = 0xFF;
 8001674:	23ff      	movs	r3, #255	; 0xff
 8001676:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001678:	f107 020c 	add.w	r2, r7, #12
 800167c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	2302      	movs	r3, #2
 8001684:	21c4      	movs	r1, #196	; 0xc4
 8001686:	6978      	ldr	r0, [r7, #20]
 8001688:	f001 fd54 	bl	8003134 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 800168c:	2301      	movs	r3, #1
 800168e:	733b      	strb	r3, [r7, #12]
		data_backlight[1] = 0x20;
 8001690:	2320      	movs	r3, #32
 8001692:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8001694:	f107 020c 	add.w	r2, r7, #12
 8001698:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800169c:	9300      	str	r3, [sp, #0]
 800169e:	2302      	movs	r3, #2
 80016a0:	21c4      	movs	r1, #196	; 0xc4
 80016a2:	6978      	ldr	r0, [r7, #20]
 80016a4:	f001 fd46 	bl	8003134 <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 80016a8:	2304      	movs	r3, #4
 80016aa:	723b      	strb	r3, [r7, #8]
		data_rgb[1] = 255;
 80016ac:	23ff      	movs	r3, #255	; 0xff
 80016ae:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80016b0:	f107 0208 	add.w	r2, r7, #8
 80016b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	2302      	movs	r3, #2
 80016bc:	21c4      	movs	r1, #196	; 0xc4
 80016be:	6978      	ldr	r0, [r7, #20]
 80016c0:	f001 fd38 	bl	8003134 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 80016c4:	2303      	movs	r3, #3
 80016c6:	723b      	strb	r3, [r7, #8]
		data_rgb[1] = 255;
 80016c8:	23ff      	movs	r3, #255	; 0xff
 80016ca:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80016cc:	f107 0208 	add.w	r2, r7, #8
 80016d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2302      	movs	r3, #2
 80016d8:	21c4      	movs	r1, #196	; 0xc4
 80016da:	6978      	ldr	r0, [r7, #20]
 80016dc:	f001 fd2a 	bl	8003134 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 80016e0:	2302      	movs	r3, #2
 80016e2:	723b      	strb	r3, [r7, #8]
		data_rgb[1] = 255;
 80016e4:	23ff      	movs	r3, #255	; 0xff
 80016e6:	727b      	strb	r3, [r7, #9]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 80016e8:	f107 0208 	add.w	r2, r7, #8
 80016ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	2302      	movs	r3, #2
 80016f4:	21c4      	movs	r1, #196	; 0xc4
 80016f6:	6978      	ldr	r0, [r7, #20]
 80016f8:	f001 fd1c 	bl	8003134 <HAL_I2C_Master_Transmit>


}
 80016fc:	bf00      	nop
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <clearlcd>:



void clearlcd(void) // permet d'effacer tout ce qui s'affiche sur le lcd
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	lcd_position(&hi2c1,0,0);
 8001708:	2200      	movs	r2, #0
 800170a:	2100      	movs	r1, #0
 800170c:	4808      	ldr	r0, [pc, #32]	; (8001730 <clearlcd+0x2c>)
 800170e:	f000 f83c 	bl	800178a <lcd_position>
	lcd_print(&hi2c1,"                ");
 8001712:	4908      	ldr	r1, [pc, #32]	; (8001734 <clearlcd+0x30>)
 8001714:	4806      	ldr	r0, [pc, #24]	; (8001730 <clearlcd+0x2c>)
 8001716:	f000 f80f 	bl	8001738 <lcd_print>
	lcd_position(&hi2c1,0,1);
 800171a:	2201      	movs	r2, #1
 800171c:	2100      	movs	r1, #0
 800171e:	4804      	ldr	r0, [pc, #16]	; (8001730 <clearlcd+0x2c>)
 8001720:	f000 f833 	bl	800178a <lcd_position>
	lcd_print(&hi2c1,"                ");
 8001724:	4903      	ldr	r1, [pc, #12]	; (8001734 <clearlcd+0x30>)
 8001726:	4802      	ldr	r0, [pc, #8]	; (8001730 <clearlcd+0x2c>)
 8001728:	f000 f806 	bl	8001738 <lcd_print>
}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000420 	.word	0x20000420
 8001734:	08008780 	.word	0x08008780

08001738 <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b088      	sub	sp, #32
 800173c:	af02      	add	r7, sp, #8
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 8001746:	2340      	movs	r3, #64	; 0x40
 8001748:	733b      	strb	r3, [r7, #12]
    int i=0;
 800174a:	2300      	movs	r3, #0
 800174c:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 800174e:	e011      	b.n	8001774 <lcd_print+0x3c>
    {
            data[1] = str[i];
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	683a      	ldr	r2, [r7, #0]
 8001754:	4413      	add	r3, r2
 8001756:	781b      	ldrb	r3, [r3, #0]
 8001758:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800175a:	f107 020c 	add.w	r2, r7, #12
 800175e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	2302      	movs	r3, #2
 8001766:	217c      	movs	r1, #124	; 0x7c
 8001768:	6938      	ldr	r0, [r7, #16]
 800176a:	f001 fce3 	bl	8003134 <HAL_I2C_Master_Transmit>
            i++;
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	3301      	adds	r3, #1
 8001772:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	4413      	add	r3, r2
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d1e7      	bne.n	8001750 <lcd_print+0x18>
   }
}
 8001780:	bf00      	nop
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b086      	sub	sp, #24
 800178e:	af02      	add	r7, sp, #8
 8001790:	6078      	str	r0, [r7, #4]
 8001792:	460b      	mov	r3, r1
 8001794:	70fb      	strb	r3, [r7, #3]
 8001796:	4613      	mov	r3, r2
 8001798:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 800179e:	78bb      	ldrb	r3, [r7, #2]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d104      	bne.n	80017ae <lcd_position+0x24>
    {
        col = col | 0x80;
 80017a4:	78fb      	ldrb	r3, [r7, #3]
 80017a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017aa:	70fb      	strb	r3, [r7, #3]
 80017ac:	e003      	b.n	80017b6 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 80017ae:	78fb      	ldrb	r3, [r7, #3]
 80017b0:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80017b4:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 80017b6:	2380      	movs	r3, #128	; 0x80
 80017b8:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 80017ba:	78fb      	ldrb	r3, [r7, #3]
 80017bc:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 80017be:	f107 0208 	add.w	r2, r7, #8
 80017c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017c6:	9300      	str	r3, [sp, #0]
 80017c8:	2302      	movs	r3, #2
 80017ca:	217c      	movs	r1, #124	; 0x7c
 80017cc:	68f8      	ldr	r0, [r7, #12]
 80017ce:	f001 fcb1 	bl	8003134 <HAL_I2C_Master_Transmit>
}
 80017d2:	bf00      	nop
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 HAL_Delay(1);
 80017e2:	2001      	movs	r0, #1
 80017e4:	f000 fe42 	bl	800246c <HAL_Delay>
}
 80017e8:	bf00      	nop
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}

080017f0 <rx_cb_USART_1>:

//CallBack function for IRQ
void rx_cb_USART_1()
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	set_usar1_irq(1);
 80017f4:	2001      	movs	r0, #1
 80017f6:	f7ff fdfd 	bl	80013f4 <set_usar1_irq>
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
	...

08001800 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b0be      	sub	sp, #248	; 0xf8
 8001804:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	  uint8_t send_buffer[100] ="";
 8001806:	2300      	movs	r3, #0
 8001808:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800180c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001810:	2260      	movs	r2, #96	; 0x60
 8001812:	2100      	movs	r1, #0
 8001814:	4618      	mov	r0, r3
 8001816:	f004 f8f5 	bl	8005a04 <memset>
	  uint8_t temp[128] = "";
 800181a:	2300      	movs	r3, #0
 800181c:	607b      	str	r3, [r7, #4]
 800181e:	f107 0308 	add.w	r3, r7, #8
 8001822:	227c      	movs	r2, #124	; 0x7c
 8001824:	2100      	movs	r1, #0
 8001826:	4618      	mov	r0, r3
 8001828:	f004 f8ec 	bl	8005a04 <memset>
	  uint8_t data_ok = 0;
 800182c:	2300      	movs	r3, #0
 800182e:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
	  uint8_t get_try = 0;
 8001832:	2300      	movs	r3, #0
 8001834:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
	  uint32_t	wd_timer			= 0;
 8001838:	2300      	movs	r3, #0
 800183a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800183e:	f000 fda6 	bl	800238e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001842:	f000 f9e9 	bl	8001c18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001846:	f7ff fcf7 	bl	8001238 <MX_GPIO_Init>
  MX_I2C1_Init();
 800184a:	f7ff fd61 	bl	8001310 <MX_I2C1_Init>
  MX_TIM2_Init();
 800184e:	f000 fbf3 	bl	8002038 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001852:	f000 fc9b 	bl	800218c <MX_USART1_UART_Init>
  MX_DMA_Init();
 8001856:	f7ff fcd1 	bl	80011fc <MX_DMA_Init>
  MX_UART4_Init();
 800185a:	f000 fc6d 	bl	8002138 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  /*Timer init*/
  HAL_TIM_Base_Start(&htim2);
 800185e:	48d3      	ldr	r0, [pc, #844]	; (8001bac <main+0x3ac>)
 8001860:	f002 fea0 	bl	80045a4 <HAL_TIM_Base_Start>

  /*DHT22 init*/
  DHT22_Init(&DHT22_1, DHT22_PORT, DHT22_PIN);
 8001864:	2202      	movs	r2, #2
 8001866:	49d2      	ldr	r1, [pc, #840]	; (8001bb0 <main+0x3b0>)
 8001868:	48d2      	ldr	r0, [pc, #840]	; (8001bb4 <main+0x3b4>)
 800186a:	f7ff faf1 	bl	8000e50 <DHT22_Init>

  /*Activate DMA on UART2*/
  HAL_UART_Receive_DMA(&huart4, DMA_buff, 12);
 800186e:	220c      	movs	r2, #12
 8001870:	49d1      	ldr	r1, [pc, #836]	; (8001bb8 <main+0x3b8>)
 8001872:	48d2      	ldr	r0, [pc, #840]	; (8001bbc <main+0x3bc>)
 8001874:	f003 fab9 	bl	8004dea <HAL_UART_Receive_DMA>

  HAL_UART_Receive_IT(&huart4, DMA_buff, 12);
 8001878:	220c      	movs	r2, #12
 800187a:	49cf      	ldr	r1, [pc, #828]	; (8001bb8 <main+0x3b8>)
 800187c:	48cf      	ldr	r0, [pc, #828]	; (8001bbc <main+0x3bc>)
 800187e:	f003 fa84 	bl	8004d8a <HAL_UART_Receive_IT>

  /*Enable IRQ on UART1*/
  USART1_Enable_IT(&huart1);
 8001882:	48cf      	ldr	r0, [pc, #828]	; (8001bc0 <main+0x3c0>)
 8001884:	f7ff fe32 	bl	80014ec <USART1_Enable_IT>

  /*First sequence of LCD*/
  lcd_init(&hi2c1, &rgbData);
 8001888:	49ce      	ldr	r1, [pc, #824]	; (8001bc4 <main+0x3c4>)
 800188a:	48cf      	ldr	r0, [pc, #828]	; (8001bc8 <main+0x3c8>)
 800188c:	f7ff fe6a 	bl	8001564 <lcd_init>
  HAL_Delay(100);
 8001890:	2064      	movs	r0, #100	; 0x64
 8001892:	f000 fdeb 	bl	800246c <HAL_Delay>
  clearlcd();
 8001896:	f7ff ff35 	bl	8001704 <clearlcd>
  HAL_Delay(100);
 800189a:	2064      	movs	r0, #100	; 0x64
 800189c:	f000 fde6 	bl	800246c <HAL_Delay>
  lcd_position(&hi2c1,0,0);
 80018a0:	2200      	movs	r2, #0
 80018a2:	2100      	movs	r1, #0
 80018a4:	48c8      	ldr	r0, [pc, #800]	; (8001bc8 <main+0x3c8>)
 80018a6:	f7ff ff70 	bl	800178a <lcd_position>
  HAL_Delay(10);
 80018aa:	200a      	movs	r0, #10
 80018ac:	f000 fdde 	bl	800246c <HAL_Delay>
  lcd_print(&hi2c1,"Starting...");
 80018b0:	49c6      	ldr	r1, [pc, #792]	; (8001bcc <main+0x3cc>)
 80018b2:	48c5      	ldr	r0, [pc, #788]	; (8001bc8 <main+0x3c8>)
 80018b4:	f7ff ff40 	bl	8001738 <lcd_print>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  switch (fsm_state)
 80018b8:	4bc5      	ldr	r3, [pc, #788]	; (8001bd0 <main+0x3d0>)
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	2b06      	cmp	r3, #6
 80018be:	f200 81a5 	bhi.w	8001c0c <main+0x40c>
 80018c2:	a201      	add	r2, pc, #4	; (adr r2, 80018c8 <main+0xc8>)
 80018c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c8:	080018e5 	.word	0x080018e5
 80018cc:	080018ed 	.word	0x080018ed
 80018d0:	080019ed 	.word	0x080019ed
 80018d4:	08001a0f 	.word	0x08001a0f
 80018d8:	08001ba3 	.word	0x08001ba3
 80018dc:	08001c05 	.word	0x08001c05
 80018e0:	08001bfd 	.word	0x08001bfd
	        	 /* HAL_UART_Receive(&huart1, DMA_buff, 10, 5000);
	        	  HAL_Delay(2000);*/

	        	  //HAL_UART_Receive(&huart2,USART2_BUFFER, strlen((char *)USART2_BUFFER), 5000);

		    	  fsm_state = ST_IDLE;
 80018e4:	4bba      	ldr	r3, [pc, #744]	; (8001bd0 <main+0x3d0>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
	        	  break;
 80018ea:	e192      	b.n	8001c12 <main+0x412>
	          /***********************************/
		      /*				GET_DATA			*/
		      /***********************************/
		       case ST_GET_DATA:

	   			  get_try = 0;
 80018ec:	2300      	movs	r3, #0
 80018ee:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
	   			  data_ok = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef

		    	   while((get_try < 3 ) && (data_ok == 0))
 80018f8:	e06c      	b.n	80019d4 <main+0x1d4>
		    	   {

			    	   if(DHT22_Start(&DHT22_1) == 0)
 80018fa:	48ae      	ldr	r0, [pc, #696]	; (8001bb4 <main+0x3b4>)
 80018fc:	f7ff fb02 	bl	8000f04 <DHT22_Start>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d15e      	bne.n	80019c4 <main+0x1c4>
			    	   	  {
			    	   		  if( DHT22_Check_Response(&DHT22_1)== 0)
 8001906:	48ab      	ldr	r0, [pc, #684]	; (8001bb4 <main+0x3b4>)
 8001908:	f7ff fb25 	bl	8000f56 <DHT22_Check_Response>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d14f      	bne.n	80019b2 <main+0x1b2>
			    	   		  {
			    	   			  if(DHT22_Read_Temp_Hum(&DHT22_1) == 0)
 8001912:	48a8      	ldr	r0, [pc, #672]	; (8001bb4 <main+0x3b4>)
 8001914:	f7ff fbd4 	bl	80010c0 <DHT22_Read_Temp_Hum>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d140      	bne.n	80019a0 <main+0x1a0>
			    	   			  {
			    	   				  clearlcd();
 800191e:	f7ff fef1 	bl	8001704 <clearlcd>

			    	   				  lcd_position(&hi2c1,0,0);
 8001922:	2200      	movs	r2, #0
 8001924:	2100      	movs	r1, #0
 8001926:	48a8      	ldr	r0, [pc, #672]	; (8001bc8 <main+0x3c8>)
 8001928:	f7ff ff2f 	bl	800178a <lcd_position>

			    	   				  memset(temp,0,sizeof(temp));
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	2280      	movs	r2, #128	; 0x80
 8001930:	2100      	movs	r1, #0
 8001932:	4618      	mov	r0, r3
 8001934:	f004 f866 	bl	8005a04 <memset>
			    	   				  sprintf((char*)temp,"Hum: %.2f %c ",DHT22_1.humidity, 0x25);
 8001938:	4b9e      	ldr	r3, [pc, #632]	; (8001bb4 <main+0x3b4>)
 800193a:	68db      	ldr	r3, [r3, #12]
 800193c:	4618      	mov	r0, r3
 800193e:	f7fe fd8b 	bl	8000458 <__aeabi_f2d>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	1d38      	adds	r0, r7, #4
 8001948:	2125      	movs	r1, #37	; 0x25
 800194a:	9100      	str	r1, [sp, #0]
 800194c:	49a1      	ldr	r1, [pc, #644]	; (8001bd4 <main+0x3d4>)
 800194e:	f004 fcc1 	bl	80062d4 <siprintf>
			    	   				  lcd_print(&hi2c1,(char*)temp);
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	4619      	mov	r1, r3
 8001956:	489c      	ldr	r0, [pc, #624]	; (8001bc8 <main+0x3c8>)
 8001958:	f7ff feee 	bl	8001738 <lcd_print>

			    	   				  lcd_position(&hi2c1,0,1);
 800195c:	2201      	movs	r2, #1
 800195e:	2100      	movs	r1, #0
 8001960:	4899      	ldr	r0, [pc, #612]	; (8001bc8 <main+0x3c8>)
 8001962:	f7ff ff12 	bl	800178a <lcd_position>

			    	   				  memset(temp,0,sizeof(temp));
 8001966:	1d3b      	adds	r3, r7, #4
 8001968:	2280      	movs	r2, #128	; 0x80
 800196a:	2100      	movs	r1, #0
 800196c:	4618      	mov	r0, r3
 800196e:	f004 f849 	bl	8005a04 <memset>
			    	   				  sprintf((char*)temp,"Temp: %.2fC  ",DHT22_1.temperature);
 8001972:	4b90      	ldr	r3, [pc, #576]	; (8001bb4 <main+0x3b4>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	4618      	mov	r0, r3
 8001978:	f7fe fd6e 	bl	8000458 <__aeabi_f2d>
 800197c:	4602      	mov	r2, r0
 800197e:	460b      	mov	r3, r1
 8001980:	1d38      	adds	r0, r7, #4
 8001982:	4995      	ldr	r1, [pc, #596]	; (8001bd8 <main+0x3d8>)
 8001984:	f004 fca6 	bl	80062d4 <siprintf>
			    	   				  lcd_print(&hi2c1,(char*)temp);
 8001988:	1d3b      	adds	r3, r7, #4
 800198a:	4619      	mov	r1, r3
 800198c:	488e      	ldr	r0, [pc, #568]	; (8001bc8 <main+0x3c8>)
 800198e:	f7ff fed3 	bl	8001738 <lcd_print>

			    	   				  get_try = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
			    	   				  data_ok = 1;
 8001998:	2301      	movs	r3, #1
 800199a:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
 800199e:	e019      	b.n	80019d4 <main+0x1d4>
			    	   			  }
			    	   			  else
			    	   			  {
					    	   		HAL_Delay(10);
 80019a0:	200a      	movs	r0, #10
 80019a2:	f000 fd63 	bl	800246c <HAL_Delay>
			    	   				get_try++;
 80019a6:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 80019aa:	3301      	adds	r3, #1
 80019ac:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
 80019b0:	e010      	b.n	80019d4 <main+0x1d4>
			    	   			  }

			    	   		  }
			    	   		  else
			    	   		  {
				    	   		    HAL_Delay(10);
 80019b2:	200a      	movs	r0, #10
 80019b4:	f000 fd5a 	bl	800246c <HAL_Delay>
			    	   				get_try++;
 80019b8:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 80019bc:	3301      	adds	r3, #1
 80019be:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
 80019c2:	e007      	b.n	80019d4 <main+0x1d4>
			    	   		  }

			    	   	  }
			    	   	  else
			    	   	  {
			    	   		    HAL_Delay(10);
 80019c4:	200a      	movs	r0, #10
 80019c6:	f000 fd51 	bl	800246c <HAL_Delay>
		    	   				get_try++;
 80019ca:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 80019ce:	3301      	adds	r3, #1
 80019d0:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
		    	   while((get_try < 3 ) && (data_ok == 0))
 80019d4:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d803      	bhi.n	80019e4 <main+0x1e4>
 80019dc:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d08a      	beq.n	80018fa <main+0xfa>
			    	   	  }
		    	   }

			      fsm_state = ST_IDLE;
 80019e4:	4b7a      	ldr	r3, [pc, #488]	; (8001bd0 <main+0x3d0>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
		    	 // fsm_state = ST_CHECK_DMA;
		          break;
 80019ea:	e112      	b.n	8001c12 <main+0x412>
			 /***********************************/
			 /*				SEND DATA			*/
			 /***********************************/
			 case ST_CHECK_DMA:

				 if(get_usar4_irq() == 1)
 80019ec:	f7ff fd3a 	bl	8001464 <get_usar4_irq>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d103      	bne.n	80019fe <main+0x1fe>
				 {
			    	  fsm_state = ST_SEND_DATA;
 80019f6:	4b76      	ldr	r3, [pc, #472]	; (8001bd0 <main+0x3d0>)
 80019f8:	2203      	movs	r2, #3
 80019fa:	701a      	strb	r2, [r3, #0]
			          break;
 80019fc:	e109      	b.n	8001c12 <main+0x412>
				 }
				 else
				 {
					 HAL_Delay(1000);
 80019fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a02:	f000 fd33 	bl	800246c <HAL_Delay>
			    	 fsm_state = ST_CHECK_DMA;
 8001a06:	4b72      	ldr	r3, [pc, #456]	; (8001bd0 <main+0x3d0>)
 8001a08:	2202      	movs	r2, #2
 8001a0a:	701a      	strb	r2, [r3, #0]
			         break;
 8001a0c:	e101      	b.n	8001c12 <main+0x412>
			 /***********************************/
			 /*				SEND DATA			*/
			 /***********************************/
			 case ST_SEND_DATA:

	        	  memset(send_buffer,0, sizeof(send_buffer));
 8001a0e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001a12:	2264      	movs	r2, #100	; 0x64
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f003 fff4 	bl	8005a04 <memset>
	        	  strcat((char *)send_buffer,"$");
 8001a1c:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7fe fbad 	bl	8000180 <strlen>
 8001a26:	4603      	mov	r3, r0
 8001a28:	461a      	mov	r2, r3
 8001a2a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001a2e:	4413      	add	r3, r2
 8001a30:	496a      	ldr	r1, [pc, #424]	; (8001bdc <main+0x3dc>)
 8001a32:	461a      	mov	r2, r3
 8001a34:	460b      	mov	r3, r1
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	8013      	strh	r3, [r2, #0]

	        	  memset(temp,0, sizeof(temp));
 8001a3a:	1d3b      	adds	r3, r7, #4
 8001a3c:	2280      	movs	r2, #128	; 0x80
 8001a3e:	2100      	movs	r1, #0
 8001a40:	4618      	mov	r0, r3
 8001a42:	f003 ffdf 	bl	8005a04 <memset>
	        	  sprintf((char *)temp,"&i=%d", device_ID);
 8001a46:	4b66      	ldr	r3, [pc, #408]	; (8001be0 <main+0x3e0>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	4965      	ldr	r1, [pc, #404]	; (8001be4 <main+0x3e4>)
 8001a50:	4618      	mov	r0, r3
 8001a52:	f004 fc3f 	bl	80062d4 <siprintf>
	        	  strcat((char *)send_buffer,(char *)temp);
 8001a56:	1d3a      	adds	r2, r7, #4
 8001a58:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001a5c:	4611      	mov	r1, r2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f004 fc58 	bl	8006314 <strcat>

	        	  memset(temp,0, sizeof(temp));
 8001a64:	1d3b      	adds	r3, r7, #4
 8001a66:	2280      	movs	r2, #128	; 0x80
 8001a68:	2100      	movs	r1, #0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f003 ffca 	bl	8005a04 <memset>
	        	  sprintf((char *)temp,"&t=%.2f", DHT22_1.temperature);
 8001a70:	4b50      	ldr	r3, [pc, #320]	; (8001bb4 <main+0x3b4>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fcef 	bl	8000458 <__aeabi_f2d>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	1d38      	adds	r0, r7, #4
 8001a80:	4959      	ldr	r1, [pc, #356]	; (8001be8 <main+0x3e8>)
 8001a82:	f004 fc27 	bl	80062d4 <siprintf>
	        	  strcat((char *)send_buffer,(char *)temp);
 8001a86:	1d3a      	adds	r2, r7, #4
 8001a88:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001a8c:	4611      	mov	r1, r2
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f004 fc40 	bl	8006314 <strcat>

	        	  memset(temp,0, sizeof(temp));
 8001a94:	1d3b      	adds	r3, r7, #4
 8001a96:	2280      	movs	r2, #128	; 0x80
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f003 ffb2 	bl	8005a04 <memset>
	        	  sprintf((char *)temp,"&h=%.2f", DHT22_1.humidity);
 8001aa0:	4b44      	ldr	r3, [pc, #272]	; (8001bb4 <main+0x3b4>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7fe fcd7 	bl	8000458 <__aeabi_f2d>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	460b      	mov	r3, r1
 8001aae:	1d38      	adds	r0, r7, #4
 8001ab0:	494e      	ldr	r1, [pc, #312]	; (8001bec <main+0x3ec>)
 8001ab2:	f004 fc0f 	bl	80062d4 <siprintf>
	        	  strcat((char *)send_buffer,(char *)temp);
 8001ab6:	1d3a      	adds	r2, r7, #4
 8001ab8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001abc:	4611      	mov	r1, r2
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f004 fc28 	bl	8006314 <strcat>
	        	  strcat((char *)send_buffer,(char *)"\r\n");
 8001ac4:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7fe fb59 	bl	8000180 <strlen>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001ad6:	4413      	add	r3, r2
 8001ad8:	4a45      	ldr	r2, [pc, #276]	; (8001bf0 <main+0x3f0>)
 8001ada:	8811      	ldrh	r1, [r2, #0]
 8001adc:	7892      	ldrb	r2, [r2, #2]
 8001ade:	8019      	strh	r1, [r3, #0]
 8001ae0:	709a      	strb	r2, [r3, #2]

	        	  strcat((char *)send_buffer,"&i=");
 8001ae2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fb4a 	bl	8000180 <strlen>
 8001aec:	4603      	mov	r3, r0
 8001aee:	461a      	mov	r2, r3
 8001af0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001af4:	4413      	add	r3, r2
 8001af6:	4a3f      	ldr	r2, [pc, #252]	; (8001bf4 <main+0x3f4>)
 8001af8:	6810      	ldr	r0, [r2, #0]
 8001afa:	6018      	str	r0, [r3, #0]
	        	  strcat((char *)send_buffer,(char *)DMA_buff);
 8001afc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b00:	492d      	ldr	r1, [pc, #180]	; (8001bb8 <main+0x3b8>)
 8001b02:	4618      	mov	r0, r3
 8001b04:	f004 fc06 	bl	8006314 <strcat>
	        	  strcat((char *)send_buffer,"\r\n");
 8001b08:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7fe fb37 	bl	8000180 <strlen>
 8001b12:	4603      	mov	r3, r0
 8001b14:	461a      	mov	r2, r3
 8001b16:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b1a:	4413      	add	r3, r2
 8001b1c:	4a34      	ldr	r2, [pc, #208]	; (8001bf0 <main+0x3f0>)
 8001b1e:	8811      	ldrh	r1, [r2, #0]
 8001b20:	7892      	ldrb	r2, [r2, #2]
 8001b22:	8019      	strh	r1, [r3, #0]
 8001b24:	709a      	strb	r2, [r3, #2]

				 memset(USART1_BUFFER, 0, sizeof(USART1_BUFFER));
 8001b26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	4832      	ldr	r0, [pc, #200]	; (8001bf8 <main+0x3f8>)
 8001b2e:	f003 ff69 	bl	8005a04 <memset>

				 set_usar1_irq(0);
 8001b32:	2000      	movs	r0, #0
 8001b34:	f7ff fc5e 	bl	80013f4 <set_usar1_irq>
				 HAL_UART_Transmit(&huart1,(uint8_t*)send_buffer, strlen((char *)send_buffer), 100);
 8001b38:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7fe fb1f 	bl	8000180 <strlen>
 8001b42:	4603      	mov	r3, r0
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	f107 0184 	add.w	r1, r7, #132	; 0x84
 8001b4a:	2364      	movs	r3, #100	; 0x64
 8001b4c:	481c      	ldr	r0, [pc, #112]	; (8001bc0 <main+0x3c0>)
 8001b4e:	f002 ffe8 	bl	8004b22 <HAL_UART_Transmit>
				 while (get_usar1_irq()!=1 && wd_timer <= 50)
 8001b52:	e007      	b.n	8001b64 <main+0x364>
				 {
				 	HAL_Delay(1);
 8001b54:	2001      	movs	r0, #1
 8001b56:	f000 fc89 	bl	800246c <HAL_Delay>
				 	wd_timer++;
 8001b5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001b5e:	3301      	adds	r3, #1
 8001b60:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
				 while (get_usar1_irq()!=1 && wd_timer <= 50)
 8001b64:	f7ff fc62 	bl	800142c <get_usar1_irq>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d003      	beq.n	8001b76 <main+0x376>
 8001b6e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001b72:	2b32      	cmp	r3, #50	; 0x32
 8001b74:	d9ee      	bls.n	8001b54 <main+0x354>
				 }
				 if (get_usar1_irq() ==1)
 8001b76:	f7ff fc59 	bl	800142c <get_usar1_irq>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d10c      	bne.n	8001b9a <main+0x39a>
				 {
					HAL_Delay(30);
 8001b80:	201e      	movs	r0, #30
 8001b82:	f000 fc73 	bl	800246c <HAL_Delay>
					HAL_UART_Receive(&huart1,(uint8_t*)USART1_BUFFER, strlen((char *)USART1_BUFFER), 10);
 8001b86:	481c      	ldr	r0, [pc, #112]	; (8001bf8 <main+0x3f8>)
 8001b88:	f7fe fafa 	bl	8000180 <strlen>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	230a      	movs	r3, #10
 8001b92:	4919      	ldr	r1, [pc, #100]	; (8001bf8 <main+0x3f8>)
 8001b94:	480a      	ldr	r0, [pc, #40]	; (8001bc0 <main+0x3c0>)
 8001b96:	f003 f856 	bl	8004c46 <HAL_UART_Receive>
				 else
				 {
				 	return ERR_FAILURE;
				 }*/

		    	 fsm_state = ST_CHECK_RESP;
 8001b9a:	4b0d      	ldr	r3, [pc, #52]	; (8001bd0 <main+0x3d0>)
 8001b9c:	2204      	movs	r2, #4
 8001b9e:	701a      	strb	r2, [r3, #0]
		         break;
 8001ba0:	e037      	b.n	8001c12 <main+0x412>
			 /***********************************/
			 /*				CHECK RESP			*/
			 /***********************************/
			 case ST_CHECK_RESP:

		    	  fsm_state = ST_UPDATE;
 8001ba2:	4b0b      	ldr	r3, [pc, #44]	; (8001bd0 <main+0x3d0>)
 8001ba4:	2206      	movs	r2, #6
 8001ba6:	701a      	strb	r2, [r3, #0]
		          break;
 8001ba8:	e033      	b.n	8001c12 <main+0x412>
 8001baa:	bf00      	nop
 8001bac:	200004bc 	.word	0x200004bc
 8001bb0:	40020000 	.word	0x40020000
 8001bb4:	20000200 	.word	0x20000200
 8001bb8:	20000210 	.word	0x20000210
 8001bbc:	20000584 	.word	0x20000584
 8001bc0:	20000540 	.word	0x20000540
 8001bc4:	20000474 	.word	0x20000474
 8001bc8:	20000420 	.word	0x20000420
 8001bcc:	08008794 	.word	0x08008794
 8001bd0:	20000410 	.word	0x20000410
 8001bd4:	080087a0 	.word	0x080087a0
 8001bd8:	080087b0 	.word	0x080087b0
 8001bdc:	080087c0 	.word	0x080087c0
 8001be0:	20000000 	.word	0x20000000
 8001be4:	080087c4 	.word	0x080087c4
 8001be8:	080087cc 	.word	0x080087cc
 8001bec:	080087d4 	.word	0x080087d4
 8001bf0:	080087dc 	.word	0x080087dc
 8001bf4:	080087e0 	.word	0x080087e0
 8001bf8:	20000310 	.word	0x20000310
			 /***********************************/
			 /*				UPDATE				*/
			 /***********************************/
			 case ST_UPDATE:

		    	  fsm_state = ST_SLEEP;
 8001bfc:	4b05      	ldr	r3, [pc, #20]	; (8001c14 <main+0x414>)
 8001bfe:	2205      	movs	r2, #5
 8001c00:	701a      	strb	r2, [r3, #0]
		          break;
 8001c02:	e006      	b.n	8001c12 <main+0x412>
			 /***********************************/
			 /*				SLEEP       		*/
			 /***********************************/
			 case ST_SLEEP:

		    	  fsm_state = ST_IDLE;
 8001c04:	4b03      	ldr	r3, [pc, #12]	; (8001c14 <main+0x414>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	701a      	strb	r2, [r3, #0]
		          break;
 8001c0a:	e002      	b.n	8001c12 <main+0x412>
			 /***********************************/
			 /*				default       		*/
			 /***********************************/
			 default:

				  Error_Handler();
 8001c0c:	f000 f852 	bl	8001cb4 <Error_Handler>
		          break;
 8001c10:	bf00      	nop
	  switch (fsm_state)
 8001c12:	e651      	b.n	80018b8 <main+0xb8>
 8001c14:	20000410 	.word	0x20000410

08001c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b092      	sub	sp, #72	; 0x48
 8001c1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c1e:	f107 0314 	add.w	r3, r7, #20
 8001c22:	2234      	movs	r2, #52	; 0x34
 8001c24:	2100      	movs	r1, #0
 8001c26:	4618      	mov	r0, r3
 8001c28:	f003 feec 	bl	8005a04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c2c:	463b      	mov	r3, r7
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	605a      	str	r2, [r3, #4]
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	60da      	str	r2, [r3, #12]
 8001c38:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c3a:	4b1d      	ldr	r3, [pc, #116]	; (8001cb0 <SystemClock_Config+0x98>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001c42:	4a1b      	ldr	r2, [pc, #108]	; (8001cb0 <SystemClock_Config+0x98>)
 8001c44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c48:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c52:	2310      	movs	r3, #16
 8001c54:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c56:	2302      	movs	r3, #2
 8001c58:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001c5e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001c62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8001c64:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c68:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f001 fe94 	bl	800399c <HAL_RCC_OscConfig>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001c7a:	f000 f81b 	bl	8001cb4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c7e:	230f      	movs	r3, #15
 8001c80:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c82:	2303      	movs	r3, #3
 8001c84:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001c92:	463b      	mov	r3, r7
 8001c94:	2101      	movs	r1, #1
 8001c96:	4618      	mov	r0, r3
 8001c98:	f002 f9b0 	bl	8003ffc <HAL_RCC_ClockConfig>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001ca2:	f000 f807 	bl	8001cb4 <Error_Handler>
  }
}
 8001ca6:	bf00      	nop
 8001ca8:	3748      	adds	r7, #72	; 0x48
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	40007000 	.word	0x40007000

08001cb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001cb8:	b672      	cpsid	i
}
 8001cba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <Error_Handler+0x8>
	...

08001cc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001cc6:	4b15      	ldr	r3, [pc, #84]	; (8001d1c <HAL_MspInit+0x5c>)
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cca:	4a14      	ldr	r2, [pc, #80]	; (8001d1c <HAL_MspInit+0x5c>)
 8001ccc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001cd0:	6253      	str	r3, [r2, #36]	; 0x24
 8001cd2:	4b12      	ldr	r3, [pc, #72]	; (8001d1c <HAL_MspInit+0x5c>)
 8001cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cde:	4b0f      	ldr	r3, [pc, #60]	; (8001d1c <HAL_MspInit+0x5c>)
 8001ce0:	6a1b      	ldr	r3, [r3, #32]
 8001ce2:	4a0e      	ldr	r2, [pc, #56]	; (8001d1c <HAL_MspInit+0x5c>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6213      	str	r3, [r2, #32]
 8001cea:	4b0c      	ldr	r3, [pc, #48]	; (8001d1c <HAL_MspInit+0x5c>)
 8001cec:	6a1b      	ldr	r3, [r3, #32]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf6:	4b09      	ldr	r3, [pc, #36]	; (8001d1c <HAL_MspInit+0x5c>)
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfa:	4a08      	ldr	r2, [pc, #32]	; (8001d1c <HAL_MspInit+0x5c>)
 8001cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d00:	6253      	str	r3, [r2, #36]	; 0x24
 8001d02:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <HAL_MspInit+0x5c>)
 8001d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0a:	607b      	str	r3, [r7, #4]
 8001d0c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d0e:	2007      	movs	r0, #7
 8001d10:	f000 fc9a 	bl	8002648 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d14:	bf00      	nop
 8001d16:	3710      	adds	r7, #16
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40023800 	.word	0x40023800

08001d20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d24:	e7fe      	b.n	8001d24 <NMI_Handler+0x4>

08001d26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d26:	b480      	push	{r7}
 8001d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d2a:	e7fe      	b.n	8001d2a <HardFault_Handler+0x4>

08001d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d30:	e7fe      	b.n	8001d30 <MemManage_Handler+0x4>

08001d32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d32:	b480      	push	{r7}
 8001d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d36:	e7fe      	b.n	8001d36 <BusFault_Handler+0x4>

08001d38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d3c:	e7fe      	b.n	8001d3c <UsageFault_Handler+0x4>

08001d3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bc80      	pop	{r7}
 8001d48:	4770      	bx	lr

08001d4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr

08001d56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bc80      	pop	{r7}
 8001d60:	4770      	bx	lr

08001d62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d66:	f000 fb65 	bl	8002434 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	  uint32_t isrflags   = READ_REG(huart1.Instance->SR);
 8001d76:	4b42      	ldr	r3, [pc, #264]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	60fb      	str	r3, [r7, #12]
	  uint32_t cr1its     = READ_REG(huart1.Instance->CR1);
 8001d7e:	4b40      	ldr	r3, [pc, #256]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	60bb      	str	r3, [r7, #8]
	  uint32_t cr3its     = READ_REG(huart1.Instance->CR3);
 8001d86:	4b3e      	ldr	r3, [pc, #248]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	695b      	ldr	r3, [r3, #20]
 8001d8c:	607b      	str	r3, [r7, #4]
	  uint32_t errorflags = 0x00U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	603b      	str	r3, [r7, #0]

	  /* If no error occurs */
      errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f003 030f 	and.w	r3, r3, #15
 8001d98:	603b      	str	r3, [r7, #0]
	  if (errorflags == RESET)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d102      	bne.n	8001da6 <USART1_IRQHandler+0x36>
	  {
   	       USART1_SendIT(&huart1);
 8001da0:	4837      	ldr	r0, [pc, #220]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001da2:	f7ff fb7b 	bl	800149c <USART1_SendIT>
	  }

	  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d062      	beq.n	8001e72 <USART1_IRQHandler+0x102>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d104      	bne.n	8001dc0 <USART1_IRQHandler+0x50>
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d058      	beq.n	8001e72 <USART1_IRQHandler+0x102>
	   {
	     /* UART parity error interrupt occurred ----------------------------------*/
	     if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00a      	beq.n	8001de0 <USART1_IRQHandler+0x70>
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d005      	beq.n	8001de0 <USART1_IRQHandler+0x70>
	     {
	       huart1.ErrorCode |= HAL_UART_ERROR_PE;
 8001dd4:	4b2a      	ldr	r3, [pc, #168]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd8:	f043 0301 	orr.w	r3, r3, #1
 8001ddc:	4a28      	ldr	r2, [pc, #160]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001dde:	6413      	str	r3, [r2, #64]	; 0x40
	     }

	     /* UART noise error interrupt occurred -----------------------------------*/
	     if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f003 0304 	and.w	r3, r3, #4
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d00a      	beq.n	8001e00 <USART1_IRQHandler+0x90>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d005      	beq.n	8001e00 <USART1_IRQHandler+0x90>
	     {
	       huart1.ErrorCode |= HAL_UART_ERROR_NE;
 8001df4:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df8:	f043 0302 	orr.w	r3, r3, #2
 8001dfc:	4a20      	ldr	r2, [pc, #128]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001dfe:	6413      	str	r3, [r2, #64]	; 0x40
	     }

	     /* UART frame error interrupt occurred -----------------------------------*/
	     if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f003 0302 	and.w	r3, r3, #2
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d00a      	beq.n	8001e20 <USART1_IRQHandler+0xb0>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <USART1_IRQHandler+0xb0>
	     {
	       huart1.ErrorCode |= HAL_UART_ERROR_FE;
 8001e14:	4b1a      	ldr	r3, [pc, #104]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e18:	f043 0304 	orr.w	r3, r3, #4
 8001e1c:	4a18      	ldr	r2, [pc, #96]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001e1e:	6413      	str	r3, [r2, #64]	; 0x40
	     }

	     /* UART Over-Run interrupt occurred --------------------------------------*/
	     if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d00f      	beq.n	8001e4a <USART1_IRQHandler+0xda>
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	f003 0320 	and.w	r3, r3, #32
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d104      	bne.n	8001e3e <USART1_IRQHandler+0xce>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d005      	beq.n	8001e4a <USART1_IRQHandler+0xda>
	     {
	       huart1.ErrorCode |= HAL_UART_ERROR_ORE;
 8001e3e:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	f043 0308 	orr.w	r3, r3, #8
 8001e46:	4a0e      	ldr	r2, [pc, #56]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001e48:	6413      	str	r3, [r2, #64]	; 0x40
	     }

	     /* Call UART Error Call back function if need be --------------------------*/
	     if (huart1.ErrorCode != HAL_UART_ERROR_NONE)
 8001e4a:	4b0d      	ldr	r3, [pc, #52]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d00f      	beq.n	8001e72 <USART1_IRQHandler+0x102>
	     {
	       /* UART in mode Receiver -----------------------------------------------*/
	       if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f003 0320 	and.w	r3, r3, #32
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d007      	beq.n	8001e6c <USART1_IRQHandler+0xfc>
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	f003 0320 	and.w	r3, r3, #32
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d002      	beq.n	8001e6c <USART1_IRQHandler+0xfc>
	       {
	    	   USART1_SendIT(&huart1);
 8001e66:	4806      	ldr	r0, [pc, #24]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001e68:	f7ff fb18 	bl	800149c <USART1_SendIT>
	       }
	       huart1.ErrorCode = HAL_UART_ERROR_NONE;
 8001e6c:	4b04      	ldr	r3, [pc, #16]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	641a      	str	r2, [r3, #64]	; 0x40
	     }
	   } /* End if some error occurs */

	  USART1_Enable_IT(&huart1);
 8001e72:	4803      	ldr	r0, [pc, #12]	; (8001e80 <USART1_IRQHandler+0x110>)
 8001e74:	f7ff fb3a 	bl	80014ec <USART1_Enable_IT>
  /* USER CODE END USART1_IRQn 0 */
  //HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000540 	.word	0x20000540

08001e84 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001e88:	4802      	ldr	r0, [pc, #8]	; (8001e94 <UART4_IRQHandler+0x10>)
 8001e8a:	f002 ffdf 	bl	8004e4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000584 	.word	0x20000584

08001e98 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001e9c:	4802      	ldr	r0, [pc, #8]	; (8001ea8 <DMA2_Channel3_IRQHandler+0x10>)
 8001e9e:	f000 fd67 	bl	8002970 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	200004fc 	.word	0x200004fc

08001eac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
	return 1;
 8001eb0:	2301      	movs	r3, #1
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr

08001eba <_kill>:

int _kill(int pid, int sig)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
 8001ec2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ec4:	f003 fd74 	bl	80059b0 <__errno>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2216      	movs	r2, #22
 8001ecc:	601a      	str	r2, [r3, #0]
	return -1;
 8001ece:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <_exit>:

void _exit (int status)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ee2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff ffe7 	bl	8001eba <_kill>
	while (1) {}		/* Make sure we hang here */
 8001eec:	e7fe      	b.n	8001eec <_exit+0x12>

08001eee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b086      	sub	sp, #24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	60b9      	str	r1, [r7, #8]
 8001ef8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
 8001efe:	e00a      	b.n	8001f16 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f00:	f3af 8000 	nop.w
 8001f04:	4601      	mov	r1, r0
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	1c5a      	adds	r2, r3, #1
 8001f0a:	60ba      	str	r2, [r7, #8]
 8001f0c:	b2ca      	uxtb	r2, r1
 8001f0e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	3301      	adds	r3, #1
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	dbf0      	blt.n	8001f00 <_read+0x12>
	}

return len;
 8001f1e:	687b      	ldr	r3, [r7, #4]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	e009      	b.n	8001f4e <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	1c5a      	adds	r2, r3, #1
 8001f3e:	60ba      	str	r2, [r7, #8]
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	697a      	ldr	r2, [r7, #20]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	dbf1      	blt.n	8001f3a <_write+0x12>
	}
	return len;
 8001f56:	687b      	ldr	r3, [r7, #4]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3718      	adds	r7, #24
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <_close>:

int _close(int file)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	return -1;
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr

08001f76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f76:	b480      	push	{r7}
 8001f78:	b083      	sub	sp, #12
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
 8001f7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f86:	605a      	str	r2, [r3, #4]
	return 0;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <_isatty>:

int _isatty(int file)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
	return 1;
 8001f9c:	2301      	movs	r3, #1
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
	return 0;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3714      	adds	r7, #20
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bc80      	pop	{r7}
 8001fbe:	4770      	bx	lr

08001fc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fc8:	4a14      	ldr	r2, [pc, #80]	; (800201c <_sbrk+0x5c>)
 8001fca:	4b15      	ldr	r3, [pc, #84]	; (8002020 <_sbrk+0x60>)
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fd4:	4b13      	ldr	r3, [pc, #76]	; (8002024 <_sbrk+0x64>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d102      	bne.n	8001fe2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fdc:	4b11      	ldr	r3, [pc, #68]	; (8002024 <_sbrk+0x64>)
 8001fde:	4a12      	ldr	r2, [pc, #72]	; (8002028 <_sbrk+0x68>)
 8001fe0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fe2:	4b10      	ldr	r3, [pc, #64]	; (8002024 <_sbrk+0x64>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4413      	add	r3, r2
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d207      	bcs.n	8002000 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ff0:	f003 fcde 	bl	80059b0 <__errno>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	220c      	movs	r2, #12
 8001ff8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8001ffe:	e009      	b.n	8002014 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002000:	4b08      	ldr	r3, [pc, #32]	; (8002024 <_sbrk+0x64>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002006:	4b07      	ldr	r3, [pc, #28]	; (8002024 <_sbrk+0x64>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4413      	add	r3, r2
 800200e:	4a05      	ldr	r2, [pc, #20]	; (8002024 <_sbrk+0x64>)
 8002010:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002012:	68fb      	ldr	r3, [r7, #12]
}
 8002014:	4618      	mov	r0, r3
 8002016:	3718      	adds	r7, #24
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20014000 	.word	0x20014000
 8002020:	00000400 	.word	0x00000400
 8002024:	20000414 	.word	0x20000414
 8002028:	200005e0 	.word	0x200005e0

0800202c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002030:	bf00      	nop
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr

08002038 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800203e:	f107 0308 	add.w	r3, r7, #8
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
 8002046:	605a      	str	r2, [r3, #4]
 8002048:	609a      	str	r2, [r3, #8]
 800204a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800204c:	463b      	mov	r3, r7
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002054:	4b1d      	ldr	r3, [pc, #116]	; (80020cc <MX_TIM2_Init+0x94>)
 8002056:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800205a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 800205c:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <MX_TIM2_Init+0x94>)
 800205e:	221f      	movs	r2, #31
 8002060:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002062:	4b1a      	ldr	r3, [pc, #104]	; (80020cc <MX_TIM2_Init+0x94>)
 8002064:	2200      	movs	r2, #0
 8002066:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8002068:	4b18      	ldr	r3, [pc, #96]	; (80020cc <MX_TIM2_Init+0x94>)
 800206a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800206e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002070:	4b16      	ldr	r3, [pc, #88]	; (80020cc <MX_TIM2_Init+0x94>)
 8002072:	2200      	movs	r2, #0
 8002074:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002076:	4b15      	ldr	r3, [pc, #84]	; (80020cc <MX_TIM2_Init+0x94>)
 8002078:	2200      	movs	r2, #0
 800207a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800207c:	4813      	ldr	r0, [pc, #76]	; (80020cc <MX_TIM2_Init+0x94>)
 800207e:	f002 fa51 	bl	8004524 <HAL_TIM_Base_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d001      	beq.n	800208c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002088:	f7ff fe14 	bl	8001cb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800208c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002090:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002092:	f107 0308 	add.w	r3, r7, #8
 8002096:	4619      	mov	r1, r3
 8002098:	480c      	ldr	r0, [pc, #48]	; (80020cc <MX_TIM2_Init+0x94>)
 800209a:	f002 facd 	bl	8004638 <HAL_TIM_ConfigClockSource>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80020a4:	f7ff fe06 	bl	8001cb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020a8:	2300      	movs	r3, #0
 80020aa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ac:	2300      	movs	r3, #0
 80020ae:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020b0:	463b      	mov	r3, r7
 80020b2:	4619      	mov	r1, r3
 80020b4:	4805      	ldr	r0, [pc, #20]	; (80020cc <MX_TIM2_Init+0x94>)
 80020b6:	f002 fc89 	bl	80049cc <HAL_TIMEx_MasterConfigSynchronization>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80020c0:	f7ff fdf8 	bl	8001cb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020c4:	bf00      	nop
 80020c6:	3718      	adds	r7, #24
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	200004bc 	.word	0x200004bc

080020d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e0:	d10b      	bne.n	80020fa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020e2:	4b08      	ldr	r3, [pc, #32]	; (8002104 <HAL_TIM_Base_MspInit+0x34>)
 80020e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e6:	4a07      	ldr	r2, [pc, #28]	; (8002104 <HAL_TIM_Base_MspInit+0x34>)
 80020e8:	f043 0301 	orr.w	r3, r3, #1
 80020ec:	6253      	str	r3, [r2, #36]	; 0x24
 80020ee:	4b05      	ldr	r3, [pc, #20]	; (8002104 <HAL_TIM_Base_MspInit+0x34>)
 80020f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80020fa:	bf00      	nop
 80020fc:	3714      	adds	r7, #20
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr
 8002104:	40023800 	.word	0x40023800

08002108 <delay_us>:
  }
}

/* USER CODE BEGIN 1 */
void delay_us(uint16_t us)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8002112:	4b08      	ldr	r3, [pc, #32]	; (8002134 <delay_us+0x2c>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2200      	movs	r2, #0
 8002118:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us); // wait for the counter to reach the us input in the parameter
 800211a:	bf00      	nop
 800211c:	4b05      	ldr	r3, [pc, #20]	; (8002134 <delay_us+0x2c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002122:	88fb      	ldrh	r3, [r7, #6]
 8002124:	429a      	cmp	r2, r3
 8002126:	d3f9      	bcc.n	800211c <delay_us+0x14>
}
 8002128:	bf00      	nop
 800212a:	bf00      	nop
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	bc80      	pop	{r7}
 8002132:	4770      	bx	lr
 8002134:	200004bc 	.word	0x200004bc

08002138 <MX_UART4_Init>:
UART_HandleTypeDef huart1;
DMA_HandleTypeDef hdma_uart4_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800213c:	4b11      	ldr	r3, [pc, #68]	; (8002184 <MX_UART4_Init+0x4c>)
 800213e:	4a12      	ldr	r2, [pc, #72]	; (8002188 <MX_UART4_Init+0x50>)
 8002140:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002142:	4b10      	ldr	r3, [pc, #64]	; (8002184 <MX_UART4_Init+0x4c>)
 8002144:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002148:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800214a:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <MX_UART4_Init+0x4c>)
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002150:	4b0c      	ldr	r3, [pc, #48]	; (8002184 <MX_UART4_Init+0x4c>)
 8002152:	2200      	movs	r2, #0
 8002154:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002156:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <MX_UART4_Init+0x4c>)
 8002158:	2200      	movs	r2, #0
 800215a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800215c:	4b09      	ldr	r3, [pc, #36]	; (8002184 <MX_UART4_Init+0x4c>)
 800215e:	220c      	movs	r2, #12
 8002160:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002162:	4b08      	ldr	r3, [pc, #32]	; (8002184 <MX_UART4_Init+0x4c>)
 8002164:	2200      	movs	r2, #0
 8002166:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002168:	4b06      	ldr	r3, [pc, #24]	; (8002184 <MX_UART4_Init+0x4c>)
 800216a:	2200      	movs	r2, #0
 800216c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800216e:	4805      	ldr	r0, [pc, #20]	; (8002184 <MX_UART4_Init+0x4c>)
 8002170:	f002 fc8a 	bl	8004a88 <HAL_UART_Init>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800217a:	f7ff fd9b 	bl	8001cb4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000584 	.word	0x20000584
 8002188:	40004c00 	.word	0x40004c00

0800218c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002190:	4b11      	ldr	r3, [pc, #68]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 8002192:	4a12      	ldr	r2, [pc, #72]	; (80021dc <MX_USART1_UART_Init+0x50>)
 8002194:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002196:	4b10      	ldr	r3, [pc, #64]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 8002198:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800219c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800219e:	4b0e      	ldr	r3, [pc, #56]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021a4:	4b0c      	ldr	r3, [pc, #48]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021aa:	4b0b      	ldr	r3, [pc, #44]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021b0:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 80021b2:	220c      	movs	r2, #12
 80021b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021b6:	4b08      	ldr	r3, [pc, #32]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021bc:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 80021be:	2200      	movs	r2, #0
 80021c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021c2:	4805      	ldr	r0, [pc, #20]	; (80021d8 <MX_USART1_UART_Init+0x4c>)
 80021c4:	f002 fc60 	bl	8004a88 <HAL_UART_Init>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021ce:	f7ff fd71 	bl	8001cb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000540 	.word	0x20000540
 80021dc:	40013800 	.word	0x40013800

080021e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08c      	sub	sp, #48	; 0x30
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 031c 	add.w	r3, r7, #28
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a4a      	ldr	r2, [pc, #296]	; (8002328 <HAL_UART_MspInit+0x148>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d157      	bne.n	80022b2 <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002202:	4b4a      	ldr	r3, [pc, #296]	; (800232c <HAL_UART_MspInit+0x14c>)
 8002204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002206:	4a49      	ldr	r2, [pc, #292]	; (800232c <HAL_UART_MspInit+0x14c>)
 8002208:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800220c:	6253      	str	r3, [r2, #36]	; 0x24
 800220e:	4b47      	ldr	r3, [pc, #284]	; (800232c <HAL_UART_MspInit+0x14c>)
 8002210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002212:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002216:	61bb      	str	r3, [r7, #24]
 8002218:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800221a:	4b44      	ldr	r3, [pc, #272]	; (800232c <HAL_UART_MspInit+0x14c>)
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	4a43      	ldr	r2, [pc, #268]	; (800232c <HAL_UART_MspInit+0x14c>)
 8002220:	f043 0304 	orr.w	r3, r3, #4
 8002224:	61d3      	str	r3, [r2, #28]
 8002226:	4b41      	ldr	r3, [pc, #260]	; (800232c <HAL_UART_MspInit+0x14c>)
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	f003 0304 	and.w	r3, r3, #4
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002232:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800223c:	2301      	movs	r3, #1
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002240:	2303      	movs	r3, #3
 8002242:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002244:	2308      	movs	r3, #8
 8002246:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002248:	f107 031c 	add.w	r3, r7, #28
 800224c:	4619      	mov	r1, r3
 800224e:	4838      	ldr	r0, [pc, #224]	; (8002330 <HAL_UART_MspInit+0x150>)
 8002250:	f000 fc6c 	bl	8002b2c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel3;
 8002254:	4b37      	ldr	r3, [pc, #220]	; (8002334 <HAL_UART_MspInit+0x154>)
 8002256:	4a38      	ldr	r2, [pc, #224]	; (8002338 <HAL_UART_MspInit+0x158>)
 8002258:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800225a:	4b36      	ldr	r3, [pc, #216]	; (8002334 <HAL_UART_MspInit+0x154>)
 800225c:	2200      	movs	r2, #0
 800225e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002260:	4b34      	ldr	r3, [pc, #208]	; (8002334 <HAL_UART_MspInit+0x154>)
 8002262:	2200      	movs	r2, #0
 8002264:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002266:	4b33      	ldr	r3, [pc, #204]	; (8002334 <HAL_UART_MspInit+0x154>)
 8002268:	2280      	movs	r2, #128	; 0x80
 800226a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800226c:	4b31      	ldr	r3, [pc, #196]	; (8002334 <HAL_UART_MspInit+0x154>)
 800226e:	2200      	movs	r2, #0
 8002270:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002272:	4b30      	ldr	r3, [pc, #192]	; (8002334 <HAL_UART_MspInit+0x154>)
 8002274:	2200      	movs	r2, #0
 8002276:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002278:	4b2e      	ldr	r3, [pc, #184]	; (8002334 <HAL_UART_MspInit+0x154>)
 800227a:	2200      	movs	r2, #0
 800227c:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800227e:	4b2d      	ldr	r3, [pc, #180]	; (8002334 <HAL_UART_MspInit+0x154>)
 8002280:	2200      	movs	r2, #0
 8002282:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002284:	482b      	ldr	r0, [pc, #172]	; (8002334 <HAL_UART_MspInit+0x154>)
 8002286:	f000 fa21 	bl	80026cc <HAL_DMA_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <HAL_UART_MspInit+0xb4>
    {
      Error_Handler();
 8002290:	f7ff fd10 	bl	8001cb4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	4a27      	ldr	r2, [pc, #156]	; (8002334 <HAL_UART_MspInit+0x154>)
 8002298:	639a      	str	r2, [r3, #56]	; 0x38
 800229a:	4a26      	ldr	r2, [pc, #152]	; (8002334 <HAL_UART_MspInit+0x154>)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6253      	str	r3, [r2, #36]	; 0x24

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80022a0:	2200      	movs	r2, #0
 80022a2:	2100      	movs	r1, #0
 80022a4:	2030      	movs	r0, #48	; 0x30
 80022a6:	f000 f9da 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80022aa:	2030      	movs	r0, #48	; 0x30
 80022ac:	f000 f9f3 	bl	8002696 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80022b0:	e035      	b.n	800231e <HAL_UART_MspInit+0x13e>
  else if(uartHandle->Instance==USART1)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a21      	ldr	r2, [pc, #132]	; (800233c <HAL_UART_MspInit+0x15c>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d130      	bne.n	800231e <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART1_CLK_ENABLE();
 80022bc:	4b1b      	ldr	r3, [pc, #108]	; (800232c <HAL_UART_MspInit+0x14c>)
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	4a1a      	ldr	r2, [pc, #104]	; (800232c <HAL_UART_MspInit+0x14c>)
 80022c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c6:	6213      	str	r3, [r2, #32]
 80022c8:	4b18      	ldr	r3, [pc, #96]	; (800232c <HAL_UART_MspInit+0x14c>)
 80022ca:	6a1b      	ldr	r3, [r3, #32]
 80022cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022d0:	613b      	str	r3, [r7, #16]
 80022d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d4:	4b15      	ldr	r3, [pc, #84]	; (800232c <HAL_UART_MspInit+0x14c>)
 80022d6:	69db      	ldr	r3, [r3, #28]
 80022d8:	4a14      	ldr	r2, [pc, #80]	; (800232c <HAL_UART_MspInit+0x14c>)
 80022da:	f043 0301 	orr.w	r3, r3, #1
 80022de:	61d3      	str	r3, [r2, #28]
 80022e0:	4b12      	ldr	r3, [pc, #72]	; (800232c <HAL_UART_MspInit+0x14c>)
 80022e2:	69db      	ldr	r3, [r3, #28]
 80022e4:	f003 0301 	and.w	r3, r3, #1
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022ec:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80022f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f2:	2302      	movs	r3, #2
 80022f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022fa:	2303      	movs	r3, #3
 80022fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80022fe:	2307      	movs	r3, #7
 8002300:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002302:	f107 031c 	add.w	r3, r7, #28
 8002306:	4619      	mov	r1, r3
 8002308:	480d      	ldr	r0, [pc, #52]	; (8002340 <HAL_UART_MspInit+0x160>)
 800230a:	f000 fc0f 	bl	8002b2c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800230e:	2200      	movs	r2, #0
 8002310:	2100      	movs	r1, #0
 8002312:	2025      	movs	r0, #37	; 0x25
 8002314:	f000 f9a3 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002318:	2025      	movs	r0, #37	; 0x25
 800231a:	f000 f9bc 	bl	8002696 <HAL_NVIC_EnableIRQ>
}
 800231e:	bf00      	nop
 8002320:	3730      	adds	r7, #48	; 0x30
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40004c00 	.word	0x40004c00
 800232c:	40023800 	.word	0x40023800
 8002330:	40020800 	.word	0x40020800
 8002334:	200004fc 	.word	0x200004fc
 8002338:	40026430 	.word	0x40026430
 800233c:	40013800 	.word	0x40013800
 8002340:	40020000 	.word	0x40020000

08002344 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002344:	480c      	ldr	r0, [pc, #48]	; (8002378 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002346:	490d      	ldr	r1, [pc, #52]	; (800237c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002348:	4a0d      	ldr	r2, [pc, #52]	; (8002380 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800234c:	e002      	b.n	8002354 <LoopCopyDataInit>

0800234e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800234e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002350:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002352:	3304      	adds	r3, #4

08002354 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002354:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002356:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002358:	d3f9      	bcc.n	800234e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800235a:	4a0a      	ldr	r2, [pc, #40]	; (8002384 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800235c:	4c0a      	ldr	r4, [pc, #40]	; (8002388 <LoopFillZerobss+0x22>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002360:	e001      	b.n	8002366 <LoopFillZerobss>

08002362 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002362:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002364:	3204      	adds	r2, #4

08002366 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002366:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002368:	d3fb      	bcc.n	8002362 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800236a:	f7ff fe5f 	bl	800202c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800236e:	f003 fb25 	bl	80059bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002372:	f7ff fa45 	bl	8001800 <main>
  bx lr
 8002376:	4770      	bx	lr
  ldr r0, =_sdata
 8002378:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800237c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002380:	08008bfc 	.word	0x08008bfc
  ldr r2, =_sbss
 8002384:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002388:	200005dc 	.word	0x200005dc

0800238c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800238c:	e7fe      	b.n	800238c <ADC1_IRQHandler>

0800238e <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b082      	sub	sp, #8
 8002392:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002394:	2300      	movs	r3, #0
 8002396:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002398:	2003      	movs	r0, #3
 800239a:	f000 f955 	bl	8002648 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800239e:	2000      	movs	r0, #0
 80023a0:	f000 f80e 	bl	80023c0 <HAL_InitTick>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d002      	beq.n	80023b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	71fb      	strb	r3, [r7, #7]
 80023ae:	e001      	b.n	80023b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023b0:	f7ff fc86 	bl	8001cc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023b4:	79fb      	ldrb	r3, [r7, #7]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
	...

080023c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023c8:	2300      	movs	r3, #0
 80023ca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80023cc:	4b16      	ldr	r3, [pc, #88]	; (8002428 <HAL_InitTick+0x68>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d022      	beq.n	800241a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80023d4:	4b15      	ldr	r3, [pc, #84]	; (800242c <HAL_InitTick+0x6c>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b13      	ldr	r3, [pc, #76]	; (8002428 <HAL_InitTick+0x68>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80023e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80023e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e8:	4618      	mov	r0, r3
 80023ea:	f000 f962 	bl	80026b2 <HAL_SYSTICK_Config>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d10f      	bne.n	8002414 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2b0f      	cmp	r3, #15
 80023f8:	d809      	bhi.n	800240e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023fa:	2200      	movs	r2, #0
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002402:	f000 f92c 	bl	800265e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002406:	4a0a      	ldr	r2, [pc, #40]	; (8002430 <HAL_InitTick+0x70>)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	e007      	b.n	800241e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	73fb      	strb	r3, [r7, #15]
 8002412:	e004      	b.n	800241e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	73fb      	strb	r3, [r7, #15]
 8002418:	e001      	b.n	800241e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800241e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	2000000c 	.word	0x2000000c
 800242c:	20000004 	.word	0x20000004
 8002430:	20000008 	.word	0x20000008

08002434 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002438:	4b05      	ldr	r3, [pc, #20]	; (8002450 <HAL_IncTick+0x1c>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	4b05      	ldr	r3, [pc, #20]	; (8002454 <HAL_IncTick+0x20>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4413      	add	r3, r2
 8002442:	4a03      	ldr	r2, [pc, #12]	; (8002450 <HAL_IncTick+0x1c>)
 8002444:	6013      	str	r3, [r2, #0]
}
 8002446:	bf00      	nop
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	200005c8 	.word	0x200005c8
 8002454:	2000000c 	.word	0x2000000c

08002458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return uwTick;
 800245c:	4b02      	ldr	r3, [pc, #8]	; (8002468 <HAL_GetTick+0x10>)
 800245e:	681b      	ldr	r3, [r3, #0]
}
 8002460:	4618      	mov	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr
 8002468:	200005c8 	.word	0x200005c8

0800246c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002474:	f7ff fff0 	bl	8002458 <HAL_GetTick>
 8002478:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002484:	d004      	beq.n	8002490 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002486:	4b09      	ldr	r3, [pc, #36]	; (80024ac <HAL_Delay+0x40>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68fa      	ldr	r2, [r7, #12]
 800248c:	4413      	add	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002490:	bf00      	nop
 8002492:	f7ff ffe1 	bl	8002458 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	68fa      	ldr	r2, [r7, #12]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d8f7      	bhi.n	8002492 <HAL_Delay+0x26>
  {
  }
}
 80024a2:	bf00      	nop
 80024a4:	bf00      	nop
 80024a6:	3710      	adds	r7, #16
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	2000000c 	.word	0x2000000c

080024b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024c0:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <__NVIC_SetPriorityGrouping+0x44>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024c6:	68ba      	ldr	r2, [r7, #8]
 80024c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024cc:	4013      	ands	r3, r2
 80024ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024e2:	4a04      	ldr	r2, [pc, #16]	; (80024f4 <__NVIC_SetPriorityGrouping+0x44>)
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	60d3      	str	r3, [r2, #12]
}
 80024e8:	bf00      	nop
 80024ea:	3714      	adds	r7, #20
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bc80      	pop	{r7}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	e000ed00 	.word	0xe000ed00

080024f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024fc:	4b04      	ldr	r3, [pc, #16]	; (8002510 <__NVIC_GetPriorityGrouping+0x18>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	0a1b      	lsrs	r3, r3, #8
 8002502:	f003 0307 	and.w	r3, r3, #7
}
 8002506:	4618      	mov	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	bc80      	pop	{r7}
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	2b00      	cmp	r3, #0
 8002524:	db0b      	blt.n	800253e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	f003 021f 	and.w	r2, r3, #31
 800252c:	4906      	ldr	r1, [pc, #24]	; (8002548 <__NVIC_EnableIRQ+0x34>)
 800252e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002532:	095b      	lsrs	r3, r3, #5
 8002534:	2001      	movs	r0, #1
 8002536:	fa00 f202 	lsl.w	r2, r0, r2
 800253a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800253e:	bf00      	nop
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr
 8002548:	e000e100 	.word	0xe000e100

0800254c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	6039      	str	r1, [r7, #0]
 8002556:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255c:	2b00      	cmp	r3, #0
 800255e:	db0a      	blt.n	8002576 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	b2da      	uxtb	r2, r3
 8002564:	490c      	ldr	r1, [pc, #48]	; (8002598 <__NVIC_SetPriority+0x4c>)
 8002566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256a:	0112      	lsls	r2, r2, #4
 800256c:	b2d2      	uxtb	r2, r2
 800256e:	440b      	add	r3, r1
 8002570:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002574:	e00a      	b.n	800258c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	b2da      	uxtb	r2, r3
 800257a:	4908      	ldr	r1, [pc, #32]	; (800259c <__NVIC_SetPriority+0x50>)
 800257c:	79fb      	ldrb	r3, [r7, #7]
 800257e:	f003 030f 	and.w	r3, r3, #15
 8002582:	3b04      	subs	r3, #4
 8002584:	0112      	lsls	r2, r2, #4
 8002586:	b2d2      	uxtb	r2, r2
 8002588:	440b      	add	r3, r1
 800258a:	761a      	strb	r2, [r3, #24]
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	e000e100 	.word	0xe000e100
 800259c:	e000ed00 	.word	0xe000ed00

080025a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b089      	sub	sp, #36	; 0x24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f1c3 0307 	rsb	r3, r3, #7
 80025ba:	2b04      	cmp	r3, #4
 80025bc:	bf28      	it	cs
 80025be:	2304      	movcs	r3, #4
 80025c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	3304      	adds	r3, #4
 80025c6:	2b06      	cmp	r3, #6
 80025c8:	d902      	bls.n	80025d0 <NVIC_EncodePriority+0x30>
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	3b03      	subs	r3, #3
 80025ce:	e000      	b.n	80025d2 <NVIC_EncodePriority+0x32>
 80025d0:	2300      	movs	r3, #0
 80025d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d4:	f04f 32ff 	mov.w	r2, #4294967295
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	43da      	mvns	r2, r3
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	401a      	ands	r2, r3
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025e8:	f04f 31ff 	mov.w	r1, #4294967295
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	fa01 f303 	lsl.w	r3, r1, r3
 80025f2:	43d9      	mvns	r1, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f8:	4313      	orrs	r3, r2
         );
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3724      	adds	r7, #36	; 0x24
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002614:	d301      	bcc.n	800261a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002616:	2301      	movs	r3, #1
 8002618:	e00f      	b.n	800263a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800261a:	4a0a      	ldr	r2, [pc, #40]	; (8002644 <SysTick_Config+0x40>)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002622:	210f      	movs	r1, #15
 8002624:	f04f 30ff 	mov.w	r0, #4294967295
 8002628:	f7ff ff90 	bl	800254c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <SysTick_Config+0x40>)
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002632:	4b04      	ldr	r3, [pc, #16]	; (8002644 <SysTick_Config+0x40>)
 8002634:	2207      	movs	r2, #7
 8002636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	e000e010 	.word	0xe000e010

08002648 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ff2d 	bl	80024b0 <__NVIC_SetPriorityGrouping>
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b086      	sub	sp, #24
 8002662:	af00      	add	r7, sp, #0
 8002664:	4603      	mov	r3, r0
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
 800266a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002670:	f7ff ff42 	bl	80024f8 <__NVIC_GetPriorityGrouping>
 8002674:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	68b9      	ldr	r1, [r7, #8]
 800267a:	6978      	ldr	r0, [r7, #20]
 800267c:	f7ff ff90 	bl	80025a0 <NVIC_EncodePriority>
 8002680:	4602      	mov	r2, r0
 8002682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ff5f 	bl	800254c <__NVIC_SetPriority>
}
 800268e:	bf00      	nop
 8002690:	3718      	adds	r7, #24
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	4603      	mov	r3, r0
 800269e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff ff35 	bl	8002514 <__NVIC_EnableIRQ>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7ff ffa2 	bl	8002604 <SysTick_Config>
 80026c0:	4603      	mov	r3, r0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e059      	b.n	8002792 <HAL_DMA_Init+0xc6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	461a      	mov	r2, r3
 80026e4:	4b2d      	ldr	r3, [pc, #180]	; (800279c <HAL_DMA_Init+0xd0>)
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d80f      	bhi.n	800270a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	461a      	mov	r2, r3
 80026f0:	4b2b      	ldr	r3, [pc, #172]	; (80027a0 <HAL_DMA_Init+0xd4>)
 80026f2:	4413      	add	r3, r2
 80026f4:	4a2b      	ldr	r2, [pc, #172]	; (80027a4 <HAL_DMA_Init+0xd8>)
 80026f6:	fba2 2303 	umull	r2, r3, r2, r3
 80026fa:	091b      	lsrs	r3, r3, #4
 80026fc:	009a      	lsls	r2, r3, #2
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a28      	ldr	r2, [pc, #160]	; (80027a8 <HAL_DMA_Init+0xdc>)
 8002706:	63da      	str	r2, [r3, #60]	; 0x3c
 8002708:	e00e      	b.n	8002728 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	461a      	mov	r2, r3
 8002710:	4b26      	ldr	r3, [pc, #152]	; (80027ac <HAL_DMA_Init+0xe0>)
 8002712:	4413      	add	r3, r2
 8002714:	4a23      	ldr	r2, [pc, #140]	; (80027a4 <HAL_DMA_Init+0xd8>)
 8002716:	fba2 2303 	umull	r2, r3, r2, r3
 800271a:	091b      	lsrs	r3, r3, #4
 800271c:	009a      	lsls	r2, r3, #2
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a22      	ldr	r2, [pc, #136]	; (80027b0 <HAL_DMA_Init+0xe4>)
 8002726:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2202      	movs	r2, #2
 800272c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800273e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002742:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800274c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002758:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002764:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4313      	orrs	r3, r2
 8002770:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002790:	2300      	movs	r3, #0
}
 8002792:	4618      	mov	r0, r3
 8002794:	3714      	adds	r7, #20
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	40026407 	.word	0x40026407
 80027a0:	bffd9ff8 	.word	0xbffd9ff8
 80027a4:	cccccccd 	.word	0xcccccccd
 80027a8:	40026000 	.word	0x40026000
 80027ac:	bffd9bf8 	.word	0xbffd9bf8
 80027b0:	40026400 	.word	0x40026400

080027b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
 80027c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027c2:	2300      	movs	r3, #0
 80027c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d101      	bne.n	80027d4 <HAL_DMA_Start_IT+0x20>
 80027d0:	2302      	movs	r3, #2
 80027d2:	e04b      	b.n	800286c <HAL_DMA_Start_IT+0xb8>
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d13a      	bne.n	800285e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2202      	movs	r2, #2
 80027ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f022 0201 	bic.w	r2, r2, #1
 8002804:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	68b9      	ldr	r1, [r7, #8]
 800280c:	68f8      	ldr	r0, [r7, #12]
 800280e:	f000 f95e 	bl	8002ace <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002816:	2b00      	cmp	r3, #0
 8002818:	d008      	beq.n	800282c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f042 020e 	orr.w	r2, r2, #14
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	e00f      	b.n	800284c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0204 	bic.w	r2, r2, #4
 800283a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f042 020a 	orr.w	r2, r2, #10
 800284a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f042 0201 	orr.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	e005      	b.n	800286a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002866:	2302      	movs	r3, #2
 8002868:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800286a:	7dfb      	ldrb	r3, [r7, #23]
}
 800286c:	4618      	mov	r0, r3
 800286e:	3718      	adds	r7, #24
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002874:	b480      	push	{r7}
 8002876:	b085      	sub	sp, #20
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800287c:	2300      	movs	r3, #0
 800287e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b02      	cmp	r3, #2
 800288a:	d008      	beq.n	800289e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2204      	movs	r2, #4
 8002890:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2200      	movs	r2, #0
 8002896:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e022      	b.n	80028e4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 020e 	bic.w	r2, r2, #14
 80028ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f022 0201 	bic.w	r2, r2, #1
 80028bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	f003 021c 	and.w	r2, r3, #28
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ca:	2101      	movs	r1, #1
 80028cc:	fa01 f202 	lsl.w	r2, r1, r2
 80028d0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bc80      	pop	{r7}
 80028ec:	4770      	bx	lr

080028ee <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b084      	sub	sp, #16
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028f6:	2300      	movs	r3, #0
 80028f8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d005      	beq.n	8002912 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2204      	movs	r2, #4
 800290a:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	73fb      	strb	r3, [r7, #15]
 8002910:	e029      	b.n	8002966 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 020e 	bic.w	r2, r2, #14
 8002920:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0201 	bic.w	r2, r2, #1
 8002930:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002936:	f003 021c 	and.w	r2, r3, #28
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800293e:	2101      	movs	r1, #1
 8002940:	fa01 f202 	lsl.w	r2, r1, r2
 8002944:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2201      	movs	r2, #1
 800294a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	4798      	blx	r3
    }
  }
  return status;
 8002966:	7bfb      	ldrb	r3, [r7, #15]
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800298c:	f003 031c 	and.w	r3, r3, #28
 8002990:	2204      	movs	r2, #4
 8002992:	409a      	lsls	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4013      	ands	r3, r2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d026      	beq.n	80029ea <HAL_DMA_IRQHandler+0x7a>
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	f003 0304 	and.w	r3, r3, #4
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d021      	beq.n	80029ea <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0320 	and.w	r3, r3, #32
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d107      	bne.n	80029c4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0204 	bic.w	r2, r2, #4
 80029c2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	f003 021c 	and.w	r2, r3, #28
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d0:	2104      	movs	r1, #4
 80029d2:	fa01 f202 	lsl.w	r2, r1, r2
 80029d6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d071      	beq.n	8002ac4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80029e8:	e06c      	b.n	8002ac4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	f003 031c 	and.w	r3, r3, #28
 80029f2:	2202      	movs	r2, #2
 80029f4:	409a      	lsls	r2, r3
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d02e      	beq.n	8002a5c <HAL_DMA_IRQHandler+0xec>
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d029      	beq.n	8002a5c <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0320 	and.w	r3, r3, #32
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d10b      	bne.n	8002a2e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 020a 	bic.w	r2, r2, #10
 8002a24:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	f003 021c 	and.w	r2, r3, #28
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a3a:	2102      	movs	r1, #2
 8002a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a40:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d038      	beq.n	8002ac4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a5a:	e033      	b.n	8002ac4 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	f003 031c 	and.w	r3, r3, #28
 8002a64:	2208      	movs	r2, #8
 8002a66:	409a      	lsls	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d02a      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x156>
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d025      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 020e 	bic.w	r2, r2, #14
 8002a88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8e:	f003 021c 	and.w	r2, r3, #28
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a96:	2101      	movs	r1, #1
 8002a98:	fa01 f202 	lsl.w	r2, r1, r2
 8002a9c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d004      	beq.n	8002ac6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ac4:	bf00      	nop
 8002ac6:	bf00      	nop
}
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	b085      	sub	sp, #20
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	60f8      	str	r0, [r7, #12]
 8002ad6:	60b9      	str	r1, [r7, #8]
 8002ad8:	607a      	str	r2, [r7, #4]
 8002ada:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	f003 021c 	and.w	r2, r3, #28
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae8:	2101      	movs	r1, #1
 8002aea:	fa01 f202 	lsl.w	r2, r1, r2
 8002aee:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	2b10      	cmp	r3, #16
 8002afe:	d108      	bne.n	8002b12 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68ba      	ldr	r2, [r7, #8]
 8002b0e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b10:	e007      	b.n	8002b22 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	60da      	str	r2, [r3, #12]
}
 8002b22:	bf00      	nop
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bc80      	pop	{r7}
 8002b2a:	4770      	bx	lr

08002b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b087      	sub	sp, #28
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002b42:	e160      	b.n	8002e06 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	2101      	movs	r1, #1
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b50:	4013      	ands	r3, r2
 8002b52:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f000 8152 	beq.w	8002e00 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f003 0303 	and.w	r3, r3, #3
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d005      	beq.n	8002b74 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d130      	bne.n	8002bd6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	2203      	movs	r2, #3
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	43db      	mvns	r3, r3
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	68da      	ldr	r2, [r3, #12]
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002baa:	2201      	movs	r2, #1
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	693a      	ldr	r2, [r7, #16]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	091b      	lsrs	r3, r3, #4
 8002bc0:	f003 0201 	and.w	r2, r3, #1
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	693a      	ldr	r2, [r7, #16]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d017      	beq.n	8002c12 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	005b      	lsls	r3, r3, #1
 8002bec:	2203      	movs	r2, #3
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	693a      	ldr	r2, [r7, #16]
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	689a      	ldr	r2, [r3, #8]
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	005b      	lsls	r3, r3, #1
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d123      	bne.n	8002c66 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	08da      	lsrs	r2, r3, #3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3208      	adds	r2, #8
 8002c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c2a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002c2c:	697b      	ldr	r3, [r7, #20]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	220f      	movs	r2, #15
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43db      	mvns	r3, r3
 8002c3c:	693a      	ldr	r2, [r7, #16]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f003 0307 	and.w	r3, r3, #7
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	08da      	lsrs	r2, r3, #3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3208      	adds	r2, #8
 8002c60:	6939      	ldr	r1, [r7, #16]
 8002c62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	2203      	movs	r2, #3
 8002c72:	fa02 f303 	lsl.w	r3, r2, r3
 8002c76:	43db      	mvns	r3, r3
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f003 0203 	and.w	r2, r3, #3
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	005b      	lsls	r3, r3, #1
 8002c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f000 80ac 	beq.w	8002e00 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ca8:	4b5e      	ldr	r3, [pc, #376]	; (8002e24 <HAL_GPIO_Init+0x2f8>)
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	4a5d      	ldr	r2, [pc, #372]	; (8002e24 <HAL_GPIO_Init+0x2f8>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	6213      	str	r3, [r2, #32]
 8002cb4:	4b5b      	ldr	r3, [pc, #364]	; (8002e24 <HAL_GPIO_Init+0x2f8>)
 8002cb6:	6a1b      	ldr	r3, [r3, #32]
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002cc0:	4a59      	ldr	r2, [pc, #356]	; (8002e28 <HAL_GPIO_Init+0x2fc>)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	089b      	lsrs	r3, r3, #2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ccc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f003 0303 	and.w	r3, r3, #3
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	220f      	movs	r2, #15
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a51      	ldr	r2, [pc, #324]	; (8002e2c <HAL_GPIO_Init+0x300>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d025      	beq.n	8002d38 <HAL_GPIO_Init+0x20c>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a50      	ldr	r2, [pc, #320]	; (8002e30 <HAL_GPIO_Init+0x304>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d01f      	beq.n	8002d34 <HAL_GPIO_Init+0x208>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a4f      	ldr	r2, [pc, #316]	; (8002e34 <HAL_GPIO_Init+0x308>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d019      	beq.n	8002d30 <HAL_GPIO_Init+0x204>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a4e      	ldr	r2, [pc, #312]	; (8002e38 <HAL_GPIO_Init+0x30c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d013      	beq.n	8002d2c <HAL_GPIO_Init+0x200>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a4d      	ldr	r2, [pc, #308]	; (8002e3c <HAL_GPIO_Init+0x310>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d00d      	beq.n	8002d28 <HAL_GPIO_Init+0x1fc>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a4c      	ldr	r2, [pc, #304]	; (8002e40 <HAL_GPIO_Init+0x314>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d007      	beq.n	8002d24 <HAL_GPIO_Init+0x1f8>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a4b      	ldr	r2, [pc, #300]	; (8002e44 <HAL_GPIO_Init+0x318>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d101      	bne.n	8002d20 <HAL_GPIO_Init+0x1f4>
 8002d1c:	2306      	movs	r3, #6
 8002d1e:	e00c      	b.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d20:	2307      	movs	r3, #7
 8002d22:	e00a      	b.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d24:	2305      	movs	r3, #5
 8002d26:	e008      	b.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d28:	2304      	movs	r3, #4
 8002d2a:	e006      	b.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e004      	b.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d30:	2302      	movs	r3, #2
 8002d32:	e002      	b.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_GPIO_Init+0x20e>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	f002 0203 	and.w	r2, r2, #3
 8002d40:	0092      	lsls	r2, r2, #2
 8002d42:	4093      	lsls	r3, r2
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d4a:	4937      	ldr	r1, [pc, #220]	; (8002e28 <HAL_GPIO_Init+0x2fc>)
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	089b      	lsrs	r3, r3, #2
 8002d50:	3302      	adds	r3, #2
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d58:	4b3b      	ldr	r3, [pc, #236]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	43db      	mvns	r3, r3
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	4013      	ands	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d7c:	4a32      	ldr	r2, [pc, #200]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d82:	4b31      	ldr	r3, [pc, #196]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002da6:	4a28      	ldr	r2, [pc, #160]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dac:	4b26      	ldr	r3, [pc, #152]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	43db      	mvns	r3, r3
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	4013      	ands	r3, r2
 8002dba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d003      	beq.n	8002dd0 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002dd0:	4a1d      	ldr	r2, [pc, #116]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002dd6:	4b1c      	ldr	r3, [pc, #112]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	43db      	mvns	r3, r3
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4013      	ands	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d003      	beq.n	8002dfa <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8002df2:	693a      	ldr	r2, [r7, #16]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002dfa:	4a13      	ldr	r2, [pc, #76]	; (8002e48 <HAL_GPIO_Init+0x31c>)
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	3301      	adds	r3, #1
 8002e04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f47f ae97 	bne.w	8002b44 <HAL_GPIO_Init+0x18>
  }
}
 8002e16:	bf00      	nop
 8002e18:	bf00      	nop
 8002e1a:	371c      	adds	r7, #28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bc80      	pop	{r7}
 8002e20:	4770      	bx	lr
 8002e22:	bf00      	nop
 8002e24:	40023800 	.word	0x40023800
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	40020000 	.word	0x40020000
 8002e30:	40020400 	.word	0x40020400
 8002e34:	40020800 	.word	0x40020800
 8002e38:	40020c00 	.word	0x40020c00
 8002e3c:	40021000 	.word	0x40021000
 8002e40:	40021400 	.word	0x40021400
 8002e44:	40021800 	.word	0x40021800
 8002e48:	40010400 	.word	0x40010400

08002e4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	460b      	mov	r3, r1
 8002e56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	691a      	ldr	r2, [r3, #16]
 8002e5c:	887b      	ldrh	r3, [r7, #2]
 8002e5e:	4013      	ands	r3, r2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e64:	2301      	movs	r3, #1
 8002e66:	73fb      	strb	r3, [r7, #15]
 8002e68:	e001      	b.n	8002e6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr

08002e7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	460b      	mov	r3, r1
 8002e84:	807b      	strh	r3, [r7, #2]
 8002e86:	4613      	mov	r3, r2
 8002e88:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e8a:	787b      	ldrb	r3, [r7, #1]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e90:	887a      	ldrh	r2, [r7, #2]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002e96:	e003      	b.n	8002ea0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002e98:	887b      	ldrh	r3, [r7, #2]
 8002e9a:	041a      	lsls	r2, r3, #16
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	619a      	str	r2, [r3, #24]
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr
	...

08002eac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e12b      	b.n	8003116 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d106      	bne.n	8002ed8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f7fe fa4a 	bl	800136c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2224      	movs	r2, #36	; 0x24
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f022 0201 	bic.w	r2, r2, #1
 8002eee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002efe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f0e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f10:	f001 fa80 	bl	8004414 <HAL_RCC_GetPCLK1Freq>
 8002f14:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4a81      	ldr	r2, [pc, #516]	; (8003120 <HAL_I2C_Init+0x274>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d807      	bhi.n	8002f30 <HAL_I2C_Init+0x84>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	4a80      	ldr	r2, [pc, #512]	; (8003124 <HAL_I2C_Init+0x278>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	bf94      	ite	ls
 8002f28:	2301      	movls	r3, #1
 8002f2a:	2300      	movhi	r3, #0
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	e006      	b.n	8002f3e <HAL_I2C_Init+0x92>
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4a7d      	ldr	r2, [pc, #500]	; (8003128 <HAL_I2C_Init+0x27c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	bf94      	ite	ls
 8002f38:	2301      	movls	r3, #1
 8002f3a:	2300      	movhi	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e0e7      	b.n	8003116 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4a78      	ldr	r2, [pc, #480]	; (800312c <HAL_I2C_Init+0x280>)
 8002f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4e:	0c9b      	lsrs	r3, r3, #18
 8002f50:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	4a6a      	ldr	r2, [pc, #424]	; (8003120 <HAL_I2C_Init+0x274>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d802      	bhi.n	8002f80 <HAL_I2C_Init+0xd4>
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	e009      	b.n	8002f94 <HAL_I2C_Init+0xe8>
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f86:	fb02 f303 	mul.w	r3, r2, r3
 8002f8a:	4a69      	ldr	r2, [pc, #420]	; (8003130 <HAL_I2C_Init+0x284>)
 8002f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f90:	099b      	lsrs	r3, r3, #6
 8002f92:	3301      	adds	r3, #1
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	6812      	ldr	r2, [r2, #0]
 8002f98:	430b      	orrs	r3, r1
 8002f9a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002fa6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	495c      	ldr	r1, [pc, #368]	; (8003120 <HAL_I2C_Init+0x274>)
 8002fb0:	428b      	cmp	r3, r1
 8002fb2:	d819      	bhi.n	8002fe8 <HAL_I2C_Init+0x13c>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1e59      	subs	r1, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc2:	1c59      	adds	r1, r3, #1
 8002fc4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fc8:	400b      	ands	r3, r1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00a      	beq.n	8002fe4 <HAL_I2C_Init+0x138>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	1e59      	subs	r1, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fdc:	3301      	adds	r3, #1
 8002fde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe2:	e051      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	e04f      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d111      	bne.n	8003014 <HAL_I2C_Init+0x168>
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	1e58      	subs	r0, r3, #1
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6859      	ldr	r1, [r3, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	440b      	add	r3, r1
 8002ffe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003002:	3301      	adds	r3, #1
 8003004:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003008:	2b00      	cmp	r3, #0
 800300a:	bf0c      	ite	eq
 800300c:	2301      	moveq	r3, #1
 800300e:	2300      	movne	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e012      	b.n	800303a <HAL_I2C_Init+0x18e>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1e58      	subs	r0, r3, #1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6859      	ldr	r1, [r3, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	0099      	lsls	r1, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	fbb0 f3f3 	udiv	r3, r0, r3
 800302a:	3301      	adds	r3, #1
 800302c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Init+0x196>
 800303e:	2301      	movs	r3, #1
 8003040:	e022      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10e      	bne.n	8003068 <HAL_I2C_Init+0x1bc>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1e58      	subs	r0, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6859      	ldr	r1, [r3, #4]
 8003052:	460b      	mov	r3, r1
 8003054:	005b      	lsls	r3, r3, #1
 8003056:	440b      	add	r3, r1
 8003058:	fbb0 f3f3 	udiv	r3, r0, r3
 800305c:	3301      	adds	r3, #1
 800305e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003062:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003066:	e00f      	b.n	8003088 <HAL_I2C_Init+0x1dc>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	1e58      	subs	r0, r3, #1
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6859      	ldr	r1, [r3, #4]
 8003070:	460b      	mov	r3, r1
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	0099      	lsls	r1, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	fbb0 f3f3 	udiv	r3, r0, r3
 800307e:	3301      	adds	r3, #1
 8003080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003084:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	6809      	ldr	r1, [r1, #0]
 800308c:	4313      	orrs	r3, r2
 800308e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	69da      	ldr	r2, [r3, #28]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	430a      	orrs	r2, r1
 80030aa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6911      	ldr	r1, [r2, #16]
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	68d2      	ldr	r2, [r2, #12]
 80030c2:	4311      	orrs	r1, r2
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	430b      	orrs	r3, r1
 80030ca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695a      	ldr	r2, [r3, #20]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	699b      	ldr	r3, [r3, #24]
 80030de:	431a      	orrs	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f042 0201 	orr.w	r2, r2, #1
 80030f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	000186a0 	.word	0x000186a0
 8003124:	001e847f 	.word	0x001e847f
 8003128:	003d08ff 	.word	0x003d08ff
 800312c:	431bde83 	.word	0x431bde83
 8003130:	10624dd3 	.word	0x10624dd3

08003134 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b088      	sub	sp, #32
 8003138:	af02      	add	r7, sp, #8
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	607a      	str	r2, [r7, #4]
 800313e:	461a      	mov	r2, r3
 8003140:	460b      	mov	r3, r1
 8003142:	817b      	strh	r3, [r7, #10]
 8003144:	4613      	mov	r3, r2
 8003146:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003148:	f7ff f986 	bl	8002458 <HAL_GetTick>
 800314c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b20      	cmp	r3, #32
 8003158:	f040 80e0 	bne.w	800331c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800315c:	697b      	ldr	r3, [r7, #20]
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	2319      	movs	r3, #25
 8003162:	2201      	movs	r2, #1
 8003164:	4970      	ldr	r1, [pc, #448]	; (8003328 <HAL_I2C_Master_Transmit+0x1f4>)
 8003166:	68f8      	ldr	r0, [r7, #12]
 8003168:	f000 fa92 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d001      	beq.n	8003176 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003172:	2302      	movs	r3, #2
 8003174:	e0d3      	b.n	800331e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800317c:	2b01      	cmp	r3, #1
 800317e:	d101      	bne.n	8003184 <HAL_I2C_Master_Transmit+0x50>
 8003180:	2302      	movs	r3, #2
 8003182:	e0cc      	b.n	800331e <HAL_I2C_Master_Transmit+0x1ea>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b01      	cmp	r3, #1
 8003198:	d007      	beq.n	80031aa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f042 0201 	orr.w	r2, r2, #1
 80031a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2221      	movs	r2, #33	; 0x21
 80031be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2210      	movs	r2, #16
 80031c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	893a      	ldrh	r2, [r7, #8]
 80031da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e0:	b29a      	uxth	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	4a50      	ldr	r2, [pc, #320]	; (800332c <HAL_I2C_Master_Transmit+0x1f8>)
 80031ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031ec:	8979      	ldrh	r1, [r7, #10]
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	6a3a      	ldr	r2, [r7, #32]
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f9ca 	bl	800358c <I2C_MasterRequestWrite>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e08d      	b.n	800331e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003202:	2300      	movs	r3, #0
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	613b      	str	r3, [r7, #16]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003218:	e066      	b.n	80032e8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	6a39      	ldr	r1, [r7, #32]
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f000 fb0c 	bl	800383c <I2C_WaitOnTXEFlagUntilTimeout>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00d      	beq.n	8003246 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	2b04      	cmp	r3, #4
 8003230:	d107      	bne.n	8003242 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003240:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e06b      	b.n	800331e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324a:	781a      	ldrb	r2, [r3, #0]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003256:	1c5a      	adds	r2, r3, #1
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003260:	b29b      	uxth	r3, r3
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800326e:	3b01      	subs	r3, #1
 8003270:	b29a      	uxth	r2, r3
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	695b      	ldr	r3, [r3, #20]
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	2b04      	cmp	r3, #4
 8003282:	d11b      	bne.n	80032bc <HAL_I2C_Master_Transmit+0x188>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003288:	2b00      	cmp	r3, #0
 800328a:	d017      	beq.n	80032bc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003290:	781a      	ldrb	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329c:	1c5a      	adds	r2, r3, #1
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	3b01      	subs	r3, #1
 80032aa:	b29a      	uxth	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	6a39      	ldr	r1, [r7, #32]
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 fafc 	bl	80038be <I2C_WaitOnBTFFlagUntilTimeout>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00d      	beq.n	80032e8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d0:	2b04      	cmp	r3, #4
 80032d2:	d107      	bne.n	80032e4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032e2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e01a      	b.n	800331e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d194      	bne.n	800321a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2220      	movs	r2, #32
 8003304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003318:	2300      	movs	r3, #0
 800331a:	e000      	b.n	800331e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800331c:	2302      	movs	r3, #2
  }
}
 800331e:	4618      	mov	r0, r3
 8003320:	3718      	adds	r7, #24
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	00100002 	.word	0x00100002
 800332c:	ffff0000 	.word	0xffff0000

08003330 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b08a      	sub	sp, #40	; 0x28
 8003334:	af02      	add	r7, sp, #8
 8003336:	60f8      	str	r0, [r7, #12]
 8003338:	607a      	str	r2, [r7, #4]
 800333a:	603b      	str	r3, [r7, #0]
 800333c:	460b      	mov	r3, r1
 800333e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003340:	f7ff f88a 	bl	8002458 <HAL_GetTick>
 8003344:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003346:	2301      	movs	r3, #1
 8003348:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b20      	cmp	r3, #32
 8003354:	f040 8111 	bne.w	800357a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	9300      	str	r3, [sp, #0]
 800335c:	2319      	movs	r3, #25
 800335e:	2201      	movs	r2, #1
 8003360:	4988      	ldr	r1, [pc, #544]	; (8003584 <HAL_I2C_IsDeviceReady+0x254>)
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f000 f994 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d001      	beq.n	8003372 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800336e:	2302      	movs	r3, #2
 8003370:	e104      	b.n	800357c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_I2C_IsDeviceReady+0x50>
 800337c:	2302      	movs	r3, #2
 800337e:	e0fd      	b.n	800357c <HAL_I2C_IsDeviceReady+0x24c>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	2b01      	cmp	r3, #1
 8003394:	d007      	beq.n	80033a6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f042 0201 	orr.w	r2, r2, #1
 80033a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2224      	movs	r2, #36	; 0x24
 80033ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2200      	movs	r2, #0
 80033c2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	4a70      	ldr	r2, [pc, #448]	; (8003588 <HAL_I2C_IsDeviceReady+0x258>)
 80033c8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033d8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f000 f952 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d00d      	beq.n	800340e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003400:	d103      	bne.n	800340a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003408:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e0b6      	b.n	800357c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800340e:	897b      	ldrh	r3, [r7, #10]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	461a      	mov	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800341c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800341e:	f7ff f81b 	bl	8002458 <HAL_GetTick>
 8003422:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b02      	cmp	r3, #2
 8003430:	bf0c      	ite	eq
 8003432:	2301      	moveq	r3, #1
 8003434:	2300      	movne	r3, #0
 8003436:	b2db      	uxtb	r3, r3
 8003438:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003448:	bf0c      	ite	eq
 800344a:	2301      	moveq	r3, #1
 800344c:	2300      	movne	r3, #0
 800344e:	b2db      	uxtb	r3, r3
 8003450:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003452:	e025      	b.n	80034a0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003454:	f7ff f800 	bl	8002458 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	683a      	ldr	r2, [r7, #0]
 8003460:	429a      	cmp	r2, r3
 8003462:	d302      	bcc.n	800346a <HAL_I2C_IsDeviceReady+0x13a>
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d103      	bne.n	8003472 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	22a0      	movs	r2, #160	; 0xa0
 800346e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	f003 0302 	and.w	r3, r3, #2
 800347c:	2b02      	cmp	r3, #2
 800347e:	bf0c      	ite	eq
 8003480:	2301      	moveq	r3, #1
 8003482:	2300      	movne	r3, #0
 8003484:	b2db      	uxtb	r3, r3
 8003486:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	695b      	ldr	r3, [r3, #20]
 800348e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003496:	bf0c      	ite	eq
 8003498:	2301      	moveq	r3, #1
 800349a:	2300      	movne	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2ba0      	cmp	r3, #160	; 0xa0
 80034aa:	d005      	beq.n	80034b8 <HAL_I2C_IsDeviceReady+0x188>
 80034ac:	7dfb      	ldrb	r3, [r7, #23]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d102      	bne.n	80034b8 <HAL_I2C_IsDeviceReady+0x188>
 80034b2:	7dbb      	ldrb	r3, [r7, #22]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0cd      	beq.n	8003454 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2220      	movs	r2, #32
 80034bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d129      	bne.n	8003522 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034dc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034de:	2300      	movs	r3, #0
 80034e0:	613b      	str	r3, [r7, #16]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	613b      	str	r3, [r7, #16]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	613b      	str	r3, [r7, #16]
 80034f2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	2319      	movs	r3, #25
 80034fa:	2201      	movs	r2, #1
 80034fc:	4921      	ldr	r1, [pc, #132]	; (8003584 <HAL_I2C_IsDeviceReady+0x254>)
 80034fe:	68f8      	ldr	r0, [r7, #12]
 8003500:	f000 f8c6 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e036      	b.n	800357c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2220      	movs	r2, #32
 8003512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800351e:	2300      	movs	r3, #0
 8003520:	e02c      	b.n	800357c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003530:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800353a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	2319      	movs	r3, #25
 8003542:	2201      	movs	r2, #1
 8003544:	490f      	ldr	r1, [pc, #60]	; (8003584 <HAL_I2C_IsDeviceReady+0x254>)
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 f8a2 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 800354c:	4603      	mov	r3, r0
 800354e:	2b00      	cmp	r3, #0
 8003550:	d001      	beq.n	8003556 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e012      	b.n	800357c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	3301      	adds	r3, #1
 800355a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	429a      	cmp	r2, r3
 8003562:	f4ff af32 	bcc.w	80033ca <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2220      	movs	r2, #32
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e000      	b.n	800357c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800357a:	2302      	movs	r3, #2
  }
}
 800357c:	4618      	mov	r0, r3
 800357e:	3720      	adds	r7, #32
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	00100002 	.word	0x00100002
 8003588:	ffff0000 	.word	0xffff0000

0800358c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af02      	add	r7, sp, #8
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	607a      	str	r2, [r7, #4]
 8003596:	603b      	str	r3, [r7, #0]
 8003598:	460b      	mov	r3, r1
 800359a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	d006      	beq.n	80035b6 <I2C_MasterRequestWrite+0x2a>
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d003      	beq.n	80035b6 <I2C_MasterRequestWrite+0x2a>
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80035b4:	d108      	bne.n	80035c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035c4:	601a      	str	r2, [r3, #0]
 80035c6:	e00b      	b.n	80035e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035cc:	2b12      	cmp	r3, #18
 80035ce:	d107      	bne.n	80035e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f000 f84f 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00d      	beq.n	8003614 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003606:	d103      	bne.n	8003610 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800360e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e035      	b.n	8003680 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	691b      	ldr	r3, [r3, #16]
 8003618:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800361c:	d108      	bne.n	8003630 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800361e:	897b      	ldrh	r3, [r7, #10]
 8003620:	b2db      	uxtb	r3, r3
 8003622:	461a      	mov	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800362c:	611a      	str	r2, [r3, #16]
 800362e:	e01b      	b.n	8003668 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003630:	897b      	ldrh	r3, [r7, #10]
 8003632:	11db      	asrs	r3, r3, #7
 8003634:	b2db      	uxtb	r3, r3
 8003636:	f003 0306 	and.w	r3, r3, #6
 800363a:	b2db      	uxtb	r3, r3
 800363c:	f063 030f 	orn	r3, r3, #15
 8003640:	b2da      	uxtb	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	490e      	ldr	r1, [pc, #56]	; (8003688 <I2C_MasterRequestWrite+0xfc>)
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f000 f875 	bl	800373e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e010      	b.n	8003680 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800365e:	897b      	ldrh	r3, [r7, #10]
 8003660:	b2da      	uxtb	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	4907      	ldr	r1, [pc, #28]	; (800368c <I2C_MasterRequestWrite+0x100>)
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 f865 	bl	800373e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e000      	b.n	8003680 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3718      	adds	r7, #24
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	00010008 	.word	0x00010008
 800368c:	00010002 	.word	0x00010002

08003690 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	603b      	str	r3, [r7, #0]
 800369c:	4613      	mov	r3, r2
 800369e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a0:	e025      	b.n	80036ee <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a8:	d021      	beq.n	80036ee <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036aa:	f7fe fed5 	bl	8002458 <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	683a      	ldr	r2, [r7, #0]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d302      	bcc.n	80036c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d116      	bne.n	80036ee <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2220      	movs	r2, #32
 80036ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036da:	f043 0220 	orr.w	r2, r3, #32
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e023      	b.n	8003736 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	0c1b      	lsrs	r3, r3, #16
 80036f2:	b2db      	uxtb	r3, r3
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d10d      	bne.n	8003714 <I2C_WaitOnFlagUntilTimeout+0x84>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	43da      	mvns	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	4013      	ands	r3, r2
 8003704:	b29b      	uxth	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	bf0c      	ite	eq
 800370a:	2301      	moveq	r3, #1
 800370c:	2300      	movne	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	461a      	mov	r2, r3
 8003712:	e00c      	b.n	800372e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	43da      	mvns	r2, r3
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	4013      	ands	r3, r2
 8003720:	b29b      	uxth	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	bf0c      	ite	eq
 8003726:	2301      	moveq	r3, #1
 8003728:	2300      	movne	r3, #0
 800372a:	b2db      	uxtb	r3, r3
 800372c:	461a      	mov	r2, r3
 800372e:	79fb      	ldrb	r3, [r7, #7]
 8003730:	429a      	cmp	r2, r3
 8003732:	d0b6      	beq.n	80036a2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b084      	sub	sp, #16
 8003742:	af00      	add	r7, sp, #0
 8003744:	60f8      	str	r0, [r7, #12]
 8003746:	60b9      	str	r1, [r7, #8]
 8003748:	607a      	str	r2, [r7, #4]
 800374a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800374c:	e051      	b.n	80037f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	695b      	ldr	r3, [r3, #20]
 8003754:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003758:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800375c:	d123      	bne.n	80037a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800376c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003776:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2200      	movs	r2, #0
 800377c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2220      	movs	r2, #32
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	f043 0204 	orr.w	r2, r3, #4
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e046      	b.n	8003834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ac:	d021      	beq.n	80037f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ae:	f7fe fe53 	bl	8002458 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d302      	bcc.n	80037c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d116      	bne.n	80037f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2200      	movs	r2, #0
 80037c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2220      	movs	r2, #32
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f043 0220 	orr.w	r2, r3, #32
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e020      	b.n	8003834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	0c1b      	lsrs	r3, r3, #16
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d10c      	bne.n	8003816 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	43da      	mvns	r2, r3
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	4013      	ands	r3, r2
 8003808:	b29b      	uxth	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	bf14      	ite	ne
 800380e:	2301      	movne	r3, #1
 8003810:	2300      	moveq	r3, #0
 8003812:	b2db      	uxtb	r3, r3
 8003814:	e00b      	b.n	800382e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	43da      	mvns	r2, r3
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	4013      	ands	r3, r2
 8003822:	b29b      	uxth	r3, r3
 8003824:	2b00      	cmp	r3, #0
 8003826:	bf14      	ite	ne
 8003828:	2301      	movne	r3, #1
 800382a:	2300      	moveq	r3, #0
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d18d      	bne.n	800374e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3710      	adds	r7, #16
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003848:	e02d      	b.n	80038a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 f878 	bl	8003940 <I2C_IsAcknowledgeFailed>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e02d      	b.n	80038b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003860:	d021      	beq.n	80038a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003862:	f7fe fdf9 	bl	8002458 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	429a      	cmp	r2, r3
 8003870:	d302      	bcc.n	8003878 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d116      	bne.n	80038a6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2220      	movs	r2, #32
 8003882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	f043 0220 	orr.w	r2, r3, #32
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e007      	b.n	80038b6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b0:	2b80      	cmp	r3, #128	; 0x80
 80038b2:	d1ca      	bne.n	800384a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038b4:	2300      	movs	r3, #0
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}

080038be <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038be:	b580      	push	{r7, lr}
 80038c0:	b084      	sub	sp, #16
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	60f8      	str	r0, [r7, #12]
 80038c6:	60b9      	str	r1, [r7, #8]
 80038c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038ca:	e02d      	b.n	8003928 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f837 	bl	8003940 <I2C_IsAcknowledgeFailed>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e02d      	b.n	8003938 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e2:	d021      	beq.n	8003928 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038e4:	f7fe fdb8 	bl	8002458 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	68ba      	ldr	r2, [r7, #8]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d302      	bcc.n	80038fa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d116      	bne.n	8003928 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2220      	movs	r2, #32
 8003904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003914:	f043 0220 	orr.w	r2, r3, #32
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e007      	b.n	8003938 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	f003 0304 	and.w	r3, r3, #4
 8003932:	2b04      	cmp	r3, #4
 8003934:	d1ca      	bne.n	80038cc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3710      	adds	r7, #16
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003952:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003956:	d11b      	bne.n	8003990 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003960:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2220      	movs	r2, #32
 800396c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397c:	f043 0204 	orr.w	r2, r3, #4
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	bc80      	pop	{r7}
 800399a:	4770      	bx	lr

0800399c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b088      	sub	sp, #32
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e31d      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ae:	4b94      	ldr	r3, [pc, #592]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 030c 	and.w	r3, r3, #12
 80039b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039b8:	4b91      	ldr	r3, [pc, #580]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 80039ba:	689b      	ldr	r3, [r3, #8]
 80039bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039c0:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d07b      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d006      	beq.n	80039e2 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	2b0c      	cmp	r3, #12
 80039d8:	d10f      	bne.n	80039fa <HAL_RCC_OscConfig+0x5e>
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e0:	d10b      	bne.n	80039fa <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e2:	4b87      	ldr	r3, [pc, #540]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d06a      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x128>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d166      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e2f7      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d106      	bne.n	8003a10 <HAL_RCC_OscConfig+0x74>
 8003a02:	4b7f      	ldr	r3, [pc, #508]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a7e      	ldr	r2, [pc, #504]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	e02d      	b.n	8003a6c <HAL_RCC_OscConfig+0xd0>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d10c      	bne.n	8003a32 <HAL_RCC_OscConfig+0x96>
 8003a18:	4b79      	ldr	r3, [pc, #484]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a78      	ldr	r2, [pc, #480]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a22:	6013      	str	r3, [r2, #0]
 8003a24:	4b76      	ldr	r3, [pc, #472]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a75      	ldr	r2, [pc, #468]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a2e:	6013      	str	r3, [r2, #0]
 8003a30:	e01c      	b.n	8003a6c <HAL_RCC_OscConfig+0xd0>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2b05      	cmp	r3, #5
 8003a38:	d10c      	bne.n	8003a54 <HAL_RCC_OscConfig+0xb8>
 8003a3a:	4b71      	ldr	r3, [pc, #452]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a70      	ldr	r2, [pc, #448]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a44:	6013      	str	r3, [r2, #0]
 8003a46:	4b6e      	ldr	r3, [pc, #440]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a6d      	ldr	r2, [pc, #436]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a50:	6013      	str	r3, [r2, #0]
 8003a52:	e00b      	b.n	8003a6c <HAL_RCC_OscConfig+0xd0>
 8003a54:	4b6a      	ldr	r3, [pc, #424]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a69      	ldr	r2, [pc, #420]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a5e:	6013      	str	r3, [r2, #0]
 8003a60:	4b67      	ldr	r3, [pc, #412]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a66      	ldr	r2, [pc, #408]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d013      	beq.n	8003a9c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a74:	f7fe fcf0 	bl	8002458 <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a7c:	f7fe fcec 	bl	8002458 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b64      	cmp	r3, #100	; 0x64
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e2ad      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a8e:	4b5c      	ldr	r3, [pc, #368]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d0f0      	beq.n	8003a7c <HAL_RCC_OscConfig+0xe0>
 8003a9a:	e014      	b.n	8003ac6 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9c:	f7fe fcdc 	bl	8002458 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aa4:	f7fe fcd8 	bl	8002458 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b64      	cmp	r3, #100	; 0x64
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e299      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003ab6:	4b52      	ldr	r3, [pc, #328]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1f0      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x108>
 8003ac2:	e000      	b.n	8003ac6 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d05a      	beq.n	8003b88 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ad2:	69bb      	ldr	r3, [r7, #24]
 8003ad4:	2b04      	cmp	r3, #4
 8003ad6:	d005      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	2b0c      	cmp	r3, #12
 8003adc:	d119      	bne.n	8003b12 <HAL_RCC_OscConfig+0x176>
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d116      	bne.n	8003b12 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ae4:	4b46      	ldr	r3, [pc, #280]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <HAL_RCC_OscConfig+0x160>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e276      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003afc:	4b40      	ldr	r3, [pc, #256]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	493d      	ldr	r1, [pc, #244]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b10:	e03a      	b.n	8003b88 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d020      	beq.n	8003b5c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b1a:	4b3a      	ldr	r3, [pc, #232]	; (8003c04 <HAL_RCC_OscConfig+0x268>)
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b20:	f7fe fc9a 	bl	8002458 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b28:	f7fe fc96 	bl	8002458 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e257      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b3a:	4b31      	ldr	r3, [pc, #196]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b46:	4b2e      	ldr	r3, [pc, #184]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	021b      	lsls	r3, r3, #8
 8003b54:	492a      	ldr	r1, [pc, #168]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	604b      	str	r3, [r1, #4]
 8003b5a:	e015      	b.n	8003b88 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b5c:	4b29      	ldr	r3, [pc, #164]	; (8003c04 <HAL_RCC_OscConfig+0x268>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b62:	f7fe fc79 	bl	8002458 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b68:	e008      	b.n	8003b7c <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b6a:	f7fe fc75 	bl	8002458 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e236      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b7c:	4b20      	ldr	r3, [pc, #128]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1f0      	bne.n	8003b6a <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0310 	and.w	r3, r3, #16
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 80b8 	beq.w	8003d06 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b96:	69bb      	ldr	r3, [r7, #24]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d170      	bne.n	8003c7e <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b9c:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d005      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x218>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e21a      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1a      	ldr	r2, [r3, #32]
 8003bb8:	4b11      	ldr	r3, [pc, #68]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d921      	bls.n	8003c08 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f000 fc4b 	bl	8004464 <RCC_SetFlashLatencyFromMSIRange>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e208      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bd8:	4b09      	ldr	r3, [pc, #36]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a1b      	ldr	r3, [r3, #32]
 8003be4:	4906      	ldr	r1, [pc, #24]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bea:	4b05      	ldr	r3, [pc, #20]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	69db      	ldr	r3, [r3, #28]
 8003bf6:	061b      	lsls	r3, r3, #24
 8003bf8:	4901      	ldr	r1, [pc, #4]	; (8003c00 <HAL_RCC_OscConfig+0x264>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	604b      	str	r3, [r1, #4]
 8003bfe:	e020      	b.n	8003c42 <HAL_RCC_OscConfig+0x2a6>
 8003c00:	40023800 	.word	0x40023800
 8003c04:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c08:	4ba4      	ldr	r3, [pc, #656]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a1b      	ldr	r3, [r3, #32]
 8003c14:	49a1      	ldr	r1, [pc, #644]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c1a:	4ba0      	ldr	r3, [pc, #640]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	061b      	lsls	r3, r3, #24
 8003c28:	499c      	ldr	r1, [pc, #624]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 fc16 	bl	8004464 <RCC_SetFlashLatencyFromMSIRange>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e1d3      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	0b5b      	lsrs	r3, r3, #13
 8003c48:	3301      	adds	r3, #1
 8003c4a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003c4e:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003c52:	4a92      	ldr	r2, [pc, #584]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003c54:	6892      	ldr	r2, [r2, #8]
 8003c56:	0912      	lsrs	r2, r2, #4
 8003c58:	f002 020f 	and.w	r2, r2, #15
 8003c5c:	4990      	ldr	r1, [pc, #576]	; (8003ea0 <HAL_RCC_OscConfig+0x504>)
 8003c5e:	5c8a      	ldrb	r2, [r1, r2]
 8003c60:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003c62:	4a90      	ldr	r2, [pc, #576]	; (8003ea4 <HAL_RCC_OscConfig+0x508>)
 8003c64:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c66:	4b90      	ldr	r3, [pc, #576]	; (8003ea8 <HAL_RCC_OscConfig+0x50c>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fe fba8 	bl	80023c0 <HAL_InitTick>
 8003c70:	4603      	mov	r3, r0
 8003c72:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c74:	7bfb      	ldrb	r3, [r7, #15]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d045      	beq.n	8003d06 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8003c7a:	7bfb      	ldrb	r3, [r7, #15]
 8003c7c:	e1b5      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d029      	beq.n	8003cda <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c86:	4b89      	ldr	r3, [pc, #548]	; (8003eac <HAL_RCC_OscConfig+0x510>)
 8003c88:	2201      	movs	r2, #1
 8003c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c8c:	f7fe fbe4 	bl	8002458 <HAL_GetTick>
 8003c90:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003c92:	e008      	b.n	8003ca6 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c94:	f7fe fbe0 	bl	8002458 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e1a1      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003ca6:	4b7d      	ldr	r3, [pc, #500]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d0f0      	beq.n	8003c94 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cb2:	4b7a      	ldr	r3, [pc, #488]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a1b      	ldr	r3, [r3, #32]
 8003cbe:	4977      	ldr	r1, [pc, #476]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cc4:	4b75      	ldr	r3, [pc, #468]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	69db      	ldr	r3, [r3, #28]
 8003cd0:	061b      	lsls	r3, r3, #24
 8003cd2:	4972      	ldr	r1, [pc, #456]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	604b      	str	r3, [r1, #4]
 8003cd8:	e015      	b.n	8003d06 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003cda:	4b74      	ldr	r3, [pc, #464]	; (8003eac <HAL_RCC_OscConfig+0x510>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce0:	f7fe fbba 	bl	8002458 <HAL_GetTick>
 8003ce4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003ce6:	e008      	b.n	8003cfa <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ce8:	f7fe fbb6 	bl	8002458 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e177      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003cfa:	4b68      	ldr	r3, [pc, #416]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1f0      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0308 	and.w	r3, r3, #8
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d030      	beq.n	8003d74 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d016      	beq.n	8003d48 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d1a:	4b65      	ldr	r3, [pc, #404]	; (8003eb0 <HAL_RCC_OscConfig+0x514>)
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d20:	f7fe fb9a 	bl	8002458 <HAL_GetTick>
 8003d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003d26:	e008      	b.n	8003d3a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d28:	f7fe fb96 	bl	8002458 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d901      	bls.n	8003d3a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e157      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003d3a:	4b58      	ldr	r3, [pc, #352]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d0f0      	beq.n	8003d28 <HAL_RCC_OscConfig+0x38c>
 8003d46:	e015      	b.n	8003d74 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d48:	4b59      	ldr	r3, [pc, #356]	; (8003eb0 <HAL_RCC_OscConfig+0x514>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d4e:	f7fe fb83 	bl	8002458 <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003d54:	e008      	b.n	8003d68 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d56:	f7fe fb7f 	bl	8002458 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e140      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003d68:	4b4c      	ldr	r3, [pc, #304]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1f0      	bne.n	8003d56 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 80b5 	beq.w	8003eec <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d82:	2300      	movs	r3, #0
 8003d84:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d86:	4b45      	ldr	r3, [pc, #276]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10d      	bne.n	8003dae <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d92:	4b42      	ldr	r3, [pc, #264]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d96:	4a41      	ldr	r2, [pc, #260]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d9c:	6253      	str	r3, [r2, #36]	; 0x24
 8003d9e:	4b3f      	ldr	r3, [pc, #252]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003da6:	60bb      	str	r3, [r7, #8]
 8003da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003daa:	2301      	movs	r3, #1
 8003dac:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dae:	4b41      	ldr	r3, [pc, #260]	; (8003eb4 <HAL_RCC_OscConfig+0x518>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d118      	bne.n	8003dec <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dba:	4b3e      	ldr	r3, [pc, #248]	; (8003eb4 <HAL_RCC_OscConfig+0x518>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a3d      	ldr	r2, [pc, #244]	; (8003eb4 <HAL_RCC_OscConfig+0x518>)
 8003dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003dc6:	f7fe fb47 	bl	8002458 <HAL_GetTick>
 8003dca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003dcc:	e008      	b.n	8003de0 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dce:	f7fe fb43 	bl	8002458 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	2b64      	cmp	r3, #100	; 0x64
 8003dda:	d901      	bls.n	8003de0 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e104      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003de0:	4b34      	ldr	r3, [pc, #208]	; (8003eb4 <HAL_RCC_OscConfig+0x518>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d0f0      	beq.n	8003dce <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d106      	bne.n	8003e02 <HAL_RCC_OscConfig+0x466>
 8003df4:	4b29      	ldr	r3, [pc, #164]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003df6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df8:	4a28      	ldr	r2, [pc, #160]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dfe:	6353      	str	r3, [r2, #52]	; 0x34
 8003e00:	e02d      	b.n	8003e5e <HAL_RCC_OscConfig+0x4c2>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10c      	bne.n	8003e24 <HAL_RCC_OscConfig+0x488>
 8003e0a:	4b24      	ldr	r3, [pc, #144]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0e:	4a23      	ldr	r2, [pc, #140]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e14:	6353      	str	r3, [r2, #52]	; 0x34
 8003e16:	4b21      	ldr	r3, [pc, #132]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e1a:	4a20      	ldr	r2, [pc, #128]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e20:	6353      	str	r3, [r2, #52]	; 0x34
 8003e22:	e01c      	b.n	8003e5e <HAL_RCC_OscConfig+0x4c2>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	2b05      	cmp	r3, #5
 8003e2a:	d10c      	bne.n	8003e46 <HAL_RCC_OscConfig+0x4aa>
 8003e2c:	4b1b      	ldr	r3, [pc, #108]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e30:	4a1a      	ldr	r2, [pc, #104]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e36:	6353      	str	r3, [r2, #52]	; 0x34
 8003e38:	4b18      	ldr	r3, [pc, #96]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e3c:	4a17      	ldr	r2, [pc, #92]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e42:	6353      	str	r3, [r2, #52]	; 0x34
 8003e44:	e00b      	b.n	8003e5e <HAL_RCC_OscConfig+0x4c2>
 8003e46:	4b15      	ldr	r3, [pc, #84]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e4a:	4a14      	ldr	r2, [pc, #80]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e50:	6353      	str	r3, [r2, #52]	; 0x34
 8003e52:	4b12      	ldr	r3, [pc, #72]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e56:	4a11      	ldr	r2, [pc, #68]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e5c:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d015      	beq.n	8003e92 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e66:	f7fe faf7 	bl	8002458 <HAL_GetTick>
 8003e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e6c:	e00a      	b.n	8003e84 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e6e:	f7fe faf3 	bl	8002458 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d901      	bls.n	8003e84 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e0b2      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <HAL_RCC_OscConfig+0x500>)
 8003e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d0ee      	beq.n	8003e6e <HAL_RCC_OscConfig+0x4d2>
 8003e90:	e023      	b.n	8003eda <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e92:	f7fe fae1 	bl	8002458 <HAL_GetTick>
 8003e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e98:	e019      	b.n	8003ece <HAL_RCC_OscConfig+0x532>
 8003e9a:	bf00      	nop
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	080087f0 	.word	0x080087f0
 8003ea4:	20000004 	.word	0x20000004
 8003ea8:	20000008 	.word	0x20000008
 8003eac:	42470020 	.word	0x42470020
 8003eb0:	42470680 	.word	0x42470680
 8003eb4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eb8:	f7fe face 	bl	8002458 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d901      	bls.n	8003ece <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	e08d      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003ece:	4b49      	ldr	r3, [pc, #292]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003ed0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ed2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1ee      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003eda:	7ffb      	ldrb	r3, [r7, #31]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d105      	bne.n	8003eec <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ee0:	4b44      	ldr	r3, [pc, #272]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee4:	4a43      	ldr	r2, [pc, #268]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003ee6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eea:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d079      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	2b0c      	cmp	r3, #12
 8003ef8:	d056      	beq.n	8003fa8 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d13b      	bne.n	8003f7a <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f02:	4b3d      	ldr	r3, [pc, #244]	; (8003ff8 <HAL_RCC_OscConfig+0x65c>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f08:	f7fe faa6 	bl	8002458 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f10:	f7fe faa2 	bl	8002458 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e063      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f22:	4b34      	ldr	r3, [pc, #208]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d1f0      	bne.n	8003f10 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f2e:	4b31      	ldr	r3, [pc, #196]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3e:	4319      	orrs	r1, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f44:	430b      	orrs	r3, r1
 8003f46:	492b      	ldr	r1, [pc, #172]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f4c:	4b2a      	ldr	r3, [pc, #168]	; (8003ff8 <HAL_RCC_OscConfig+0x65c>)
 8003f4e:	2201      	movs	r2, #1
 8003f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f52:	f7fe fa81 	bl	8002458 <HAL_GetTick>
 8003f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f58:	e008      	b.n	8003f6c <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f5a:	f7fe fa7d 	bl	8002458 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e03e      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f6c:	4b21      	ldr	r3, [pc, #132]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0f0      	beq.n	8003f5a <HAL_RCC_OscConfig+0x5be>
 8003f78:	e036      	b.n	8003fe8 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f7a:	4b1f      	ldr	r3, [pc, #124]	; (8003ff8 <HAL_RCC_OscConfig+0x65c>)
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f80:	f7fe fa6a 	bl	8002458 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f88:	f7fe fa66 	bl	8002458 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e027      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f9a:	4b16      	ldr	r3, [pc, #88]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d1f0      	bne.n	8003f88 <HAL_RCC_OscConfig+0x5ec>
 8003fa6:	e01f      	b.n	8003fe8 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d101      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e01a      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003fb4:	4b0f      	ldr	r3, [pc, #60]	; (8003ff4 <HAL_RCC_OscConfig+0x658>)
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d10d      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fd2:	429a      	cmp	r2, r3
 8003fd4:	d106      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e000      	b.n	8003fea <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3720      	adds	r7, #32
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	bf00      	nop
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	42470060 	.word	0x42470060

08003ffc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e11a      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004010:	4b8f      	ldr	r3, [pc, #572]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	683a      	ldr	r2, [r7, #0]
 800401a:	429a      	cmp	r2, r3
 800401c:	d919      	bls.n	8004052 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d105      	bne.n	8004030 <HAL_RCC_ClockConfig+0x34>
 8004024:	4b8a      	ldr	r3, [pc, #552]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a89      	ldr	r2, [pc, #548]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 800402a:	f043 0304 	orr.w	r3, r3, #4
 800402e:	6013      	str	r3, [r2, #0]
 8004030:	4b87      	ldr	r3, [pc, #540]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f023 0201 	bic.w	r2, r3, #1
 8004038:	4985      	ldr	r1, [pc, #532]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	4313      	orrs	r3, r2
 800403e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004040:	4b83      	ldr	r3, [pc, #524]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	683a      	ldr	r2, [r7, #0]
 800404a:	429a      	cmp	r2, r3
 800404c:	d001      	beq.n	8004052 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e0f9      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d008      	beq.n	8004070 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800405e:	4b7d      	ldr	r3, [pc, #500]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	497a      	ldr	r1, [pc, #488]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 800406c:	4313      	orrs	r3, r2
 800406e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 808e 	beq.w	800419a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	2b02      	cmp	r3, #2
 8004084:	d107      	bne.n	8004096 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004086:	4b73      	ldr	r3, [pc, #460]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d121      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e0d7      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	2b03      	cmp	r3, #3
 800409c:	d107      	bne.n	80040ae <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800409e:	4b6d      	ldr	r3, [pc, #436]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d115      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e0cb      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d107      	bne.n	80040c6 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80040b6:	4b67      	ldr	r3, [pc, #412]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d109      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80040c2:	2301      	movs	r3, #1
 80040c4:	e0bf      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80040c6:	4b63      	ldr	r3, [pc, #396]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e0b7      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040d6:	4b5f      	ldr	r3, [pc, #380]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	f023 0203 	bic.w	r2, r3, #3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	495c      	ldr	r1, [pc, #368]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040e8:	f7fe f9b6 	bl	8002458 <HAL_GetTick>
 80040ec:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d112      	bne.n	800411c <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80040f6:	e00a      	b.n	800410e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040f8:	f7fe f9ae 	bl	8002458 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	f241 3288 	movw	r2, #5000	; 0x1388
 8004106:	4293      	cmp	r3, r2
 8004108:	d901      	bls.n	800410e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e09b      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800410e:	4b51      	ldr	r3, [pc, #324]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 030c 	and.w	r3, r3, #12
 8004116:	2b08      	cmp	r3, #8
 8004118:	d1ee      	bne.n	80040f8 <HAL_RCC_ClockConfig+0xfc>
 800411a:	e03e      	b.n	800419a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	2b03      	cmp	r3, #3
 8004122:	d112      	bne.n	800414a <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004124:	e00a      	b.n	800413c <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004126:	f7fe f997 	bl	8002458 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	f241 3288 	movw	r2, #5000	; 0x1388
 8004134:	4293      	cmp	r3, r2
 8004136:	d901      	bls.n	800413c <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	e084      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800413c:	4b45      	ldr	r3, [pc, #276]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f003 030c 	and.w	r3, r3, #12
 8004144:	2b0c      	cmp	r3, #12
 8004146:	d1ee      	bne.n	8004126 <HAL_RCC_ClockConfig+0x12a>
 8004148:	e027      	b.n	800419a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d11d      	bne.n	800418e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004152:	e00a      	b.n	800416a <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004154:	f7fe f980 	bl	8002458 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e06d      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800416a:	4b3a      	ldr	r3, [pc, #232]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	f003 030c 	and.w	r3, r3, #12
 8004172:	2b04      	cmp	r3, #4
 8004174:	d1ee      	bne.n	8004154 <HAL_RCC_ClockConfig+0x158>
 8004176:	e010      	b.n	800419a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004178:	f7fe f96e 	bl	8002458 <HAL_GetTick>
 800417c:	4602      	mov	r2, r0
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	f241 3288 	movw	r2, #5000	; 0x1388
 8004186:	4293      	cmp	r3, r2
 8004188:	d901      	bls.n	800418e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e05b      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800418e:	4b31      	ldr	r3, [pc, #196]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 030c 	and.w	r3, r3, #12
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1ee      	bne.n	8004178 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800419a:	4b2d      	ldr	r3, [pc, #180]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d219      	bcs.n	80041dc <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d105      	bne.n	80041ba <HAL_RCC_ClockConfig+0x1be>
 80041ae:	4b28      	ldr	r3, [pc, #160]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a27      	ldr	r2, [pc, #156]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 80041b4:	f043 0304 	orr.w	r3, r3, #4
 80041b8:	6013      	str	r3, [r2, #0]
 80041ba:	4b25      	ldr	r3, [pc, #148]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f023 0201 	bic.w	r2, r3, #1
 80041c2:	4923      	ldr	r1, [pc, #140]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041ca:	4b21      	ldr	r3, [pc, #132]	; (8004250 <HAL_RCC_ClockConfig+0x254>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d001      	beq.n	80041dc <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e034      	b.n	8004246 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0304 	and.w	r3, r3, #4
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041e8:	4b1a      	ldr	r3, [pc, #104]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	4917      	ldr	r1, [pc, #92]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b00      	cmp	r3, #0
 8004204:	d009      	beq.n	800421a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004206:	4b13      	ldr	r3, [pc, #76]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	00db      	lsls	r3, r3, #3
 8004214:	490f      	ldr	r1, [pc, #60]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 8004216:	4313      	orrs	r3, r2
 8004218:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800421a:	f000 f823 	bl	8004264 <HAL_RCC_GetSysClockFreq>
 800421e:	4602      	mov	r2, r0
 8004220:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <HAL_RCC_ClockConfig+0x258>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	091b      	lsrs	r3, r3, #4
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	490b      	ldr	r1, [pc, #44]	; (8004258 <HAL_RCC_ClockConfig+0x25c>)
 800422c:	5ccb      	ldrb	r3, [r1, r3]
 800422e:	fa22 f303 	lsr.w	r3, r2, r3
 8004232:	4a0a      	ldr	r2, [pc, #40]	; (800425c <HAL_RCC_ClockConfig+0x260>)
 8004234:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004236:	4b0a      	ldr	r3, [pc, #40]	; (8004260 <HAL_RCC_ClockConfig+0x264>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4618      	mov	r0, r3
 800423c:	f7fe f8c0 	bl	80023c0 <HAL_InitTick>
 8004240:	4603      	mov	r3, r0
 8004242:	72fb      	strb	r3, [r7, #11]

  return status;
 8004244:	7afb      	ldrb	r3, [r7, #11]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
 800424e:	bf00      	nop
 8004250:	40023c00 	.word	0x40023c00
 8004254:	40023800 	.word	0x40023800
 8004258:	080087f0 	.word	0x080087f0
 800425c:	20000004 	.word	0x20000004
 8004260:	20000008 	.word	0x20000008

08004264 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004264:	b5b0      	push	{r4, r5, r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 800426a:	4b61      	ldr	r3, [pc, #388]	; (80043f0 <HAL_RCC_GetSysClockFreq+0x18c>)
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	f003 030c 	and.w	r3, r3, #12
 8004276:	2b0c      	cmp	r3, #12
 8004278:	d00d      	beq.n	8004296 <HAL_RCC_GetSysClockFreq+0x32>
 800427a:	2b0c      	cmp	r3, #12
 800427c:	f200 80a4 	bhi.w	80043c8 <HAL_RCC_GetSysClockFreq+0x164>
 8004280:	2b04      	cmp	r3, #4
 8004282:	d002      	beq.n	800428a <HAL_RCC_GetSysClockFreq+0x26>
 8004284:	2b08      	cmp	r3, #8
 8004286:	d003      	beq.n	8004290 <HAL_RCC_GetSysClockFreq+0x2c>
 8004288:	e09e      	b.n	80043c8 <HAL_RCC_GetSysClockFreq+0x164>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800428a:	4b5a      	ldr	r3, [pc, #360]	; (80043f4 <HAL_RCC_GetSysClockFreq+0x190>)
 800428c:	613b      	str	r3, [r7, #16]
      break;
 800428e:	e0a9      	b.n	80043e4 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004290:	4b59      	ldr	r3, [pc, #356]	; (80043f8 <HAL_RCC_GetSysClockFreq+0x194>)
 8004292:	613b      	str	r3, [r7, #16]
      break;
 8004294:	e0a6      	b.n	80043e4 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	0c9b      	lsrs	r3, r3, #18
 800429a:	f003 030f 	and.w	r3, r3, #15
 800429e:	4a57      	ldr	r2, [pc, #348]	; (80043fc <HAL_RCC_GetSysClockFreq+0x198>)
 80042a0:	5cd3      	ldrb	r3, [r2, r3]
 80042a2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	0d9b      	lsrs	r3, r3, #22
 80042a8:	f003 0303 	and.w	r3, r3, #3
 80042ac:	3301      	adds	r3, #1
 80042ae:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042b0:	4b4f      	ldr	r3, [pc, #316]	; (80043f0 <HAL_RCC_GetSysClockFreq+0x18c>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d041      	beq.n	8004340 <HAL_RCC_GetSysClockFreq+0xdc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	461c      	mov	r4, r3
 80042c0:	f04f 0500 	mov.w	r5, #0
 80042c4:	4620      	mov	r0, r4
 80042c6:	4629      	mov	r1, r5
 80042c8:	f04f 0200 	mov.w	r2, #0
 80042cc:	f04f 0300 	mov.w	r3, #0
 80042d0:	014b      	lsls	r3, r1, #5
 80042d2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042d6:	0142      	lsls	r2, r0, #5
 80042d8:	4610      	mov	r0, r2
 80042da:	4619      	mov	r1, r3
 80042dc:	1b00      	subs	r0, r0, r4
 80042de:	eb61 0105 	sbc.w	r1, r1, r5
 80042e2:	f04f 0200 	mov.w	r2, #0
 80042e6:	f04f 0300 	mov.w	r3, #0
 80042ea:	018b      	lsls	r3, r1, #6
 80042ec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80042f0:	0182      	lsls	r2, r0, #6
 80042f2:	1a12      	subs	r2, r2, r0
 80042f4:	eb63 0301 	sbc.w	r3, r3, r1
 80042f8:	f04f 0000 	mov.w	r0, #0
 80042fc:	f04f 0100 	mov.w	r1, #0
 8004300:	00d9      	lsls	r1, r3, #3
 8004302:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004306:	00d0      	lsls	r0, r2, #3
 8004308:	4602      	mov	r2, r0
 800430a:	460b      	mov	r3, r1
 800430c:	1912      	adds	r2, r2, r4
 800430e:	eb45 0303 	adc.w	r3, r5, r3
 8004312:	f04f 0000 	mov.w	r0, #0
 8004316:	f04f 0100 	mov.w	r1, #0
 800431a:	0259      	lsls	r1, r3, #9
 800431c:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004320:	0250      	lsls	r0, r2, #9
 8004322:	4602      	mov	r2, r0
 8004324:	460b      	mov	r3, r1
 8004326:	4610      	mov	r0, r2
 8004328:	4619      	mov	r1, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	461a      	mov	r2, r3
 800432e:	f04f 0300 	mov.w	r3, #0
 8004332:	f7fc fc11 	bl	8000b58 <__aeabi_uldivmod>
 8004336:	4602      	mov	r2, r0
 8004338:	460b      	mov	r3, r1
 800433a:	4613      	mov	r3, r2
 800433c:	617b      	str	r3, [r7, #20]
 800433e:	e040      	b.n	80043c2 <HAL_RCC_GetSysClockFreq+0x15e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	461c      	mov	r4, r3
 8004344:	f04f 0500 	mov.w	r5, #0
 8004348:	4620      	mov	r0, r4
 800434a:	4629      	mov	r1, r5
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	014b      	lsls	r3, r1, #5
 8004356:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800435a:	0142      	lsls	r2, r0, #5
 800435c:	4610      	mov	r0, r2
 800435e:	4619      	mov	r1, r3
 8004360:	1b00      	subs	r0, r0, r4
 8004362:	eb61 0105 	sbc.w	r1, r1, r5
 8004366:	f04f 0200 	mov.w	r2, #0
 800436a:	f04f 0300 	mov.w	r3, #0
 800436e:	018b      	lsls	r3, r1, #6
 8004370:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004374:	0182      	lsls	r2, r0, #6
 8004376:	1a12      	subs	r2, r2, r0
 8004378:	eb63 0301 	sbc.w	r3, r3, r1
 800437c:	f04f 0000 	mov.w	r0, #0
 8004380:	f04f 0100 	mov.w	r1, #0
 8004384:	00d9      	lsls	r1, r3, #3
 8004386:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800438a:	00d0      	lsls	r0, r2, #3
 800438c:	4602      	mov	r2, r0
 800438e:	460b      	mov	r3, r1
 8004390:	1912      	adds	r2, r2, r4
 8004392:	eb45 0303 	adc.w	r3, r5, r3
 8004396:	f04f 0000 	mov.w	r0, #0
 800439a:	f04f 0100 	mov.w	r1, #0
 800439e:	0299      	lsls	r1, r3, #10
 80043a0:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80043a4:	0290      	lsls	r0, r2, #10
 80043a6:	4602      	mov	r2, r0
 80043a8:	460b      	mov	r3, r1
 80043aa:	4610      	mov	r0, r2
 80043ac:	4619      	mov	r1, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	461a      	mov	r2, r3
 80043b2:	f04f 0300 	mov.w	r3, #0
 80043b6:	f7fc fbcf 	bl	8000b58 <__aeabi_uldivmod>
 80043ba:	4602      	mov	r2, r0
 80043bc:	460b      	mov	r3, r1
 80043be:	4613      	mov	r3, r2
 80043c0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	613b      	str	r3, [r7, #16]
      break;
 80043c6:	e00d      	b.n	80043e4 <HAL_RCC_GetSysClockFreq+0x180>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80043c8:	4b09      	ldr	r3, [pc, #36]	; (80043f0 <HAL_RCC_GetSysClockFreq+0x18c>)
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	0b5b      	lsrs	r3, r3, #13
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	3301      	adds	r3, #1
 80043d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80043dc:	fa02 f303 	lsl.w	r3, r2, r3
 80043e0:	613b      	str	r3, [r7, #16]
      break;
 80043e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043e4:	693b      	ldr	r3, [r7, #16]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bdb0      	pop	{r4, r5, r7, pc}
 80043ee:	bf00      	nop
 80043f0:	40023800 	.word	0x40023800
 80043f4:	00f42400 	.word	0x00f42400
 80043f8:	007a1200 	.word	0x007a1200
 80043fc:	080087e4 	.word	0x080087e4

08004400 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004404:	4b02      	ldr	r3, [pc, #8]	; (8004410 <HAL_RCC_GetHCLKFreq+0x10>)
 8004406:	681b      	ldr	r3, [r3, #0]
}
 8004408:	4618      	mov	r0, r3
 800440a:	46bd      	mov	sp, r7
 800440c:	bc80      	pop	{r7}
 800440e:	4770      	bx	lr
 8004410:	20000004 	.word	0x20000004

08004414 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004418:	f7ff fff2 	bl	8004400 <HAL_RCC_GetHCLKFreq>
 800441c:	4602      	mov	r2, r0
 800441e:	4b05      	ldr	r3, [pc, #20]	; (8004434 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	0a1b      	lsrs	r3, r3, #8
 8004424:	f003 0307 	and.w	r3, r3, #7
 8004428:	4903      	ldr	r1, [pc, #12]	; (8004438 <HAL_RCC_GetPCLK1Freq+0x24>)
 800442a:	5ccb      	ldrb	r3, [r1, r3]
 800442c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004430:	4618      	mov	r0, r3
 8004432:	bd80      	pop	{r7, pc}
 8004434:	40023800 	.word	0x40023800
 8004438:	08008800 	.word	0x08008800

0800443c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004440:	f7ff ffde 	bl	8004400 <HAL_RCC_GetHCLKFreq>
 8004444:	4602      	mov	r2, r0
 8004446:	4b05      	ldr	r3, [pc, #20]	; (800445c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	0adb      	lsrs	r3, r3, #11
 800444c:	f003 0307 	and.w	r3, r3, #7
 8004450:	4903      	ldr	r1, [pc, #12]	; (8004460 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004452:	5ccb      	ldrb	r3, [r1, r3]
 8004454:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004458:	4618      	mov	r0, r3
 800445a:	bd80      	pop	{r7, pc}
 800445c:	40023800 	.word	0x40023800
 8004460:	08008800 	.word	0x08008800

08004464 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8004464:	b480      	push	{r7}
 8004466:	b087      	sub	sp, #28
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800446c:	2300      	movs	r3, #0
 800446e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004470:	4b29      	ldr	r3, [pc, #164]	; (8004518 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d12c      	bne.n	80044d6 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800447c:	4b26      	ldr	r3, [pc, #152]	; (8004518 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800447e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d005      	beq.n	8004494 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004488:	4b24      	ldr	r3, [pc, #144]	; (800451c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004490:	617b      	str	r3, [r7, #20]
 8004492:	e016      	b.n	80044c2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004494:	4b20      	ldr	r3, [pc, #128]	; (8004518 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004498:	4a1f      	ldr	r2, [pc, #124]	; (8004518 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800449a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800449e:	6253      	str	r3, [r2, #36]	; 0x24
 80044a0:	4b1d      	ldr	r3, [pc, #116]	; (8004518 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80044a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044a8:	60fb      	str	r3, [r7, #12]
 80044aa:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80044ac:	4b1b      	ldr	r3, [pc, #108]	; (800451c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 80044b4:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 80044b6:	4b18      	ldr	r3, [pc, #96]	; (8004518 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80044b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ba:	4a17      	ldr	r2, [pc, #92]	; (8004518 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80044bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044c0:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80044c8:	d105      	bne.n	80044d6 <RCC_SetFlashLatencyFromMSIRange+0x72>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80044d0:	d101      	bne.n	80044d6 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 80044d2:	2301      	movs	r3, #1
 80044d4:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	2b01      	cmp	r3, #1
 80044da:	d105      	bne.n	80044e8 <RCC_SetFlashLatencyFromMSIRange+0x84>
 80044dc:	4b10      	ldr	r3, [pc, #64]	; (8004520 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a0f      	ldr	r2, [pc, #60]	; (8004520 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044e2:	f043 0304 	orr.w	r3, r3, #4
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	4b0d      	ldr	r3, [pc, #52]	; (8004520 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f023 0201 	bic.w	r2, r3, #1
 80044f0:	490b      	ldr	r1, [pc, #44]	; (8004520 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80044f8:	4b09      	ldr	r3, [pc, #36]	; (8004520 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	429a      	cmp	r2, r3
 8004504:	d001      	beq.n	800450a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e000      	b.n	800450c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	4618      	mov	r0, r3
 800450e:	371c      	adds	r7, #28
 8004510:	46bd      	mov	sp, r7
 8004512:	bc80      	pop	{r7}
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	40023800 	.word	0x40023800
 800451c:	40007000 	.word	0x40007000
 8004520:	40023c00 	.word	0x40023c00

08004524 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d101      	bne.n	8004536 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e031      	b.n	800459a <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b00      	cmp	r3, #0
 8004540:	d106      	bne.n	8004550 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fd fdc0 	bl	80020d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2202      	movs	r2, #2
 8004554:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	3304      	adds	r3, #4
 8004560:	4619      	mov	r1, r3
 8004562:	4610      	mov	r0, r2
 8004564:	f000 f92c 	bl	80047c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b085      	sub	sp, #20
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d001      	beq.n	80045bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e032      	b.n	8004622 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2202      	movs	r2, #2
 80045c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045cc:	d00e      	beq.n	80045ec <HAL_TIM_Base_Start+0x48>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a16      	ldr	r2, [pc, #88]	; (800462c <HAL_TIM_Base_Start+0x88>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d009      	beq.n	80045ec <HAL_TIM_Base_Start+0x48>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a14      	ldr	r2, [pc, #80]	; (8004630 <HAL_TIM_Base_Start+0x8c>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d004      	beq.n	80045ec <HAL_TIM_Base_Start+0x48>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a13      	ldr	r2, [pc, #76]	; (8004634 <HAL_TIM_Base_Start+0x90>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d111      	bne.n	8004610 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2b06      	cmp	r3, #6
 80045fc:	d010      	beq.n	8004620 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f042 0201 	orr.w	r2, r2, #1
 800460c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800460e:	e007      	b.n	8004620 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f042 0201 	orr.w	r2, r2, #1
 800461e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3714      	adds	r7, #20
 8004626:	46bd      	mov	sp, r7
 8004628:	bc80      	pop	{r7}
 800462a:	4770      	bx	lr
 800462c:	40000400 	.word	0x40000400
 8004630:	40000800 	.word	0x40000800
 8004634:	40010800 	.word	0x40010800

08004638 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004648:	2b01      	cmp	r3, #1
 800464a:	d101      	bne.n	8004650 <HAL_TIM_ConfigClockSource+0x18>
 800464c:	2302      	movs	r3, #2
 800464e:	e0b3      	b.n	80047b8 <HAL_TIM_ConfigClockSource+0x180>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2202      	movs	r2, #2
 800465c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800466e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004676:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004688:	d03e      	beq.n	8004708 <HAL_TIM_ConfigClockSource+0xd0>
 800468a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800468e:	f200 8087 	bhi.w	80047a0 <HAL_TIM_ConfigClockSource+0x168>
 8004692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004696:	f000 8085 	beq.w	80047a4 <HAL_TIM_ConfigClockSource+0x16c>
 800469a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800469e:	d87f      	bhi.n	80047a0 <HAL_TIM_ConfigClockSource+0x168>
 80046a0:	2b70      	cmp	r3, #112	; 0x70
 80046a2:	d01a      	beq.n	80046da <HAL_TIM_ConfigClockSource+0xa2>
 80046a4:	2b70      	cmp	r3, #112	; 0x70
 80046a6:	d87b      	bhi.n	80047a0 <HAL_TIM_ConfigClockSource+0x168>
 80046a8:	2b60      	cmp	r3, #96	; 0x60
 80046aa:	d050      	beq.n	800474e <HAL_TIM_ConfigClockSource+0x116>
 80046ac:	2b60      	cmp	r3, #96	; 0x60
 80046ae:	d877      	bhi.n	80047a0 <HAL_TIM_ConfigClockSource+0x168>
 80046b0:	2b50      	cmp	r3, #80	; 0x50
 80046b2:	d03c      	beq.n	800472e <HAL_TIM_ConfigClockSource+0xf6>
 80046b4:	2b50      	cmp	r3, #80	; 0x50
 80046b6:	d873      	bhi.n	80047a0 <HAL_TIM_ConfigClockSource+0x168>
 80046b8:	2b40      	cmp	r3, #64	; 0x40
 80046ba:	d058      	beq.n	800476e <HAL_TIM_ConfigClockSource+0x136>
 80046bc:	2b40      	cmp	r3, #64	; 0x40
 80046be:	d86f      	bhi.n	80047a0 <HAL_TIM_ConfigClockSource+0x168>
 80046c0:	2b30      	cmp	r3, #48	; 0x30
 80046c2:	d064      	beq.n	800478e <HAL_TIM_ConfigClockSource+0x156>
 80046c4:	2b30      	cmp	r3, #48	; 0x30
 80046c6:	d86b      	bhi.n	80047a0 <HAL_TIM_ConfigClockSource+0x168>
 80046c8:	2b20      	cmp	r3, #32
 80046ca:	d060      	beq.n	800478e <HAL_TIM_ConfigClockSource+0x156>
 80046cc:	2b20      	cmp	r3, #32
 80046ce:	d867      	bhi.n	80047a0 <HAL_TIM_ConfigClockSource+0x168>
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d05c      	beq.n	800478e <HAL_TIM_ConfigClockSource+0x156>
 80046d4:	2b10      	cmp	r3, #16
 80046d6:	d05a      	beq.n	800478e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80046d8:	e062      	b.n	80047a0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6818      	ldr	r0, [r3, #0]
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	6899      	ldr	r1, [r3, #8]
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	685a      	ldr	r2, [r3, #4]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f000 f950 	bl	800498e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046fc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	609a      	str	r2, [r3, #8]
      break;
 8004706:	e04e      	b.n	80047a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6818      	ldr	r0, [r3, #0]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	6899      	ldr	r1, [r3, #8]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685a      	ldr	r2, [r3, #4]
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	f000 f939 	bl	800498e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	689a      	ldr	r2, [r3, #8]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800472a:	609a      	str	r2, [r3, #8]
      break;
 800472c:	e03b      	b.n	80047a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6818      	ldr	r0, [r3, #0]
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	6859      	ldr	r1, [r3, #4]
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	461a      	mov	r2, r3
 800473c:	f000 f8b0 	bl	80048a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2150      	movs	r1, #80	; 0x50
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f907 	bl	800495a <TIM_ITRx_SetConfig>
      break;
 800474c:	e02b      	b.n	80047a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6818      	ldr	r0, [r3, #0]
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	6859      	ldr	r1, [r3, #4]
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	461a      	mov	r2, r3
 800475c:	f000 f8ce 	bl	80048fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2160      	movs	r1, #96	; 0x60
 8004766:	4618      	mov	r0, r3
 8004768:	f000 f8f7 	bl	800495a <TIM_ITRx_SetConfig>
      break;
 800476c:	e01b      	b.n	80047a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6818      	ldr	r0, [r3, #0]
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	6859      	ldr	r1, [r3, #4]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	461a      	mov	r2, r3
 800477c:	f000 f890 	bl	80048a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2140      	movs	r1, #64	; 0x40
 8004786:	4618      	mov	r0, r3
 8004788:	f000 f8e7 	bl	800495a <TIM_ITRx_SetConfig>
      break;
 800478c:	e00b      	b.n	80047a6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4619      	mov	r1, r3
 8004798:	4610      	mov	r0, r2
 800479a:	f000 f8de 	bl	800495a <TIM_ITRx_SetConfig>
        break;
 800479e:	e002      	b.n	80047a6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80047a0:	bf00      	nop
 80047a2:	e000      	b.n	80047a6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80047a4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d6:	d00f      	beq.n	80047f8 <TIM_Base_SetConfig+0x38>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	4a2b      	ldr	r2, [pc, #172]	; (8004888 <TIM_Base_SetConfig+0xc8>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d00b      	beq.n	80047f8 <TIM_Base_SetConfig+0x38>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a2a      	ldr	r2, [pc, #168]	; (800488c <TIM_Base_SetConfig+0xcc>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d007      	beq.n	80047f8 <TIM_Base_SetConfig+0x38>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a29      	ldr	r2, [pc, #164]	; (8004890 <TIM_Base_SetConfig+0xd0>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d003      	beq.n	80047f8 <TIM_Base_SetConfig+0x38>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a28      	ldr	r2, [pc, #160]	; (8004894 <TIM_Base_SetConfig+0xd4>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d108      	bne.n	800480a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	68fa      	ldr	r2, [r7, #12]
 8004806:	4313      	orrs	r3, r2
 8004808:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004810:	d017      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	4a1c      	ldr	r2, [pc, #112]	; (8004888 <TIM_Base_SetConfig+0xc8>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d013      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a1b      	ldr	r2, [pc, #108]	; (800488c <TIM_Base_SetConfig+0xcc>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d00f      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a1a      	ldr	r2, [pc, #104]	; (8004890 <TIM_Base_SetConfig+0xd0>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00b      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a19      	ldr	r2, [pc, #100]	; (8004894 <TIM_Base_SetConfig+0xd4>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d007      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a18      	ldr	r2, [pc, #96]	; (8004898 <TIM_Base_SetConfig+0xd8>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d003      	beq.n	8004842 <TIM_Base_SetConfig+0x82>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a17      	ldr	r2, [pc, #92]	; (800489c <TIM_Base_SetConfig+0xdc>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d108      	bne.n	8004854 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4313      	orrs	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	68fa      	ldr	r2, [r7, #12]
 8004866:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	615a      	str	r2, [r3, #20]
}
 800487e:	bf00      	nop
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	bc80      	pop	{r7}
 8004886:	4770      	bx	lr
 8004888:	40000400 	.word	0x40000400
 800488c:	40000800 	.word	0x40000800
 8004890:	40000c00 	.word	0x40000c00
 8004894:	40010800 	.word	0x40010800
 8004898:	40010c00 	.word	0x40010c00
 800489c:	40011000 	.word	0x40011000

080048a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b087      	sub	sp, #28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6a1b      	ldr	r3, [r3, #32]
 80048b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6a1b      	ldr	r3, [r3, #32]
 80048b6:	f023 0201 	bic.w	r2, r3, #1
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	699b      	ldr	r3, [r3, #24]
 80048c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	011b      	lsls	r3, r3, #4
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	f023 030a 	bic.w	r3, r3, #10
 80048dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	621a      	str	r2, [r3, #32]
}
 80048f2:	bf00      	nop
 80048f4:	371c      	adds	r7, #28
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bc80      	pop	{r7}
 80048fa:	4770      	bx	lr

080048fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6a1b      	ldr	r3, [r3, #32]
 800490c:	f023 0210 	bic.w	r2, r3, #16
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004926:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	031b      	lsls	r3, r3, #12
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004938:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	011b      	lsls	r3, r3, #4
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	4313      	orrs	r3, r2
 8004942:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	621a      	str	r2, [r3, #32]
}
 8004950:	bf00      	nop
 8004952:	371c      	adds	r7, #28
 8004954:	46bd      	mov	sp, r7
 8004956:	bc80      	pop	{r7}
 8004958:	4770      	bx	lr

0800495a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800495a:	b480      	push	{r7}
 800495c:	b085      	sub	sp, #20
 800495e:	af00      	add	r7, sp, #0
 8004960:	6078      	str	r0, [r7, #4]
 8004962:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004970:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	4313      	orrs	r3, r2
 8004978:	f043 0307 	orr.w	r3, r3, #7
 800497c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	609a      	str	r2, [r3, #8]
}
 8004984:	bf00      	nop
 8004986:	3714      	adds	r7, #20
 8004988:	46bd      	mov	sp, r7
 800498a:	bc80      	pop	{r7}
 800498c:	4770      	bx	lr

0800498e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800498e:	b480      	push	{r7}
 8004990:	b087      	sub	sp, #28
 8004992:	af00      	add	r7, sp, #0
 8004994:	60f8      	str	r0, [r7, #12]
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	607a      	str	r2, [r7, #4]
 800499a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049a8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	021a      	lsls	r2, r3, #8
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	431a      	orrs	r2, r3
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	697a      	ldr	r2, [r7, #20]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	609a      	str	r2, [r3, #8]
}
 80049c2:	bf00      	nop
 80049c4:	371c      	adds	r7, #28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr

080049cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b085      	sub	sp, #20
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d101      	bne.n	80049e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049e0:	2302      	movs	r3, #2
 80049e2:	e046      	b.n	8004a72 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	689b      	ldr	r3, [r3, #8]
 8004a02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	4313      	orrs	r3, r2
 8004a14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a26:	d00e      	beq.n	8004a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a13      	ldr	r2, [pc, #76]	; (8004a7c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d009      	beq.n	8004a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a12      	ldr	r2, [pc, #72]	; (8004a80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d004      	beq.n	8004a46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a10      	ldr	r2, [pc, #64]	; (8004a84 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d10c      	bne.n	8004a60 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68ba      	ldr	r2, [r7, #8]
 8004a5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bc80      	pop	{r7}
 8004a7a:	4770      	bx	lr
 8004a7c:	40000400 	.word	0x40000400
 8004a80:	40000800 	.word	0x40000800
 8004a84:	40010800 	.word	0x40010800

08004a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e03f      	b.n	8004b1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d106      	bne.n	8004ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fd fb96 	bl	80021e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2224      	movs	r2, #36	; 0x24
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 fe8b 	bl	80057e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	691a      	ldr	r2, [r3, #16]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	695a      	ldr	r2, [r3, #20]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	68da      	ldr	r2, [r3, #12]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b08a      	sub	sp, #40	; 0x28
 8004b26:	af02      	add	r7, sp, #8
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	603b      	str	r3, [r7, #0]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	2b20      	cmp	r3, #32
 8004b40:	d17c      	bne.n	8004c3c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d002      	beq.n	8004b4e <HAL_UART_Transmit+0x2c>
 8004b48:	88fb      	ldrh	r3, [r7, #6]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d101      	bne.n	8004b52 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e075      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d101      	bne.n	8004b60 <HAL_UART_Transmit+0x3e>
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	e06e      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2221      	movs	r2, #33	; 0x21
 8004b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b76:	f7fd fc6f 	bl	8002458 <HAL_GetTick>
 8004b7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	88fa      	ldrh	r2, [r7, #6]
 8004b80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	88fa      	ldrh	r2, [r7, #6]
 8004b86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b90:	d108      	bne.n	8004ba4 <HAL_UART_Transmit+0x82>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d104      	bne.n	8004ba4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	61bb      	str	r3, [r7, #24]
 8004ba2:	e003      	b.n	8004bac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004bb4:	e02a      	b.n	8004c0c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	9300      	str	r3, [sp, #0]
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	2180      	movs	r1, #128	; 0x80
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	f000 fbc3 	bl	800534c <UART_WaitOnFlagUntilTimeout>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e036      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10b      	bne.n	8004bee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	881b      	ldrh	r3, [r3, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004be4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	3302      	adds	r3, #2
 8004bea:	61bb      	str	r3, [r7, #24]
 8004bec:	e007      	b.n	8004bfe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	781a      	ldrb	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	3301      	adds	r3, #1
 8004bfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c02:	b29b      	uxth	r3, r3
 8004c04:	3b01      	subs	r3, #1
 8004c06:	b29a      	uxth	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1cf      	bne.n	8004bb6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2140      	movs	r1, #64	; 0x40
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 fb93 	bl	800534c <UART_WaitOnFlagUntilTimeout>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d001      	beq.n	8004c30 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e006      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2220      	movs	r2, #32
 8004c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	e000      	b.n	8004c3e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004c3c:	2302      	movs	r3, #2
  }
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3720      	adds	r7, #32
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}

08004c46 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c46:	b580      	push	{r7, lr}
 8004c48:	b08a      	sub	sp, #40	; 0x28
 8004c4a:	af02      	add	r7, sp, #8
 8004c4c:	60f8      	str	r0, [r7, #12]
 8004c4e:	60b9      	str	r1, [r7, #8]
 8004c50:	603b      	str	r3, [r7, #0]
 8004c52:	4613      	mov	r3, r2
 8004c54:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b20      	cmp	r3, #32
 8004c64:	f040 808c 	bne.w	8004d80 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d002      	beq.n	8004c74 <HAL_UART_Receive+0x2e>
 8004c6e:	88fb      	ldrh	r3, [r7, #6]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d101      	bne.n	8004c78 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	e084      	b.n	8004d82 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d101      	bne.n	8004c86 <HAL_UART_Receive+0x40>
 8004c82:	2302      	movs	r3, #2
 8004c84:	e07d      	b.n	8004d82 <HAL_UART_Receive+0x13c>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2222      	movs	r2, #34	; 0x22
 8004c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ca2:	f7fd fbd9 	bl	8002458 <HAL_GetTick>
 8004ca6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	88fa      	ldrh	r2, [r7, #6]
 8004cac:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	88fa      	ldrh	r2, [r7, #6]
 8004cb2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cbc:	d108      	bne.n	8004cd0 <HAL_UART_Receive+0x8a>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d104      	bne.n	8004cd0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	61bb      	str	r3, [r7, #24]
 8004cce:	e003      	b.n	8004cd8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004ce0:	e043      	b.n	8004d6a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	2120      	movs	r1, #32
 8004cec:	68f8      	ldr	r0, [r7, #12]
 8004cee:	f000 fb2d 	bl	800534c <UART_WaitOnFlagUntilTimeout>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d001      	beq.n	8004cfc <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e042      	b.n	8004d82 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10c      	bne.n	8004d1c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d0e:	b29a      	uxth	r2, r3
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	3302      	adds	r3, #2
 8004d18:	61bb      	str	r3, [r7, #24]
 8004d1a:	e01f      	b.n	8004d5c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d24:	d007      	beq.n	8004d36 <HAL_UART_Receive+0xf0>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10a      	bne.n	8004d44 <HAL_UART_Receive+0xfe>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d106      	bne.n	8004d44 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	701a      	strb	r2, [r3, #0]
 8004d42:	e008      	b.n	8004d56 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d50:	b2da      	uxtb	r2, r3
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	3b01      	subs	r3, #1
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d1b6      	bne.n	8004ce2 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2220      	movs	r2, #32
 8004d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	e000      	b.n	8004d82 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004d80:	2302      	movs	r3, #2
  }
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3720      	adds	r7, #32
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b084      	sub	sp, #16
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	4613      	mov	r3, r2
 8004d96:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	2b20      	cmp	r3, #32
 8004da2:	d11d      	bne.n	8004de0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d002      	beq.n	8004db0 <HAL_UART_Receive_IT+0x26>
 8004daa:	88fb      	ldrh	r3, [r7, #6]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d101      	bne.n	8004db4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e016      	b.n	8004de2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d101      	bne.n	8004dc2 <HAL_UART_Receive_IT+0x38>
 8004dbe:	2302      	movs	r3, #2
 8004dc0:	e00f      	b.n	8004de2 <HAL_UART_Receive_IT+0x58>
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004dd0:	88fb      	ldrh	r3, [r7, #6]
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	68b9      	ldr	r1, [r7, #8]
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 fb02 	bl	80053e0 <UART_Start_Receive_IT>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	e000      	b.n	8004de2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004de0:	2302      	movs	r3, #2
  }
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3710      	adds	r7, #16
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b084      	sub	sp, #16
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	60f8      	str	r0, [r7, #12]
 8004df2:	60b9      	str	r1, [r7, #8]
 8004df4:	4613      	mov	r3, r2
 8004df6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	2b20      	cmp	r3, #32
 8004e02:	d11d      	bne.n	8004e40 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <HAL_UART_Receive_DMA+0x26>
 8004e0a:	88fb      	ldrh	r3, [r7, #6]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d101      	bne.n	8004e14 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e016      	b.n	8004e42 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d101      	bne.n	8004e22 <HAL_UART_Receive_DMA+0x38>
 8004e1e:	2302      	movs	r3, #2
 8004e20:	e00f      	b.n	8004e42 <HAL_UART_Receive_DMA+0x58>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8004e30:	88fb      	ldrh	r3, [r7, #6]
 8004e32:	461a      	mov	r2, r3
 8004e34:	68b9      	ldr	r1, [r7, #8]
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 fb0c 	bl	8005454 <UART_Start_Receive_DMA>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	e000      	b.n	8004e42 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004e40:	2302      	movs	r3, #2
  }
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
	...

08004e4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e4c:	b580      	push	{r7, lr}
 8004e4e:	b08a      	sub	sp, #40	; 0x28
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10d      	bne.n	8004e9e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e84:	f003 0320 	and.w	r3, r3, #32
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d008      	beq.n	8004e9e <HAL_UART_IRQHandler+0x52>
 8004e8c:	6a3b      	ldr	r3, [r7, #32]
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fbfc 	bl	8005694 <UART_Receive_IT>
      return;
 8004e9c:	e17b      	b.n	8005196 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	f000 80b1 	beq.w	8005008 <HAL_UART_IRQHandler+0x1bc>
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	f003 0301 	and.w	r3, r3, #1
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d105      	bne.n	8004ebc <HAL_UART_IRQHandler+0x70>
 8004eb0:	6a3b      	ldr	r3, [r7, #32]
 8004eb2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	f000 80a6 	beq.w	8005008 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <HAL_UART_IRQHandler+0x90>
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d005      	beq.n	8004edc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed4:	f043 0201 	orr.w	r2, r3, #1
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ede:	f003 0304 	and.w	r3, r3, #4
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <HAL_UART_IRQHandler+0xb0>
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	f003 0301 	and.w	r3, r3, #1
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d005      	beq.n	8004efc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef4:	f043 0202 	orr.w	r2, r3, #2
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00a      	beq.n	8004f1c <HAL_UART_IRQHandler+0xd0>
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	f003 0301 	and.w	r3, r3, #1
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d005      	beq.n	8004f1c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	f043 0204 	orr.w	r2, r3, #4
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1e:	f003 0308 	and.w	r3, r3, #8
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00f      	beq.n	8004f46 <HAL_UART_IRQHandler+0xfa>
 8004f26:	6a3b      	ldr	r3, [r7, #32]
 8004f28:	f003 0320 	and.w	r3, r3, #32
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d104      	bne.n	8004f3a <HAL_UART_IRQHandler+0xee>
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d005      	beq.n	8004f46 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3e:	f043 0208 	orr.w	r2, r3, #8
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f000 811e 	beq.w	800518c <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f52:	f003 0320 	and.w	r3, r3, #32
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d007      	beq.n	8004f6a <HAL_UART_IRQHandler+0x11e>
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	f003 0320 	and.w	r3, r3, #32
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d002      	beq.n	8004f6a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 fb95 	bl	8005694 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f74:	2b40      	cmp	r3, #64	; 0x40
 8004f76:	bf0c      	ite	eq
 8004f78:	2301      	moveq	r3, #1
 8004f7a:	2300      	movne	r3, #0
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f84:	f003 0308 	and.w	r3, r3, #8
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d102      	bne.n	8004f92 <HAL_UART_IRQHandler+0x146>
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d031      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fad7 	bl	8005546 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fa2:	2b40      	cmp	r3, #64	; 0x40
 8004fa4:	d123      	bne.n	8004fee <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	695a      	ldr	r2, [r3, #20]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fb4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d013      	beq.n	8004fe6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc2:	4a76      	ldr	r2, [pc, #472]	; (800519c <HAL_UART_IRQHandler+0x350>)
 8004fc4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7fd fc8f 	bl	80028ee <HAL_DMA_Abort_IT>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d016      	beq.n	8005004 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fdc:	687a      	ldr	r2, [r7, #4]
 8004fde:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fe0:	4610      	mov	r0, r2
 8004fe2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fe4:	e00e      	b.n	8005004 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 f8ec 	bl	80051c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fec:	e00a      	b.n	8005004 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f8e8 	bl	80051c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff4:	e006      	b.n	8005004 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ff6:	6878      	ldr	r0, [r7, #4]
 8004ff8:	f000 f8e4 	bl	80051c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2200      	movs	r2, #0
 8005000:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005002:	e0c3      	b.n	800518c <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005004:	bf00      	nop
    return;
 8005006:	e0c1      	b.n	800518c <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500c:	2b01      	cmp	r3, #1
 800500e:	f040 80a1 	bne.w	8005154 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005014:	f003 0310 	and.w	r3, r3, #16
 8005018:	2b00      	cmp	r3, #0
 800501a:	f000 809b 	beq.w	8005154 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800501e:	6a3b      	ldr	r3, [r7, #32]
 8005020:	f003 0310 	and.w	r3, r3, #16
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 8095 	beq.w	8005154 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800502a:	2300      	movs	r3, #0
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	60fb      	str	r3, [r7, #12]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	60fb      	str	r3, [r7, #12]
 800503e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800504a:	2b40      	cmp	r3, #64	; 0x40
 800504c:	d14e      	bne.n	80050ec <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005058:	8a3b      	ldrh	r3, [r7, #16]
 800505a:	2b00      	cmp	r3, #0
 800505c:	f000 8098 	beq.w	8005190 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005064:	8a3a      	ldrh	r2, [r7, #16]
 8005066:	429a      	cmp	r2, r3
 8005068:	f080 8092 	bcs.w	8005190 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	8a3a      	ldrh	r2, [r7, #16]
 8005070:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005076:	699b      	ldr	r3, [r3, #24]
 8005078:	2b20      	cmp	r3, #32
 800507a:	d02b      	beq.n	80050d4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68da      	ldr	r2, [r3, #12]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800508a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	695a      	ldr	r2, [r3, #20]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 0201 	bic.w	r2, r2, #1
 800509a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	695a      	ldr	r2, [r3, #20]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050aa:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2220      	movs	r2, #32
 80050b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68da      	ldr	r2, [r3, #12]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f022 0210 	bic.w	r2, r2, #16
 80050c8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7fd fbd0 	bl	8002874 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80050dc:	b29b      	uxth	r3, r3
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	4619      	mov	r1, r3
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 f876 	bl	80051d6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80050ea:	e051      	b.n	8005190 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d047      	beq.n	8005194 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005104:	8a7b      	ldrh	r3, [r7, #18]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d044      	beq.n	8005194 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005118:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	695a      	ldr	r2, [r3, #20]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f022 0201 	bic.w	r2, r2, #1
 8005128:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2220      	movs	r2, #32
 800512e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68da      	ldr	r2, [r3, #12]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f022 0210 	bic.w	r2, r2, #16
 8005146:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005148:	8a7b      	ldrh	r3, [r7, #18]
 800514a:	4619      	mov	r1, r3
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f000 f842 	bl	80051d6 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005152:	e01f      	b.n	8005194 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800515a:	2b00      	cmp	r3, #0
 800515c:	d008      	beq.n	8005170 <HAL_UART_IRQHandler+0x324>
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005164:	2b00      	cmp	r3, #0
 8005166:	d003      	beq.n	8005170 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f000 fa2c 	bl	80055c6 <UART_Transmit_IT>
    return;
 800516e:	e012      	b.n	8005196 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00d      	beq.n	8005196 <HAL_UART_IRQHandler+0x34a>
 800517a:	6a3b      	ldr	r3, [r7, #32]
 800517c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005180:	2b00      	cmp	r3, #0
 8005182:	d008      	beq.n	8005196 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 fa6d 	bl	8005664 <UART_EndTransmit_IT>
    return;
 800518a:	e004      	b.n	8005196 <HAL_UART_IRQHandler+0x34a>
    return;
 800518c:	bf00      	nop
 800518e:	e002      	b.n	8005196 <HAL_UART_IRQHandler+0x34a>
      return;
 8005190:	bf00      	nop
 8005192:	e000      	b.n	8005196 <HAL_UART_IRQHandler+0x34a>
      return;
 8005194:	bf00      	nop
  }
}
 8005196:	3728      	adds	r7, #40	; 0x28
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	0800559f 	.word	0x0800559f

080051a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bc80      	pop	{r7}
 80051b0:	4770      	bx	lr

080051b2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80051b2:	b480      	push	{r7}
 80051b4:	b083      	sub	sp, #12
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80051ba:	bf00      	nop
 80051bc:	370c      	adds	r7, #12
 80051be:	46bd      	mov	sp, r7
 80051c0:	bc80      	pop	{r7}
 80051c2:	4770      	bx	lr

080051c4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b083      	sub	sp, #12
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bc80      	pop	{r7}
 80051d4:	4770      	bx	lr

080051d6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b083      	sub	sp, #12
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	460b      	mov	r3, r1
 80051e0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bc80      	pop	{r7}
 80051ea:	4770      	bx	lr

080051ec <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0320 	and.w	r3, r3, #32
 8005204:	2b00      	cmp	r3, #0
 8005206:	d12a      	bne.n	800525e <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68da      	ldr	r2, [r3, #12]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800521c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	695a      	ldr	r2, [r3, #20]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f022 0201 	bic.w	r2, r2, #1
 800522c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	695a      	ldr	r2, [r3, #20]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800523c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2220      	movs	r2, #32
 8005242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524a:	2b01      	cmp	r3, #1
 800524c:	d107      	bne.n	800525e <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68da      	ldr	r2, [r3, #12]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f022 0210 	bic.w	r2, r2, #16
 800525c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005262:	2b01      	cmp	r3, #1
 8005264:	d106      	bne.n	8005274 <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800526a:	4619      	mov	r1, r3
 800526c:	68f8      	ldr	r0, [r7, #12]
 800526e:	f7ff ffb2 	bl	80051d6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005272:	e002      	b.n	800527a <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f7fc fab0 	bl	80017da <HAL_UART_RxCpltCallback>
}
 800527a:	bf00      	nop
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}

08005282 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b084      	sub	sp, #16
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005294:	2b01      	cmp	r3, #1
 8005296:	d108      	bne.n	80052aa <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800529c:	085b      	lsrs	r3, r3, #1
 800529e:	b29b      	uxth	r3, r3
 80052a0:	4619      	mov	r1, r3
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	f7ff ff97 	bl	80051d6 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80052a8:	e002      	b.n	80052b0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f7ff ff81 	bl	80051b2 <HAL_UART_RxHalfCpltCallback>
}
 80052b0:	bf00      	nop
 80052b2:	3710      	adds	r7, #16
 80052b4:	46bd      	mov	sp, r7
 80052b6:	bd80      	pop	{r7, pc}

080052b8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052d4:	2b80      	cmp	r3, #128	; 0x80
 80052d6:	bf0c      	ite	eq
 80052d8:	2301      	moveq	r3, #1
 80052da:	2300      	movne	r3, #0
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b21      	cmp	r3, #33	; 0x21
 80052ea:	d108      	bne.n	80052fe <UART_DMAError+0x46>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d005      	beq.n	80052fe <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2200      	movs	r2, #0
 80052f6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80052f8:	68b8      	ldr	r0, [r7, #8]
 80052fa:	f000 f90f 	bl	800551c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	695b      	ldr	r3, [r3, #20]
 8005304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005308:	2b40      	cmp	r3, #64	; 0x40
 800530a:	bf0c      	ite	eq
 800530c:	2301      	moveq	r3, #1
 800530e:	2300      	movne	r3, #0
 8005310:	b2db      	uxtb	r3, r3
 8005312:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800531a:	b2db      	uxtb	r3, r3
 800531c:	2b22      	cmp	r3, #34	; 0x22
 800531e:	d108      	bne.n	8005332 <UART_DMAError+0x7a>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d005      	beq.n	8005332 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2200      	movs	r2, #0
 800532a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800532c:	68b8      	ldr	r0, [r7, #8]
 800532e:	f000 f90a 	bl	8005546 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005336:	f043 0210 	orr.w	r2, r3, #16
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800533e:	68b8      	ldr	r0, [r7, #8]
 8005340:	f7ff ff40 	bl	80051c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005344:	bf00      	nop
 8005346:	3710      	adds	r7, #16
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b084      	sub	sp, #16
 8005350:	af00      	add	r7, sp, #0
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	603b      	str	r3, [r7, #0]
 8005358:	4613      	mov	r3, r2
 800535a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800535c:	e02c      	b.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005364:	d028      	beq.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d007      	beq.n	800537c <UART_WaitOnFlagUntilTimeout+0x30>
 800536c:	f7fd f874 	bl	8002458 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	1ad3      	subs	r3, r2, r3
 8005376:	69ba      	ldr	r2, [r7, #24]
 8005378:	429a      	cmp	r2, r3
 800537a:	d21d      	bcs.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68da      	ldr	r2, [r3, #12]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800538a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	695a      	ldr	r2, [r3, #20]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0201 	bic.w	r2, r2, #1
 800539a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2220      	movs	r2, #32
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2220      	movs	r2, #32
 80053a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e00f      	b.n	80053d8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	4013      	ands	r3, r2
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	bf0c      	ite	eq
 80053c8:	2301      	moveq	r3, #1
 80053ca:	2300      	movne	r3, #0
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	461a      	mov	r2, r3
 80053d0:	79fb      	ldrb	r3, [r7, #7]
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d0c3      	beq.n	800535e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053d6:	2300      	movs	r3, #0
}
 80053d8:	4618      	mov	r0, r3
 80053da:	3710      	adds	r7, #16
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}

080053e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b085      	sub	sp, #20
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	4613      	mov	r3, r2
 80053ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	88fa      	ldrh	r2, [r7, #6]
 80053f8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	88fa      	ldrh	r2, [r7, #6]
 80053fe:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2222      	movs	r2, #34	; 0x22
 800540a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68da      	ldr	r2, [r3, #12]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005424:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	695a      	ldr	r2, [r3, #20]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f042 0201 	orr.w	r2, r2, #1
 8005434:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68da      	ldr	r2, [r3, #12]
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f042 0220 	orr.w	r2, r2, #32
 8005444:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	bc80      	pop	{r7}
 8005450:	4770      	bx	lr
	...

08005454 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b086      	sub	sp, #24
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	4613      	mov	r3, r2
 8005460:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	88fa      	ldrh	r2, [r7, #6]
 800546c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2222      	movs	r2, #34	; 0x22
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005480:	4a23      	ldr	r2, [pc, #140]	; (8005510 <UART_Start_Receive_DMA+0xbc>)
 8005482:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005488:	4a22      	ldr	r2, [pc, #136]	; (8005514 <UART_Start_Receive_DMA+0xc0>)
 800548a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005490:	4a21      	ldr	r2, [pc, #132]	; (8005518 <UART_Start_Receive_DMA+0xc4>)
 8005492:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005498:	2200      	movs	r2, #0
 800549a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800549c:	f107 0308 	add.w	r3, r7, #8
 80054a0:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	3304      	adds	r3, #4
 80054ac:	4619      	mov	r1, r3
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	88fb      	ldrh	r3, [r7, #6]
 80054b4:	f7fd f97e 	bl	80027b4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80054b8:	2300      	movs	r3, #0
 80054ba:	613b      	str	r3, [r7, #16]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	613b      	str	r3, [r7, #16]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	613b      	str	r3, [r7, #16]
 80054cc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68da      	ldr	r2, [r3, #12]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054e4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	695a      	ldr	r2, [r3, #20]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f042 0201 	orr.w	r2, r2, #1
 80054f4:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	695a      	ldr	r2, [r3, #20]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005504:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8005506:	2300      	movs	r3, #0
}
 8005508:	4618      	mov	r0, r3
 800550a:	3718      	adds	r7, #24
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	080051ed 	.word	0x080051ed
 8005514:	08005283 	.word	0x08005283
 8005518:	080052b9 	.word	0x080052b9

0800551c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68da      	ldr	r2, [r3, #12]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8005532:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2220      	movs	r2, #32
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	bc80      	pop	{r7}
 8005544:	4770      	bx	lr

08005546 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005546:	b480      	push	{r7}
 8005548:	b083      	sub	sp, #12
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68da      	ldr	r2, [r3, #12]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800555c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	695a      	ldr	r2, [r3, #20]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 0201 	bic.w	r2, r2, #1
 800556c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005572:	2b01      	cmp	r3, #1
 8005574:	d107      	bne.n	8005586 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f022 0210 	bic.w	r2, r2, #16
 8005584:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2220      	movs	r2, #32
 800558a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	bc80      	pop	{r7}
 800559c:	4770      	bx	lr

0800559e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b084      	sub	sp, #16
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055aa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055b8:	68f8      	ldr	r0, [r7, #12]
 80055ba:	f7ff fe03 	bl	80051c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055be:	bf00      	nop
 80055c0:	3710      	adds	r7, #16
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}

080055c6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b085      	sub	sp, #20
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b21      	cmp	r3, #33	; 0x21
 80055d8:	d13e      	bne.n	8005658 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055e2:	d114      	bne.n	800560e <UART_Transmit_IT+0x48>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	691b      	ldr	r3, [r3, #16]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d110      	bne.n	800560e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a1b      	ldr	r3, [r3, #32]
 80055f0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	881b      	ldrh	r3, [r3, #0]
 80055f6:	461a      	mov	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005600:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a1b      	ldr	r3, [r3, #32]
 8005606:	1c9a      	adds	r2, r3, #2
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	621a      	str	r2, [r3, #32]
 800560c:	e008      	b.n	8005620 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	1c59      	adds	r1, r3, #1
 8005614:	687a      	ldr	r2, [r7, #4]
 8005616:	6211      	str	r1, [r2, #32]
 8005618:	781a      	ldrb	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005624:	b29b      	uxth	r3, r3
 8005626:	3b01      	subs	r3, #1
 8005628:	b29b      	uxth	r3, r3
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	4619      	mov	r1, r3
 800562e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10f      	bne.n	8005654 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	68da      	ldr	r2, [r3, #12]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005642:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68da      	ldr	r2, [r3, #12]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005652:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005654:	2300      	movs	r3, #0
 8005656:	e000      	b.n	800565a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005658:	2302      	movs	r3, #2
  }
}
 800565a:	4618      	mov	r0, r3
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	bc80      	pop	{r7}
 8005662:	4770      	bx	lr

08005664 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68da      	ldr	r2, [r3, #12]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800567a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2220      	movs	r2, #32
 8005680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f7ff fd8b 	bl	80051a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3708      	adds	r7, #8
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}

08005694 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b086      	sub	sp, #24
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b22      	cmp	r3, #34	; 0x22
 80056a6:	f040 8099 	bne.w	80057dc <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056b2:	d117      	bne.n	80056e4 <UART_Receive_IT+0x50>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d113      	bne.n	80056e4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80056bc:	2300      	movs	r3, #0
 80056be:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056dc:	1c9a      	adds	r2, r3, #2
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	629a      	str	r2, [r3, #40]	; 0x28
 80056e2:	e026      	b.n	8005732 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056e8:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80056ea:	2300      	movs	r3, #0
 80056ec:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056f6:	d007      	beq.n	8005708 <UART_Receive_IT+0x74>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d10a      	bne.n	8005716 <UART_Receive_IT+0x82>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	691b      	ldr	r3, [r3, #16]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d106      	bne.n	8005716 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	b2da      	uxtb	r2, r3
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	701a      	strb	r2, [r3, #0]
 8005714:	e008      	b.n	8005728 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	b2db      	uxtb	r3, r3
 800571e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005722:	b2da      	uxtb	r2, r3
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572c:	1c5a      	adds	r2, r3, #1
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005736:	b29b      	uxth	r3, r3
 8005738:	3b01      	subs	r3, #1
 800573a:	b29b      	uxth	r3, r3
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	4619      	mov	r1, r3
 8005740:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005742:	2b00      	cmp	r3, #0
 8005744:	d148      	bne.n	80057d8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68da      	ldr	r2, [r3, #12]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f022 0220 	bic.w	r2, r2, #32
 8005754:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68da      	ldr	r2, [r3, #12]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005764:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	695a      	ldr	r2, [r3, #20]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0201 	bic.w	r2, r2, #1
 8005774:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2220      	movs	r2, #32
 800577a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005782:	2b01      	cmp	r3, #1
 8005784:	d123      	bne.n	80057ce <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68da      	ldr	r2, [r3, #12]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f022 0210 	bic.w	r2, r2, #16
 800579a:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0310 	and.w	r3, r3, #16
 80057a6:	2b10      	cmp	r3, #16
 80057a8:	d10a      	bne.n	80057c0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057aa:	2300      	movs	r3, #0
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	60fb      	str	r3, [r7, #12]
 80057be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80057c4:	4619      	mov	r1, r3
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f7ff fd05 	bl	80051d6 <HAL_UARTEx_RxEventCallback>
 80057cc:	e002      	b.n	80057d4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f7fc f803 	bl	80017da <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80057d4:	2300      	movs	r3, #0
 80057d6:	e002      	b.n	80057de <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80057d8:	2300      	movs	r3, #0
 80057da:	e000      	b.n	80057de <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80057dc:	2302      	movs	r3, #2
  }
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3718      	adds	r7, #24
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
	...

080057e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68da      	ldr	r2, [r3, #12]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	430a      	orrs	r2, r1
 8005804:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	689a      	ldr	r2, [r3, #8]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	431a      	orrs	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	695b      	ldr	r3, [r3, #20]
 8005814:	431a      	orrs	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	4313      	orrs	r3, r2
 800581c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005828:	f023 030c 	bic.w	r3, r3, #12
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6812      	ldr	r2, [r2, #0]
 8005830:	68b9      	ldr	r1, [r7, #8]
 8005832:	430b      	orrs	r3, r1
 8005834:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	699a      	ldr	r2, [r3, #24]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a55      	ldr	r2, [pc, #340]	; (80059a8 <UART_SetConfig+0x1c0>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d103      	bne.n	800585e <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005856:	f7fe fdf1 	bl	800443c <HAL_RCC_GetPCLK2Freq>
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	e002      	b.n	8005864 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800585e:	f7fe fdd9 	bl	8004414 <HAL_RCC_GetPCLK1Freq>
 8005862:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	69db      	ldr	r3, [r3, #28]
 8005868:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800586c:	d14c      	bne.n	8005908 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	4613      	mov	r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4413      	add	r3, r2
 8005876:	009a      	lsls	r2, r3, #2
 8005878:	441a      	add	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	fbb2 f3f3 	udiv	r3, r2, r3
 8005884:	4a49      	ldr	r2, [pc, #292]	; (80059ac <UART_SetConfig+0x1c4>)
 8005886:	fba2 2303 	umull	r2, r3, r2, r3
 800588a:	095b      	lsrs	r3, r3, #5
 800588c:	0119      	lsls	r1, r3, #4
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	4613      	mov	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	009a      	lsls	r2, r3, #2
 8005898:	441a      	add	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	005b      	lsls	r3, r3, #1
 80058a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80058a4:	4b41      	ldr	r3, [pc, #260]	; (80059ac <UART_SetConfig+0x1c4>)
 80058a6:	fba3 0302 	umull	r0, r3, r3, r2
 80058aa:	095b      	lsrs	r3, r3, #5
 80058ac:	2064      	movs	r0, #100	; 0x64
 80058ae:	fb00 f303 	mul.w	r3, r0, r3
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	00db      	lsls	r3, r3, #3
 80058b6:	3332      	adds	r3, #50	; 0x32
 80058b8:	4a3c      	ldr	r2, [pc, #240]	; (80059ac <UART_SetConfig+0x1c4>)
 80058ba:	fba2 2303 	umull	r2, r3, r2, r3
 80058be:	095b      	lsrs	r3, r3, #5
 80058c0:	005b      	lsls	r3, r3, #1
 80058c2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80058c6:	4419      	add	r1, r3
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	4613      	mov	r3, r2
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	4413      	add	r3, r2
 80058d0:	009a      	lsls	r2, r3, #2
 80058d2:	441a      	add	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	005b      	lsls	r3, r3, #1
 80058da:	fbb2 f2f3 	udiv	r2, r2, r3
 80058de:	4b33      	ldr	r3, [pc, #204]	; (80059ac <UART_SetConfig+0x1c4>)
 80058e0:	fba3 0302 	umull	r0, r3, r3, r2
 80058e4:	095b      	lsrs	r3, r3, #5
 80058e6:	2064      	movs	r0, #100	; 0x64
 80058e8:	fb00 f303 	mul.w	r3, r0, r3
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	00db      	lsls	r3, r3, #3
 80058f0:	3332      	adds	r3, #50	; 0x32
 80058f2:	4a2e      	ldr	r2, [pc, #184]	; (80059ac <UART_SetConfig+0x1c4>)
 80058f4:	fba2 2303 	umull	r2, r3, r2, r3
 80058f8:	095b      	lsrs	r3, r3, #5
 80058fa:	f003 0207 	and.w	r2, r3, #7
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	440a      	add	r2, r1
 8005904:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005906:	e04a      	b.n	800599e <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	4613      	mov	r3, r2
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	4413      	add	r3, r2
 8005910:	009a      	lsls	r2, r3, #2
 8005912:	441a      	add	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	fbb2 f3f3 	udiv	r3, r2, r3
 800591e:	4a23      	ldr	r2, [pc, #140]	; (80059ac <UART_SetConfig+0x1c4>)
 8005920:	fba2 2303 	umull	r2, r3, r2, r3
 8005924:	095b      	lsrs	r3, r3, #5
 8005926:	0119      	lsls	r1, r3, #4
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	4613      	mov	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4413      	add	r3, r2
 8005930:	009a      	lsls	r2, r3, #2
 8005932:	441a      	add	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	fbb2 f2f3 	udiv	r2, r2, r3
 800593e:	4b1b      	ldr	r3, [pc, #108]	; (80059ac <UART_SetConfig+0x1c4>)
 8005940:	fba3 0302 	umull	r0, r3, r3, r2
 8005944:	095b      	lsrs	r3, r3, #5
 8005946:	2064      	movs	r0, #100	; 0x64
 8005948:	fb00 f303 	mul.w	r3, r0, r3
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	011b      	lsls	r3, r3, #4
 8005950:	3332      	adds	r3, #50	; 0x32
 8005952:	4a16      	ldr	r2, [pc, #88]	; (80059ac <UART_SetConfig+0x1c4>)
 8005954:	fba2 2303 	umull	r2, r3, r2, r3
 8005958:	095b      	lsrs	r3, r3, #5
 800595a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800595e:	4419      	add	r1, r3
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	4613      	mov	r3, r2
 8005964:	009b      	lsls	r3, r3, #2
 8005966:	4413      	add	r3, r2
 8005968:	009a      	lsls	r2, r3, #2
 800596a:	441a      	add	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	fbb2 f2f3 	udiv	r2, r2, r3
 8005976:	4b0d      	ldr	r3, [pc, #52]	; (80059ac <UART_SetConfig+0x1c4>)
 8005978:	fba3 0302 	umull	r0, r3, r3, r2
 800597c:	095b      	lsrs	r3, r3, #5
 800597e:	2064      	movs	r0, #100	; 0x64
 8005980:	fb00 f303 	mul.w	r3, r0, r3
 8005984:	1ad3      	subs	r3, r2, r3
 8005986:	011b      	lsls	r3, r3, #4
 8005988:	3332      	adds	r3, #50	; 0x32
 800598a:	4a08      	ldr	r2, [pc, #32]	; (80059ac <UART_SetConfig+0x1c4>)
 800598c:	fba2 2303 	umull	r2, r3, r2, r3
 8005990:	095b      	lsrs	r3, r3, #5
 8005992:	f003 020f 	and.w	r2, r3, #15
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	440a      	add	r2, r1
 800599c:	609a      	str	r2, [r3, #8]
}
 800599e:	bf00      	nop
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	40013800 	.word	0x40013800
 80059ac:	51eb851f 	.word	0x51eb851f

080059b0 <__errno>:
 80059b0:	4b01      	ldr	r3, [pc, #4]	; (80059b8 <__errno+0x8>)
 80059b2:	6818      	ldr	r0, [r3, #0]
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	20000010 	.word	0x20000010

080059bc <__libc_init_array>:
 80059bc:	b570      	push	{r4, r5, r6, lr}
 80059be:	2600      	movs	r6, #0
 80059c0:	4d0c      	ldr	r5, [pc, #48]	; (80059f4 <__libc_init_array+0x38>)
 80059c2:	4c0d      	ldr	r4, [pc, #52]	; (80059f8 <__libc_init_array+0x3c>)
 80059c4:	1b64      	subs	r4, r4, r5
 80059c6:	10a4      	asrs	r4, r4, #2
 80059c8:	42a6      	cmp	r6, r4
 80059ca:	d109      	bne.n	80059e0 <__libc_init_array+0x24>
 80059cc:	f002 feca 	bl	8008764 <_init>
 80059d0:	2600      	movs	r6, #0
 80059d2:	4d0a      	ldr	r5, [pc, #40]	; (80059fc <__libc_init_array+0x40>)
 80059d4:	4c0a      	ldr	r4, [pc, #40]	; (8005a00 <__libc_init_array+0x44>)
 80059d6:	1b64      	subs	r4, r4, r5
 80059d8:	10a4      	asrs	r4, r4, #2
 80059da:	42a6      	cmp	r6, r4
 80059dc:	d105      	bne.n	80059ea <__libc_init_array+0x2e>
 80059de:	bd70      	pop	{r4, r5, r6, pc}
 80059e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80059e4:	4798      	blx	r3
 80059e6:	3601      	adds	r6, #1
 80059e8:	e7ee      	b.n	80059c8 <__libc_init_array+0xc>
 80059ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80059ee:	4798      	blx	r3
 80059f0:	3601      	adds	r6, #1
 80059f2:	e7f2      	b.n	80059da <__libc_init_array+0x1e>
 80059f4:	08008bf4 	.word	0x08008bf4
 80059f8:	08008bf4 	.word	0x08008bf4
 80059fc:	08008bf4 	.word	0x08008bf4
 8005a00:	08008bf8 	.word	0x08008bf8

08005a04 <memset>:
 8005a04:	4603      	mov	r3, r0
 8005a06:	4402      	add	r2, r0
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d100      	bne.n	8005a0e <memset+0xa>
 8005a0c:	4770      	bx	lr
 8005a0e:	f803 1b01 	strb.w	r1, [r3], #1
 8005a12:	e7f9      	b.n	8005a08 <memset+0x4>

08005a14 <__cvt>:
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a1a:	461f      	mov	r7, r3
 8005a1c:	bfbb      	ittet	lt
 8005a1e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005a22:	461f      	movlt	r7, r3
 8005a24:	2300      	movge	r3, #0
 8005a26:	232d      	movlt	r3, #45	; 0x2d
 8005a28:	b088      	sub	sp, #32
 8005a2a:	4614      	mov	r4, r2
 8005a2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a2e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005a30:	7013      	strb	r3, [r2, #0]
 8005a32:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a34:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005a38:	f023 0820 	bic.w	r8, r3, #32
 8005a3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a40:	d005      	beq.n	8005a4e <__cvt+0x3a>
 8005a42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005a46:	d100      	bne.n	8005a4a <__cvt+0x36>
 8005a48:	3501      	adds	r5, #1
 8005a4a:	2302      	movs	r3, #2
 8005a4c:	e000      	b.n	8005a50 <__cvt+0x3c>
 8005a4e:	2303      	movs	r3, #3
 8005a50:	aa07      	add	r2, sp, #28
 8005a52:	9204      	str	r2, [sp, #16]
 8005a54:	aa06      	add	r2, sp, #24
 8005a56:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005a5a:	e9cd 3500 	strd	r3, r5, [sp]
 8005a5e:	4622      	mov	r2, r4
 8005a60:	463b      	mov	r3, r7
 8005a62:	f000 fcf5 	bl	8006450 <_dtoa_r>
 8005a66:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005a6a:	4606      	mov	r6, r0
 8005a6c:	d102      	bne.n	8005a74 <__cvt+0x60>
 8005a6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a70:	07db      	lsls	r3, r3, #31
 8005a72:	d522      	bpl.n	8005aba <__cvt+0xa6>
 8005a74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a78:	eb06 0905 	add.w	r9, r6, r5
 8005a7c:	d110      	bne.n	8005aa0 <__cvt+0x8c>
 8005a7e:	7833      	ldrb	r3, [r6, #0]
 8005a80:	2b30      	cmp	r3, #48	; 0x30
 8005a82:	d10a      	bne.n	8005a9a <__cvt+0x86>
 8005a84:	2200      	movs	r2, #0
 8005a86:	2300      	movs	r3, #0
 8005a88:	4620      	mov	r0, r4
 8005a8a:	4639      	mov	r1, r7
 8005a8c:	f7fa ffa4 	bl	80009d8 <__aeabi_dcmpeq>
 8005a90:	b918      	cbnz	r0, 8005a9a <__cvt+0x86>
 8005a92:	f1c5 0501 	rsb	r5, r5, #1
 8005a96:	f8ca 5000 	str.w	r5, [sl]
 8005a9a:	f8da 3000 	ldr.w	r3, [sl]
 8005a9e:	4499      	add	r9, r3
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	4639      	mov	r1, r7
 8005aa8:	f7fa ff96 	bl	80009d8 <__aeabi_dcmpeq>
 8005aac:	b108      	cbz	r0, 8005ab2 <__cvt+0x9e>
 8005aae:	f8cd 901c 	str.w	r9, [sp, #28]
 8005ab2:	2230      	movs	r2, #48	; 0x30
 8005ab4:	9b07      	ldr	r3, [sp, #28]
 8005ab6:	454b      	cmp	r3, r9
 8005ab8:	d307      	bcc.n	8005aca <__cvt+0xb6>
 8005aba:	4630      	mov	r0, r6
 8005abc:	9b07      	ldr	r3, [sp, #28]
 8005abe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005ac0:	1b9b      	subs	r3, r3, r6
 8005ac2:	6013      	str	r3, [r2, #0]
 8005ac4:	b008      	add	sp, #32
 8005ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aca:	1c59      	adds	r1, r3, #1
 8005acc:	9107      	str	r1, [sp, #28]
 8005ace:	701a      	strb	r2, [r3, #0]
 8005ad0:	e7f0      	b.n	8005ab4 <__cvt+0xa0>

08005ad2 <__exponent>:
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ad6:	2900      	cmp	r1, #0
 8005ad8:	f803 2b02 	strb.w	r2, [r3], #2
 8005adc:	bfb6      	itet	lt
 8005ade:	222d      	movlt	r2, #45	; 0x2d
 8005ae0:	222b      	movge	r2, #43	; 0x2b
 8005ae2:	4249      	neglt	r1, r1
 8005ae4:	2909      	cmp	r1, #9
 8005ae6:	7042      	strb	r2, [r0, #1]
 8005ae8:	dd2b      	ble.n	8005b42 <__exponent+0x70>
 8005aea:	f10d 0407 	add.w	r4, sp, #7
 8005aee:	46a4      	mov	ip, r4
 8005af0:	270a      	movs	r7, #10
 8005af2:	fb91 f6f7 	sdiv	r6, r1, r7
 8005af6:	460a      	mov	r2, r1
 8005af8:	46a6      	mov	lr, r4
 8005afa:	fb07 1516 	mls	r5, r7, r6, r1
 8005afe:	2a63      	cmp	r2, #99	; 0x63
 8005b00:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005b04:	4631      	mov	r1, r6
 8005b06:	f104 34ff 	add.w	r4, r4, #4294967295
 8005b0a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b0e:	dcf0      	bgt.n	8005af2 <__exponent+0x20>
 8005b10:	3130      	adds	r1, #48	; 0x30
 8005b12:	f1ae 0502 	sub.w	r5, lr, #2
 8005b16:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b1a:	4629      	mov	r1, r5
 8005b1c:	1c44      	adds	r4, r0, #1
 8005b1e:	4561      	cmp	r1, ip
 8005b20:	d30a      	bcc.n	8005b38 <__exponent+0x66>
 8005b22:	f10d 0209 	add.w	r2, sp, #9
 8005b26:	eba2 020e 	sub.w	r2, r2, lr
 8005b2a:	4565      	cmp	r5, ip
 8005b2c:	bf88      	it	hi
 8005b2e:	2200      	movhi	r2, #0
 8005b30:	4413      	add	r3, r2
 8005b32:	1a18      	subs	r0, r3, r0
 8005b34:	b003      	add	sp, #12
 8005b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b38:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b3c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005b40:	e7ed      	b.n	8005b1e <__exponent+0x4c>
 8005b42:	2330      	movs	r3, #48	; 0x30
 8005b44:	3130      	adds	r1, #48	; 0x30
 8005b46:	7083      	strb	r3, [r0, #2]
 8005b48:	70c1      	strb	r1, [r0, #3]
 8005b4a:	1d03      	adds	r3, r0, #4
 8005b4c:	e7f1      	b.n	8005b32 <__exponent+0x60>
	...

08005b50 <_printf_float>:
 8005b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b54:	b091      	sub	sp, #68	; 0x44
 8005b56:	460c      	mov	r4, r1
 8005b58:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005b5c:	4616      	mov	r6, r2
 8005b5e:	461f      	mov	r7, r3
 8005b60:	4605      	mov	r5, r0
 8005b62:	f001 fa63 	bl	800702c <_localeconv_r>
 8005b66:	6803      	ldr	r3, [r0, #0]
 8005b68:	4618      	mov	r0, r3
 8005b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8005b6c:	f7fa fb08 	bl	8000180 <strlen>
 8005b70:	2300      	movs	r3, #0
 8005b72:	930e      	str	r3, [sp, #56]	; 0x38
 8005b74:	f8d8 3000 	ldr.w	r3, [r8]
 8005b78:	900a      	str	r0, [sp, #40]	; 0x28
 8005b7a:	3307      	adds	r3, #7
 8005b7c:	f023 0307 	bic.w	r3, r3, #7
 8005b80:	f103 0208 	add.w	r2, r3, #8
 8005b84:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005b88:	f8d4 b000 	ldr.w	fp, [r4]
 8005b8c:	f8c8 2000 	str.w	r2, [r8]
 8005b90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b94:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005b98:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005b9c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005ba0:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba6:	4640      	mov	r0, r8
 8005ba8:	4b9c      	ldr	r3, [pc, #624]	; (8005e1c <_printf_float+0x2cc>)
 8005baa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005bac:	f7fa ff46 	bl	8000a3c <__aeabi_dcmpun>
 8005bb0:	bb70      	cbnz	r0, 8005c10 <_printf_float+0xc0>
 8005bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8005bb6:	4640      	mov	r0, r8
 8005bb8:	4b98      	ldr	r3, [pc, #608]	; (8005e1c <_printf_float+0x2cc>)
 8005bba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005bbc:	f7fa ff20 	bl	8000a00 <__aeabi_dcmple>
 8005bc0:	bb30      	cbnz	r0, 8005c10 <_printf_float+0xc0>
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	4640      	mov	r0, r8
 8005bc8:	4651      	mov	r1, sl
 8005bca:	f7fa ff0f 	bl	80009ec <__aeabi_dcmplt>
 8005bce:	b110      	cbz	r0, 8005bd6 <_printf_float+0x86>
 8005bd0:	232d      	movs	r3, #45	; 0x2d
 8005bd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bd6:	4b92      	ldr	r3, [pc, #584]	; (8005e20 <_printf_float+0x2d0>)
 8005bd8:	4892      	ldr	r0, [pc, #584]	; (8005e24 <_printf_float+0x2d4>)
 8005bda:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005bde:	bf94      	ite	ls
 8005be0:	4698      	movls	r8, r3
 8005be2:	4680      	movhi	r8, r0
 8005be4:	2303      	movs	r3, #3
 8005be6:	f04f 0a00 	mov.w	sl, #0
 8005bea:	6123      	str	r3, [r4, #16]
 8005bec:	f02b 0304 	bic.w	r3, fp, #4
 8005bf0:	6023      	str	r3, [r4, #0]
 8005bf2:	4633      	mov	r3, r6
 8005bf4:	4621      	mov	r1, r4
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	9700      	str	r7, [sp, #0]
 8005bfa:	aa0f      	add	r2, sp, #60	; 0x3c
 8005bfc:	f000 f9d4 	bl	8005fa8 <_printf_common>
 8005c00:	3001      	adds	r0, #1
 8005c02:	f040 8090 	bne.w	8005d26 <_printf_float+0x1d6>
 8005c06:	f04f 30ff 	mov.w	r0, #4294967295
 8005c0a:	b011      	add	sp, #68	; 0x44
 8005c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c10:	4642      	mov	r2, r8
 8005c12:	4653      	mov	r3, sl
 8005c14:	4640      	mov	r0, r8
 8005c16:	4651      	mov	r1, sl
 8005c18:	f7fa ff10 	bl	8000a3c <__aeabi_dcmpun>
 8005c1c:	b148      	cbz	r0, 8005c32 <_printf_float+0xe2>
 8005c1e:	f1ba 0f00 	cmp.w	sl, #0
 8005c22:	bfb8      	it	lt
 8005c24:	232d      	movlt	r3, #45	; 0x2d
 8005c26:	4880      	ldr	r0, [pc, #512]	; (8005e28 <_printf_float+0x2d8>)
 8005c28:	bfb8      	it	lt
 8005c2a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005c2e:	4b7f      	ldr	r3, [pc, #508]	; (8005e2c <_printf_float+0x2dc>)
 8005c30:	e7d3      	b.n	8005bda <_printf_float+0x8a>
 8005c32:	6863      	ldr	r3, [r4, #4]
 8005c34:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	d142      	bne.n	8005cc2 <_printf_float+0x172>
 8005c3c:	2306      	movs	r3, #6
 8005c3e:	6063      	str	r3, [r4, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	9206      	str	r2, [sp, #24]
 8005c44:	aa0e      	add	r2, sp, #56	; 0x38
 8005c46:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005c4a:	aa0d      	add	r2, sp, #52	; 0x34
 8005c4c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005c50:	9203      	str	r2, [sp, #12]
 8005c52:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005c56:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005c5a:	6023      	str	r3, [r4, #0]
 8005c5c:	6863      	ldr	r3, [r4, #4]
 8005c5e:	4642      	mov	r2, r8
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	4628      	mov	r0, r5
 8005c64:	4653      	mov	r3, sl
 8005c66:	910b      	str	r1, [sp, #44]	; 0x2c
 8005c68:	f7ff fed4 	bl	8005a14 <__cvt>
 8005c6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c6e:	4680      	mov	r8, r0
 8005c70:	2947      	cmp	r1, #71	; 0x47
 8005c72:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005c74:	d108      	bne.n	8005c88 <_printf_float+0x138>
 8005c76:	1cc8      	adds	r0, r1, #3
 8005c78:	db02      	blt.n	8005c80 <_printf_float+0x130>
 8005c7a:	6863      	ldr	r3, [r4, #4]
 8005c7c:	4299      	cmp	r1, r3
 8005c7e:	dd40      	ble.n	8005d02 <_printf_float+0x1b2>
 8005c80:	f1a9 0902 	sub.w	r9, r9, #2
 8005c84:	fa5f f989 	uxtb.w	r9, r9
 8005c88:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005c8c:	d81f      	bhi.n	8005cce <_printf_float+0x17e>
 8005c8e:	464a      	mov	r2, r9
 8005c90:	3901      	subs	r1, #1
 8005c92:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005c96:	910d      	str	r1, [sp, #52]	; 0x34
 8005c98:	f7ff ff1b 	bl	8005ad2 <__exponent>
 8005c9c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c9e:	4682      	mov	sl, r0
 8005ca0:	1813      	adds	r3, r2, r0
 8005ca2:	2a01      	cmp	r2, #1
 8005ca4:	6123      	str	r3, [r4, #16]
 8005ca6:	dc02      	bgt.n	8005cae <_printf_float+0x15e>
 8005ca8:	6822      	ldr	r2, [r4, #0]
 8005caa:	07d2      	lsls	r2, r2, #31
 8005cac:	d501      	bpl.n	8005cb2 <_printf_float+0x162>
 8005cae:	3301      	adds	r3, #1
 8005cb0:	6123      	str	r3, [r4, #16]
 8005cb2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d09b      	beq.n	8005bf2 <_printf_float+0xa2>
 8005cba:	232d      	movs	r3, #45	; 0x2d
 8005cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cc0:	e797      	b.n	8005bf2 <_printf_float+0xa2>
 8005cc2:	2947      	cmp	r1, #71	; 0x47
 8005cc4:	d1bc      	bne.n	8005c40 <_printf_float+0xf0>
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1ba      	bne.n	8005c40 <_printf_float+0xf0>
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e7b7      	b.n	8005c3e <_printf_float+0xee>
 8005cce:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005cd2:	d118      	bne.n	8005d06 <_printf_float+0x1b6>
 8005cd4:	2900      	cmp	r1, #0
 8005cd6:	6863      	ldr	r3, [r4, #4]
 8005cd8:	dd0b      	ble.n	8005cf2 <_printf_float+0x1a2>
 8005cda:	6121      	str	r1, [r4, #16]
 8005cdc:	b913      	cbnz	r3, 8005ce4 <_printf_float+0x194>
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	07d0      	lsls	r0, r2, #31
 8005ce2:	d502      	bpl.n	8005cea <_printf_float+0x19a>
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	440b      	add	r3, r1
 8005ce8:	6123      	str	r3, [r4, #16]
 8005cea:	f04f 0a00 	mov.w	sl, #0
 8005cee:	65a1      	str	r1, [r4, #88]	; 0x58
 8005cf0:	e7df      	b.n	8005cb2 <_printf_float+0x162>
 8005cf2:	b913      	cbnz	r3, 8005cfa <_printf_float+0x1aa>
 8005cf4:	6822      	ldr	r2, [r4, #0]
 8005cf6:	07d2      	lsls	r2, r2, #31
 8005cf8:	d501      	bpl.n	8005cfe <_printf_float+0x1ae>
 8005cfa:	3302      	adds	r3, #2
 8005cfc:	e7f4      	b.n	8005ce8 <_printf_float+0x198>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e7f2      	b.n	8005ce8 <_printf_float+0x198>
 8005d02:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005d06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d08:	4299      	cmp	r1, r3
 8005d0a:	db05      	blt.n	8005d18 <_printf_float+0x1c8>
 8005d0c:	6823      	ldr	r3, [r4, #0]
 8005d0e:	6121      	str	r1, [r4, #16]
 8005d10:	07d8      	lsls	r0, r3, #31
 8005d12:	d5ea      	bpl.n	8005cea <_printf_float+0x19a>
 8005d14:	1c4b      	adds	r3, r1, #1
 8005d16:	e7e7      	b.n	8005ce8 <_printf_float+0x198>
 8005d18:	2900      	cmp	r1, #0
 8005d1a:	bfcc      	ite	gt
 8005d1c:	2201      	movgt	r2, #1
 8005d1e:	f1c1 0202 	rsble	r2, r1, #2
 8005d22:	4413      	add	r3, r2
 8005d24:	e7e0      	b.n	8005ce8 <_printf_float+0x198>
 8005d26:	6823      	ldr	r3, [r4, #0]
 8005d28:	055a      	lsls	r2, r3, #21
 8005d2a:	d407      	bmi.n	8005d3c <_printf_float+0x1ec>
 8005d2c:	6923      	ldr	r3, [r4, #16]
 8005d2e:	4642      	mov	r2, r8
 8005d30:	4631      	mov	r1, r6
 8005d32:	4628      	mov	r0, r5
 8005d34:	47b8      	blx	r7
 8005d36:	3001      	adds	r0, #1
 8005d38:	d12b      	bne.n	8005d92 <_printf_float+0x242>
 8005d3a:	e764      	b.n	8005c06 <_printf_float+0xb6>
 8005d3c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005d40:	f240 80dd 	bls.w	8005efe <_printf_float+0x3ae>
 8005d44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d48:	2200      	movs	r2, #0
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	f7fa fe44 	bl	80009d8 <__aeabi_dcmpeq>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	d033      	beq.n	8005dbc <_printf_float+0x26c>
 8005d54:	2301      	movs	r3, #1
 8005d56:	4631      	mov	r1, r6
 8005d58:	4628      	mov	r0, r5
 8005d5a:	4a35      	ldr	r2, [pc, #212]	; (8005e30 <_printf_float+0x2e0>)
 8005d5c:	47b8      	blx	r7
 8005d5e:	3001      	adds	r0, #1
 8005d60:	f43f af51 	beq.w	8005c06 <_printf_float+0xb6>
 8005d64:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	db02      	blt.n	8005d72 <_printf_float+0x222>
 8005d6c:	6823      	ldr	r3, [r4, #0]
 8005d6e:	07d8      	lsls	r0, r3, #31
 8005d70:	d50f      	bpl.n	8005d92 <_printf_float+0x242>
 8005d72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d76:	4631      	mov	r1, r6
 8005d78:	4628      	mov	r0, r5
 8005d7a:	47b8      	blx	r7
 8005d7c:	3001      	adds	r0, #1
 8005d7e:	f43f af42 	beq.w	8005c06 <_printf_float+0xb6>
 8005d82:	f04f 0800 	mov.w	r8, #0
 8005d86:	f104 091a 	add.w	r9, r4, #26
 8005d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	4543      	cmp	r3, r8
 8005d90:	dc09      	bgt.n	8005da6 <_printf_float+0x256>
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	079b      	lsls	r3, r3, #30
 8005d96:	f100 8102 	bmi.w	8005f9e <_printf_float+0x44e>
 8005d9a:	68e0      	ldr	r0, [r4, #12]
 8005d9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005d9e:	4298      	cmp	r0, r3
 8005da0:	bfb8      	it	lt
 8005da2:	4618      	movlt	r0, r3
 8005da4:	e731      	b.n	8005c0a <_printf_float+0xba>
 8005da6:	2301      	movs	r3, #1
 8005da8:	464a      	mov	r2, r9
 8005daa:	4631      	mov	r1, r6
 8005dac:	4628      	mov	r0, r5
 8005dae:	47b8      	blx	r7
 8005db0:	3001      	adds	r0, #1
 8005db2:	f43f af28 	beq.w	8005c06 <_printf_float+0xb6>
 8005db6:	f108 0801 	add.w	r8, r8, #1
 8005dba:	e7e6      	b.n	8005d8a <_printf_float+0x23a>
 8005dbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	dc38      	bgt.n	8005e34 <_printf_float+0x2e4>
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	4631      	mov	r1, r6
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	4a19      	ldr	r2, [pc, #100]	; (8005e30 <_printf_float+0x2e0>)
 8005dca:	47b8      	blx	r7
 8005dcc:	3001      	adds	r0, #1
 8005dce:	f43f af1a 	beq.w	8005c06 <_printf_float+0xb6>
 8005dd2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	d102      	bne.n	8005de0 <_printf_float+0x290>
 8005dda:	6823      	ldr	r3, [r4, #0]
 8005ddc:	07d9      	lsls	r1, r3, #31
 8005dde:	d5d8      	bpl.n	8005d92 <_printf_float+0x242>
 8005de0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005de4:	4631      	mov	r1, r6
 8005de6:	4628      	mov	r0, r5
 8005de8:	47b8      	blx	r7
 8005dea:	3001      	adds	r0, #1
 8005dec:	f43f af0b 	beq.w	8005c06 <_printf_float+0xb6>
 8005df0:	f04f 0900 	mov.w	r9, #0
 8005df4:	f104 0a1a 	add.w	sl, r4, #26
 8005df8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dfa:	425b      	negs	r3, r3
 8005dfc:	454b      	cmp	r3, r9
 8005dfe:	dc01      	bgt.n	8005e04 <_printf_float+0x2b4>
 8005e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e02:	e794      	b.n	8005d2e <_printf_float+0x1de>
 8005e04:	2301      	movs	r3, #1
 8005e06:	4652      	mov	r2, sl
 8005e08:	4631      	mov	r1, r6
 8005e0a:	4628      	mov	r0, r5
 8005e0c:	47b8      	blx	r7
 8005e0e:	3001      	adds	r0, #1
 8005e10:	f43f aef9 	beq.w	8005c06 <_printf_float+0xb6>
 8005e14:	f109 0901 	add.w	r9, r9, #1
 8005e18:	e7ee      	b.n	8005df8 <_printf_float+0x2a8>
 8005e1a:	bf00      	nop
 8005e1c:	7fefffff 	.word	0x7fefffff
 8005e20:	0800880c 	.word	0x0800880c
 8005e24:	08008810 	.word	0x08008810
 8005e28:	08008818 	.word	0x08008818
 8005e2c:	08008814 	.word	0x08008814
 8005e30:	0800881c 	.word	0x0800881c
 8005e34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	bfa8      	it	ge
 8005e3c:	461a      	movge	r2, r3
 8005e3e:	2a00      	cmp	r2, #0
 8005e40:	4691      	mov	r9, r2
 8005e42:	dc37      	bgt.n	8005eb4 <_printf_float+0x364>
 8005e44:	f04f 0b00 	mov.w	fp, #0
 8005e48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e4c:	f104 021a 	add.w	r2, r4, #26
 8005e50:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005e54:	ebaa 0309 	sub.w	r3, sl, r9
 8005e58:	455b      	cmp	r3, fp
 8005e5a:	dc33      	bgt.n	8005ec4 <_printf_float+0x374>
 8005e5c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005e60:	429a      	cmp	r2, r3
 8005e62:	db3b      	blt.n	8005edc <_printf_float+0x38c>
 8005e64:	6823      	ldr	r3, [r4, #0]
 8005e66:	07da      	lsls	r2, r3, #31
 8005e68:	d438      	bmi.n	8005edc <_printf_float+0x38c>
 8005e6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e6c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005e6e:	eba2 030a 	sub.w	r3, r2, sl
 8005e72:	eba2 0901 	sub.w	r9, r2, r1
 8005e76:	4599      	cmp	r9, r3
 8005e78:	bfa8      	it	ge
 8005e7a:	4699      	movge	r9, r3
 8005e7c:	f1b9 0f00 	cmp.w	r9, #0
 8005e80:	dc34      	bgt.n	8005eec <_printf_float+0x39c>
 8005e82:	f04f 0800 	mov.w	r8, #0
 8005e86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e8a:	f104 0a1a 	add.w	sl, r4, #26
 8005e8e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005e92:	1a9b      	subs	r3, r3, r2
 8005e94:	eba3 0309 	sub.w	r3, r3, r9
 8005e98:	4543      	cmp	r3, r8
 8005e9a:	f77f af7a 	ble.w	8005d92 <_printf_float+0x242>
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	4652      	mov	r2, sl
 8005ea2:	4631      	mov	r1, r6
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	47b8      	blx	r7
 8005ea8:	3001      	adds	r0, #1
 8005eaa:	f43f aeac 	beq.w	8005c06 <_printf_float+0xb6>
 8005eae:	f108 0801 	add.w	r8, r8, #1
 8005eb2:	e7ec      	b.n	8005e8e <_printf_float+0x33e>
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	4631      	mov	r1, r6
 8005eb8:	4642      	mov	r2, r8
 8005eba:	4628      	mov	r0, r5
 8005ebc:	47b8      	blx	r7
 8005ebe:	3001      	adds	r0, #1
 8005ec0:	d1c0      	bne.n	8005e44 <_printf_float+0x2f4>
 8005ec2:	e6a0      	b.n	8005c06 <_printf_float+0xb6>
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	4628      	mov	r0, r5
 8005eca:	920b      	str	r2, [sp, #44]	; 0x2c
 8005ecc:	47b8      	blx	r7
 8005ece:	3001      	adds	r0, #1
 8005ed0:	f43f ae99 	beq.w	8005c06 <_printf_float+0xb6>
 8005ed4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ed6:	f10b 0b01 	add.w	fp, fp, #1
 8005eda:	e7b9      	b.n	8005e50 <_printf_float+0x300>
 8005edc:	4631      	mov	r1, r6
 8005ede:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	47b8      	blx	r7
 8005ee6:	3001      	adds	r0, #1
 8005ee8:	d1bf      	bne.n	8005e6a <_printf_float+0x31a>
 8005eea:	e68c      	b.n	8005c06 <_printf_float+0xb6>
 8005eec:	464b      	mov	r3, r9
 8005eee:	4631      	mov	r1, r6
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	eb08 020a 	add.w	r2, r8, sl
 8005ef6:	47b8      	blx	r7
 8005ef8:	3001      	adds	r0, #1
 8005efa:	d1c2      	bne.n	8005e82 <_printf_float+0x332>
 8005efc:	e683      	b.n	8005c06 <_printf_float+0xb6>
 8005efe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f00:	2a01      	cmp	r2, #1
 8005f02:	dc01      	bgt.n	8005f08 <_printf_float+0x3b8>
 8005f04:	07db      	lsls	r3, r3, #31
 8005f06:	d537      	bpl.n	8005f78 <_printf_float+0x428>
 8005f08:	2301      	movs	r3, #1
 8005f0a:	4642      	mov	r2, r8
 8005f0c:	4631      	mov	r1, r6
 8005f0e:	4628      	mov	r0, r5
 8005f10:	47b8      	blx	r7
 8005f12:	3001      	adds	r0, #1
 8005f14:	f43f ae77 	beq.w	8005c06 <_printf_float+0xb6>
 8005f18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f1c:	4631      	mov	r1, r6
 8005f1e:	4628      	mov	r0, r5
 8005f20:	47b8      	blx	r7
 8005f22:	3001      	adds	r0, #1
 8005f24:	f43f ae6f 	beq.w	8005c06 <_printf_float+0xb6>
 8005f28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	2300      	movs	r3, #0
 8005f30:	f7fa fd52 	bl	80009d8 <__aeabi_dcmpeq>
 8005f34:	b9d8      	cbnz	r0, 8005f6e <_printf_float+0x41e>
 8005f36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f38:	f108 0201 	add.w	r2, r8, #1
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	4631      	mov	r1, r6
 8005f40:	4628      	mov	r0, r5
 8005f42:	47b8      	blx	r7
 8005f44:	3001      	adds	r0, #1
 8005f46:	d10e      	bne.n	8005f66 <_printf_float+0x416>
 8005f48:	e65d      	b.n	8005c06 <_printf_float+0xb6>
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	464a      	mov	r2, r9
 8005f4e:	4631      	mov	r1, r6
 8005f50:	4628      	mov	r0, r5
 8005f52:	47b8      	blx	r7
 8005f54:	3001      	adds	r0, #1
 8005f56:	f43f ae56 	beq.w	8005c06 <_printf_float+0xb6>
 8005f5a:	f108 0801 	add.w	r8, r8, #1
 8005f5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f60:	3b01      	subs	r3, #1
 8005f62:	4543      	cmp	r3, r8
 8005f64:	dcf1      	bgt.n	8005f4a <_printf_float+0x3fa>
 8005f66:	4653      	mov	r3, sl
 8005f68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005f6c:	e6e0      	b.n	8005d30 <_printf_float+0x1e0>
 8005f6e:	f04f 0800 	mov.w	r8, #0
 8005f72:	f104 091a 	add.w	r9, r4, #26
 8005f76:	e7f2      	b.n	8005f5e <_printf_float+0x40e>
 8005f78:	2301      	movs	r3, #1
 8005f7a:	4642      	mov	r2, r8
 8005f7c:	e7df      	b.n	8005f3e <_printf_float+0x3ee>
 8005f7e:	2301      	movs	r3, #1
 8005f80:	464a      	mov	r2, r9
 8005f82:	4631      	mov	r1, r6
 8005f84:	4628      	mov	r0, r5
 8005f86:	47b8      	blx	r7
 8005f88:	3001      	adds	r0, #1
 8005f8a:	f43f ae3c 	beq.w	8005c06 <_printf_float+0xb6>
 8005f8e:	f108 0801 	add.w	r8, r8, #1
 8005f92:	68e3      	ldr	r3, [r4, #12]
 8005f94:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005f96:	1a5b      	subs	r3, r3, r1
 8005f98:	4543      	cmp	r3, r8
 8005f9a:	dcf0      	bgt.n	8005f7e <_printf_float+0x42e>
 8005f9c:	e6fd      	b.n	8005d9a <_printf_float+0x24a>
 8005f9e:	f04f 0800 	mov.w	r8, #0
 8005fa2:	f104 0919 	add.w	r9, r4, #25
 8005fa6:	e7f4      	b.n	8005f92 <_printf_float+0x442>

08005fa8 <_printf_common>:
 8005fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fac:	4616      	mov	r6, r2
 8005fae:	4699      	mov	r9, r3
 8005fb0:	688a      	ldr	r2, [r1, #8]
 8005fb2:	690b      	ldr	r3, [r1, #16]
 8005fb4:	4607      	mov	r7, r0
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	bfb8      	it	lt
 8005fba:	4613      	movlt	r3, r2
 8005fbc:	6033      	str	r3, [r6, #0]
 8005fbe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005fc8:	b10a      	cbz	r2, 8005fce <_printf_common+0x26>
 8005fca:	3301      	adds	r3, #1
 8005fcc:	6033      	str	r3, [r6, #0]
 8005fce:	6823      	ldr	r3, [r4, #0]
 8005fd0:	0699      	lsls	r1, r3, #26
 8005fd2:	bf42      	ittt	mi
 8005fd4:	6833      	ldrmi	r3, [r6, #0]
 8005fd6:	3302      	addmi	r3, #2
 8005fd8:	6033      	strmi	r3, [r6, #0]
 8005fda:	6825      	ldr	r5, [r4, #0]
 8005fdc:	f015 0506 	ands.w	r5, r5, #6
 8005fe0:	d106      	bne.n	8005ff0 <_printf_common+0x48>
 8005fe2:	f104 0a19 	add.w	sl, r4, #25
 8005fe6:	68e3      	ldr	r3, [r4, #12]
 8005fe8:	6832      	ldr	r2, [r6, #0]
 8005fea:	1a9b      	subs	r3, r3, r2
 8005fec:	42ab      	cmp	r3, r5
 8005fee:	dc28      	bgt.n	8006042 <_printf_common+0x9a>
 8005ff0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ff4:	1e13      	subs	r3, r2, #0
 8005ff6:	6822      	ldr	r2, [r4, #0]
 8005ff8:	bf18      	it	ne
 8005ffa:	2301      	movne	r3, #1
 8005ffc:	0692      	lsls	r2, r2, #26
 8005ffe:	d42d      	bmi.n	800605c <_printf_common+0xb4>
 8006000:	4649      	mov	r1, r9
 8006002:	4638      	mov	r0, r7
 8006004:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006008:	47c0      	blx	r8
 800600a:	3001      	adds	r0, #1
 800600c:	d020      	beq.n	8006050 <_printf_common+0xa8>
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	68e5      	ldr	r5, [r4, #12]
 8006012:	f003 0306 	and.w	r3, r3, #6
 8006016:	2b04      	cmp	r3, #4
 8006018:	bf18      	it	ne
 800601a:	2500      	movne	r5, #0
 800601c:	6832      	ldr	r2, [r6, #0]
 800601e:	f04f 0600 	mov.w	r6, #0
 8006022:	68a3      	ldr	r3, [r4, #8]
 8006024:	bf08      	it	eq
 8006026:	1aad      	subeq	r5, r5, r2
 8006028:	6922      	ldr	r2, [r4, #16]
 800602a:	bf08      	it	eq
 800602c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006030:	4293      	cmp	r3, r2
 8006032:	bfc4      	itt	gt
 8006034:	1a9b      	subgt	r3, r3, r2
 8006036:	18ed      	addgt	r5, r5, r3
 8006038:	341a      	adds	r4, #26
 800603a:	42b5      	cmp	r5, r6
 800603c:	d11a      	bne.n	8006074 <_printf_common+0xcc>
 800603e:	2000      	movs	r0, #0
 8006040:	e008      	b.n	8006054 <_printf_common+0xac>
 8006042:	2301      	movs	r3, #1
 8006044:	4652      	mov	r2, sl
 8006046:	4649      	mov	r1, r9
 8006048:	4638      	mov	r0, r7
 800604a:	47c0      	blx	r8
 800604c:	3001      	adds	r0, #1
 800604e:	d103      	bne.n	8006058 <_printf_common+0xb0>
 8006050:	f04f 30ff 	mov.w	r0, #4294967295
 8006054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006058:	3501      	adds	r5, #1
 800605a:	e7c4      	b.n	8005fe6 <_printf_common+0x3e>
 800605c:	2030      	movs	r0, #48	; 0x30
 800605e:	18e1      	adds	r1, r4, r3
 8006060:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800606a:	4422      	add	r2, r4
 800606c:	3302      	adds	r3, #2
 800606e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006072:	e7c5      	b.n	8006000 <_printf_common+0x58>
 8006074:	2301      	movs	r3, #1
 8006076:	4622      	mov	r2, r4
 8006078:	4649      	mov	r1, r9
 800607a:	4638      	mov	r0, r7
 800607c:	47c0      	blx	r8
 800607e:	3001      	adds	r0, #1
 8006080:	d0e6      	beq.n	8006050 <_printf_common+0xa8>
 8006082:	3601      	adds	r6, #1
 8006084:	e7d9      	b.n	800603a <_printf_common+0x92>
	...

08006088 <_printf_i>:
 8006088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800608c:	460c      	mov	r4, r1
 800608e:	7e27      	ldrb	r7, [r4, #24]
 8006090:	4691      	mov	r9, r2
 8006092:	2f78      	cmp	r7, #120	; 0x78
 8006094:	4680      	mov	r8, r0
 8006096:	469a      	mov	sl, r3
 8006098:	990c      	ldr	r1, [sp, #48]	; 0x30
 800609a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800609e:	d807      	bhi.n	80060b0 <_printf_i+0x28>
 80060a0:	2f62      	cmp	r7, #98	; 0x62
 80060a2:	d80a      	bhi.n	80060ba <_printf_i+0x32>
 80060a4:	2f00      	cmp	r7, #0
 80060a6:	f000 80d9 	beq.w	800625c <_printf_i+0x1d4>
 80060aa:	2f58      	cmp	r7, #88	; 0x58
 80060ac:	f000 80a4 	beq.w	80061f8 <_printf_i+0x170>
 80060b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80060b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060b8:	e03a      	b.n	8006130 <_printf_i+0xa8>
 80060ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060be:	2b15      	cmp	r3, #21
 80060c0:	d8f6      	bhi.n	80060b0 <_printf_i+0x28>
 80060c2:	a001      	add	r0, pc, #4	; (adr r0, 80060c8 <_printf_i+0x40>)
 80060c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80060c8:	08006121 	.word	0x08006121
 80060cc:	08006135 	.word	0x08006135
 80060d0:	080060b1 	.word	0x080060b1
 80060d4:	080060b1 	.word	0x080060b1
 80060d8:	080060b1 	.word	0x080060b1
 80060dc:	080060b1 	.word	0x080060b1
 80060e0:	08006135 	.word	0x08006135
 80060e4:	080060b1 	.word	0x080060b1
 80060e8:	080060b1 	.word	0x080060b1
 80060ec:	080060b1 	.word	0x080060b1
 80060f0:	080060b1 	.word	0x080060b1
 80060f4:	08006243 	.word	0x08006243
 80060f8:	08006165 	.word	0x08006165
 80060fc:	08006225 	.word	0x08006225
 8006100:	080060b1 	.word	0x080060b1
 8006104:	080060b1 	.word	0x080060b1
 8006108:	08006265 	.word	0x08006265
 800610c:	080060b1 	.word	0x080060b1
 8006110:	08006165 	.word	0x08006165
 8006114:	080060b1 	.word	0x080060b1
 8006118:	080060b1 	.word	0x080060b1
 800611c:	0800622d 	.word	0x0800622d
 8006120:	680b      	ldr	r3, [r1, #0]
 8006122:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006126:	1d1a      	adds	r2, r3, #4
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	600a      	str	r2, [r1, #0]
 800612c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006130:	2301      	movs	r3, #1
 8006132:	e0a4      	b.n	800627e <_printf_i+0x1f6>
 8006134:	6825      	ldr	r5, [r4, #0]
 8006136:	6808      	ldr	r0, [r1, #0]
 8006138:	062e      	lsls	r6, r5, #24
 800613a:	f100 0304 	add.w	r3, r0, #4
 800613e:	d50a      	bpl.n	8006156 <_printf_i+0xce>
 8006140:	6805      	ldr	r5, [r0, #0]
 8006142:	600b      	str	r3, [r1, #0]
 8006144:	2d00      	cmp	r5, #0
 8006146:	da03      	bge.n	8006150 <_printf_i+0xc8>
 8006148:	232d      	movs	r3, #45	; 0x2d
 800614a:	426d      	negs	r5, r5
 800614c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006150:	230a      	movs	r3, #10
 8006152:	485e      	ldr	r0, [pc, #376]	; (80062cc <_printf_i+0x244>)
 8006154:	e019      	b.n	800618a <_printf_i+0x102>
 8006156:	f015 0f40 	tst.w	r5, #64	; 0x40
 800615a:	6805      	ldr	r5, [r0, #0]
 800615c:	600b      	str	r3, [r1, #0]
 800615e:	bf18      	it	ne
 8006160:	b22d      	sxthne	r5, r5
 8006162:	e7ef      	b.n	8006144 <_printf_i+0xbc>
 8006164:	680b      	ldr	r3, [r1, #0]
 8006166:	6825      	ldr	r5, [r4, #0]
 8006168:	1d18      	adds	r0, r3, #4
 800616a:	6008      	str	r0, [r1, #0]
 800616c:	0628      	lsls	r0, r5, #24
 800616e:	d501      	bpl.n	8006174 <_printf_i+0xec>
 8006170:	681d      	ldr	r5, [r3, #0]
 8006172:	e002      	b.n	800617a <_printf_i+0xf2>
 8006174:	0669      	lsls	r1, r5, #25
 8006176:	d5fb      	bpl.n	8006170 <_printf_i+0xe8>
 8006178:	881d      	ldrh	r5, [r3, #0]
 800617a:	2f6f      	cmp	r7, #111	; 0x6f
 800617c:	bf0c      	ite	eq
 800617e:	2308      	moveq	r3, #8
 8006180:	230a      	movne	r3, #10
 8006182:	4852      	ldr	r0, [pc, #328]	; (80062cc <_printf_i+0x244>)
 8006184:	2100      	movs	r1, #0
 8006186:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800618a:	6866      	ldr	r6, [r4, #4]
 800618c:	2e00      	cmp	r6, #0
 800618e:	bfa8      	it	ge
 8006190:	6821      	ldrge	r1, [r4, #0]
 8006192:	60a6      	str	r6, [r4, #8]
 8006194:	bfa4      	itt	ge
 8006196:	f021 0104 	bicge.w	r1, r1, #4
 800619a:	6021      	strge	r1, [r4, #0]
 800619c:	b90d      	cbnz	r5, 80061a2 <_printf_i+0x11a>
 800619e:	2e00      	cmp	r6, #0
 80061a0:	d04d      	beq.n	800623e <_printf_i+0x1b6>
 80061a2:	4616      	mov	r6, r2
 80061a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80061a8:	fb03 5711 	mls	r7, r3, r1, r5
 80061ac:	5dc7      	ldrb	r7, [r0, r7]
 80061ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061b2:	462f      	mov	r7, r5
 80061b4:	42bb      	cmp	r3, r7
 80061b6:	460d      	mov	r5, r1
 80061b8:	d9f4      	bls.n	80061a4 <_printf_i+0x11c>
 80061ba:	2b08      	cmp	r3, #8
 80061bc:	d10b      	bne.n	80061d6 <_printf_i+0x14e>
 80061be:	6823      	ldr	r3, [r4, #0]
 80061c0:	07df      	lsls	r7, r3, #31
 80061c2:	d508      	bpl.n	80061d6 <_printf_i+0x14e>
 80061c4:	6923      	ldr	r3, [r4, #16]
 80061c6:	6861      	ldr	r1, [r4, #4]
 80061c8:	4299      	cmp	r1, r3
 80061ca:	bfde      	ittt	le
 80061cc:	2330      	movle	r3, #48	; 0x30
 80061ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061d6:	1b92      	subs	r2, r2, r6
 80061d8:	6122      	str	r2, [r4, #16]
 80061da:	464b      	mov	r3, r9
 80061dc:	4621      	mov	r1, r4
 80061de:	4640      	mov	r0, r8
 80061e0:	f8cd a000 	str.w	sl, [sp]
 80061e4:	aa03      	add	r2, sp, #12
 80061e6:	f7ff fedf 	bl	8005fa8 <_printf_common>
 80061ea:	3001      	adds	r0, #1
 80061ec:	d14c      	bne.n	8006288 <_printf_i+0x200>
 80061ee:	f04f 30ff 	mov.w	r0, #4294967295
 80061f2:	b004      	add	sp, #16
 80061f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061f8:	4834      	ldr	r0, [pc, #208]	; (80062cc <_printf_i+0x244>)
 80061fa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80061fe:	680e      	ldr	r6, [r1, #0]
 8006200:	6823      	ldr	r3, [r4, #0]
 8006202:	f856 5b04 	ldr.w	r5, [r6], #4
 8006206:	061f      	lsls	r7, r3, #24
 8006208:	600e      	str	r6, [r1, #0]
 800620a:	d514      	bpl.n	8006236 <_printf_i+0x1ae>
 800620c:	07d9      	lsls	r1, r3, #31
 800620e:	bf44      	itt	mi
 8006210:	f043 0320 	orrmi.w	r3, r3, #32
 8006214:	6023      	strmi	r3, [r4, #0]
 8006216:	b91d      	cbnz	r5, 8006220 <_printf_i+0x198>
 8006218:	6823      	ldr	r3, [r4, #0]
 800621a:	f023 0320 	bic.w	r3, r3, #32
 800621e:	6023      	str	r3, [r4, #0]
 8006220:	2310      	movs	r3, #16
 8006222:	e7af      	b.n	8006184 <_printf_i+0xfc>
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	f043 0320 	orr.w	r3, r3, #32
 800622a:	6023      	str	r3, [r4, #0]
 800622c:	2378      	movs	r3, #120	; 0x78
 800622e:	4828      	ldr	r0, [pc, #160]	; (80062d0 <_printf_i+0x248>)
 8006230:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006234:	e7e3      	b.n	80061fe <_printf_i+0x176>
 8006236:	065e      	lsls	r6, r3, #25
 8006238:	bf48      	it	mi
 800623a:	b2ad      	uxthmi	r5, r5
 800623c:	e7e6      	b.n	800620c <_printf_i+0x184>
 800623e:	4616      	mov	r6, r2
 8006240:	e7bb      	b.n	80061ba <_printf_i+0x132>
 8006242:	680b      	ldr	r3, [r1, #0]
 8006244:	6826      	ldr	r6, [r4, #0]
 8006246:	1d1d      	adds	r5, r3, #4
 8006248:	6960      	ldr	r0, [r4, #20]
 800624a:	600d      	str	r5, [r1, #0]
 800624c:	0635      	lsls	r5, r6, #24
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	d501      	bpl.n	8006256 <_printf_i+0x1ce>
 8006252:	6018      	str	r0, [r3, #0]
 8006254:	e002      	b.n	800625c <_printf_i+0x1d4>
 8006256:	0671      	lsls	r1, r6, #25
 8006258:	d5fb      	bpl.n	8006252 <_printf_i+0x1ca>
 800625a:	8018      	strh	r0, [r3, #0]
 800625c:	2300      	movs	r3, #0
 800625e:	4616      	mov	r6, r2
 8006260:	6123      	str	r3, [r4, #16]
 8006262:	e7ba      	b.n	80061da <_printf_i+0x152>
 8006264:	680b      	ldr	r3, [r1, #0]
 8006266:	1d1a      	adds	r2, r3, #4
 8006268:	600a      	str	r2, [r1, #0]
 800626a:	681e      	ldr	r6, [r3, #0]
 800626c:	2100      	movs	r1, #0
 800626e:	4630      	mov	r0, r6
 8006270:	6862      	ldr	r2, [r4, #4]
 8006272:	f000 fee7 	bl	8007044 <memchr>
 8006276:	b108      	cbz	r0, 800627c <_printf_i+0x1f4>
 8006278:	1b80      	subs	r0, r0, r6
 800627a:	6060      	str	r0, [r4, #4]
 800627c:	6863      	ldr	r3, [r4, #4]
 800627e:	6123      	str	r3, [r4, #16]
 8006280:	2300      	movs	r3, #0
 8006282:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006286:	e7a8      	b.n	80061da <_printf_i+0x152>
 8006288:	4632      	mov	r2, r6
 800628a:	4649      	mov	r1, r9
 800628c:	4640      	mov	r0, r8
 800628e:	6923      	ldr	r3, [r4, #16]
 8006290:	47d0      	blx	sl
 8006292:	3001      	adds	r0, #1
 8006294:	d0ab      	beq.n	80061ee <_printf_i+0x166>
 8006296:	6823      	ldr	r3, [r4, #0]
 8006298:	079b      	lsls	r3, r3, #30
 800629a:	d413      	bmi.n	80062c4 <_printf_i+0x23c>
 800629c:	68e0      	ldr	r0, [r4, #12]
 800629e:	9b03      	ldr	r3, [sp, #12]
 80062a0:	4298      	cmp	r0, r3
 80062a2:	bfb8      	it	lt
 80062a4:	4618      	movlt	r0, r3
 80062a6:	e7a4      	b.n	80061f2 <_printf_i+0x16a>
 80062a8:	2301      	movs	r3, #1
 80062aa:	4632      	mov	r2, r6
 80062ac:	4649      	mov	r1, r9
 80062ae:	4640      	mov	r0, r8
 80062b0:	47d0      	blx	sl
 80062b2:	3001      	adds	r0, #1
 80062b4:	d09b      	beq.n	80061ee <_printf_i+0x166>
 80062b6:	3501      	adds	r5, #1
 80062b8:	68e3      	ldr	r3, [r4, #12]
 80062ba:	9903      	ldr	r1, [sp, #12]
 80062bc:	1a5b      	subs	r3, r3, r1
 80062be:	42ab      	cmp	r3, r5
 80062c0:	dcf2      	bgt.n	80062a8 <_printf_i+0x220>
 80062c2:	e7eb      	b.n	800629c <_printf_i+0x214>
 80062c4:	2500      	movs	r5, #0
 80062c6:	f104 0619 	add.w	r6, r4, #25
 80062ca:	e7f5      	b.n	80062b8 <_printf_i+0x230>
 80062cc:	0800881e 	.word	0x0800881e
 80062d0:	0800882f 	.word	0x0800882f

080062d4 <siprintf>:
 80062d4:	b40e      	push	{r1, r2, r3}
 80062d6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80062da:	b500      	push	{lr}
 80062dc:	b09c      	sub	sp, #112	; 0x70
 80062de:	ab1d      	add	r3, sp, #116	; 0x74
 80062e0:	9002      	str	r0, [sp, #8]
 80062e2:	9006      	str	r0, [sp, #24]
 80062e4:	9107      	str	r1, [sp, #28]
 80062e6:	9104      	str	r1, [sp, #16]
 80062e8:	4808      	ldr	r0, [pc, #32]	; (800630c <siprintf+0x38>)
 80062ea:	4909      	ldr	r1, [pc, #36]	; (8006310 <siprintf+0x3c>)
 80062ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80062f0:	9105      	str	r1, [sp, #20]
 80062f2:	6800      	ldr	r0, [r0, #0]
 80062f4:	a902      	add	r1, sp, #8
 80062f6:	9301      	str	r3, [sp, #4]
 80062f8:	f001 fb52 	bl	80079a0 <_svfiprintf_r>
 80062fc:	2200      	movs	r2, #0
 80062fe:	9b02      	ldr	r3, [sp, #8]
 8006300:	701a      	strb	r2, [r3, #0]
 8006302:	b01c      	add	sp, #112	; 0x70
 8006304:	f85d eb04 	ldr.w	lr, [sp], #4
 8006308:	b003      	add	sp, #12
 800630a:	4770      	bx	lr
 800630c:	20000010 	.word	0x20000010
 8006310:	ffff0208 	.word	0xffff0208

08006314 <strcat>:
 8006314:	4602      	mov	r2, r0
 8006316:	b510      	push	{r4, lr}
 8006318:	7814      	ldrb	r4, [r2, #0]
 800631a:	4613      	mov	r3, r2
 800631c:	3201      	adds	r2, #1
 800631e:	2c00      	cmp	r4, #0
 8006320:	d1fa      	bne.n	8006318 <strcat+0x4>
 8006322:	3b01      	subs	r3, #1
 8006324:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006328:	f803 2f01 	strb.w	r2, [r3, #1]!
 800632c:	2a00      	cmp	r2, #0
 800632e:	d1f9      	bne.n	8006324 <strcat+0x10>
 8006330:	bd10      	pop	{r4, pc}

08006332 <quorem>:
 8006332:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006336:	6903      	ldr	r3, [r0, #16]
 8006338:	690c      	ldr	r4, [r1, #16]
 800633a:	4607      	mov	r7, r0
 800633c:	42a3      	cmp	r3, r4
 800633e:	f2c0 8083 	blt.w	8006448 <quorem+0x116>
 8006342:	3c01      	subs	r4, #1
 8006344:	f100 0514 	add.w	r5, r0, #20
 8006348:	f101 0814 	add.w	r8, r1, #20
 800634c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006350:	9301      	str	r3, [sp, #4]
 8006352:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006356:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800635a:	3301      	adds	r3, #1
 800635c:	429a      	cmp	r2, r3
 800635e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006362:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006366:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800636a:	d332      	bcc.n	80063d2 <quorem+0xa0>
 800636c:	f04f 0e00 	mov.w	lr, #0
 8006370:	4640      	mov	r0, r8
 8006372:	46ac      	mov	ip, r5
 8006374:	46f2      	mov	sl, lr
 8006376:	f850 2b04 	ldr.w	r2, [r0], #4
 800637a:	b293      	uxth	r3, r2
 800637c:	fb06 e303 	mla	r3, r6, r3, lr
 8006380:	0c12      	lsrs	r2, r2, #16
 8006382:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006386:	fb06 e202 	mla	r2, r6, r2, lr
 800638a:	b29b      	uxth	r3, r3
 800638c:	ebaa 0303 	sub.w	r3, sl, r3
 8006390:	f8dc a000 	ldr.w	sl, [ip]
 8006394:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006398:	fa1f fa8a 	uxth.w	sl, sl
 800639c:	4453      	add	r3, sl
 800639e:	fa1f fa82 	uxth.w	sl, r2
 80063a2:	f8dc 2000 	ldr.w	r2, [ip]
 80063a6:	4581      	cmp	r9, r0
 80063a8:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80063ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80063ba:	f84c 3b04 	str.w	r3, [ip], #4
 80063be:	d2da      	bcs.n	8006376 <quorem+0x44>
 80063c0:	f855 300b 	ldr.w	r3, [r5, fp]
 80063c4:	b92b      	cbnz	r3, 80063d2 <quorem+0xa0>
 80063c6:	9b01      	ldr	r3, [sp, #4]
 80063c8:	3b04      	subs	r3, #4
 80063ca:	429d      	cmp	r5, r3
 80063cc:	461a      	mov	r2, r3
 80063ce:	d32f      	bcc.n	8006430 <quorem+0xfe>
 80063d0:	613c      	str	r4, [r7, #16]
 80063d2:	4638      	mov	r0, r7
 80063d4:	f001 f8cc 	bl	8007570 <__mcmp>
 80063d8:	2800      	cmp	r0, #0
 80063da:	db25      	blt.n	8006428 <quorem+0xf6>
 80063dc:	4628      	mov	r0, r5
 80063de:	f04f 0c00 	mov.w	ip, #0
 80063e2:	3601      	adds	r6, #1
 80063e4:	f858 1b04 	ldr.w	r1, [r8], #4
 80063e8:	f8d0 e000 	ldr.w	lr, [r0]
 80063ec:	b28b      	uxth	r3, r1
 80063ee:	ebac 0303 	sub.w	r3, ip, r3
 80063f2:	fa1f f28e 	uxth.w	r2, lr
 80063f6:	4413      	add	r3, r2
 80063f8:	0c0a      	lsrs	r2, r1, #16
 80063fa:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80063fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006402:	b29b      	uxth	r3, r3
 8006404:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006408:	45c1      	cmp	r9, r8
 800640a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800640e:	f840 3b04 	str.w	r3, [r0], #4
 8006412:	d2e7      	bcs.n	80063e4 <quorem+0xb2>
 8006414:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006418:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800641c:	b922      	cbnz	r2, 8006428 <quorem+0xf6>
 800641e:	3b04      	subs	r3, #4
 8006420:	429d      	cmp	r5, r3
 8006422:	461a      	mov	r2, r3
 8006424:	d30a      	bcc.n	800643c <quorem+0x10a>
 8006426:	613c      	str	r4, [r7, #16]
 8006428:	4630      	mov	r0, r6
 800642a:	b003      	add	sp, #12
 800642c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006430:	6812      	ldr	r2, [r2, #0]
 8006432:	3b04      	subs	r3, #4
 8006434:	2a00      	cmp	r2, #0
 8006436:	d1cb      	bne.n	80063d0 <quorem+0x9e>
 8006438:	3c01      	subs	r4, #1
 800643a:	e7c6      	b.n	80063ca <quorem+0x98>
 800643c:	6812      	ldr	r2, [r2, #0]
 800643e:	3b04      	subs	r3, #4
 8006440:	2a00      	cmp	r2, #0
 8006442:	d1f0      	bne.n	8006426 <quorem+0xf4>
 8006444:	3c01      	subs	r4, #1
 8006446:	e7eb      	b.n	8006420 <quorem+0xee>
 8006448:	2000      	movs	r0, #0
 800644a:	e7ee      	b.n	800642a <quorem+0xf8>
 800644c:	0000      	movs	r0, r0
	...

08006450 <_dtoa_r>:
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	4616      	mov	r6, r2
 8006456:	461f      	mov	r7, r3
 8006458:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800645a:	b099      	sub	sp, #100	; 0x64
 800645c:	4605      	mov	r5, r0
 800645e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006462:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006466:	b974      	cbnz	r4, 8006486 <_dtoa_r+0x36>
 8006468:	2010      	movs	r0, #16
 800646a:	f000 fde3 	bl	8007034 <malloc>
 800646e:	4602      	mov	r2, r0
 8006470:	6268      	str	r0, [r5, #36]	; 0x24
 8006472:	b920      	cbnz	r0, 800647e <_dtoa_r+0x2e>
 8006474:	21ea      	movs	r1, #234	; 0xea
 8006476:	4bae      	ldr	r3, [pc, #696]	; (8006730 <_dtoa_r+0x2e0>)
 8006478:	48ae      	ldr	r0, [pc, #696]	; (8006734 <_dtoa_r+0x2e4>)
 800647a:	f001 fba1 	bl	8007bc0 <__assert_func>
 800647e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006482:	6004      	str	r4, [r0, #0]
 8006484:	60c4      	str	r4, [r0, #12]
 8006486:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006488:	6819      	ldr	r1, [r3, #0]
 800648a:	b151      	cbz	r1, 80064a2 <_dtoa_r+0x52>
 800648c:	685a      	ldr	r2, [r3, #4]
 800648e:	2301      	movs	r3, #1
 8006490:	4093      	lsls	r3, r2
 8006492:	604a      	str	r2, [r1, #4]
 8006494:	608b      	str	r3, [r1, #8]
 8006496:	4628      	mov	r0, r5
 8006498:	f000 fe30 	bl	80070fc <_Bfree>
 800649c:	2200      	movs	r2, #0
 800649e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80064a0:	601a      	str	r2, [r3, #0]
 80064a2:	1e3b      	subs	r3, r7, #0
 80064a4:	bfaf      	iteee	ge
 80064a6:	2300      	movge	r3, #0
 80064a8:	2201      	movlt	r2, #1
 80064aa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80064ae:	9305      	strlt	r3, [sp, #20]
 80064b0:	bfa8      	it	ge
 80064b2:	f8c8 3000 	strge.w	r3, [r8]
 80064b6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80064ba:	4b9f      	ldr	r3, [pc, #636]	; (8006738 <_dtoa_r+0x2e8>)
 80064bc:	bfb8      	it	lt
 80064be:	f8c8 2000 	strlt.w	r2, [r8]
 80064c2:	ea33 0309 	bics.w	r3, r3, r9
 80064c6:	d119      	bne.n	80064fc <_dtoa_r+0xac>
 80064c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80064cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80064d4:	4333      	orrs	r3, r6
 80064d6:	f000 8580 	beq.w	8006fda <_dtoa_r+0xb8a>
 80064da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80064dc:	b953      	cbnz	r3, 80064f4 <_dtoa_r+0xa4>
 80064de:	4b97      	ldr	r3, [pc, #604]	; (800673c <_dtoa_r+0x2ec>)
 80064e0:	e022      	b.n	8006528 <_dtoa_r+0xd8>
 80064e2:	4b97      	ldr	r3, [pc, #604]	; (8006740 <_dtoa_r+0x2f0>)
 80064e4:	9308      	str	r3, [sp, #32]
 80064e6:	3308      	adds	r3, #8
 80064e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80064ea:	6013      	str	r3, [r2, #0]
 80064ec:	9808      	ldr	r0, [sp, #32]
 80064ee:	b019      	add	sp, #100	; 0x64
 80064f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064f4:	4b91      	ldr	r3, [pc, #580]	; (800673c <_dtoa_r+0x2ec>)
 80064f6:	9308      	str	r3, [sp, #32]
 80064f8:	3303      	adds	r3, #3
 80064fa:	e7f5      	b.n	80064e8 <_dtoa_r+0x98>
 80064fc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006500:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006504:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006508:	2200      	movs	r2, #0
 800650a:	2300      	movs	r3, #0
 800650c:	f7fa fa64 	bl	80009d8 <__aeabi_dcmpeq>
 8006510:	4680      	mov	r8, r0
 8006512:	b158      	cbz	r0, 800652c <_dtoa_r+0xdc>
 8006514:	2301      	movs	r3, #1
 8006516:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006518:	6013      	str	r3, [r2, #0]
 800651a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800651c:	2b00      	cmp	r3, #0
 800651e:	f000 8559 	beq.w	8006fd4 <_dtoa_r+0xb84>
 8006522:	4888      	ldr	r0, [pc, #544]	; (8006744 <_dtoa_r+0x2f4>)
 8006524:	6018      	str	r0, [r3, #0]
 8006526:	1e43      	subs	r3, r0, #1
 8006528:	9308      	str	r3, [sp, #32]
 800652a:	e7df      	b.n	80064ec <_dtoa_r+0x9c>
 800652c:	ab16      	add	r3, sp, #88	; 0x58
 800652e:	9301      	str	r3, [sp, #4]
 8006530:	ab17      	add	r3, sp, #92	; 0x5c
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	4628      	mov	r0, r5
 8006536:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800653a:	f001 f8c5 	bl	80076c8 <__d2b>
 800653e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006542:	4682      	mov	sl, r0
 8006544:	2c00      	cmp	r4, #0
 8006546:	d07e      	beq.n	8006646 <_dtoa_r+0x1f6>
 8006548:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800654c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800654e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006552:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006556:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800655a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800655e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006562:	2200      	movs	r2, #0
 8006564:	4b78      	ldr	r3, [pc, #480]	; (8006748 <_dtoa_r+0x2f8>)
 8006566:	f7f9 fe17 	bl	8000198 <__aeabi_dsub>
 800656a:	a36b      	add	r3, pc, #428	; (adr r3, 8006718 <_dtoa_r+0x2c8>)
 800656c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006570:	f7f9 ffca 	bl	8000508 <__aeabi_dmul>
 8006574:	a36a      	add	r3, pc, #424	; (adr r3, 8006720 <_dtoa_r+0x2d0>)
 8006576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800657a:	f7f9 fe0f 	bl	800019c <__adddf3>
 800657e:	4606      	mov	r6, r0
 8006580:	4620      	mov	r0, r4
 8006582:	460f      	mov	r7, r1
 8006584:	f7f9 ff56 	bl	8000434 <__aeabi_i2d>
 8006588:	a367      	add	r3, pc, #412	; (adr r3, 8006728 <_dtoa_r+0x2d8>)
 800658a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800658e:	f7f9 ffbb 	bl	8000508 <__aeabi_dmul>
 8006592:	4602      	mov	r2, r0
 8006594:	460b      	mov	r3, r1
 8006596:	4630      	mov	r0, r6
 8006598:	4639      	mov	r1, r7
 800659a:	f7f9 fdff 	bl	800019c <__adddf3>
 800659e:	4606      	mov	r6, r0
 80065a0:	460f      	mov	r7, r1
 80065a2:	f7fa fa61 	bl	8000a68 <__aeabi_d2iz>
 80065a6:	2200      	movs	r2, #0
 80065a8:	4681      	mov	r9, r0
 80065aa:	2300      	movs	r3, #0
 80065ac:	4630      	mov	r0, r6
 80065ae:	4639      	mov	r1, r7
 80065b0:	f7fa fa1c 	bl	80009ec <__aeabi_dcmplt>
 80065b4:	b148      	cbz	r0, 80065ca <_dtoa_r+0x17a>
 80065b6:	4648      	mov	r0, r9
 80065b8:	f7f9 ff3c 	bl	8000434 <__aeabi_i2d>
 80065bc:	4632      	mov	r2, r6
 80065be:	463b      	mov	r3, r7
 80065c0:	f7fa fa0a 	bl	80009d8 <__aeabi_dcmpeq>
 80065c4:	b908      	cbnz	r0, 80065ca <_dtoa_r+0x17a>
 80065c6:	f109 39ff 	add.w	r9, r9, #4294967295
 80065ca:	f1b9 0f16 	cmp.w	r9, #22
 80065ce:	d857      	bhi.n	8006680 <_dtoa_r+0x230>
 80065d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065d4:	4b5d      	ldr	r3, [pc, #372]	; (800674c <_dtoa_r+0x2fc>)
 80065d6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80065da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065de:	f7fa fa05 	bl	80009ec <__aeabi_dcmplt>
 80065e2:	2800      	cmp	r0, #0
 80065e4:	d04e      	beq.n	8006684 <_dtoa_r+0x234>
 80065e6:	2300      	movs	r3, #0
 80065e8:	f109 39ff 	add.w	r9, r9, #4294967295
 80065ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80065ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80065f0:	1b1c      	subs	r4, r3, r4
 80065f2:	1e63      	subs	r3, r4, #1
 80065f4:	9309      	str	r3, [sp, #36]	; 0x24
 80065f6:	bf49      	itett	mi
 80065f8:	f1c4 0301 	rsbmi	r3, r4, #1
 80065fc:	2300      	movpl	r3, #0
 80065fe:	9306      	strmi	r3, [sp, #24]
 8006600:	2300      	movmi	r3, #0
 8006602:	bf54      	ite	pl
 8006604:	9306      	strpl	r3, [sp, #24]
 8006606:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006608:	f1b9 0f00 	cmp.w	r9, #0
 800660c:	db3c      	blt.n	8006688 <_dtoa_r+0x238>
 800660e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006610:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006614:	444b      	add	r3, r9
 8006616:	9309      	str	r3, [sp, #36]	; 0x24
 8006618:	2300      	movs	r3, #0
 800661a:	930a      	str	r3, [sp, #40]	; 0x28
 800661c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800661e:	2b09      	cmp	r3, #9
 8006620:	d86c      	bhi.n	80066fc <_dtoa_r+0x2ac>
 8006622:	2b05      	cmp	r3, #5
 8006624:	bfc4      	itt	gt
 8006626:	3b04      	subgt	r3, #4
 8006628:	9322      	strgt	r3, [sp, #136]	; 0x88
 800662a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800662c:	bfc8      	it	gt
 800662e:	2400      	movgt	r4, #0
 8006630:	f1a3 0302 	sub.w	r3, r3, #2
 8006634:	bfd8      	it	le
 8006636:	2401      	movle	r4, #1
 8006638:	2b03      	cmp	r3, #3
 800663a:	f200 808b 	bhi.w	8006754 <_dtoa_r+0x304>
 800663e:	e8df f003 	tbb	[pc, r3]
 8006642:	4f2d      	.short	0x4f2d
 8006644:	5b4d      	.short	0x5b4d
 8006646:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800664a:	441c      	add	r4, r3
 800664c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006650:	2b20      	cmp	r3, #32
 8006652:	bfc3      	ittte	gt
 8006654:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006658:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800665c:	fa09 f303 	lslgt.w	r3, r9, r3
 8006660:	f1c3 0320 	rsble	r3, r3, #32
 8006664:	bfc6      	itte	gt
 8006666:	fa26 f000 	lsrgt.w	r0, r6, r0
 800666a:	4318      	orrgt	r0, r3
 800666c:	fa06 f003 	lslle.w	r0, r6, r3
 8006670:	f7f9 fed0 	bl	8000414 <__aeabi_ui2d>
 8006674:	2301      	movs	r3, #1
 8006676:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800667a:	3c01      	subs	r4, #1
 800667c:	9313      	str	r3, [sp, #76]	; 0x4c
 800667e:	e770      	b.n	8006562 <_dtoa_r+0x112>
 8006680:	2301      	movs	r3, #1
 8006682:	e7b3      	b.n	80065ec <_dtoa_r+0x19c>
 8006684:	900f      	str	r0, [sp, #60]	; 0x3c
 8006686:	e7b2      	b.n	80065ee <_dtoa_r+0x19e>
 8006688:	9b06      	ldr	r3, [sp, #24]
 800668a:	eba3 0309 	sub.w	r3, r3, r9
 800668e:	9306      	str	r3, [sp, #24]
 8006690:	f1c9 0300 	rsb	r3, r9, #0
 8006694:	930a      	str	r3, [sp, #40]	; 0x28
 8006696:	2300      	movs	r3, #0
 8006698:	930e      	str	r3, [sp, #56]	; 0x38
 800669a:	e7bf      	b.n	800661c <_dtoa_r+0x1cc>
 800669c:	2300      	movs	r3, #0
 800669e:	930b      	str	r3, [sp, #44]	; 0x2c
 80066a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	dc59      	bgt.n	800675a <_dtoa_r+0x30a>
 80066a6:	f04f 0b01 	mov.w	fp, #1
 80066aa:	465b      	mov	r3, fp
 80066ac:	f8cd b008 	str.w	fp, [sp, #8]
 80066b0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80066b4:	2200      	movs	r2, #0
 80066b6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80066b8:	6042      	str	r2, [r0, #4]
 80066ba:	2204      	movs	r2, #4
 80066bc:	f102 0614 	add.w	r6, r2, #20
 80066c0:	429e      	cmp	r6, r3
 80066c2:	6841      	ldr	r1, [r0, #4]
 80066c4:	d94f      	bls.n	8006766 <_dtoa_r+0x316>
 80066c6:	4628      	mov	r0, r5
 80066c8:	f000 fcd8 	bl	800707c <_Balloc>
 80066cc:	9008      	str	r0, [sp, #32]
 80066ce:	2800      	cmp	r0, #0
 80066d0:	d14d      	bne.n	800676e <_dtoa_r+0x31e>
 80066d2:	4602      	mov	r2, r0
 80066d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80066d8:	4b1d      	ldr	r3, [pc, #116]	; (8006750 <_dtoa_r+0x300>)
 80066da:	e6cd      	b.n	8006478 <_dtoa_r+0x28>
 80066dc:	2301      	movs	r3, #1
 80066de:	e7de      	b.n	800669e <_dtoa_r+0x24e>
 80066e0:	2300      	movs	r3, #0
 80066e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80066e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80066e6:	eb09 0b03 	add.w	fp, r9, r3
 80066ea:	f10b 0301 	add.w	r3, fp, #1
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	9302      	str	r3, [sp, #8]
 80066f2:	bfb8      	it	lt
 80066f4:	2301      	movlt	r3, #1
 80066f6:	e7dd      	b.n	80066b4 <_dtoa_r+0x264>
 80066f8:	2301      	movs	r3, #1
 80066fa:	e7f2      	b.n	80066e2 <_dtoa_r+0x292>
 80066fc:	2401      	movs	r4, #1
 80066fe:	2300      	movs	r3, #0
 8006700:	940b      	str	r4, [sp, #44]	; 0x2c
 8006702:	9322      	str	r3, [sp, #136]	; 0x88
 8006704:	f04f 3bff 	mov.w	fp, #4294967295
 8006708:	2200      	movs	r2, #0
 800670a:	2312      	movs	r3, #18
 800670c:	f8cd b008 	str.w	fp, [sp, #8]
 8006710:	9223      	str	r2, [sp, #140]	; 0x8c
 8006712:	e7cf      	b.n	80066b4 <_dtoa_r+0x264>
 8006714:	f3af 8000 	nop.w
 8006718:	636f4361 	.word	0x636f4361
 800671c:	3fd287a7 	.word	0x3fd287a7
 8006720:	8b60c8b3 	.word	0x8b60c8b3
 8006724:	3fc68a28 	.word	0x3fc68a28
 8006728:	509f79fb 	.word	0x509f79fb
 800672c:	3fd34413 	.word	0x3fd34413
 8006730:	0800884d 	.word	0x0800884d
 8006734:	08008864 	.word	0x08008864
 8006738:	7ff00000 	.word	0x7ff00000
 800673c:	08008849 	.word	0x08008849
 8006740:	08008840 	.word	0x08008840
 8006744:	0800881d 	.word	0x0800881d
 8006748:	3ff80000 	.word	0x3ff80000
 800674c:	08008960 	.word	0x08008960
 8006750:	080088c3 	.word	0x080088c3
 8006754:	2301      	movs	r3, #1
 8006756:	930b      	str	r3, [sp, #44]	; 0x2c
 8006758:	e7d4      	b.n	8006704 <_dtoa_r+0x2b4>
 800675a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800675e:	465b      	mov	r3, fp
 8006760:	f8cd b008 	str.w	fp, [sp, #8]
 8006764:	e7a6      	b.n	80066b4 <_dtoa_r+0x264>
 8006766:	3101      	adds	r1, #1
 8006768:	6041      	str	r1, [r0, #4]
 800676a:	0052      	lsls	r2, r2, #1
 800676c:	e7a6      	b.n	80066bc <_dtoa_r+0x26c>
 800676e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006770:	9a08      	ldr	r2, [sp, #32]
 8006772:	601a      	str	r2, [r3, #0]
 8006774:	9b02      	ldr	r3, [sp, #8]
 8006776:	2b0e      	cmp	r3, #14
 8006778:	f200 80a8 	bhi.w	80068cc <_dtoa_r+0x47c>
 800677c:	2c00      	cmp	r4, #0
 800677e:	f000 80a5 	beq.w	80068cc <_dtoa_r+0x47c>
 8006782:	f1b9 0f00 	cmp.w	r9, #0
 8006786:	dd34      	ble.n	80067f2 <_dtoa_r+0x3a2>
 8006788:	4a9a      	ldr	r2, [pc, #616]	; (80069f4 <_dtoa_r+0x5a4>)
 800678a:	f009 030f 	and.w	r3, r9, #15
 800678e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006792:	f419 7f80 	tst.w	r9, #256	; 0x100
 8006796:	e9d3 3400 	ldrd	r3, r4, [r3]
 800679a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800679e:	ea4f 1429 	mov.w	r4, r9, asr #4
 80067a2:	d016      	beq.n	80067d2 <_dtoa_r+0x382>
 80067a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067a8:	4b93      	ldr	r3, [pc, #588]	; (80069f8 <_dtoa_r+0x5a8>)
 80067aa:	2703      	movs	r7, #3
 80067ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80067b0:	f7f9 ffd4 	bl	800075c <__aeabi_ddiv>
 80067b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067b8:	f004 040f 	and.w	r4, r4, #15
 80067bc:	4e8e      	ldr	r6, [pc, #568]	; (80069f8 <_dtoa_r+0x5a8>)
 80067be:	b954      	cbnz	r4, 80067d6 <_dtoa_r+0x386>
 80067c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067c8:	f7f9 ffc8 	bl	800075c <__aeabi_ddiv>
 80067cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067d0:	e029      	b.n	8006826 <_dtoa_r+0x3d6>
 80067d2:	2702      	movs	r7, #2
 80067d4:	e7f2      	b.n	80067bc <_dtoa_r+0x36c>
 80067d6:	07e1      	lsls	r1, r4, #31
 80067d8:	d508      	bpl.n	80067ec <_dtoa_r+0x39c>
 80067da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067de:	e9d6 2300 	ldrd	r2, r3, [r6]
 80067e2:	f7f9 fe91 	bl	8000508 <__aeabi_dmul>
 80067e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80067ea:	3701      	adds	r7, #1
 80067ec:	1064      	asrs	r4, r4, #1
 80067ee:	3608      	adds	r6, #8
 80067f0:	e7e5      	b.n	80067be <_dtoa_r+0x36e>
 80067f2:	f000 80a5 	beq.w	8006940 <_dtoa_r+0x4f0>
 80067f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80067fa:	f1c9 0400 	rsb	r4, r9, #0
 80067fe:	4b7d      	ldr	r3, [pc, #500]	; (80069f4 <_dtoa_r+0x5a4>)
 8006800:	f004 020f 	and.w	r2, r4, #15
 8006804:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800680c:	f7f9 fe7c 	bl	8000508 <__aeabi_dmul>
 8006810:	2702      	movs	r7, #2
 8006812:	2300      	movs	r3, #0
 8006814:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006818:	4e77      	ldr	r6, [pc, #476]	; (80069f8 <_dtoa_r+0x5a8>)
 800681a:	1124      	asrs	r4, r4, #4
 800681c:	2c00      	cmp	r4, #0
 800681e:	f040 8084 	bne.w	800692a <_dtoa_r+0x4da>
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1d2      	bne.n	80067cc <_dtoa_r+0x37c>
 8006826:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 808b 	beq.w	8006944 <_dtoa_r+0x4f4>
 800682e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006832:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006836:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800683a:	2200      	movs	r2, #0
 800683c:	4b6f      	ldr	r3, [pc, #444]	; (80069fc <_dtoa_r+0x5ac>)
 800683e:	f7fa f8d5 	bl	80009ec <__aeabi_dcmplt>
 8006842:	2800      	cmp	r0, #0
 8006844:	d07e      	beq.n	8006944 <_dtoa_r+0x4f4>
 8006846:	9b02      	ldr	r3, [sp, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d07b      	beq.n	8006944 <_dtoa_r+0x4f4>
 800684c:	f1bb 0f00 	cmp.w	fp, #0
 8006850:	dd38      	ble.n	80068c4 <_dtoa_r+0x474>
 8006852:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006856:	2200      	movs	r2, #0
 8006858:	4b69      	ldr	r3, [pc, #420]	; (8006a00 <_dtoa_r+0x5b0>)
 800685a:	f7f9 fe55 	bl	8000508 <__aeabi_dmul>
 800685e:	465c      	mov	r4, fp
 8006860:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006864:	f109 38ff 	add.w	r8, r9, #4294967295
 8006868:	3701      	adds	r7, #1
 800686a:	4638      	mov	r0, r7
 800686c:	f7f9 fde2 	bl	8000434 <__aeabi_i2d>
 8006870:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006874:	f7f9 fe48 	bl	8000508 <__aeabi_dmul>
 8006878:	2200      	movs	r2, #0
 800687a:	4b62      	ldr	r3, [pc, #392]	; (8006a04 <_dtoa_r+0x5b4>)
 800687c:	f7f9 fc8e 	bl	800019c <__adddf3>
 8006880:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006884:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006888:	9611      	str	r6, [sp, #68]	; 0x44
 800688a:	2c00      	cmp	r4, #0
 800688c:	d15d      	bne.n	800694a <_dtoa_r+0x4fa>
 800688e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006892:	2200      	movs	r2, #0
 8006894:	4b5c      	ldr	r3, [pc, #368]	; (8006a08 <_dtoa_r+0x5b8>)
 8006896:	f7f9 fc7f 	bl	8000198 <__aeabi_dsub>
 800689a:	4602      	mov	r2, r0
 800689c:	460b      	mov	r3, r1
 800689e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80068a2:	4633      	mov	r3, r6
 80068a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80068a6:	f7fa f8bf 	bl	8000a28 <__aeabi_dcmpgt>
 80068aa:	2800      	cmp	r0, #0
 80068ac:	f040 829e 	bne.w	8006dec <_dtoa_r+0x99c>
 80068b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80068b6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80068ba:	f7fa f897 	bl	80009ec <__aeabi_dcmplt>
 80068be:	2800      	cmp	r0, #0
 80068c0:	f040 8292 	bne.w	8006de8 <_dtoa_r+0x998>
 80068c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80068c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80068cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f2c0 8153 	blt.w	8006b7a <_dtoa_r+0x72a>
 80068d4:	f1b9 0f0e 	cmp.w	r9, #14
 80068d8:	f300 814f 	bgt.w	8006b7a <_dtoa_r+0x72a>
 80068dc:	4b45      	ldr	r3, [pc, #276]	; (80069f4 <_dtoa_r+0x5a4>)
 80068de:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80068e2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80068e6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80068ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	f280 80db 	bge.w	8006aa8 <_dtoa_r+0x658>
 80068f2:	9b02      	ldr	r3, [sp, #8]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	f300 80d7 	bgt.w	8006aa8 <_dtoa_r+0x658>
 80068fa:	f040 8274 	bne.w	8006de6 <_dtoa_r+0x996>
 80068fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006902:	2200      	movs	r2, #0
 8006904:	4b40      	ldr	r3, [pc, #256]	; (8006a08 <_dtoa_r+0x5b8>)
 8006906:	f7f9 fdff 	bl	8000508 <__aeabi_dmul>
 800690a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800690e:	f7fa f881 	bl	8000a14 <__aeabi_dcmpge>
 8006912:	9c02      	ldr	r4, [sp, #8]
 8006914:	4626      	mov	r6, r4
 8006916:	2800      	cmp	r0, #0
 8006918:	f040 824a 	bne.w	8006db0 <_dtoa_r+0x960>
 800691c:	2331      	movs	r3, #49	; 0x31
 800691e:	9f08      	ldr	r7, [sp, #32]
 8006920:	f109 0901 	add.w	r9, r9, #1
 8006924:	f807 3b01 	strb.w	r3, [r7], #1
 8006928:	e246      	b.n	8006db8 <_dtoa_r+0x968>
 800692a:	07e2      	lsls	r2, r4, #31
 800692c:	d505      	bpl.n	800693a <_dtoa_r+0x4ea>
 800692e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006932:	f7f9 fde9 	bl	8000508 <__aeabi_dmul>
 8006936:	2301      	movs	r3, #1
 8006938:	3701      	adds	r7, #1
 800693a:	1064      	asrs	r4, r4, #1
 800693c:	3608      	adds	r6, #8
 800693e:	e76d      	b.n	800681c <_dtoa_r+0x3cc>
 8006940:	2702      	movs	r7, #2
 8006942:	e770      	b.n	8006826 <_dtoa_r+0x3d6>
 8006944:	46c8      	mov	r8, r9
 8006946:	9c02      	ldr	r4, [sp, #8]
 8006948:	e78f      	b.n	800686a <_dtoa_r+0x41a>
 800694a:	9908      	ldr	r1, [sp, #32]
 800694c:	4b29      	ldr	r3, [pc, #164]	; (80069f4 <_dtoa_r+0x5a4>)
 800694e:	4421      	add	r1, r4
 8006950:	9112      	str	r1, [sp, #72]	; 0x48
 8006952:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006954:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006958:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800695c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006960:	2900      	cmp	r1, #0
 8006962:	d055      	beq.n	8006a10 <_dtoa_r+0x5c0>
 8006964:	2000      	movs	r0, #0
 8006966:	4929      	ldr	r1, [pc, #164]	; (8006a0c <_dtoa_r+0x5bc>)
 8006968:	f7f9 fef8 	bl	800075c <__aeabi_ddiv>
 800696c:	463b      	mov	r3, r7
 800696e:	4632      	mov	r2, r6
 8006970:	f7f9 fc12 	bl	8000198 <__aeabi_dsub>
 8006974:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006978:	9f08      	ldr	r7, [sp, #32]
 800697a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800697e:	f7fa f873 	bl	8000a68 <__aeabi_d2iz>
 8006982:	4604      	mov	r4, r0
 8006984:	f7f9 fd56 	bl	8000434 <__aeabi_i2d>
 8006988:	4602      	mov	r2, r0
 800698a:	460b      	mov	r3, r1
 800698c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006990:	f7f9 fc02 	bl	8000198 <__aeabi_dsub>
 8006994:	4602      	mov	r2, r0
 8006996:	460b      	mov	r3, r1
 8006998:	3430      	adds	r4, #48	; 0x30
 800699a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800699e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069a2:	f807 4b01 	strb.w	r4, [r7], #1
 80069a6:	f7fa f821 	bl	80009ec <__aeabi_dcmplt>
 80069aa:	2800      	cmp	r0, #0
 80069ac:	d174      	bne.n	8006a98 <_dtoa_r+0x648>
 80069ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069b2:	2000      	movs	r0, #0
 80069b4:	4911      	ldr	r1, [pc, #68]	; (80069fc <_dtoa_r+0x5ac>)
 80069b6:	f7f9 fbef 	bl	8000198 <__aeabi_dsub>
 80069ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80069be:	f7fa f815 	bl	80009ec <__aeabi_dcmplt>
 80069c2:	2800      	cmp	r0, #0
 80069c4:	f040 80b6 	bne.w	8006b34 <_dtoa_r+0x6e4>
 80069c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80069ca:	429f      	cmp	r7, r3
 80069cc:	f43f af7a 	beq.w	80068c4 <_dtoa_r+0x474>
 80069d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80069d4:	2200      	movs	r2, #0
 80069d6:	4b0a      	ldr	r3, [pc, #40]	; (8006a00 <_dtoa_r+0x5b0>)
 80069d8:	f7f9 fd96 	bl	8000508 <__aeabi_dmul>
 80069dc:	2200      	movs	r2, #0
 80069de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80069e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069e6:	4b06      	ldr	r3, [pc, #24]	; (8006a00 <_dtoa_r+0x5b0>)
 80069e8:	f7f9 fd8e 	bl	8000508 <__aeabi_dmul>
 80069ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069f0:	e7c3      	b.n	800697a <_dtoa_r+0x52a>
 80069f2:	bf00      	nop
 80069f4:	08008960 	.word	0x08008960
 80069f8:	08008938 	.word	0x08008938
 80069fc:	3ff00000 	.word	0x3ff00000
 8006a00:	40240000 	.word	0x40240000
 8006a04:	401c0000 	.word	0x401c0000
 8006a08:	40140000 	.word	0x40140000
 8006a0c:	3fe00000 	.word	0x3fe00000
 8006a10:	4630      	mov	r0, r6
 8006a12:	4639      	mov	r1, r7
 8006a14:	f7f9 fd78 	bl	8000508 <__aeabi_dmul>
 8006a18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a1e:	9c08      	ldr	r4, [sp, #32]
 8006a20:	9314      	str	r3, [sp, #80]	; 0x50
 8006a22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a26:	f7fa f81f 	bl	8000a68 <__aeabi_d2iz>
 8006a2a:	9015      	str	r0, [sp, #84]	; 0x54
 8006a2c:	f7f9 fd02 	bl	8000434 <__aeabi_i2d>
 8006a30:	4602      	mov	r2, r0
 8006a32:	460b      	mov	r3, r1
 8006a34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a38:	f7f9 fbae 	bl	8000198 <__aeabi_dsub>
 8006a3c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a3e:	4606      	mov	r6, r0
 8006a40:	3330      	adds	r3, #48	; 0x30
 8006a42:	f804 3b01 	strb.w	r3, [r4], #1
 8006a46:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a48:	460f      	mov	r7, r1
 8006a4a:	429c      	cmp	r4, r3
 8006a4c:	f04f 0200 	mov.w	r2, #0
 8006a50:	d124      	bne.n	8006a9c <_dtoa_r+0x64c>
 8006a52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a56:	4bb3      	ldr	r3, [pc, #716]	; (8006d24 <_dtoa_r+0x8d4>)
 8006a58:	f7f9 fba0 	bl	800019c <__adddf3>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	460b      	mov	r3, r1
 8006a60:	4630      	mov	r0, r6
 8006a62:	4639      	mov	r1, r7
 8006a64:	f7f9 ffe0 	bl	8000a28 <__aeabi_dcmpgt>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d162      	bne.n	8006b32 <_dtoa_r+0x6e2>
 8006a6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a70:	2000      	movs	r0, #0
 8006a72:	49ac      	ldr	r1, [pc, #688]	; (8006d24 <_dtoa_r+0x8d4>)
 8006a74:	f7f9 fb90 	bl	8000198 <__aeabi_dsub>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	4630      	mov	r0, r6
 8006a7e:	4639      	mov	r1, r7
 8006a80:	f7f9 ffb4 	bl	80009ec <__aeabi_dcmplt>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	f43f af1d 	beq.w	80068c4 <_dtoa_r+0x474>
 8006a8a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006a8c:	1e7b      	subs	r3, r7, #1
 8006a8e:	9314      	str	r3, [sp, #80]	; 0x50
 8006a90:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006a94:	2b30      	cmp	r3, #48	; 0x30
 8006a96:	d0f8      	beq.n	8006a8a <_dtoa_r+0x63a>
 8006a98:	46c1      	mov	r9, r8
 8006a9a:	e03a      	b.n	8006b12 <_dtoa_r+0x6c2>
 8006a9c:	4ba2      	ldr	r3, [pc, #648]	; (8006d28 <_dtoa_r+0x8d8>)
 8006a9e:	f7f9 fd33 	bl	8000508 <__aeabi_dmul>
 8006aa2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006aa6:	e7bc      	b.n	8006a22 <_dtoa_r+0x5d2>
 8006aa8:	9f08      	ldr	r7, [sp, #32]
 8006aaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006aae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ab2:	f7f9 fe53 	bl	800075c <__aeabi_ddiv>
 8006ab6:	f7f9 ffd7 	bl	8000a68 <__aeabi_d2iz>
 8006aba:	4604      	mov	r4, r0
 8006abc:	f7f9 fcba 	bl	8000434 <__aeabi_i2d>
 8006ac0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ac4:	f7f9 fd20 	bl	8000508 <__aeabi_dmul>
 8006ac8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006acc:	460b      	mov	r3, r1
 8006ace:	4602      	mov	r2, r0
 8006ad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ad4:	f7f9 fb60 	bl	8000198 <__aeabi_dsub>
 8006ad8:	f807 6b01 	strb.w	r6, [r7], #1
 8006adc:	9e08      	ldr	r6, [sp, #32]
 8006ade:	9b02      	ldr	r3, [sp, #8]
 8006ae0:	1bbe      	subs	r6, r7, r6
 8006ae2:	42b3      	cmp	r3, r6
 8006ae4:	d13a      	bne.n	8006b5c <_dtoa_r+0x70c>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	460b      	mov	r3, r1
 8006aea:	f7f9 fb57 	bl	800019c <__adddf3>
 8006aee:	4602      	mov	r2, r0
 8006af0:	460b      	mov	r3, r1
 8006af2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006af6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006afa:	f7f9 ff95 	bl	8000a28 <__aeabi_dcmpgt>
 8006afe:	bb58      	cbnz	r0, 8006b58 <_dtoa_r+0x708>
 8006b00:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b08:	f7f9 ff66 	bl	80009d8 <__aeabi_dcmpeq>
 8006b0c:	b108      	cbz	r0, 8006b12 <_dtoa_r+0x6c2>
 8006b0e:	07e1      	lsls	r1, r4, #31
 8006b10:	d422      	bmi.n	8006b58 <_dtoa_r+0x708>
 8006b12:	4628      	mov	r0, r5
 8006b14:	4651      	mov	r1, sl
 8006b16:	f000 faf1 	bl	80070fc <_Bfree>
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	703b      	strb	r3, [r7, #0]
 8006b1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006b20:	f109 0001 	add.w	r0, r9, #1
 8006b24:	6018      	str	r0, [r3, #0]
 8006b26:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f43f acdf 	beq.w	80064ec <_dtoa_r+0x9c>
 8006b2e:	601f      	str	r7, [r3, #0]
 8006b30:	e4dc      	b.n	80064ec <_dtoa_r+0x9c>
 8006b32:	4627      	mov	r7, r4
 8006b34:	463b      	mov	r3, r7
 8006b36:	461f      	mov	r7, r3
 8006b38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b3c:	2a39      	cmp	r2, #57	; 0x39
 8006b3e:	d107      	bne.n	8006b50 <_dtoa_r+0x700>
 8006b40:	9a08      	ldr	r2, [sp, #32]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d1f7      	bne.n	8006b36 <_dtoa_r+0x6e6>
 8006b46:	2230      	movs	r2, #48	; 0x30
 8006b48:	9908      	ldr	r1, [sp, #32]
 8006b4a:	f108 0801 	add.w	r8, r8, #1
 8006b4e:	700a      	strb	r2, [r1, #0]
 8006b50:	781a      	ldrb	r2, [r3, #0]
 8006b52:	3201      	adds	r2, #1
 8006b54:	701a      	strb	r2, [r3, #0]
 8006b56:	e79f      	b.n	8006a98 <_dtoa_r+0x648>
 8006b58:	46c8      	mov	r8, r9
 8006b5a:	e7eb      	b.n	8006b34 <_dtoa_r+0x6e4>
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	4b72      	ldr	r3, [pc, #456]	; (8006d28 <_dtoa_r+0x8d8>)
 8006b60:	f7f9 fcd2 	bl	8000508 <__aeabi_dmul>
 8006b64:	4602      	mov	r2, r0
 8006b66:	460b      	mov	r3, r1
 8006b68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f7f9 ff32 	bl	80009d8 <__aeabi_dcmpeq>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	d098      	beq.n	8006aaa <_dtoa_r+0x65a>
 8006b78:	e7cb      	b.n	8006b12 <_dtoa_r+0x6c2>
 8006b7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006b7c:	2a00      	cmp	r2, #0
 8006b7e:	f000 80cd 	beq.w	8006d1c <_dtoa_r+0x8cc>
 8006b82:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006b84:	2a01      	cmp	r2, #1
 8006b86:	f300 80af 	bgt.w	8006ce8 <_dtoa_r+0x898>
 8006b8a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b8c:	2a00      	cmp	r2, #0
 8006b8e:	f000 80a7 	beq.w	8006ce0 <_dtoa_r+0x890>
 8006b92:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006b96:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006b98:	9f06      	ldr	r7, [sp, #24]
 8006b9a:	9a06      	ldr	r2, [sp, #24]
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	441a      	add	r2, r3
 8006ba0:	9206      	str	r2, [sp, #24]
 8006ba2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	441a      	add	r2, r3
 8006ba8:	9209      	str	r2, [sp, #36]	; 0x24
 8006baa:	f000 fb61 	bl	8007270 <__i2b>
 8006bae:	4606      	mov	r6, r0
 8006bb0:	2f00      	cmp	r7, #0
 8006bb2:	dd0c      	ble.n	8006bce <_dtoa_r+0x77e>
 8006bb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	dd09      	ble.n	8006bce <_dtoa_r+0x77e>
 8006bba:	42bb      	cmp	r3, r7
 8006bbc:	bfa8      	it	ge
 8006bbe:	463b      	movge	r3, r7
 8006bc0:	9a06      	ldr	r2, [sp, #24]
 8006bc2:	1aff      	subs	r7, r7, r3
 8006bc4:	1ad2      	subs	r2, r2, r3
 8006bc6:	9206      	str	r2, [sp, #24]
 8006bc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bca:	1ad3      	subs	r3, r2, r3
 8006bcc:	9309      	str	r3, [sp, #36]	; 0x24
 8006bce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bd0:	b1f3      	cbz	r3, 8006c10 <_dtoa_r+0x7c0>
 8006bd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f000 80a9 	beq.w	8006d2c <_dtoa_r+0x8dc>
 8006bda:	2c00      	cmp	r4, #0
 8006bdc:	dd10      	ble.n	8006c00 <_dtoa_r+0x7b0>
 8006bde:	4631      	mov	r1, r6
 8006be0:	4622      	mov	r2, r4
 8006be2:	4628      	mov	r0, r5
 8006be4:	f000 fbfe 	bl	80073e4 <__pow5mult>
 8006be8:	4652      	mov	r2, sl
 8006bea:	4601      	mov	r1, r0
 8006bec:	4606      	mov	r6, r0
 8006bee:	4628      	mov	r0, r5
 8006bf0:	f000 fb54 	bl	800729c <__multiply>
 8006bf4:	4680      	mov	r8, r0
 8006bf6:	4651      	mov	r1, sl
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	f000 fa7f 	bl	80070fc <_Bfree>
 8006bfe:	46c2      	mov	sl, r8
 8006c00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c02:	1b1a      	subs	r2, r3, r4
 8006c04:	d004      	beq.n	8006c10 <_dtoa_r+0x7c0>
 8006c06:	4651      	mov	r1, sl
 8006c08:	4628      	mov	r0, r5
 8006c0a:	f000 fbeb 	bl	80073e4 <__pow5mult>
 8006c0e:	4682      	mov	sl, r0
 8006c10:	2101      	movs	r1, #1
 8006c12:	4628      	mov	r0, r5
 8006c14:	f000 fb2c 	bl	8007270 <__i2b>
 8006c18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c1a:	4604      	mov	r4, r0
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	f340 8087 	ble.w	8006d30 <_dtoa_r+0x8e0>
 8006c22:	461a      	mov	r2, r3
 8006c24:	4601      	mov	r1, r0
 8006c26:	4628      	mov	r0, r5
 8006c28:	f000 fbdc 	bl	80073e4 <__pow5mult>
 8006c2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c2e:	4604      	mov	r4, r0
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	f340 8080 	ble.w	8006d36 <_dtoa_r+0x8e6>
 8006c36:	f04f 0800 	mov.w	r8, #0
 8006c3a:	6923      	ldr	r3, [r4, #16]
 8006c3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c40:	6918      	ldr	r0, [r3, #16]
 8006c42:	f000 fac7 	bl	80071d4 <__hi0bits>
 8006c46:	f1c0 0020 	rsb	r0, r0, #32
 8006c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c4c:	4418      	add	r0, r3
 8006c4e:	f010 001f 	ands.w	r0, r0, #31
 8006c52:	f000 8092 	beq.w	8006d7a <_dtoa_r+0x92a>
 8006c56:	f1c0 0320 	rsb	r3, r0, #32
 8006c5a:	2b04      	cmp	r3, #4
 8006c5c:	f340 808a 	ble.w	8006d74 <_dtoa_r+0x924>
 8006c60:	f1c0 001c 	rsb	r0, r0, #28
 8006c64:	9b06      	ldr	r3, [sp, #24]
 8006c66:	4407      	add	r7, r0
 8006c68:	4403      	add	r3, r0
 8006c6a:	9306      	str	r3, [sp, #24]
 8006c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c6e:	4403      	add	r3, r0
 8006c70:	9309      	str	r3, [sp, #36]	; 0x24
 8006c72:	9b06      	ldr	r3, [sp, #24]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	dd05      	ble.n	8006c84 <_dtoa_r+0x834>
 8006c78:	4651      	mov	r1, sl
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	4628      	mov	r0, r5
 8006c7e:	f000 fc0b 	bl	8007498 <__lshift>
 8006c82:	4682      	mov	sl, r0
 8006c84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	dd05      	ble.n	8006c96 <_dtoa_r+0x846>
 8006c8a:	4621      	mov	r1, r4
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	4628      	mov	r0, r5
 8006c90:	f000 fc02 	bl	8007498 <__lshift>
 8006c94:	4604      	mov	r4, r0
 8006c96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d070      	beq.n	8006d7e <_dtoa_r+0x92e>
 8006c9c:	4621      	mov	r1, r4
 8006c9e:	4650      	mov	r0, sl
 8006ca0:	f000 fc66 	bl	8007570 <__mcmp>
 8006ca4:	2800      	cmp	r0, #0
 8006ca6:	da6a      	bge.n	8006d7e <_dtoa_r+0x92e>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	4651      	mov	r1, sl
 8006cac:	220a      	movs	r2, #10
 8006cae:	4628      	mov	r0, r5
 8006cb0:	f000 fa46 	bl	8007140 <__multadd>
 8006cb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb6:	4682      	mov	sl, r0
 8006cb8:	f109 39ff 	add.w	r9, r9, #4294967295
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f000 8193 	beq.w	8006fe8 <_dtoa_r+0xb98>
 8006cc2:	4631      	mov	r1, r6
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	220a      	movs	r2, #10
 8006cc8:	4628      	mov	r0, r5
 8006cca:	f000 fa39 	bl	8007140 <__multadd>
 8006cce:	f1bb 0f00 	cmp.w	fp, #0
 8006cd2:	4606      	mov	r6, r0
 8006cd4:	f300 8093 	bgt.w	8006dfe <_dtoa_r+0x9ae>
 8006cd8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cda:	2b02      	cmp	r3, #2
 8006cdc:	dc57      	bgt.n	8006d8e <_dtoa_r+0x93e>
 8006cde:	e08e      	b.n	8006dfe <_dtoa_r+0x9ae>
 8006ce0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006ce2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ce6:	e756      	b.n	8006b96 <_dtoa_r+0x746>
 8006ce8:	9b02      	ldr	r3, [sp, #8]
 8006cea:	1e5c      	subs	r4, r3, #1
 8006cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cee:	42a3      	cmp	r3, r4
 8006cf0:	bfb7      	itett	lt
 8006cf2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006cf4:	1b1c      	subge	r4, r3, r4
 8006cf6:	1ae2      	sublt	r2, r4, r3
 8006cf8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006cfa:	bfbe      	ittt	lt
 8006cfc:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006cfe:	189b      	addlt	r3, r3, r2
 8006d00:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006d02:	9b02      	ldr	r3, [sp, #8]
 8006d04:	bfb8      	it	lt
 8006d06:	2400      	movlt	r4, #0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	bfbb      	ittet	lt
 8006d0c:	9b06      	ldrlt	r3, [sp, #24]
 8006d0e:	9a02      	ldrlt	r2, [sp, #8]
 8006d10:	9f06      	ldrge	r7, [sp, #24]
 8006d12:	1a9f      	sublt	r7, r3, r2
 8006d14:	bfac      	ite	ge
 8006d16:	9b02      	ldrge	r3, [sp, #8]
 8006d18:	2300      	movlt	r3, #0
 8006d1a:	e73e      	b.n	8006b9a <_dtoa_r+0x74a>
 8006d1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006d1e:	9f06      	ldr	r7, [sp, #24]
 8006d20:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006d22:	e745      	b.n	8006bb0 <_dtoa_r+0x760>
 8006d24:	3fe00000 	.word	0x3fe00000
 8006d28:	40240000 	.word	0x40240000
 8006d2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d2e:	e76a      	b.n	8006c06 <_dtoa_r+0x7b6>
 8006d30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	dc19      	bgt.n	8006d6a <_dtoa_r+0x91a>
 8006d36:	9b04      	ldr	r3, [sp, #16]
 8006d38:	b9bb      	cbnz	r3, 8006d6a <_dtoa_r+0x91a>
 8006d3a:	9b05      	ldr	r3, [sp, #20]
 8006d3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d40:	b99b      	cbnz	r3, 8006d6a <_dtoa_r+0x91a>
 8006d42:	9b05      	ldr	r3, [sp, #20]
 8006d44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d48:	0d1b      	lsrs	r3, r3, #20
 8006d4a:	051b      	lsls	r3, r3, #20
 8006d4c:	b183      	cbz	r3, 8006d70 <_dtoa_r+0x920>
 8006d4e:	f04f 0801 	mov.w	r8, #1
 8006d52:	9b06      	ldr	r3, [sp, #24]
 8006d54:	3301      	adds	r3, #1
 8006d56:	9306      	str	r3, [sp, #24]
 8006d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006d5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	f47f af6a 	bne.w	8006c3a <_dtoa_r+0x7ea>
 8006d66:	2001      	movs	r0, #1
 8006d68:	e76f      	b.n	8006c4a <_dtoa_r+0x7fa>
 8006d6a:	f04f 0800 	mov.w	r8, #0
 8006d6e:	e7f6      	b.n	8006d5e <_dtoa_r+0x90e>
 8006d70:	4698      	mov	r8, r3
 8006d72:	e7f4      	b.n	8006d5e <_dtoa_r+0x90e>
 8006d74:	f43f af7d 	beq.w	8006c72 <_dtoa_r+0x822>
 8006d78:	4618      	mov	r0, r3
 8006d7a:	301c      	adds	r0, #28
 8006d7c:	e772      	b.n	8006c64 <_dtoa_r+0x814>
 8006d7e:	9b02      	ldr	r3, [sp, #8]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	dc36      	bgt.n	8006df2 <_dtoa_r+0x9a2>
 8006d84:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	dd33      	ble.n	8006df2 <_dtoa_r+0x9a2>
 8006d8a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006d8e:	f1bb 0f00 	cmp.w	fp, #0
 8006d92:	d10d      	bne.n	8006db0 <_dtoa_r+0x960>
 8006d94:	4621      	mov	r1, r4
 8006d96:	465b      	mov	r3, fp
 8006d98:	2205      	movs	r2, #5
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	f000 f9d0 	bl	8007140 <__multadd>
 8006da0:	4601      	mov	r1, r0
 8006da2:	4604      	mov	r4, r0
 8006da4:	4650      	mov	r0, sl
 8006da6:	f000 fbe3 	bl	8007570 <__mcmp>
 8006daa:	2800      	cmp	r0, #0
 8006dac:	f73f adb6 	bgt.w	800691c <_dtoa_r+0x4cc>
 8006db0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006db2:	9f08      	ldr	r7, [sp, #32]
 8006db4:	ea6f 0903 	mvn.w	r9, r3
 8006db8:	f04f 0800 	mov.w	r8, #0
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f000 f99c 	bl	80070fc <_Bfree>
 8006dc4:	2e00      	cmp	r6, #0
 8006dc6:	f43f aea4 	beq.w	8006b12 <_dtoa_r+0x6c2>
 8006dca:	f1b8 0f00 	cmp.w	r8, #0
 8006dce:	d005      	beq.n	8006ddc <_dtoa_r+0x98c>
 8006dd0:	45b0      	cmp	r8, r6
 8006dd2:	d003      	beq.n	8006ddc <_dtoa_r+0x98c>
 8006dd4:	4641      	mov	r1, r8
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f000 f990 	bl	80070fc <_Bfree>
 8006ddc:	4631      	mov	r1, r6
 8006dde:	4628      	mov	r0, r5
 8006de0:	f000 f98c 	bl	80070fc <_Bfree>
 8006de4:	e695      	b.n	8006b12 <_dtoa_r+0x6c2>
 8006de6:	2400      	movs	r4, #0
 8006de8:	4626      	mov	r6, r4
 8006dea:	e7e1      	b.n	8006db0 <_dtoa_r+0x960>
 8006dec:	46c1      	mov	r9, r8
 8006dee:	4626      	mov	r6, r4
 8006df0:	e594      	b.n	800691c <_dtoa_r+0x4cc>
 8006df2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006df4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 80fc 	beq.w	8006ff6 <_dtoa_r+0xba6>
 8006dfe:	2f00      	cmp	r7, #0
 8006e00:	dd05      	ble.n	8006e0e <_dtoa_r+0x9be>
 8006e02:	4631      	mov	r1, r6
 8006e04:	463a      	mov	r2, r7
 8006e06:	4628      	mov	r0, r5
 8006e08:	f000 fb46 	bl	8007498 <__lshift>
 8006e0c:	4606      	mov	r6, r0
 8006e0e:	f1b8 0f00 	cmp.w	r8, #0
 8006e12:	d05c      	beq.n	8006ece <_dtoa_r+0xa7e>
 8006e14:	4628      	mov	r0, r5
 8006e16:	6871      	ldr	r1, [r6, #4]
 8006e18:	f000 f930 	bl	800707c <_Balloc>
 8006e1c:	4607      	mov	r7, r0
 8006e1e:	b928      	cbnz	r0, 8006e2c <_dtoa_r+0x9dc>
 8006e20:	4602      	mov	r2, r0
 8006e22:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006e26:	4b7e      	ldr	r3, [pc, #504]	; (8007020 <_dtoa_r+0xbd0>)
 8006e28:	f7ff bb26 	b.w	8006478 <_dtoa_r+0x28>
 8006e2c:	6932      	ldr	r2, [r6, #16]
 8006e2e:	f106 010c 	add.w	r1, r6, #12
 8006e32:	3202      	adds	r2, #2
 8006e34:	0092      	lsls	r2, r2, #2
 8006e36:	300c      	adds	r0, #12
 8006e38:	f000 f912 	bl	8007060 <memcpy>
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	4639      	mov	r1, r7
 8006e40:	4628      	mov	r0, r5
 8006e42:	f000 fb29 	bl	8007498 <__lshift>
 8006e46:	46b0      	mov	r8, r6
 8006e48:	4606      	mov	r6, r0
 8006e4a:	9b08      	ldr	r3, [sp, #32]
 8006e4c:	3301      	adds	r3, #1
 8006e4e:	9302      	str	r3, [sp, #8]
 8006e50:	9b08      	ldr	r3, [sp, #32]
 8006e52:	445b      	add	r3, fp
 8006e54:	930a      	str	r3, [sp, #40]	; 0x28
 8006e56:	9b04      	ldr	r3, [sp, #16]
 8006e58:	f003 0301 	and.w	r3, r3, #1
 8006e5c:	9309      	str	r3, [sp, #36]	; 0x24
 8006e5e:	9b02      	ldr	r3, [sp, #8]
 8006e60:	4621      	mov	r1, r4
 8006e62:	4650      	mov	r0, sl
 8006e64:	f103 3bff 	add.w	fp, r3, #4294967295
 8006e68:	f7ff fa63 	bl	8006332 <quorem>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	4641      	mov	r1, r8
 8006e70:	3330      	adds	r3, #48	; 0x30
 8006e72:	9004      	str	r0, [sp, #16]
 8006e74:	4650      	mov	r0, sl
 8006e76:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e78:	f000 fb7a 	bl	8007570 <__mcmp>
 8006e7c:	4632      	mov	r2, r6
 8006e7e:	9006      	str	r0, [sp, #24]
 8006e80:	4621      	mov	r1, r4
 8006e82:	4628      	mov	r0, r5
 8006e84:	f000 fb90 	bl	80075a8 <__mdiff>
 8006e88:	68c2      	ldr	r2, [r0, #12]
 8006e8a:	4607      	mov	r7, r0
 8006e8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e8e:	bb02      	cbnz	r2, 8006ed2 <_dtoa_r+0xa82>
 8006e90:	4601      	mov	r1, r0
 8006e92:	4650      	mov	r0, sl
 8006e94:	f000 fb6c 	bl	8007570 <__mcmp>
 8006e98:	4602      	mov	r2, r0
 8006e9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e9c:	4639      	mov	r1, r7
 8006e9e:	4628      	mov	r0, r5
 8006ea0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006ea4:	f000 f92a 	bl	80070fc <_Bfree>
 8006ea8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006eaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006eac:	9f02      	ldr	r7, [sp, #8]
 8006eae:	ea43 0102 	orr.w	r1, r3, r2
 8006eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eb4:	430b      	orrs	r3, r1
 8006eb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006eb8:	d10d      	bne.n	8006ed6 <_dtoa_r+0xa86>
 8006eba:	2b39      	cmp	r3, #57	; 0x39
 8006ebc:	d027      	beq.n	8006f0e <_dtoa_r+0xabe>
 8006ebe:	9a06      	ldr	r2, [sp, #24]
 8006ec0:	2a00      	cmp	r2, #0
 8006ec2:	dd01      	ble.n	8006ec8 <_dtoa_r+0xa78>
 8006ec4:	9b04      	ldr	r3, [sp, #16]
 8006ec6:	3331      	adds	r3, #49	; 0x31
 8006ec8:	f88b 3000 	strb.w	r3, [fp]
 8006ecc:	e776      	b.n	8006dbc <_dtoa_r+0x96c>
 8006ece:	4630      	mov	r0, r6
 8006ed0:	e7b9      	b.n	8006e46 <_dtoa_r+0x9f6>
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	e7e2      	b.n	8006e9c <_dtoa_r+0xa4c>
 8006ed6:	9906      	ldr	r1, [sp, #24]
 8006ed8:	2900      	cmp	r1, #0
 8006eda:	db04      	blt.n	8006ee6 <_dtoa_r+0xa96>
 8006edc:	9822      	ldr	r0, [sp, #136]	; 0x88
 8006ede:	4301      	orrs	r1, r0
 8006ee0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006ee2:	4301      	orrs	r1, r0
 8006ee4:	d120      	bne.n	8006f28 <_dtoa_r+0xad8>
 8006ee6:	2a00      	cmp	r2, #0
 8006ee8:	ddee      	ble.n	8006ec8 <_dtoa_r+0xa78>
 8006eea:	4651      	mov	r1, sl
 8006eec:	2201      	movs	r2, #1
 8006eee:	4628      	mov	r0, r5
 8006ef0:	9302      	str	r3, [sp, #8]
 8006ef2:	f000 fad1 	bl	8007498 <__lshift>
 8006ef6:	4621      	mov	r1, r4
 8006ef8:	4682      	mov	sl, r0
 8006efa:	f000 fb39 	bl	8007570 <__mcmp>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	9b02      	ldr	r3, [sp, #8]
 8006f02:	dc02      	bgt.n	8006f0a <_dtoa_r+0xaba>
 8006f04:	d1e0      	bne.n	8006ec8 <_dtoa_r+0xa78>
 8006f06:	07da      	lsls	r2, r3, #31
 8006f08:	d5de      	bpl.n	8006ec8 <_dtoa_r+0xa78>
 8006f0a:	2b39      	cmp	r3, #57	; 0x39
 8006f0c:	d1da      	bne.n	8006ec4 <_dtoa_r+0xa74>
 8006f0e:	2339      	movs	r3, #57	; 0x39
 8006f10:	f88b 3000 	strb.w	r3, [fp]
 8006f14:	463b      	mov	r3, r7
 8006f16:	461f      	mov	r7, r3
 8006f18:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	2a39      	cmp	r2, #57	; 0x39
 8006f20:	d050      	beq.n	8006fc4 <_dtoa_r+0xb74>
 8006f22:	3201      	adds	r2, #1
 8006f24:	701a      	strb	r2, [r3, #0]
 8006f26:	e749      	b.n	8006dbc <_dtoa_r+0x96c>
 8006f28:	2a00      	cmp	r2, #0
 8006f2a:	dd03      	ble.n	8006f34 <_dtoa_r+0xae4>
 8006f2c:	2b39      	cmp	r3, #57	; 0x39
 8006f2e:	d0ee      	beq.n	8006f0e <_dtoa_r+0xabe>
 8006f30:	3301      	adds	r3, #1
 8006f32:	e7c9      	b.n	8006ec8 <_dtoa_r+0xa78>
 8006f34:	9a02      	ldr	r2, [sp, #8]
 8006f36:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006f38:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f3c:	428a      	cmp	r2, r1
 8006f3e:	d02a      	beq.n	8006f96 <_dtoa_r+0xb46>
 8006f40:	4651      	mov	r1, sl
 8006f42:	2300      	movs	r3, #0
 8006f44:	220a      	movs	r2, #10
 8006f46:	4628      	mov	r0, r5
 8006f48:	f000 f8fa 	bl	8007140 <__multadd>
 8006f4c:	45b0      	cmp	r8, r6
 8006f4e:	4682      	mov	sl, r0
 8006f50:	f04f 0300 	mov.w	r3, #0
 8006f54:	f04f 020a 	mov.w	r2, #10
 8006f58:	4641      	mov	r1, r8
 8006f5a:	4628      	mov	r0, r5
 8006f5c:	d107      	bne.n	8006f6e <_dtoa_r+0xb1e>
 8006f5e:	f000 f8ef 	bl	8007140 <__multadd>
 8006f62:	4680      	mov	r8, r0
 8006f64:	4606      	mov	r6, r0
 8006f66:	9b02      	ldr	r3, [sp, #8]
 8006f68:	3301      	adds	r3, #1
 8006f6a:	9302      	str	r3, [sp, #8]
 8006f6c:	e777      	b.n	8006e5e <_dtoa_r+0xa0e>
 8006f6e:	f000 f8e7 	bl	8007140 <__multadd>
 8006f72:	4631      	mov	r1, r6
 8006f74:	4680      	mov	r8, r0
 8006f76:	2300      	movs	r3, #0
 8006f78:	220a      	movs	r2, #10
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	f000 f8e0 	bl	8007140 <__multadd>
 8006f80:	4606      	mov	r6, r0
 8006f82:	e7f0      	b.n	8006f66 <_dtoa_r+0xb16>
 8006f84:	f1bb 0f00 	cmp.w	fp, #0
 8006f88:	bfcc      	ite	gt
 8006f8a:	465f      	movgt	r7, fp
 8006f8c:	2701      	movle	r7, #1
 8006f8e:	f04f 0800 	mov.w	r8, #0
 8006f92:	9a08      	ldr	r2, [sp, #32]
 8006f94:	4417      	add	r7, r2
 8006f96:	4651      	mov	r1, sl
 8006f98:	2201      	movs	r2, #1
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	9302      	str	r3, [sp, #8]
 8006f9e:	f000 fa7b 	bl	8007498 <__lshift>
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	4682      	mov	sl, r0
 8006fa6:	f000 fae3 	bl	8007570 <__mcmp>
 8006faa:	2800      	cmp	r0, #0
 8006fac:	dcb2      	bgt.n	8006f14 <_dtoa_r+0xac4>
 8006fae:	d102      	bne.n	8006fb6 <_dtoa_r+0xb66>
 8006fb0:	9b02      	ldr	r3, [sp, #8]
 8006fb2:	07db      	lsls	r3, r3, #31
 8006fb4:	d4ae      	bmi.n	8006f14 <_dtoa_r+0xac4>
 8006fb6:	463b      	mov	r3, r7
 8006fb8:	461f      	mov	r7, r3
 8006fba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fbe:	2a30      	cmp	r2, #48	; 0x30
 8006fc0:	d0fa      	beq.n	8006fb8 <_dtoa_r+0xb68>
 8006fc2:	e6fb      	b.n	8006dbc <_dtoa_r+0x96c>
 8006fc4:	9a08      	ldr	r2, [sp, #32]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d1a5      	bne.n	8006f16 <_dtoa_r+0xac6>
 8006fca:	2331      	movs	r3, #49	; 0x31
 8006fcc:	f109 0901 	add.w	r9, r9, #1
 8006fd0:	7013      	strb	r3, [r2, #0]
 8006fd2:	e6f3      	b.n	8006dbc <_dtoa_r+0x96c>
 8006fd4:	4b13      	ldr	r3, [pc, #76]	; (8007024 <_dtoa_r+0xbd4>)
 8006fd6:	f7ff baa7 	b.w	8006528 <_dtoa_r+0xd8>
 8006fda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f47f aa80 	bne.w	80064e2 <_dtoa_r+0x92>
 8006fe2:	4b11      	ldr	r3, [pc, #68]	; (8007028 <_dtoa_r+0xbd8>)
 8006fe4:	f7ff baa0 	b.w	8006528 <_dtoa_r+0xd8>
 8006fe8:	f1bb 0f00 	cmp.w	fp, #0
 8006fec:	dc03      	bgt.n	8006ff6 <_dtoa_r+0xba6>
 8006fee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	f73f aecc 	bgt.w	8006d8e <_dtoa_r+0x93e>
 8006ff6:	9f08      	ldr	r7, [sp, #32]
 8006ff8:	4621      	mov	r1, r4
 8006ffa:	4650      	mov	r0, sl
 8006ffc:	f7ff f999 	bl	8006332 <quorem>
 8007000:	9a08      	ldr	r2, [sp, #32]
 8007002:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007006:	f807 3b01 	strb.w	r3, [r7], #1
 800700a:	1aba      	subs	r2, r7, r2
 800700c:	4593      	cmp	fp, r2
 800700e:	ddb9      	ble.n	8006f84 <_dtoa_r+0xb34>
 8007010:	4651      	mov	r1, sl
 8007012:	2300      	movs	r3, #0
 8007014:	220a      	movs	r2, #10
 8007016:	4628      	mov	r0, r5
 8007018:	f000 f892 	bl	8007140 <__multadd>
 800701c:	4682      	mov	sl, r0
 800701e:	e7eb      	b.n	8006ff8 <_dtoa_r+0xba8>
 8007020:	080088c3 	.word	0x080088c3
 8007024:	0800881c 	.word	0x0800881c
 8007028:	08008840 	.word	0x08008840

0800702c <_localeconv_r>:
 800702c:	4800      	ldr	r0, [pc, #0]	; (8007030 <_localeconv_r+0x4>)
 800702e:	4770      	bx	lr
 8007030:	20000164 	.word	0x20000164

08007034 <malloc>:
 8007034:	4b02      	ldr	r3, [pc, #8]	; (8007040 <malloc+0xc>)
 8007036:	4601      	mov	r1, r0
 8007038:	6818      	ldr	r0, [r3, #0]
 800703a:	f000 bbfb 	b.w	8007834 <_malloc_r>
 800703e:	bf00      	nop
 8007040:	20000010 	.word	0x20000010

08007044 <memchr>:
 8007044:	4603      	mov	r3, r0
 8007046:	b510      	push	{r4, lr}
 8007048:	b2c9      	uxtb	r1, r1
 800704a:	4402      	add	r2, r0
 800704c:	4293      	cmp	r3, r2
 800704e:	4618      	mov	r0, r3
 8007050:	d101      	bne.n	8007056 <memchr+0x12>
 8007052:	2000      	movs	r0, #0
 8007054:	e003      	b.n	800705e <memchr+0x1a>
 8007056:	7804      	ldrb	r4, [r0, #0]
 8007058:	3301      	adds	r3, #1
 800705a:	428c      	cmp	r4, r1
 800705c:	d1f6      	bne.n	800704c <memchr+0x8>
 800705e:	bd10      	pop	{r4, pc}

08007060 <memcpy>:
 8007060:	440a      	add	r2, r1
 8007062:	4291      	cmp	r1, r2
 8007064:	f100 33ff 	add.w	r3, r0, #4294967295
 8007068:	d100      	bne.n	800706c <memcpy+0xc>
 800706a:	4770      	bx	lr
 800706c:	b510      	push	{r4, lr}
 800706e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007072:	4291      	cmp	r1, r2
 8007074:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007078:	d1f9      	bne.n	800706e <memcpy+0xe>
 800707a:	bd10      	pop	{r4, pc}

0800707c <_Balloc>:
 800707c:	b570      	push	{r4, r5, r6, lr}
 800707e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007080:	4604      	mov	r4, r0
 8007082:	460d      	mov	r5, r1
 8007084:	b976      	cbnz	r6, 80070a4 <_Balloc+0x28>
 8007086:	2010      	movs	r0, #16
 8007088:	f7ff ffd4 	bl	8007034 <malloc>
 800708c:	4602      	mov	r2, r0
 800708e:	6260      	str	r0, [r4, #36]	; 0x24
 8007090:	b920      	cbnz	r0, 800709c <_Balloc+0x20>
 8007092:	2166      	movs	r1, #102	; 0x66
 8007094:	4b17      	ldr	r3, [pc, #92]	; (80070f4 <_Balloc+0x78>)
 8007096:	4818      	ldr	r0, [pc, #96]	; (80070f8 <_Balloc+0x7c>)
 8007098:	f000 fd92 	bl	8007bc0 <__assert_func>
 800709c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070a0:	6006      	str	r6, [r0, #0]
 80070a2:	60c6      	str	r6, [r0, #12]
 80070a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80070a6:	68f3      	ldr	r3, [r6, #12]
 80070a8:	b183      	cbz	r3, 80070cc <_Balloc+0x50>
 80070aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80070b2:	b9b8      	cbnz	r0, 80070e4 <_Balloc+0x68>
 80070b4:	2101      	movs	r1, #1
 80070b6:	fa01 f605 	lsl.w	r6, r1, r5
 80070ba:	1d72      	adds	r2, r6, #5
 80070bc:	4620      	mov	r0, r4
 80070be:	0092      	lsls	r2, r2, #2
 80070c0:	f000 fb5e 	bl	8007780 <_calloc_r>
 80070c4:	b160      	cbz	r0, 80070e0 <_Balloc+0x64>
 80070c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80070ca:	e00e      	b.n	80070ea <_Balloc+0x6e>
 80070cc:	2221      	movs	r2, #33	; 0x21
 80070ce:	2104      	movs	r1, #4
 80070d0:	4620      	mov	r0, r4
 80070d2:	f000 fb55 	bl	8007780 <_calloc_r>
 80070d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070d8:	60f0      	str	r0, [r6, #12]
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1e4      	bne.n	80070aa <_Balloc+0x2e>
 80070e0:	2000      	movs	r0, #0
 80070e2:	bd70      	pop	{r4, r5, r6, pc}
 80070e4:	6802      	ldr	r2, [r0, #0]
 80070e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80070ea:	2300      	movs	r3, #0
 80070ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80070f0:	e7f7      	b.n	80070e2 <_Balloc+0x66>
 80070f2:	bf00      	nop
 80070f4:	0800884d 	.word	0x0800884d
 80070f8:	080088d4 	.word	0x080088d4

080070fc <_Bfree>:
 80070fc:	b570      	push	{r4, r5, r6, lr}
 80070fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007100:	4605      	mov	r5, r0
 8007102:	460c      	mov	r4, r1
 8007104:	b976      	cbnz	r6, 8007124 <_Bfree+0x28>
 8007106:	2010      	movs	r0, #16
 8007108:	f7ff ff94 	bl	8007034 <malloc>
 800710c:	4602      	mov	r2, r0
 800710e:	6268      	str	r0, [r5, #36]	; 0x24
 8007110:	b920      	cbnz	r0, 800711c <_Bfree+0x20>
 8007112:	218a      	movs	r1, #138	; 0x8a
 8007114:	4b08      	ldr	r3, [pc, #32]	; (8007138 <_Bfree+0x3c>)
 8007116:	4809      	ldr	r0, [pc, #36]	; (800713c <_Bfree+0x40>)
 8007118:	f000 fd52 	bl	8007bc0 <__assert_func>
 800711c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007120:	6006      	str	r6, [r0, #0]
 8007122:	60c6      	str	r6, [r0, #12]
 8007124:	b13c      	cbz	r4, 8007136 <_Bfree+0x3a>
 8007126:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007128:	6862      	ldr	r2, [r4, #4]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007130:	6021      	str	r1, [r4, #0]
 8007132:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007136:	bd70      	pop	{r4, r5, r6, pc}
 8007138:	0800884d 	.word	0x0800884d
 800713c:	080088d4 	.word	0x080088d4

08007140 <__multadd>:
 8007140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007144:	4698      	mov	r8, r3
 8007146:	460c      	mov	r4, r1
 8007148:	2300      	movs	r3, #0
 800714a:	690e      	ldr	r6, [r1, #16]
 800714c:	4607      	mov	r7, r0
 800714e:	f101 0014 	add.w	r0, r1, #20
 8007152:	6805      	ldr	r5, [r0, #0]
 8007154:	3301      	adds	r3, #1
 8007156:	b2a9      	uxth	r1, r5
 8007158:	fb02 8101 	mla	r1, r2, r1, r8
 800715c:	0c2d      	lsrs	r5, r5, #16
 800715e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007162:	fb02 c505 	mla	r5, r2, r5, ip
 8007166:	b289      	uxth	r1, r1
 8007168:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800716c:	429e      	cmp	r6, r3
 800716e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007172:	f840 1b04 	str.w	r1, [r0], #4
 8007176:	dcec      	bgt.n	8007152 <__multadd+0x12>
 8007178:	f1b8 0f00 	cmp.w	r8, #0
 800717c:	d022      	beq.n	80071c4 <__multadd+0x84>
 800717e:	68a3      	ldr	r3, [r4, #8]
 8007180:	42b3      	cmp	r3, r6
 8007182:	dc19      	bgt.n	80071b8 <__multadd+0x78>
 8007184:	6861      	ldr	r1, [r4, #4]
 8007186:	4638      	mov	r0, r7
 8007188:	3101      	adds	r1, #1
 800718a:	f7ff ff77 	bl	800707c <_Balloc>
 800718e:	4605      	mov	r5, r0
 8007190:	b928      	cbnz	r0, 800719e <__multadd+0x5e>
 8007192:	4602      	mov	r2, r0
 8007194:	21b5      	movs	r1, #181	; 0xb5
 8007196:	4b0d      	ldr	r3, [pc, #52]	; (80071cc <__multadd+0x8c>)
 8007198:	480d      	ldr	r0, [pc, #52]	; (80071d0 <__multadd+0x90>)
 800719a:	f000 fd11 	bl	8007bc0 <__assert_func>
 800719e:	6922      	ldr	r2, [r4, #16]
 80071a0:	f104 010c 	add.w	r1, r4, #12
 80071a4:	3202      	adds	r2, #2
 80071a6:	0092      	lsls	r2, r2, #2
 80071a8:	300c      	adds	r0, #12
 80071aa:	f7ff ff59 	bl	8007060 <memcpy>
 80071ae:	4621      	mov	r1, r4
 80071b0:	4638      	mov	r0, r7
 80071b2:	f7ff ffa3 	bl	80070fc <_Bfree>
 80071b6:	462c      	mov	r4, r5
 80071b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80071bc:	3601      	adds	r6, #1
 80071be:	f8c3 8014 	str.w	r8, [r3, #20]
 80071c2:	6126      	str	r6, [r4, #16]
 80071c4:	4620      	mov	r0, r4
 80071c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071ca:	bf00      	nop
 80071cc:	080088c3 	.word	0x080088c3
 80071d0:	080088d4 	.word	0x080088d4

080071d4 <__hi0bits>:
 80071d4:	0c02      	lsrs	r2, r0, #16
 80071d6:	0412      	lsls	r2, r2, #16
 80071d8:	4603      	mov	r3, r0
 80071da:	b9ca      	cbnz	r2, 8007210 <__hi0bits+0x3c>
 80071dc:	0403      	lsls	r3, r0, #16
 80071de:	2010      	movs	r0, #16
 80071e0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80071e4:	bf04      	itt	eq
 80071e6:	021b      	lsleq	r3, r3, #8
 80071e8:	3008      	addeq	r0, #8
 80071ea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80071ee:	bf04      	itt	eq
 80071f0:	011b      	lsleq	r3, r3, #4
 80071f2:	3004      	addeq	r0, #4
 80071f4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80071f8:	bf04      	itt	eq
 80071fa:	009b      	lsleq	r3, r3, #2
 80071fc:	3002      	addeq	r0, #2
 80071fe:	2b00      	cmp	r3, #0
 8007200:	db05      	blt.n	800720e <__hi0bits+0x3a>
 8007202:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007206:	f100 0001 	add.w	r0, r0, #1
 800720a:	bf08      	it	eq
 800720c:	2020      	moveq	r0, #32
 800720e:	4770      	bx	lr
 8007210:	2000      	movs	r0, #0
 8007212:	e7e5      	b.n	80071e0 <__hi0bits+0xc>

08007214 <__lo0bits>:
 8007214:	6803      	ldr	r3, [r0, #0]
 8007216:	4602      	mov	r2, r0
 8007218:	f013 0007 	ands.w	r0, r3, #7
 800721c:	d00b      	beq.n	8007236 <__lo0bits+0x22>
 800721e:	07d9      	lsls	r1, r3, #31
 8007220:	d422      	bmi.n	8007268 <__lo0bits+0x54>
 8007222:	0798      	lsls	r0, r3, #30
 8007224:	bf49      	itett	mi
 8007226:	085b      	lsrmi	r3, r3, #1
 8007228:	089b      	lsrpl	r3, r3, #2
 800722a:	2001      	movmi	r0, #1
 800722c:	6013      	strmi	r3, [r2, #0]
 800722e:	bf5c      	itt	pl
 8007230:	2002      	movpl	r0, #2
 8007232:	6013      	strpl	r3, [r2, #0]
 8007234:	4770      	bx	lr
 8007236:	b299      	uxth	r1, r3
 8007238:	b909      	cbnz	r1, 800723e <__lo0bits+0x2a>
 800723a:	2010      	movs	r0, #16
 800723c:	0c1b      	lsrs	r3, r3, #16
 800723e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007242:	bf04      	itt	eq
 8007244:	0a1b      	lsreq	r3, r3, #8
 8007246:	3008      	addeq	r0, #8
 8007248:	0719      	lsls	r1, r3, #28
 800724a:	bf04      	itt	eq
 800724c:	091b      	lsreq	r3, r3, #4
 800724e:	3004      	addeq	r0, #4
 8007250:	0799      	lsls	r1, r3, #30
 8007252:	bf04      	itt	eq
 8007254:	089b      	lsreq	r3, r3, #2
 8007256:	3002      	addeq	r0, #2
 8007258:	07d9      	lsls	r1, r3, #31
 800725a:	d403      	bmi.n	8007264 <__lo0bits+0x50>
 800725c:	085b      	lsrs	r3, r3, #1
 800725e:	f100 0001 	add.w	r0, r0, #1
 8007262:	d003      	beq.n	800726c <__lo0bits+0x58>
 8007264:	6013      	str	r3, [r2, #0]
 8007266:	4770      	bx	lr
 8007268:	2000      	movs	r0, #0
 800726a:	4770      	bx	lr
 800726c:	2020      	movs	r0, #32
 800726e:	4770      	bx	lr

08007270 <__i2b>:
 8007270:	b510      	push	{r4, lr}
 8007272:	460c      	mov	r4, r1
 8007274:	2101      	movs	r1, #1
 8007276:	f7ff ff01 	bl	800707c <_Balloc>
 800727a:	4602      	mov	r2, r0
 800727c:	b928      	cbnz	r0, 800728a <__i2b+0x1a>
 800727e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007282:	4b04      	ldr	r3, [pc, #16]	; (8007294 <__i2b+0x24>)
 8007284:	4804      	ldr	r0, [pc, #16]	; (8007298 <__i2b+0x28>)
 8007286:	f000 fc9b 	bl	8007bc0 <__assert_func>
 800728a:	2301      	movs	r3, #1
 800728c:	6144      	str	r4, [r0, #20]
 800728e:	6103      	str	r3, [r0, #16]
 8007290:	bd10      	pop	{r4, pc}
 8007292:	bf00      	nop
 8007294:	080088c3 	.word	0x080088c3
 8007298:	080088d4 	.word	0x080088d4

0800729c <__multiply>:
 800729c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a0:	4614      	mov	r4, r2
 80072a2:	690a      	ldr	r2, [r1, #16]
 80072a4:	6923      	ldr	r3, [r4, #16]
 80072a6:	460d      	mov	r5, r1
 80072a8:	429a      	cmp	r2, r3
 80072aa:	bfbe      	ittt	lt
 80072ac:	460b      	movlt	r3, r1
 80072ae:	4625      	movlt	r5, r4
 80072b0:	461c      	movlt	r4, r3
 80072b2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80072b6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80072ba:	68ab      	ldr	r3, [r5, #8]
 80072bc:	6869      	ldr	r1, [r5, #4]
 80072be:	eb0a 0709 	add.w	r7, sl, r9
 80072c2:	42bb      	cmp	r3, r7
 80072c4:	b085      	sub	sp, #20
 80072c6:	bfb8      	it	lt
 80072c8:	3101      	addlt	r1, #1
 80072ca:	f7ff fed7 	bl	800707c <_Balloc>
 80072ce:	b930      	cbnz	r0, 80072de <__multiply+0x42>
 80072d0:	4602      	mov	r2, r0
 80072d2:	f240 115d 	movw	r1, #349	; 0x15d
 80072d6:	4b41      	ldr	r3, [pc, #260]	; (80073dc <__multiply+0x140>)
 80072d8:	4841      	ldr	r0, [pc, #260]	; (80073e0 <__multiply+0x144>)
 80072da:	f000 fc71 	bl	8007bc0 <__assert_func>
 80072de:	f100 0614 	add.w	r6, r0, #20
 80072e2:	4633      	mov	r3, r6
 80072e4:	2200      	movs	r2, #0
 80072e6:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80072ea:	4543      	cmp	r3, r8
 80072ec:	d31e      	bcc.n	800732c <__multiply+0x90>
 80072ee:	f105 0c14 	add.w	ip, r5, #20
 80072f2:	f104 0314 	add.w	r3, r4, #20
 80072f6:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80072fa:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80072fe:	9202      	str	r2, [sp, #8]
 8007300:	ebac 0205 	sub.w	r2, ip, r5
 8007304:	3a15      	subs	r2, #21
 8007306:	f022 0203 	bic.w	r2, r2, #3
 800730a:	3204      	adds	r2, #4
 800730c:	f105 0115 	add.w	r1, r5, #21
 8007310:	458c      	cmp	ip, r1
 8007312:	bf38      	it	cc
 8007314:	2204      	movcc	r2, #4
 8007316:	9201      	str	r2, [sp, #4]
 8007318:	9a02      	ldr	r2, [sp, #8]
 800731a:	9303      	str	r3, [sp, #12]
 800731c:	429a      	cmp	r2, r3
 800731e:	d808      	bhi.n	8007332 <__multiply+0x96>
 8007320:	2f00      	cmp	r7, #0
 8007322:	dc55      	bgt.n	80073d0 <__multiply+0x134>
 8007324:	6107      	str	r7, [r0, #16]
 8007326:	b005      	add	sp, #20
 8007328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800732c:	f843 2b04 	str.w	r2, [r3], #4
 8007330:	e7db      	b.n	80072ea <__multiply+0x4e>
 8007332:	f8b3 a000 	ldrh.w	sl, [r3]
 8007336:	f1ba 0f00 	cmp.w	sl, #0
 800733a:	d020      	beq.n	800737e <__multiply+0xe2>
 800733c:	46b1      	mov	r9, r6
 800733e:	2200      	movs	r2, #0
 8007340:	f105 0e14 	add.w	lr, r5, #20
 8007344:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007348:	f8d9 b000 	ldr.w	fp, [r9]
 800734c:	b2a1      	uxth	r1, r4
 800734e:	fa1f fb8b 	uxth.w	fp, fp
 8007352:	fb0a b101 	mla	r1, sl, r1, fp
 8007356:	4411      	add	r1, r2
 8007358:	f8d9 2000 	ldr.w	r2, [r9]
 800735c:	0c24      	lsrs	r4, r4, #16
 800735e:	0c12      	lsrs	r2, r2, #16
 8007360:	fb0a 2404 	mla	r4, sl, r4, r2
 8007364:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007368:	b289      	uxth	r1, r1
 800736a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800736e:	45f4      	cmp	ip, lr
 8007370:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007374:	f849 1b04 	str.w	r1, [r9], #4
 8007378:	d8e4      	bhi.n	8007344 <__multiply+0xa8>
 800737a:	9901      	ldr	r1, [sp, #4]
 800737c:	5072      	str	r2, [r6, r1]
 800737e:	9a03      	ldr	r2, [sp, #12]
 8007380:	3304      	adds	r3, #4
 8007382:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007386:	f1b9 0f00 	cmp.w	r9, #0
 800738a:	d01f      	beq.n	80073cc <__multiply+0x130>
 800738c:	46b6      	mov	lr, r6
 800738e:	f04f 0a00 	mov.w	sl, #0
 8007392:	6834      	ldr	r4, [r6, #0]
 8007394:	f105 0114 	add.w	r1, r5, #20
 8007398:	880a      	ldrh	r2, [r1, #0]
 800739a:	f8be b002 	ldrh.w	fp, [lr, #2]
 800739e:	b2a4      	uxth	r4, r4
 80073a0:	fb09 b202 	mla	r2, r9, r2, fp
 80073a4:	4492      	add	sl, r2
 80073a6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80073aa:	f84e 4b04 	str.w	r4, [lr], #4
 80073ae:	f851 4b04 	ldr.w	r4, [r1], #4
 80073b2:	f8be 2000 	ldrh.w	r2, [lr]
 80073b6:	0c24      	lsrs	r4, r4, #16
 80073b8:	fb09 2404 	mla	r4, r9, r4, r2
 80073bc:	458c      	cmp	ip, r1
 80073be:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80073c2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80073c6:	d8e7      	bhi.n	8007398 <__multiply+0xfc>
 80073c8:	9a01      	ldr	r2, [sp, #4]
 80073ca:	50b4      	str	r4, [r6, r2]
 80073cc:	3604      	adds	r6, #4
 80073ce:	e7a3      	b.n	8007318 <__multiply+0x7c>
 80073d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d1a5      	bne.n	8007324 <__multiply+0x88>
 80073d8:	3f01      	subs	r7, #1
 80073da:	e7a1      	b.n	8007320 <__multiply+0x84>
 80073dc:	080088c3 	.word	0x080088c3
 80073e0:	080088d4 	.word	0x080088d4

080073e4 <__pow5mult>:
 80073e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073e8:	4615      	mov	r5, r2
 80073ea:	f012 0203 	ands.w	r2, r2, #3
 80073ee:	4606      	mov	r6, r0
 80073f0:	460f      	mov	r7, r1
 80073f2:	d007      	beq.n	8007404 <__pow5mult+0x20>
 80073f4:	4c25      	ldr	r4, [pc, #148]	; (800748c <__pow5mult+0xa8>)
 80073f6:	3a01      	subs	r2, #1
 80073f8:	2300      	movs	r3, #0
 80073fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80073fe:	f7ff fe9f 	bl	8007140 <__multadd>
 8007402:	4607      	mov	r7, r0
 8007404:	10ad      	asrs	r5, r5, #2
 8007406:	d03d      	beq.n	8007484 <__pow5mult+0xa0>
 8007408:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800740a:	b97c      	cbnz	r4, 800742c <__pow5mult+0x48>
 800740c:	2010      	movs	r0, #16
 800740e:	f7ff fe11 	bl	8007034 <malloc>
 8007412:	4602      	mov	r2, r0
 8007414:	6270      	str	r0, [r6, #36]	; 0x24
 8007416:	b928      	cbnz	r0, 8007424 <__pow5mult+0x40>
 8007418:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800741c:	4b1c      	ldr	r3, [pc, #112]	; (8007490 <__pow5mult+0xac>)
 800741e:	481d      	ldr	r0, [pc, #116]	; (8007494 <__pow5mult+0xb0>)
 8007420:	f000 fbce 	bl	8007bc0 <__assert_func>
 8007424:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007428:	6004      	str	r4, [r0, #0]
 800742a:	60c4      	str	r4, [r0, #12]
 800742c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007430:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007434:	b94c      	cbnz	r4, 800744a <__pow5mult+0x66>
 8007436:	f240 2171 	movw	r1, #625	; 0x271
 800743a:	4630      	mov	r0, r6
 800743c:	f7ff ff18 	bl	8007270 <__i2b>
 8007440:	2300      	movs	r3, #0
 8007442:	4604      	mov	r4, r0
 8007444:	f8c8 0008 	str.w	r0, [r8, #8]
 8007448:	6003      	str	r3, [r0, #0]
 800744a:	f04f 0900 	mov.w	r9, #0
 800744e:	07eb      	lsls	r3, r5, #31
 8007450:	d50a      	bpl.n	8007468 <__pow5mult+0x84>
 8007452:	4639      	mov	r1, r7
 8007454:	4622      	mov	r2, r4
 8007456:	4630      	mov	r0, r6
 8007458:	f7ff ff20 	bl	800729c <__multiply>
 800745c:	4680      	mov	r8, r0
 800745e:	4639      	mov	r1, r7
 8007460:	4630      	mov	r0, r6
 8007462:	f7ff fe4b 	bl	80070fc <_Bfree>
 8007466:	4647      	mov	r7, r8
 8007468:	106d      	asrs	r5, r5, #1
 800746a:	d00b      	beq.n	8007484 <__pow5mult+0xa0>
 800746c:	6820      	ldr	r0, [r4, #0]
 800746e:	b938      	cbnz	r0, 8007480 <__pow5mult+0x9c>
 8007470:	4622      	mov	r2, r4
 8007472:	4621      	mov	r1, r4
 8007474:	4630      	mov	r0, r6
 8007476:	f7ff ff11 	bl	800729c <__multiply>
 800747a:	6020      	str	r0, [r4, #0]
 800747c:	f8c0 9000 	str.w	r9, [r0]
 8007480:	4604      	mov	r4, r0
 8007482:	e7e4      	b.n	800744e <__pow5mult+0x6a>
 8007484:	4638      	mov	r0, r7
 8007486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800748a:	bf00      	nop
 800748c:	08008a28 	.word	0x08008a28
 8007490:	0800884d 	.word	0x0800884d
 8007494:	080088d4 	.word	0x080088d4

08007498 <__lshift>:
 8007498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800749c:	460c      	mov	r4, r1
 800749e:	4607      	mov	r7, r0
 80074a0:	4691      	mov	r9, r2
 80074a2:	6923      	ldr	r3, [r4, #16]
 80074a4:	6849      	ldr	r1, [r1, #4]
 80074a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80074aa:	68a3      	ldr	r3, [r4, #8]
 80074ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80074b0:	f108 0601 	add.w	r6, r8, #1
 80074b4:	42b3      	cmp	r3, r6
 80074b6:	db0b      	blt.n	80074d0 <__lshift+0x38>
 80074b8:	4638      	mov	r0, r7
 80074ba:	f7ff fddf 	bl	800707c <_Balloc>
 80074be:	4605      	mov	r5, r0
 80074c0:	b948      	cbnz	r0, 80074d6 <__lshift+0x3e>
 80074c2:	4602      	mov	r2, r0
 80074c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80074c8:	4b27      	ldr	r3, [pc, #156]	; (8007568 <__lshift+0xd0>)
 80074ca:	4828      	ldr	r0, [pc, #160]	; (800756c <__lshift+0xd4>)
 80074cc:	f000 fb78 	bl	8007bc0 <__assert_func>
 80074d0:	3101      	adds	r1, #1
 80074d2:	005b      	lsls	r3, r3, #1
 80074d4:	e7ee      	b.n	80074b4 <__lshift+0x1c>
 80074d6:	2300      	movs	r3, #0
 80074d8:	f100 0114 	add.w	r1, r0, #20
 80074dc:	f100 0210 	add.w	r2, r0, #16
 80074e0:	4618      	mov	r0, r3
 80074e2:	4553      	cmp	r3, sl
 80074e4:	db33      	blt.n	800754e <__lshift+0xb6>
 80074e6:	6920      	ldr	r0, [r4, #16]
 80074e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80074ec:	f104 0314 	add.w	r3, r4, #20
 80074f0:	f019 091f 	ands.w	r9, r9, #31
 80074f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80074f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80074fc:	d02b      	beq.n	8007556 <__lshift+0xbe>
 80074fe:	468a      	mov	sl, r1
 8007500:	2200      	movs	r2, #0
 8007502:	f1c9 0e20 	rsb	lr, r9, #32
 8007506:	6818      	ldr	r0, [r3, #0]
 8007508:	fa00 f009 	lsl.w	r0, r0, r9
 800750c:	4302      	orrs	r2, r0
 800750e:	f84a 2b04 	str.w	r2, [sl], #4
 8007512:	f853 2b04 	ldr.w	r2, [r3], #4
 8007516:	459c      	cmp	ip, r3
 8007518:	fa22 f20e 	lsr.w	r2, r2, lr
 800751c:	d8f3      	bhi.n	8007506 <__lshift+0x6e>
 800751e:	ebac 0304 	sub.w	r3, ip, r4
 8007522:	3b15      	subs	r3, #21
 8007524:	f023 0303 	bic.w	r3, r3, #3
 8007528:	3304      	adds	r3, #4
 800752a:	f104 0015 	add.w	r0, r4, #21
 800752e:	4584      	cmp	ip, r0
 8007530:	bf38      	it	cc
 8007532:	2304      	movcc	r3, #4
 8007534:	50ca      	str	r2, [r1, r3]
 8007536:	b10a      	cbz	r2, 800753c <__lshift+0xa4>
 8007538:	f108 0602 	add.w	r6, r8, #2
 800753c:	3e01      	subs	r6, #1
 800753e:	4638      	mov	r0, r7
 8007540:	4621      	mov	r1, r4
 8007542:	612e      	str	r6, [r5, #16]
 8007544:	f7ff fdda 	bl	80070fc <_Bfree>
 8007548:	4628      	mov	r0, r5
 800754a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800754e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007552:	3301      	adds	r3, #1
 8007554:	e7c5      	b.n	80074e2 <__lshift+0x4a>
 8007556:	3904      	subs	r1, #4
 8007558:	f853 2b04 	ldr.w	r2, [r3], #4
 800755c:	459c      	cmp	ip, r3
 800755e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007562:	d8f9      	bhi.n	8007558 <__lshift+0xc0>
 8007564:	e7ea      	b.n	800753c <__lshift+0xa4>
 8007566:	bf00      	nop
 8007568:	080088c3 	.word	0x080088c3
 800756c:	080088d4 	.word	0x080088d4

08007570 <__mcmp>:
 8007570:	4603      	mov	r3, r0
 8007572:	690a      	ldr	r2, [r1, #16]
 8007574:	6900      	ldr	r0, [r0, #16]
 8007576:	b530      	push	{r4, r5, lr}
 8007578:	1a80      	subs	r0, r0, r2
 800757a:	d10d      	bne.n	8007598 <__mcmp+0x28>
 800757c:	3314      	adds	r3, #20
 800757e:	3114      	adds	r1, #20
 8007580:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007584:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007588:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800758c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007590:	4295      	cmp	r5, r2
 8007592:	d002      	beq.n	800759a <__mcmp+0x2a>
 8007594:	d304      	bcc.n	80075a0 <__mcmp+0x30>
 8007596:	2001      	movs	r0, #1
 8007598:	bd30      	pop	{r4, r5, pc}
 800759a:	42a3      	cmp	r3, r4
 800759c:	d3f4      	bcc.n	8007588 <__mcmp+0x18>
 800759e:	e7fb      	b.n	8007598 <__mcmp+0x28>
 80075a0:	f04f 30ff 	mov.w	r0, #4294967295
 80075a4:	e7f8      	b.n	8007598 <__mcmp+0x28>
	...

080075a8 <__mdiff>:
 80075a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075ac:	460c      	mov	r4, r1
 80075ae:	4606      	mov	r6, r0
 80075b0:	4611      	mov	r1, r2
 80075b2:	4620      	mov	r0, r4
 80075b4:	4692      	mov	sl, r2
 80075b6:	f7ff ffdb 	bl	8007570 <__mcmp>
 80075ba:	1e05      	subs	r5, r0, #0
 80075bc:	d111      	bne.n	80075e2 <__mdiff+0x3a>
 80075be:	4629      	mov	r1, r5
 80075c0:	4630      	mov	r0, r6
 80075c2:	f7ff fd5b 	bl	800707c <_Balloc>
 80075c6:	4602      	mov	r2, r0
 80075c8:	b928      	cbnz	r0, 80075d6 <__mdiff+0x2e>
 80075ca:	f240 2132 	movw	r1, #562	; 0x232
 80075ce:	4b3c      	ldr	r3, [pc, #240]	; (80076c0 <__mdiff+0x118>)
 80075d0:	483c      	ldr	r0, [pc, #240]	; (80076c4 <__mdiff+0x11c>)
 80075d2:	f000 faf5 	bl	8007bc0 <__assert_func>
 80075d6:	2301      	movs	r3, #1
 80075d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80075dc:	4610      	mov	r0, r2
 80075de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075e2:	bfa4      	itt	ge
 80075e4:	4653      	movge	r3, sl
 80075e6:	46a2      	movge	sl, r4
 80075e8:	4630      	mov	r0, r6
 80075ea:	f8da 1004 	ldr.w	r1, [sl, #4]
 80075ee:	bfa6      	itte	ge
 80075f0:	461c      	movge	r4, r3
 80075f2:	2500      	movge	r5, #0
 80075f4:	2501      	movlt	r5, #1
 80075f6:	f7ff fd41 	bl	800707c <_Balloc>
 80075fa:	4602      	mov	r2, r0
 80075fc:	b918      	cbnz	r0, 8007606 <__mdiff+0x5e>
 80075fe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007602:	4b2f      	ldr	r3, [pc, #188]	; (80076c0 <__mdiff+0x118>)
 8007604:	e7e4      	b.n	80075d0 <__mdiff+0x28>
 8007606:	f100 0814 	add.w	r8, r0, #20
 800760a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800760e:	60c5      	str	r5, [r0, #12]
 8007610:	f04f 0c00 	mov.w	ip, #0
 8007614:	f10a 0514 	add.w	r5, sl, #20
 8007618:	f10a 0010 	add.w	r0, sl, #16
 800761c:	46c2      	mov	sl, r8
 800761e:	6926      	ldr	r6, [r4, #16]
 8007620:	f104 0914 	add.w	r9, r4, #20
 8007624:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007628:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800762c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8007630:	f859 3b04 	ldr.w	r3, [r9], #4
 8007634:	fa1f f18b 	uxth.w	r1, fp
 8007638:	4461      	add	r1, ip
 800763a:	fa1f fc83 	uxth.w	ip, r3
 800763e:	0c1b      	lsrs	r3, r3, #16
 8007640:	eba1 010c 	sub.w	r1, r1, ip
 8007644:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007648:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800764c:	b289      	uxth	r1, r1
 800764e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007652:	454e      	cmp	r6, r9
 8007654:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007658:	f84a 3b04 	str.w	r3, [sl], #4
 800765c:	d8e6      	bhi.n	800762c <__mdiff+0x84>
 800765e:	1b33      	subs	r3, r6, r4
 8007660:	3b15      	subs	r3, #21
 8007662:	f023 0303 	bic.w	r3, r3, #3
 8007666:	3415      	adds	r4, #21
 8007668:	3304      	adds	r3, #4
 800766a:	42a6      	cmp	r6, r4
 800766c:	bf38      	it	cc
 800766e:	2304      	movcc	r3, #4
 8007670:	441d      	add	r5, r3
 8007672:	4443      	add	r3, r8
 8007674:	461e      	mov	r6, r3
 8007676:	462c      	mov	r4, r5
 8007678:	4574      	cmp	r4, lr
 800767a:	d30e      	bcc.n	800769a <__mdiff+0xf2>
 800767c:	f10e 0103 	add.w	r1, lr, #3
 8007680:	1b49      	subs	r1, r1, r5
 8007682:	f021 0103 	bic.w	r1, r1, #3
 8007686:	3d03      	subs	r5, #3
 8007688:	45ae      	cmp	lr, r5
 800768a:	bf38      	it	cc
 800768c:	2100      	movcc	r1, #0
 800768e:	4419      	add	r1, r3
 8007690:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007694:	b18b      	cbz	r3, 80076ba <__mdiff+0x112>
 8007696:	6117      	str	r7, [r2, #16]
 8007698:	e7a0      	b.n	80075dc <__mdiff+0x34>
 800769a:	f854 8b04 	ldr.w	r8, [r4], #4
 800769e:	fa1f f188 	uxth.w	r1, r8
 80076a2:	4461      	add	r1, ip
 80076a4:	1408      	asrs	r0, r1, #16
 80076a6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80076aa:	b289      	uxth	r1, r1
 80076ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80076b0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80076b4:	f846 1b04 	str.w	r1, [r6], #4
 80076b8:	e7de      	b.n	8007678 <__mdiff+0xd0>
 80076ba:	3f01      	subs	r7, #1
 80076bc:	e7e8      	b.n	8007690 <__mdiff+0xe8>
 80076be:	bf00      	nop
 80076c0:	080088c3 	.word	0x080088c3
 80076c4:	080088d4 	.word	0x080088d4

080076c8 <__d2b>:
 80076c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80076cc:	2101      	movs	r1, #1
 80076ce:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80076d2:	4690      	mov	r8, r2
 80076d4:	461d      	mov	r5, r3
 80076d6:	f7ff fcd1 	bl	800707c <_Balloc>
 80076da:	4604      	mov	r4, r0
 80076dc:	b930      	cbnz	r0, 80076ec <__d2b+0x24>
 80076de:	4602      	mov	r2, r0
 80076e0:	f240 310a 	movw	r1, #778	; 0x30a
 80076e4:	4b24      	ldr	r3, [pc, #144]	; (8007778 <__d2b+0xb0>)
 80076e6:	4825      	ldr	r0, [pc, #148]	; (800777c <__d2b+0xb4>)
 80076e8:	f000 fa6a 	bl	8007bc0 <__assert_func>
 80076ec:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80076f0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80076f4:	bb2d      	cbnz	r5, 8007742 <__d2b+0x7a>
 80076f6:	9301      	str	r3, [sp, #4]
 80076f8:	f1b8 0300 	subs.w	r3, r8, #0
 80076fc:	d026      	beq.n	800774c <__d2b+0x84>
 80076fe:	4668      	mov	r0, sp
 8007700:	9300      	str	r3, [sp, #0]
 8007702:	f7ff fd87 	bl	8007214 <__lo0bits>
 8007706:	9900      	ldr	r1, [sp, #0]
 8007708:	b1f0      	cbz	r0, 8007748 <__d2b+0x80>
 800770a:	9a01      	ldr	r2, [sp, #4]
 800770c:	f1c0 0320 	rsb	r3, r0, #32
 8007710:	fa02 f303 	lsl.w	r3, r2, r3
 8007714:	430b      	orrs	r3, r1
 8007716:	40c2      	lsrs	r2, r0
 8007718:	6163      	str	r3, [r4, #20]
 800771a:	9201      	str	r2, [sp, #4]
 800771c:	9b01      	ldr	r3, [sp, #4]
 800771e:	2b00      	cmp	r3, #0
 8007720:	bf14      	ite	ne
 8007722:	2102      	movne	r1, #2
 8007724:	2101      	moveq	r1, #1
 8007726:	61a3      	str	r3, [r4, #24]
 8007728:	6121      	str	r1, [r4, #16]
 800772a:	b1c5      	cbz	r5, 800775e <__d2b+0x96>
 800772c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007730:	4405      	add	r5, r0
 8007732:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007736:	603d      	str	r5, [r7, #0]
 8007738:	6030      	str	r0, [r6, #0]
 800773a:	4620      	mov	r0, r4
 800773c:	b002      	add	sp, #8
 800773e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007742:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007746:	e7d6      	b.n	80076f6 <__d2b+0x2e>
 8007748:	6161      	str	r1, [r4, #20]
 800774a:	e7e7      	b.n	800771c <__d2b+0x54>
 800774c:	a801      	add	r0, sp, #4
 800774e:	f7ff fd61 	bl	8007214 <__lo0bits>
 8007752:	2101      	movs	r1, #1
 8007754:	9b01      	ldr	r3, [sp, #4]
 8007756:	6121      	str	r1, [r4, #16]
 8007758:	6163      	str	r3, [r4, #20]
 800775a:	3020      	adds	r0, #32
 800775c:	e7e5      	b.n	800772a <__d2b+0x62>
 800775e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007762:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007766:	6038      	str	r0, [r7, #0]
 8007768:	6918      	ldr	r0, [r3, #16]
 800776a:	f7ff fd33 	bl	80071d4 <__hi0bits>
 800776e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007772:	6031      	str	r1, [r6, #0]
 8007774:	e7e1      	b.n	800773a <__d2b+0x72>
 8007776:	bf00      	nop
 8007778:	080088c3 	.word	0x080088c3
 800777c:	080088d4 	.word	0x080088d4

08007780 <_calloc_r>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	fb02 f501 	mul.w	r5, r2, r1
 8007786:	4629      	mov	r1, r5
 8007788:	f000 f854 	bl	8007834 <_malloc_r>
 800778c:	4604      	mov	r4, r0
 800778e:	b118      	cbz	r0, 8007798 <_calloc_r+0x18>
 8007790:	462a      	mov	r2, r5
 8007792:	2100      	movs	r1, #0
 8007794:	f7fe f936 	bl	8005a04 <memset>
 8007798:	4620      	mov	r0, r4
 800779a:	bd38      	pop	{r3, r4, r5, pc}

0800779c <_free_r>:
 800779c:	b538      	push	{r3, r4, r5, lr}
 800779e:	4605      	mov	r5, r0
 80077a0:	2900      	cmp	r1, #0
 80077a2:	d043      	beq.n	800782c <_free_r+0x90>
 80077a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077a8:	1f0c      	subs	r4, r1, #4
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	bfb8      	it	lt
 80077ae:	18e4      	addlt	r4, r4, r3
 80077b0:	f000 fa62 	bl	8007c78 <__malloc_lock>
 80077b4:	4a1e      	ldr	r2, [pc, #120]	; (8007830 <_free_r+0x94>)
 80077b6:	6813      	ldr	r3, [r2, #0]
 80077b8:	4610      	mov	r0, r2
 80077ba:	b933      	cbnz	r3, 80077ca <_free_r+0x2e>
 80077bc:	6063      	str	r3, [r4, #4]
 80077be:	6014      	str	r4, [r2, #0]
 80077c0:	4628      	mov	r0, r5
 80077c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077c6:	f000 ba5d 	b.w	8007c84 <__malloc_unlock>
 80077ca:	42a3      	cmp	r3, r4
 80077cc:	d90a      	bls.n	80077e4 <_free_r+0x48>
 80077ce:	6821      	ldr	r1, [r4, #0]
 80077d0:	1862      	adds	r2, r4, r1
 80077d2:	4293      	cmp	r3, r2
 80077d4:	bf01      	itttt	eq
 80077d6:	681a      	ldreq	r2, [r3, #0]
 80077d8:	685b      	ldreq	r3, [r3, #4]
 80077da:	1852      	addeq	r2, r2, r1
 80077dc:	6022      	streq	r2, [r4, #0]
 80077de:	6063      	str	r3, [r4, #4]
 80077e0:	6004      	str	r4, [r0, #0]
 80077e2:	e7ed      	b.n	80077c0 <_free_r+0x24>
 80077e4:	461a      	mov	r2, r3
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	b10b      	cbz	r3, 80077ee <_free_r+0x52>
 80077ea:	42a3      	cmp	r3, r4
 80077ec:	d9fa      	bls.n	80077e4 <_free_r+0x48>
 80077ee:	6811      	ldr	r1, [r2, #0]
 80077f0:	1850      	adds	r0, r2, r1
 80077f2:	42a0      	cmp	r0, r4
 80077f4:	d10b      	bne.n	800780e <_free_r+0x72>
 80077f6:	6820      	ldr	r0, [r4, #0]
 80077f8:	4401      	add	r1, r0
 80077fa:	1850      	adds	r0, r2, r1
 80077fc:	4283      	cmp	r3, r0
 80077fe:	6011      	str	r1, [r2, #0]
 8007800:	d1de      	bne.n	80077c0 <_free_r+0x24>
 8007802:	6818      	ldr	r0, [r3, #0]
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	4401      	add	r1, r0
 8007808:	6011      	str	r1, [r2, #0]
 800780a:	6053      	str	r3, [r2, #4]
 800780c:	e7d8      	b.n	80077c0 <_free_r+0x24>
 800780e:	d902      	bls.n	8007816 <_free_r+0x7a>
 8007810:	230c      	movs	r3, #12
 8007812:	602b      	str	r3, [r5, #0]
 8007814:	e7d4      	b.n	80077c0 <_free_r+0x24>
 8007816:	6820      	ldr	r0, [r4, #0]
 8007818:	1821      	adds	r1, r4, r0
 800781a:	428b      	cmp	r3, r1
 800781c:	bf01      	itttt	eq
 800781e:	6819      	ldreq	r1, [r3, #0]
 8007820:	685b      	ldreq	r3, [r3, #4]
 8007822:	1809      	addeq	r1, r1, r0
 8007824:	6021      	streq	r1, [r4, #0]
 8007826:	6063      	str	r3, [r4, #4]
 8007828:	6054      	str	r4, [r2, #4]
 800782a:	e7c9      	b.n	80077c0 <_free_r+0x24>
 800782c:	bd38      	pop	{r3, r4, r5, pc}
 800782e:	bf00      	nop
 8007830:	20000418 	.word	0x20000418

08007834 <_malloc_r>:
 8007834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007836:	1ccd      	adds	r5, r1, #3
 8007838:	f025 0503 	bic.w	r5, r5, #3
 800783c:	3508      	adds	r5, #8
 800783e:	2d0c      	cmp	r5, #12
 8007840:	bf38      	it	cc
 8007842:	250c      	movcc	r5, #12
 8007844:	2d00      	cmp	r5, #0
 8007846:	4606      	mov	r6, r0
 8007848:	db01      	blt.n	800784e <_malloc_r+0x1a>
 800784a:	42a9      	cmp	r1, r5
 800784c:	d903      	bls.n	8007856 <_malloc_r+0x22>
 800784e:	230c      	movs	r3, #12
 8007850:	6033      	str	r3, [r6, #0]
 8007852:	2000      	movs	r0, #0
 8007854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007856:	f000 fa0f 	bl	8007c78 <__malloc_lock>
 800785a:	4921      	ldr	r1, [pc, #132]	; (80078e0 <_malloc_r+0xac>)
 800785c:	680a      	ldr	r2, [r1, #0]
 800785e:	4614      	mov	r4, r2
 8007860:	b99c      	cbnz	r4, 800788a <_malloc_r+0x56>
 8007862:	4f20      	ldr	r7, [pc, #128]	; (80078e4 <_malloc_r+0xb0>)
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	b923      	cbnz	r3, 8007872 <_malloc_r+0x3e>
 8007868:	4621      	mov	r1, r4
 800786a:	4630      	mov	r0, r6
 800786c:	f000 f998 	bl	8007ba0 <_sbrk_r>
 8007870:	6038      	str	r0, [r7, #0]
 8007872:	4629      	mov	r1, r5
 8007874:	4630      	mov	r0, r6
 8007876:	f000 f993 	bl	8007ba0 <_sbrk_r>
 800787a:	1c43      	adds	r3, r0, #1
 800787c:	d123      	bne.n	80078c6 <_malloc_r+0x92>
 800787e:	230c      	movs	r3, #12
 8007880:	4630      	mov	r0, r6
 8007882:	6033      	str	r3, [r6, #0]
 8007884:	f000 f9fe 	bl	8007c84 <__malloc_unlock>
 8007888:	e7e3      	b.n	8007852 <_malloc_r+0x1e>
 800788a:	6823      	ldr	r3, [r4, #0]
 800788c:	1b5b      	subs	r3, r3, r5
 800788e:	d417      	bmi.n	80078c0 <_malloc_r+0x8c>
 8007890:	2b0b      	cmp	r3, #11
 8007892:	d903      	bls.n	800789c <_malloc_r+0x68>
 8007894:	6023      	str	r3, [r4, #0]
 8007896:	441c      	add	r4, r3
 8007898:	6025      	str	r5, [r4, #0]
 800789a:	e004      	b.n	80078a6 <_malloc_r+0x72>
 800789c:	6863      	ldr	r3, [r4, #4]
 800789e:	42a2      	cmp	r2, r4
 80078a0:	bf0c      	ite	eq
 80078a2:	600b      	streq	r3, [r1, #0]
 80078a4:	6053      	strne	r3, [r2, #4]
 80078a6:	4630      	mov	r0, r6
 80078a8:	f000 f9ec 	bl	8007c84 <__malloc_unlock>
 80078ac:	f104 000b 	add.w	r0, r4, #11
 80078b0:	1d23      	adds	r3, r4, #4
 80078b2:	f020 0007 	bic.w	r0, r0, #7
 80078b6:	1ac2      	subs	r2, r0, r3
 80078b8:	d0cc      	beq.n	8007854 <_malloc_r+0x20>
 80078ba:	1a1b      	subs	r3, r3, r0
 80078bc:	50a3      	str	r3, [r4, r2]
 80078be:	e7c9      	b.n	8007854 <_malloc_r+0x20>
 80078c0:	4622      	mov	r2, r4
 80078c2:	6864      	ldr	r4, [r4, #4]
 80078c4:	e7cc      	b.n	8007860 <_malloc_r+0x2c>
 80078c6:	1cc4      	adds	r4, r0, #3
 80078c8:	f024 0403 	bic.w	r4, r4, #3
 80078cc:	42a0      	cmp	r0, r4
 80078ce:	d0e3      	beq.n	8007898 <_malloc_r+0x64>
 80078d0:	1a21      	subs	r1, r4, r0
 80078d2:	4630      	mov	r0, r6
 80078d4:	f000 f964 	bl	8007ba0 <_sbrk_r>
 80078d8:	3001      	adds	r0, #1
 80078da:	d1dd      	bne.n	8007898 <_malloc_r+0x64>
 80078dc:	e7cf      	b.n	800787e <_malloc_r+0x4a>
 80078de:	bf00      	nop
 80078e0:	20000418 	.word	0x20000418
 80078e4:	2000041c 	.word	0x2000041c

080078e8 <__ssputs_r>:
 80078e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078ec:	688e      	ldr	r6, [r1, #8]
 80078ee:	4682      	mov	sl, r0
 80078f0:	429e      	cmp	r6, r3
 80078f2:	460c      	mov	r4, r1
 80078f4:	4690      	mov	r8, r2
 80078f6:	461f      	mov	r7, r3
 80078f8:	d838      	bhi.n	800796c <__ssputs_r+0x84>
 80078fa:	898a      	ldrh	r2, [r1, #12]
 80078fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007900:	d032      	beq.n	8007968 <__ssputs_r+0x80>
 8007902:	6825      	ldr	r5, [r4, #0]
 8007904:	6909      	ldr	r1, [r1, #16]
 8007906:	3301      	adds	r3, #1
 8007908:	eba5 0901 	sub.w	r9, r5, r1
 800790c:	6965      	ldr	r5, [r4, #20]
 800790e:	444b      	add	r3, r9
 8007910:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007914:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007918:	106d      	asrs	r5, r5, #1
 800791a:	429d      	cmp	r5, r3
 800791c:	bf38      	it	cc
 800791e:	461d      	movcc	r5, r3
 8007920:	0553      	lsls	r3, r2, #21
 8007922:	d531      	bpl.n	8007988 <__ssputs_r+0xa0>
 8007924:	4629      	mov	r1, r5
 8007926:	f7ff ff85 	bl	8007834 <_malloc_r>
 800792a:	4606      	mov	r6, r0
 800792c:	b950      	cbnz	r0, 8007944 <__ssputs_r+0x5c>
 800792e:	230c      	movs	r3, #12
 8007930:	f04f 30ff 	mov.w	r0, #4294967295
 8007934:	f8ca 3000 	str.w	r3, [sl]
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800793e:	81a3      	strh	r3, [r4, #12]
 8007940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007944:	464a      	mov	r2, r9
 8007946:	6921      	ldr	r1, [r4, #16]
 8007948:	f7ff fb8a 	bl	8007060 <memcpy>
 800794c:	89a3      	ldrh	r3, [r4, #12]
 800794e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007952:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007956:	81a3      	strh	r3, [r4, #12]
 8007958:	6126      	str	r6, [r4, #16]
 800795a:	444e      	add	r6, r9
 800795c:	6026      	str	r6, [r4, #0]
 800795e:	463e      	mov	r6, r7
 8007960:	6165      	str	r5, [r4, #20]
 8007962:	eba5 0509 	sub.w	r5, r5, r9
 8007966:	60a5      	str	r5, [r4, #8]
 8007968:	42be      	cmp	r6, r7
 800796a:	d900      	bls.n	800796e <__ssputs_r+0x86>
 800796c:	463e      	mov	r6, r7
 800796e:	4632      	mov	r2, r6
 8007970:	4641      	mov	r1, r8
 8007972:	6820      	ldr	r0, [r4, #0]
 8007974:	f000 f966 	bl	8007c44 <memmove>
 8007978:	68a3      	ldr	r3, [r4, #8]
 800797a:	6822      	ldr	r2, [r4, #0]
 800797c:	1b9b      	subs	r3, r3, r6
 800797e:	4432      	add	r2, r6
 8007980:	2000      	movs	r0, #0
 8007982:	60a3      	str	r3, [r4, #8]
 8007984:	6022      	str	r2, [r4, #0]
 8007986:	e7db      	b.n	8007940 <__ssputs_r+0x58>
 8007988:	462a      	mov	r2, r5
 800798a:	f000 f981 	bl	8007c90 <_realloc_r>
 800798e:	4606      	mov	r6, r0
 8007990:	2800      	cmp	r0, #0
 8007992:	d1e1      	bne.n	8007958 <__ssputs_r+0x70>
 8007994:	4650      	mov	r0, sl
 8007996:	6921      	ldr	r1, [r4, #16]
 8007998:	f7ff ff00 	bl	800779c <_free_r>
 800799c:	e7c7      	b.n	800792e <__ssputs_r+0x46>
	...

080079a0 <_svfiprintf_r>:
 80079a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079a4:	4698      	mov	r8, r3
 80079a6:	898b      	ldrh	r3, [r1, #12]
 80079a8:	4607      	mov	r7, r0
 80079aa:	061b      	lsls	r3, r3, #24
 80079ac:	460d      	mov	r5, r1
 80079ae:	4614      	mov	r4, r2
 80079b0:	b09d      	sub	sp, #116	; 0x74
 80079b2:	d50e      	bpl.n	80079d2 <_svfiprintf_r+0x32>
 80079b4:	690b      	ldr	r3, [r1, #16]
 80079b6:	b963      	cbnz	r3, 80079d2 <_svfiprintf_r+0x32>
 80079b8:	2140      	movs	r1, #64	; 0x40
 80079ba:	f7ff ff3b 	bl	8007834 <_malloc_r>
 80079be:	6028      	str	r0, [r5, #0]
 80079c0:	6128      	str	r0, [r5, #16]
 80079c2:	b920      	cbnz	r0, 80079ce <_svfiprintf_r+0x2e>
 80079c4:	230c      	movs	r3, #12
 80079c6:	603b      	str	r3, [r7, #0]
 80079c8:	f04f 30ff 	mov.w	r0, #4294967295
 80079cc:	e0d1      	b.n	8007b72 <_svfiprintf_r+0x1d2>
 80079ce:	2340      	movs	r3, #64	; 0x40
 80079d0:	616b      	str	r3, [r5, #20]
 80079d2:	2300      	movs	r3, #0
 80079d4:	9309      	str	r3, [sp, #36]	; 0x24
 80079d6:	2320      	movs	r3, #32
 80079d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80079dc:	2330      	movs	r3, #48	; 0x30
 80079de:	f04f 0901 	mov.w	r9, #1
 80079e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80079e6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007b8c <_svfiprintf_r+0x1ec>
 80079ea:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80079ee:	4623      	mov	r3, r4
 80079f0:	469a      	mov	sl, r3
 80079f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079f6:	b10a      	cbz	r2, 80079fc <_svfiprintf_r+0x5c>
 80079f8:	2a25      	cmp	r2, #37	; 0x25
 80079fa:	d1f9      	bne.n	80079f0 <_svfiprintf_r+0x50>
 80079fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007a00:	d00b      	beq.n	8007a1a <_svfiprintf_r+0x7a>
 8007a02:	465b      	mov	r3, fp
 8007a04:	4622      	mov	r2, r4
 8007a06:	4629      	mov	r1, r5
 8007a08:	4638      	mov	r0, r7
 8007a0a:	f7ff ff6d 	bl	80078e8 <__ssputs_r>
 8007a0e:	3001      	adds	r0, #1
 8007a10:	f000 80aa 	beq.w	8007b68 <_svfiprintf_r+0x1c8>
 8007a14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a16:	445a      	add	r2, fp
 8007a18:	9209      	str	r2, [sp, #36]	; 0x24
 8007a1a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	f000 80a2 	beq.w	8007b68 <_svfiprintf_r+0x1c8>
 8007a24:	2300      	movs	r3, #0
 8007a26:	f04f 32ff 	mov.w	r2, #4294967295
 8007a2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a2e:	f10a 0a01 	add.w	sl, sl, #1
 8007a32:	9304      	str	r3, [sp, #16]
 8007a34:	9307      	str	r3, [sp, #28]
 8007a36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a3a:	931a      	str	r3, [sp, #104]	; 0x68
 8007a3c:	4654      	mov	r4, sl
 8007a3e:	2205      	movs	r2, #5
 8007a40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a44:	4851      	ldr	r0, [pc, #324]	; (8007b8c <_svfiprintf_r+0x1ec>)
 8007a46:	f7ff fafd 	bl	8007044 <memchr>
 8007a4a:	9a04      	ldr	r2, [sp, #16]
 8007a4c:	b9d8      	cbnz	r0, 8007a86 <_svfiprintf_r+0xe6>
 8007a4e:	06d0      	lsls	r0, r2, #27
 8007a50:	bf44      	itt	mi
 8007a52:	2320      	movmi	r3, #32
 8007a54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a58:	0711      	lsls	r1, r2, #28
 8007a5a:	bf44      	itt	mi
 8007a5c:	232b      	movmi	r3, #43	; 0x2b
 8007a5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a62:	f89a 3000 	ldrb.w	r3, [sl]
 8007a66:	2b2a      	cmp	r3, #42	; 0x2a
 8007a68:	d015      	beq.n	8007a96 <_svfiprintf_r+0xf6>
 8007a6a:	4654      	mov	r4, sl
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	f04f 0c0a 	mov.w	ip, #10
 8007a72:	9a07      	ldr	r2, [sp, #28]
 8007a74:	4621      	mov	r1, r4
 8007a76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a7a:	3b30      	subs	r3, #48	; 0x30
 8007a7c:	2b09      	cmp	r3, #9
 8007a7e:	d94e      	bls.n	8007b1e <_svfiprintf_r+0x17e>
 8007a80:	b1b0      	cbz	r0, 8007ab0 <_svfiprintf_r+0x110>
 8007a82:	9207      	str	r2, [sp, #28]
 8007a84:	e014      	b.n	8007ab0 <_svfiprintf_r+0x110>
 8007a86:	eba0 0308 	sub.w	r3, r0, r8
 8007a8a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	46a2      	mov	sl, r4
 8007a92:	9304      	str	r3, [sp, #16]
 8007a94:	e7d2      	b.n	8007a3c <_svfiprintf_r+0x9c>
 8007a96:	9b03      	ldr	r3, [sp, #12]
 8007a98:	1d19      	adds	r1, r3, #4
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	9103      	str	r1, [sp, #12]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	bfbb      	ittet	lt
 8007aa2:	425b      	neglt	r3, r3
 8007aa4:	f042 0202 	orrlt.w	r2, r2, #2
 8007aa8:	9307      	strge	r3, [sp, #28]
 8007aaa:	9307      	strlt	r3, [sp, #28]
 8007aac:	bfb8      	it	lt
 8007aae:	9204      	strlt	r2, [sp, #16]
 8007ab0:	7823      	ldrb	r3, [r4, #0]
 8007ab2:	2b2e      	cmp	r3, #46	; 0x2e
 8007ab4:	d10c      	bne.n	8007ad0 <_svfiprintf_r+0x130>
 8007ab6:	7863      	ldrb	r3, [r4, #1]
 8007ab8:	2b2a      	cmp	r3, #42	; 0x2a
 8007aba:	d135      	bne.n	8007b28 <_svfiprintf_r+0x188>
 8007abc:	9b03      	ldr	r3, [sp, #12]
 8007abe:	3402      	adds	r4, #2
 8007ac0:	1d1a      	adds	r2, r3, #4
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	9203      	str	r2, [sp, #12]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	bfb8      	it	lt
 8007aca:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ace:	9305      	str	r3, [sp, #20]
 8007ad0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007b9c <_svfiprintf_r+0x1fc>
 8007ad4:	2203      	movs	r2, #3
 8007ad6:	4650      	mov	r0, sl
 8007ad8:	7821      	ldrb	r1, [r4, #0]
 8007ada:	f7ff fab3 	bl	8007044 <memchr>
 8007ade:	b140      	cbz	r0, 8007af2 <_svfiprintf_r+0x152>
 8007ae0:	2340      	movs	r3, #64	; 0x40
 8007ae2:	eba0 000a 	sub.w	r0, r0, sl
 8007ae6:	fa03 f000 	lsl.w	r0, r3, r0
 8007aea:	9b04      	ldr	r3, [sp, #16]
 8007aec:	3401      	adds	r4, #1
 8007aee:	4303      	orrs	r3, r0
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007af6:	2206      	movs	r2, #6
 8007af8:	4825      	ldr	r0, [pc, #148]	; (8007b90 <_svfiprintf_r+0x1f0>)
 8007afa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007afe:	f7ff faa1 	bl	8007044 <memchr>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	d038      	beq.n	8007b78 <_svfiprintf_r+0x1d8>
 8007b06:	4b23      	ldr	r3, [pc, #140]	; (8007b94 <_svfiprintf_r+0x1f4>)
 8007b08:	bb1b      	cbnz	r3, 8007b52 <_svfiprintf_r+0x1b2>
 8007b0a:	9b03      	ldr	r3, [sp, #12]
 8007b0c:	3307      	adds	r3, #7
 8007b0e:	f023 0307 	bic.w	r3, r3, #7
 8007b12:	3308      	adds	r3, #8
 8007b14:	9303      	str	r3, [sp, #12]
 8007b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b18:	4433      	add	r3, r6
 8007b1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007b1c:	e767      	b.n	80079ee <_svfiprintf_r+0x4e>
 8007b1e:	460c      	mov	r4, r1
 8007b20:	2001      	movs	r0, #1
 8007b22:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b26:	e7a5      	b.n	8007a74 <_svfiprintf_r+0xd4>
 8007b28:	2300      	movs	r3, #0
 8007b2a:	f04f 0c0a 	mov.w	ip, #10
 8007b2e:	4619      	mov	r1, r3
 8007b30:	3401      	adds	r4, #1
 8007b32:	9305      	str	r3, [sp, #20]
 8007b34:	4620      	mov	r0, r4
 8007b36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b3a:	3a30      	subs	r2, #48	; 0x30
 8007b3c:	2a09      	cmp	r2, #9
 8007b3e:	d903      	bls.n	8007b48 <_svfiprintf_r+0x1a8>
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d0c5      	beq.n	8007ad0 <_svfiprintf_r+0x130>
 8007b44:	9105      	str	r1, [sp, #20]
 8007b46:	e7c3      	b.n	8007ad0 <_svfiprintf_r+0x130>
 8007b48:	4604      	mov	r4, r0
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b50:	e7f0      	b.n	8007b34 <_svfiprintf_r+0x194>
 8007b52:	ab03      	add	r3, sp, #12
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	462a      	mov	r2, r5
 8007b58:	4638      	mov	r0, r7
 8007b5a:	4b0f      	ldr	r3, [pc, #60]	; (8007b98 <_svfiprintf_r+0x1f8>)
 8007b5c:	a904      	add	r1, sp, #16
 8007b5e:	f7fd fff7 	bl	8005b50 <_printf_float>
 8007b62:	1c42      	adds	r2, r0, #1
 8007b64:	4606      	mov	r6, r0
 8007b66:	d1d6      	bne.n	8007b16 <_svfiprintf_r+0x176>
 8007b68:	89ab      	ldrh	r3, [r5, #12]
 8007b6a:	065b      	lsls	r3, r3, #25
 8007b6c:	f53f af2c 	bmi.w	80079c8 <_svfiprintf_r+0x28>
 8007b70:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b72:	b01d      	add	sp, #116	; 0x74
 8007b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b78:	ab03      	add	r3, sp, #12
 8007b7a:	9300      	str	r3, [sp, #0]
 8007b7c:	462a      	mov	r2, r5
 8007b7e:	4638      	mov	r0, r7
 8007b80:	4b05      	ldr	r3, [pc, #20]	; (8007b98 <_svfiprintf_r+0x1f8>)
 8007b82:	a904      	add	r1, sp, #16
 8007b84:	f7fe fa80 	bl	8006088 <_printf_i>
 8007b88:	e7eb      	b.n	8007b62 <_svfiprintf_r+0x1c2>
 8007b8a:	bf00      	nop
 8007b8c:	08008a34 	.word	0x08008a34
 8007b90:	08008a3e 	.word	0x08008a3e
 8007b94:	08005b51 	.word	0x08005b51
 8007b98:	080078e9 	.word	0x080078e9
 8007b9c:	08008a3a 	.word	0x08008a3a

08007ba0 <_sbrk_r>:
 8007ba0:	b538      	push	{r3, r4, r5, lr}
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	4d05      	ldr	r5, [pc, #20]	; (8007bbc <_sbrk_r+0x1c>)
 8007ba6:	4604      	mov	r4, r0
 8007ba8:	4608      	mov	r0, r1
 8007baa:	602b      	str	r3, [r5, #0]
 8007bac:	f7fa fa08 	bl	8001fc0 <_sbrk>
 8007bb0:	1c43      	adds	r3, r0, #1
 8007bb2:	d102      	bne.n	8007bba <_sbrk_r+0x1a>
 8007bb4:	682b      	ldr	r3, [r5, #0]
 8007bb6:	b103      	cbz	r3, 8007bba <_sbrk_r+0x1a>
 8007bb8:	6023      	str	r3, [r4, #0]
 8007bba:	bd38      	pop	{r3, r4, r5, pc}
 8007bbc:	200005cc 	.word	0x200005cc

08007bc0 <__assert_func>:
 8007bc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007bc2:	4614      	mov	r4, r2
 8007bc4:	461a      	mov	r2, r3
 8007bc6:	4b09      	ldr	r3, [pc, #36]	; (8007bec <__assert_func+0x2c>)
 8007bc8:	4605      	mov	r5, r0
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68d8      	ldr	r0, [r3, #12]
 8007bce:	b14c      	cbz	r4, 8007be4 <__assert_func+0x24>
 8007bd0:	4b07      	ldr	r3, [pc, #28]	; (8007bf0 <__assert_func+0x30>)
 8007bd2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bd6:	9100      	str	r1, [sp, #0]
 8007bd8:	462b      	mov	r3, r5
 8007bda:	4906      	ldr	r1, [pc, #24]	; (8007bf4 <__assert_func+0x34>)
 8007bdc:	f000 f80e 	bl	8007bfc <fiprintf>
 8007be0:	f000 faa2 	bl	8008128 <abort>
 8007be4:	4b04      	ldr	r3, [pc, #16]	; (8007bf8 <__assert_func+0x38>)
 8007be6:	461c      	mov	r4, r3
 8007be8:	e7f3      	b.n	8007bd2 <__assert_func+0x12>
 8007bea:	bf00      	nop
 8007bec:	20000010 	.word	0x20000010
 8007bf0:	08008a45 	.word	0x08008a45
 8007bf4:	08008a52 	.word	0x08008a52
 8007bf8:	08008a80 	.word	0x08008a80

08007bfc <fiprintf>:
 8007bfc:	b40e      	push	{r1, r2, r3}
 8007bfe:	b503      	push	{r0, r1, lr}
 8007c00:	4601      	mov	r1, r0
 8007c02:	ab03      	add	r3, sp, #12
 8007c04:	4805      	ldr	r0, [pc, #20]	; (8007c1c <fiprintf+0x20>)
 8007c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c0a:	6800      	ldr	r0, [r0, #0]
 8007c0c:	9301      	str	r3, [sp, #4]
 8007c0e:	f000 f88d 	bl	8007d2c <_vfiprintf_r>
 8007c12:	b002      	add	sp, #8
 8007c14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c18:	b003      	add	sp, #12
 8007c1a:	4770      	bx	lr
 8007c1c:	20000010 	.word	0x20000010

08007c20 <__ascii_mbtowc>:
 8007c20:	b082      	sub	sp, #8
 8007c22:	b901      	cbnz	r1, 8007c26 <__ascii_mbtowc+0x6>
 8007c24:	a901      	add	r1, sp, #4
 8007c26:	b142      	cbz	r2, 8007c3a <__ascii_mbtowc+0x1a>
 8007c28:	b14b      	cbz	r3, 8007c3e <__ascii_mbtowc+0x1e>
 8007c2a:	7813      	ldrb	r3, [r2, #0]
 8007c2c:	600b      	str	r3, [r1, #0]
 8007c2e:	7812      	ldrb	r2, [r2, #0]
 8007c30:	1e10      	subs	r0, r2, #0
 8007c32:	bf18      	it	ne
 8007c34:	2001      	movne	r0, #1
 8007c36:	b002      	add	sp, #8
 8007c38:	4770      	bx	lr
 8007c3a:	4610      	mov	r0, r2
 8007c3c:	e7fb      	b.n	8007c36 <__ascii_mbtowc+0x16>
 8007c3e:	f06f 0001 	mvn.w	r0, #1
 8007c42:	e7f8      	b.n	8007c36 <__ascii_mbtowc+0x16>

08007c44 <memmove>:
 8007c44:	4288      	cmp	r0, r1
 8007c46:	b510      	push	{r4, lr}
 8007c48:	eb01 0402 	add.w	r4, r1, r2
 8007c4c:	d902      	bls.n	8007c54 <memmove+0x10>
 8007c4e:	4284      	cmp	r4, r0
 8007c50:	4623      	mov	r3, r4
 8007c52:	d807      	bhi.n	8007c64 <memmove+0x20>
 8007c54:	1e43      	subs	r3, r0, #1
 8007c56:	42a1      	cmp	r1, r4
 8007c58:	d008      	beq.n	8007c6c <memmove+0x28>
 8007c5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c62:	e7f8      	b.n	8007c56 <memmove+0x12>
 8007c64:	4601      	mov	r1, r0
 8007c66:	4402      	add	r2, r0
 8007c68:	428a      	cmp	r2, r1
 8007c6a:	d100      	bne.n	8007c6e <memmove+0x2a>
 8007c6c:	bd10      	pop	{r4, pc}
 8007c6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c76:	e7f7      	b.n	8007c68 <memmove+0x24>

08007c78 <__malloc_lock>:
 8007c78:	4801      	ldr	r0, [pc, #4]	; (8007c80 <__malloc_lock+0x8>)
 8007c7a:	f000 bc15 	b.w	80084a8 <__retarget_lock_acquire_recursive>
 8007c7e:	bf00      	nop
 8007c80:	200005d4 	.word	0x200005d4

08007c84 <__malloc_unlock>:
 8007c84:	4801      	ldr	r0, [pc, #4]	; (8007c8c <__malloc_unlock+0x8>)
 8007c86:	f000 bc10 	b.w	80084aa <__retarget_lock_release_recursive>
 8007c8a:	bf00      	nop
 8007c8c:	200005d4 	.word	0x200005d4

08007c90 <_realloc_r>:
 8007c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c92:	4607      	mov	r7, r0
 8007c94:	4614      	mov	r4, r2
 8007c96:	460e      	mov	r6, r1
 8007c98:	b921      	cbnz	r1, 8007ca4 <_realloc_r+0x14>
 8007c9a:	4611      	mov	r1, r2
 8007c9c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007ca0:	f7ff bdc8 	b.w	8007834 <_malloc_r>
 8007ca4:	b922      	cbnz	r2, 8007cb0 <_realloc_r+0x20>
 8007ca6:	f7ff fd79 	bl	800779c <_free_r>
 8007caa:	4625      	mov	r5, r4
 8007cac:	4628      	mov	r0, r5
 8007cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cb0:	f000 fc60 	bl	8008574 <_malloc_usable_size_r>
 8007cb4:	42a0      	cmp	r0, r4
 8007cb6:	d20f      	bcs.n	8007cd8 <_realloc_r+0x48>
 8007cb8:	4621      	mov	r1, r4
 8007cba:	4638      	mov	r0, r7
 8007cbc:	f7ff fdba 	bl	8007834 <_malloc_r>
 8007cc0:	4605      	mov	r5, r0
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	d0f2      	beq.n	8007cac <_realloc_r+0x1c>
 8007cc6:	4631      	mov	r1, r6
 8007cc8:	4622      	mov	r2, r4
 8007cca:	f7ff f9c9 	bl	8007060 <memcpy>
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4638      	mov	r0, r7
 8007cd2:	f7ff fd63 	bl	800779c <_free_r>
 8007cd6:	e7e9      	b.n	8007cac <_realloc_r+0x1c>
 8007cd8:	4635      	mov	r5, r6
 8007cda:	e7e7      	b.n	8007cac <_realloc_r+0x1c>

08007cdc <__sfputc_r>:
 8007cdc:	6893      	ldr	r3, [r2, #8]
 8007cde:	b410      	push	{r4}
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	6093      	str	r3, [r2, #8]
 8007ce6:	da07      	bge.n	8007cf8 <__sfputc_r+0x1c>
 8007ce8:	6994      	ldr	r4, [r2, #24]
 8007cea:	42a3      	cmp	r3, r4
 8007cec:	db01      	blt.n	8007cf2 <__sfputc_r+0x16>
 8007cee:	290a      	cmp	r1, #10
 8007cf0:	d102      	bne.n	8007cf8 <__sfputc_r+0x1c>
 8007cf2:	bc10      	pop	{r4}
 8007cf4:	f000 b94a 	b.w	8007f8c <__swbuf_r>
 8007cf8:	6813      	ldr	r3, [r2, #0]
 8007cfa:	1c58      	adds	r0, r3, #1
 8007cfc:	6010      	str	r0, [r2, #0]
 8007cfe:	7019      	strb	r1, [r3, #0]
 8007d00:	4608      	mov	r0, r1
 8007d02:	bc10      	pop	{r4}
 8007d04:	4770      	bx	lr

08007d06 <__sfputs_r>:
 8007d06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d08:	4606      	mov	r6, r0
 8007d0a:	460f      	mov	r7, r1
 8007d0c:	4614      	mov	r4, r2
 8007d0e:	18d5      	adds	r5, r2, r3
 8007d10:	42ac      	cmp	r4, r5
 8007d12:	d101      	bne.n	8007d18 <__sfputs_r+0x12>
 8007d14:	2000      	movs	r0, #0
 8007d16:	e007      	b.n	8007d28 <__sfputs_r+0x22>
 8007d18:	463a      	mov	r2, r7
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d20:	f7ff ffdc 	bl	8007cdc <__sfputc_r>
 8007d24:	1c43      	adds	r3, r0, #1
 8007d26:	d1f3      	bne.n	8007d10 <__sfputs_r+0xa>
 8007d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007d2c <_vfiprintf_r>:
 8007d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d30:	460d      	mov	r5, r1
 8007d32:	4614      	mov	r4, r2
 8007d34:	4698      	mov	r8, r3
 8007d36:	4606      	mov	r6, r0
 8007d38:	b09d      	sub	sp, #116	; 0x74
 8007d3a:	b118      	cbz	r0, 8007d44 <_vfiprintf_r+0x18>
 8007d3c:	6983      	ldr	r3, [r0, #24]
 8007d3e:	b90b      	cbnz	r3, 8007d44 <_vfiprintf_r+0x18>
 8007d40:	f000 fb14 	bl	800836c <__sinit>
 8007d44:	4b89      	ldr	r3, [pc, #548]	; (8007f6c <_vfiprintf_r+0x240>)
 8007d46:	429d      	cmp	r5, r3
 8007d48:	d11b      	bne.n	8007d82 <_vfiprintf_r+0x56>
 8007d4a:	6875      	ldr	r5, [r6, #4]
 8007d4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d4e:	07d9      	lsls	r1, r3, #31
 8007d50:	d405      	bmi.n	8007d5e <_vfiprintf_r+0x32>
 8007d52:	89ab      	ldrh	r3, [r5, #12]
 8007d54:	059a      	lsls	r2, r3, #22
 8007d56:	d402      	bmi.n	8007d5e <_vfiprintf_r+0x32>
 8007d58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d5a:	f000 fba5 	bl	80084a8 <__retarget_lock_acquire_recursive>
 8007d5e:	89ab      	ldrh	r3, [r5, #12]
 8007d60:	071b      	lsls	r3, r3, #28
 8007d62:	d501      	bpl.n	8007d68 <_vfiprintf_r+0x3c>
 8007d64:	692b      	ldr	r3, [r5, #16]
 8007d66:	b9eb      	cbnz	r3, 8007da4 <_vfiprintf_r+0x78>
 8007d68:	4629      	mov	r1, r5
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f000 f96e 	bl	800804c <__swsetup_r>
 8007d70:	b1c0      	cbz	r0, 8007da4 <_vfiprintf_r+0x78>
 8007d72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d74:	07dc      	lsls	r4, r3, #31
 8007d76:	d50e      	bpl.n	8007d96 <_vfiprintf_r+0x6a>
 8007d78:	f04f 30ff 	mov.w	r0, #4294967295
 8007d7c:	b01d      	add	sp, #116	; 0x74
 8007d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d82:	4b7b      	ldr	r3, [pc, #492]	; (8007f70 <_vfiprintf_r+0x244>)
 8007d84:	429d      	cmp	r5, r3
 8007d86:	d101      	bne.n	8007d8c <_vfiprintf_r+0x60>
 8007d88:	68b5      	ldr	r5, [r6, #8]
 8007d8a:	e7df      	b.n	8007d4c <_vfiprintf_r+0x20>
 8007d8c:	4b79      	ldr	r3, [pc, #484]	; (8007f74 <_vfiprintf_r+0x248>)
 8007d8e:	429d      	cmp	r5, r3
 8007d90:	bf08      	it	eq
 8007d92:	68f5      	ldreq	r5, [r6, #12]
 8007d94:	e7da      	b.n	8007d4c <_vfiprintf_r+0x20>
 8007d96:	89ab      	ldrh	r3, [r5, #12]
 8007d98:	0598      	lsls	r0, r3, #22
 8007d9a:	d4ed      	bmi.n	8007d78 <_vfiprintf_r+0x4c>
 8007d9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d9e:	f000 fb84 	bl	80084aa <__retarget_lock_release_recursive>
 8007da2:	e7e9      	b.n	8007d78 <_vfiprintf_r+0x4c>
 8007da4:	2300      	movs	r3, #0
 8007da6:	9309      	str	r3, [sp, #36]	; 0x24
 8007da8:	2320      	movs	r3, #32
 8007daa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007dae:	2330      	movs	r3, #48	; 0x30
 8007db0:	f04f 0901 	mov.w	r9, #1
 8007db4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007db8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007f78 <_vfiprintf_r+0x24c>
 8007dbc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007dc0:	4623      	mov	r3, r4
 8007dc2:	469a      	mov	sl, r3
 8007dc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dc8:	b10a      	cbz	r2, 8007dce <_vfiprintf_r+0xa2>
 8007dca:	2a25      	cmp	r2, #37	; 0x25
 8007dcc:	d1f9      	bne.n	8007dc2 <_vfiprintf_r+0x96>
 8007dce:	ebba 0b04 	subs.w	fp, sl, r4
 8007dd2:	d00b      	beq.n	8007dec <_vfiprintf_r+0xc0>
 8007dd4:	465b      	mov	r3, fp
 8007dd6:	4622      	mov	r2, r4
 8007dd8:	4629      	mov	r1, r5
 8007dda:	4630      	mov	r0, r6
 8007ddc:	f7ff ff93 	bl	8007d06 <__sfputs_r>
 8007de0:	3001      	adds	r0, #1
 8007de2:	f000 80aa 	beq.w	8007f3a <_vfiprintf_r+0x20e>
 8007de6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007de8:	445a      	add	r2, fp
 8007dea:	9209      	str	r2, [sp, #36]	; 0x24
 8007dec:	f89a 3000 	ldrb.w	r3, [sl]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 80a2 	beq.w	8007f3a <_vfiprintf_r+0x20e>
 8007df6:	2300      	movs	r3, #0
 8007df8:	f04f 32ff 	mov.w	r2, #4294967295
 8007dfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e00:	f10a 0a01 	add.w	sl, sl, #1
 8007e04:	9304      	str	r3, [sp, #16]
 8007e06:	9307      	str	r3, [sp, #28]
 8007e08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e0c:	931a      	str	r3, [sp, #104]	; 0x68
 8007e0e:	4654      	mov	r4, sl
 8007e10:	2205      	movs	r2, #5
 8007e12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e16:	4858      	ldr	r0, [pc, #352]	; (8007f78 <_vfiprintf_r+0x24c>)
 8007e18:	f7ff f914 	bl	8007044 <memchr>
 8007e1c:	9a04      	ldr	r2, [sp, #16]
 8007e1e:	b9d8      	cbnz	r0, 8007e58 <_vfiprintf_r+0x12c>
 8007e20:	06d1      	lsls	r1, r2, #27
 8007e22:	bf44      	itt	mi
 8007e24:	2320      	movmi	r3, #32
 8007e26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e2a:	0713      	lsls	r3, r2, #28
 8007e2c:	bf44      	itt	mi
 8007e2e:	232b      	movmi	r3, #43	; 0x2b
 8007e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e34:	f89a 3000 	ldrb.w	r3, [sl]
 8007e38:	2b2a      	cmp	r3, #42	; 0x2a
 8007e3a:	d015      	beq.n	8007e68 <_vfiprintf_r+0x13c>
 8007e3c:	4654      	mov	r4, sl
 8007e3e:	2000      	movs	r0, #0
 8007e40:	f04f 0c0a 	mov.w	ip, #10
 8007e44:	9a07      	ldr	r2, [sp, #28]
 8007e46:	4621      	mov	r1, r4
 8007e48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e4c:	3b30      	subs	r3, #48	; 0x30
 8007e4e:	2b09      	cmp	r3, #9
 8007e50:	d94e      	bls.n	8007ef0 <_vfiprintf_r+0x1c4>
 8007e52:	b1b0      	cbz	r0, 8007e82 <_vfiprintf_r+0x156>
 8007e54:	9207      	str	r2, [sp, #28]
 8007e56:	e014      	b.n	8007e82 <_vfiprintf_r+0x156>
 8007e58:	eba0 0308 	sub.w	r3, r0, r8
 8007e5c:	fa09 f303 	lsl.w	r3, r9, r3
 8007e60:	4313      	orrs	r3, r2
 8007e62:	46a2      	mov	sl, r4
 8007e64:	9304      	str	r3, [sp, #16]
 8007e66:	e7d2      	b.n	8007e0e <_vfiprintf_r+0xe2>
 8007e68:	9b03      	ldr	r3, [sp, #12]
 8007e6a:	1d19      	adds	r1, r3, #4
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	9103      	str	r1, [sp, #12]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	bfbb      	ittet	lt
 8007e74:	425b      	neglt	r3, r3
 8007e76:	f042 0202 	orrlt.w	r2, r2, #2
 8007e7a:	9307      	strge	r3, [sp, #28]
 8007e7c:	9307      	strlt	r3, [sp, #28]
 8007e7e:	bfb8      	it	lt
 8007e80:	9204      	strlt	r2, [sp, #16]
 8007e82:	7823      	ldrb	r3, [r4, #0]
 8007e84:	2b2e      	cmp	r3, #46	; 0x2e
 8007e86:	d10c      	bne.n	8007ea2 <_vfiprintf_r+0x176>
 8007e88:	7863      	ldrb	r3, [r4, #1]
 8007e8a:	2b2a      	cmp	r3, #42	; 0x2a
 8007e8c:	d135      	bne.n	8007efa <_vfiprintf_r+0x1ce>
 8007e8e:	9b03      	ldr	r3, [sp, #12]
 8007e90:	3402      	adds	r4, #2
 8007e92:	1d1a      	adds	r2, r3, #4
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	9203      	str	r2, [sp, #12]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	bfb8      	it	lt
 8007e9c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ea0:	9305      	str	r3, [sp, #20]
 8007ea2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007f88 <_vfiprintf_r+0x25c>
 8007ea6:	2203      	movs	r2, #3
 8007ea8:	4650      	mov	r0, sl
 8007eaa:	7821      	ldrb	r1, [r4, #0]
 8007eac:	f7ff f8ca 	bl	8007044 <memchr>
 8007eb0:	b140      	cbz	r0, 8007ec4 <_vfiprintf_r+0x198>
 8007eb2:	2340      	movs	r3, #64	; 0x40
 8007eb4:	eba0 000a 	sub.w	r0, r0, sl
 8007eb8:	fa03 f000 	lsl.w	r0, r3, r0
 8007ebc:	9b04      	ldr	r3, [sp, #16]
 8007ebe:	3401      	adds	r4, #1
 8007ec0:	4303      	orrs	r3, r0
 8007ec2:	9304      	str	r3, [sp, #16]
 8007ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ec8:	2206      	movs	r2, #6
 8007eca:	482c      	ldr	r0, [pc, #176]	; (8007f7c <_vfiprintf_r+0x250>)
 8007ecc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ed0:	f7ff f8b8 	bl	8007044 <memchr>
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	d03f      	beq.n	8007f58 <_vfiprintf_r+0x22c>
 8007ed8:	4b29      	ldr	r3, [pc, #164]	; (8007f80 <_vfiprintf_r+0x254>)
 8007eda:	bb1b      	cbnz	r3, 8007f24 <_vfiprintf_r+0x1f8>
 8007edc:	9b03      	ldr	r3, [sp, #12]
 8007ede:	3307      	adds	r3, #7
 8007ee0:	f023 0307 	bic.w	r3, r3, #7
 8007ee4:	3308      	adds	r3, #8
 8007ee6:	9303      	str	r3, [sp, #12]
 8007ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eea:	443b      	add	r3, r7
 8007eec:	9309      	str	r3, [sp, #36]	; 0x24
 8007eee:	e767      	b.n	8007dc0 <_vfiprintf_r+0x94>
 8007ef0:	460c      	mov	r4, r1
 8007ef2:	2001      	movs	r0, #1
 8007ef4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ef8:	e7a5      	b.n	8007e46 <_vfiprintf_r+0x11a>
 8007efa:	2300      	movs	r3, #0
 8007efc:	f04f 0c0a 	mov.w	ip, #10
 8007f00:	4619      	mov	r1, r3
 8007f02:	3401      	adds	r4, #1
 8007f04:	9305      	str	r3, [sp, #20]
 8007f06:	4620      	mov	r0, r4
 8007f08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f0c:	3a30      	subs	r2, #48	; 0x30
 8007f0e:	2a09      	cmp	r2, #9
 8007f10:	d903      	bls.n	8007f1a <_vfiprintf_r+0x1ee>
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d0c5      	beq.n	8007ea2 <_vfiprintf_r+0x176>
 8007f16:	9105      	str	r1, [sp, #20]
 8007f18:	e7c3      	b.n	8007ea2 <_vfiprintf_r+0x176>
 8007f1a:	4604      	mov	r4, r0
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f22:	e7f0      	b.n	8007f06 <_vfiprintf_r+0x1da>
 8007f24:	ab03      	add	r3, sp, #12
 8007f26:	9300      	str	r3, [sp, #0]
 8007f28:	462a      	mov	r2, r5
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	4b15      	ldr	r3, [pc, #84]	; (8007f84 <_vfiprintf_r+0x258>)
 8007f2e:	a904      	add	r1, sp, #16
 8007f30:	f7fd fe0e 	bl	8005b50 <_printf_float>
 8007f34:	4607      	mov	r7, r0
 8007f36:	1c78      	adds	r0, r7, #1
 8007f38:	d1d6      	bne.n	8007ee8 <_vfiprintf_r+0x1bc>
 8007f3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f3c:	07d9      	lsls	r1, r3, #31
 8007f3e:	d405      	bmi.n	8007f4c <_vfiprintf_r+0x220>
 8007f40:	89ab      	ldrh	r3, [r5, #12]
 8007f42:	059a      	lsls	r2, r3, #22
 8007f44:	d402      	bmi.n	8007f4c <_vfiprintf_r+0x220>
 8007f46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f48:	f000 faaf 	bl	80084aa <__retarget_lock_release_recursive>
 8007f4c:	89ab      	ldrh	r3, [r5, #12]
 8007f4e:	065b      	lsls	r3, r3, #25
 8007f50:	f53f af12 	bmi.w	8007d78 <_vfiprintf_r+0x4c>
 8007f54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f56:	e711      	b.n	8007d7c <_vfiprintf_r+0x50>
 8007f58:	ab03      	add	r3, sp, #12
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	462a      	mov	r2, r5
 8007f5e:	4630      	mov	r0, r6
 8007f60:	4b08      	ldr	r3, [pc, #32]	; (8007f84 <_vfiprintf_r+0x258>)
 8007f62:	a904      	add	r1, sp, #16
 8007f64:	f7fe f890 	bl	8006088 <_printf_i>
 8007f68:	e7e4      	b.n	8007f34 <_vfiprintf_r+0x208>
 8007f6a:	bf00      	nop
 8007f6c:	08008bac 	.word	0x08008bac
 8007f70:	08008bcc 	.word	0x08008bcc
 8007f74:	08008b8c 	.word	0x08008b8c
 8007f78:	08008a34 	.word	0x08008a34
 8007f7c:	08008a3e 	.word	0x08008a3e
 8007f80:	08005b51 	.word	0x08005b51
 8007f84:	08007d07 	.word	0x08007d07
 8007f88:	08008a3a 	.word	0x08008a3a

08007f8c <__swbuf_r>:
 8007f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f8e:	460e      	mov	r6, r1
 8007f90:	4614      	mov	r4, r2
 8007f92:	4605      	mov	r5, r0
 8007f94:	b118      	cbz	r0, 8007f9e <__swbuf_r+0x12>
 8007f96:	6983      	ldr	r3, [r0, #24]
 8007f98:	b90b      	cbnz	r3, 8007f9e <__swbuf_r+0x12>
 8007f9a:	f000 f9e7 	bl	800836c <__sinit>
 8007f9e:	4b21      	ldr	r3, [pc, #132]	; (8008024 <__swbuf_r+0x98>)
 8007fa0:	429c      	cmp	r4, r3
 8007fa2:	d12b      	bne.n	8007ffc <__swbuf_r+0x70>
 8007fa4:	686c      	ldr	r4, [r5, #4]
 8007fa6:	69a3      	ldr	r3, [r4, #24]
 8007fa8:	60a3      	str	r3, [r4, #8]
 8007faa:	89a3      	ldrh	r3, [r4, #12]
 8007fac:	071a      	lsls	r2, r3, #28
 8007fae:	d52f      	bpl.n	8008010 <__swbuf_r+0x84>
 8007fb0:	6923      	ldr	r3, [r4, #16]
 8007fb2:	b36b      	cbz	r3, 8008010 <__swbuf_r+0x84>
 8007fb4:	6923      	ldr	r3, [r4, #16]
 8007fb6:	6820      	ldr	r0, [r4, #0]
 8007fb8:	b2f6      	uxtb	r6, r6
 8007fba:	1ac0      	subs	r0, r0, r3
 8007fbc:	6963      	ldr	r3, [r4, #20]
 8007fbe:	4637      	mov	r7, r6
 8007fc0:	4283      	cmp	r3, r0
 8007fc2:	dc04      	bgt.n	8007fce <__swbuf_r+0x42>
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	4628      	mov	r0, r5
 8007fc8:	f000 f93c 	bl	8008244 <_fflush_r>
 8007fcc:	bb30      	cbnz	r0, 800801c <__swbuf_r+0x90>
 8007fce:	68a3      	ldr	r3, [r4, #8]
 8007fd0:	3001      	adds	r0, #1
 8007fd2:	3b01      	subs	r3, #1
 8007fd4:	60a3      	str	r3, [r4, #8]
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	1c5a      	adds	r2, r3, #1
 8007fda:	6022      	str	r2, [r4, #0]
 8007fdc:	701e      	strb	r6, [r3, #0]
 8007fde:	6963      	ldr	r3, [r4, #20]
 8007fe0:	4283      	cmp	r3, r0
 8007fe2:	d004      	beq.n	8007fee <__swbuf_r+0x62>
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	07db      	lsls	r3, r3, #31
 8007fe8:	d506      	bpl.n	8007ff8 <__swbuf_r+0x6c>
 8007fea:	2e0a      	cmp	r6, #10
 8007fec:	d104      	bne.n	8007ff8 <__swbuf_r+0x6c>
 8007fee:	4621      	mov	r1, r4
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	f000 f927 	bl	8008244 <_fflush_r>
 8007ff6:	b988      	cbnz	r0, 800801c <__swbuf_r+0x90>
 8007ff8:	4638      	mov	r0, r7
 8007ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ffc:	4b0a      	ldr	r3, [pc, #40]	; (8008028 <__swbuf_r+0x9c>)
 8007ffe:	429c      	cmp	r4, r3
 8008000:	d101      	bne.n	8008006 <__swbuf_r+0x7a>
 8008002:	68ac      	ldr	r4, [r5, #8]
 8008004:	e7cf      	b.n	8007fa6 <__swbuf_r+0x1a>
 8008006:	4b09      	ldr	r3, [pc, #36]	; (800802c <__swbuf_r+0xa0>)
 8008008:	429c      	cmp	r4, r3
 800800a:	bf08      	it	eq
 800800c:	68ec      	ldreq	r4, [r5, #12]
 800800e:	e7ca      	b.n	8007fa6 <__swbuf_r+0x1a>
 8008010:	4621      	mov	r1, r4
 8008012:	4628      	mov	r0, r5
 8008014:	f000 f81a 	bl	800804c <__swsetup_r>
 8008018:	2800      	cmp	r0, #0
 800801a:	d0cb      	beq.n	8007fb4 <__swbuf_r+0x28>
 800801c:	f04f 37ff 	mov.w	r7, #4294967295
 8008020:	e7ea      	b.n	8007ff8 <__swbuf_r+0x6c>
 8008022:	bf00      	nop
 8008024:	08008bac 	.word	0x08008bac
 8008028:	08008bcc 	.word	0x08008bcc
 800802c:	08008b8c 	.word	0x08008b8c

08008030 <__ascii_wctomb>:
 8008030:	4603      	mov	r3, r0
 8008032:	4608      	mov	r0, r1
 8008034:	b141      	cbz	r1, 8008048 <__ascii_wctomb+0x18>
 8008036:	2aff      	cmp	r2, #255	; 0xff
 8008038:	d904      	bls.n	8008044 <__ascii_wctomb+0x14>
 800803a:	228a      	movs	r2, #138	; 0x8a
 800803c:	f04f 30ff 	mov.w	r0, #4294967295
 8008040:	601a      	str	r2, [r3, #0]
 8008042:	4770      	bx	lr
 8008044:	2001      	movs	r0, #1
 8008046:	700a      	strb	r2, [r1, #0]
 8008048:	4770      	bx	lr
	...

0800804c <__swsetup_r>:
 800804c:	4b32      	ldr	r3, [pc, #200]	; (8008118 <__swsetup_r+0xcc>)
 800804e:	b570      	push	{r4, r5, r6, lr}
 8008050:	681d      	ldr	r5, [r3, #0]
 8008052:	4606      	mov	r6, r0
 8008054:	460c      	mov	r4, r1
 8008056:	b125      	cbz	r5, 8008062 <__swsetup_r+0x16>
 8008058:	69ab      	ldr	r3, [r5, #24]
 800805a:	b913      	cbnz	r3, 8008062 <__swsetup_r+0x16>
 800805c:	4628      	mov	r0, r5
 800805e:	f000 f985 	bl	800836c <__sinit>
 8008062:	4b2e      	ldr	r3, [pc, #184]	; (800811c <__swsetup_r+0xd0>)
 8008064:	429c      	cmp	r4, r3
 8008066:	d10f      	bne.n	8008088 <__swsetup_r+0x3c>
 8008068:	686c      	ldr	r4, [r5, #4]
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008070:	0719      	lsls	r1, r3, #28
 8008072:	d42c      	bmi.n	80080ce <__swsetup_r+0x82>
 8008074:	06dd      	lsls	r5, r3, #27
 8008076:	d411      	bmi.n	800809c <__swsetup_r+0x50>
 8008078:	2309      	movs	r3, #9
 800807a:	6033      	str	r3, [r6, #0]
 800807c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008080:	f04f 30ff 	mov.w	r0, #4294967295
 8008084:	81a3      	strh	r3, [r4, #12]
 8008086:	e03e      	b.n	8008106 <__swsetup_r+0xba>
 8008088:	4b25      	ldr	r3, [pc, #148]	; (8008120 <__swsetup_r+0xd4>)
 800808a:	429c      	cmp	r4, r3
 800808c:	d101      	bne.n	8008092 <__swsetup_r+0x46>
 800808e:	68ac      	ldr	r4, [r5, #8]
 8008090:	e7eb      	b.n	800806a <__swsetup_r+0x1e>
 8008092:	4b24      	ldr	r3, [pc, #144]	; (8008124 <__swsetup_r+0xd8>)
 8008094:	429c      	cmp	r4, r3
 8008096:	bf08      	it	eq
 8008098:	68ec      	ldreq	r4, [r5, #12]
 800809a:	e7e6      	b.n	800806a <__swsetup_r+0x1e>
 800809c:	0758      	lsls	r0, r3, #29
 800809e:	d512      	bpl.n	80080c6 <__swsetup_r+0x7a>
 80080a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080a2:	b141      	cbz	r1, 80080b6 <__swsetup_r+0x6a>
 80080a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080a8:	4299      	cmp	r1, r3
 80080aa:	d002      	beq.n	80080b2 <__swsetup_r+0x66>
 80080ac:	4630      	mov	r0, r6
 80080ae:	f7ff fb75 	bl	800779c <_free_r>
 80080b2:	2300      	movs	r3, #0
 80080b4:	6363      	str	r3, [r4, #52]	; 0x34
 80080b6:	89a3      	ldrh	r3, [r4, #12]
 80080b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080bc:	81a3      	strh	r3, [r4, #12]
 80080be:	2300      	movs	r3, #0
 80080c0:	6063      	str	r3, [r4, #4]
 80080c2:	6923      	ldr	r3, [r4, #16]
 80080c4:	6023      	str	r3, [r4, #0]
 80080c6:	89a3      	ldrh	r3, [r4, #12]
 80080c8:	f043 0308 	orr.w	r3, r3, #8
 80080cc:	81a3      	strh	r3, [r4, #12]
 80080ce:	6923      	ldr	r3, [r4, #16]
 80080d0:	b94b      	cbnz	r3, 80080e6 <__swsetup_r+0x9a>
 80080d2:	89a3      	ldrh	r3, [r4, #12]
 80080d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080dc:	d003      	beq.n	80080e6 <__swsetup_r+0x9a>
 80080de:	4621      	mov	r1, r4
 80080e0:	4630      	mov	r0, r6
 80080e2:	f000 fa07 	bl	80084f4 <__smakebuf_r>
 80080e6:	89a0      	ldrh	r0, [r4, #12]
 80080e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080ec:	f010 0301 	ands.w	r3, r0, #1
 80080f0:	d00a      	beq.n	8008108 <__swsetup_r+0xbc>
 80080f2:	2300      	movs	r3, #0
 80080f4:	60a3      	str	r3, [r4, #8]
 80080f6:	6963      	ldr	r3, [r4, #20]
 80080f8:	425b      	negs	r3, r3
 80080fa:	61a3      	str	r3, [r4, #24]
 80080fc:	6923      	ldr	r3, [r4, #16]
 80080fe:	b943      	cbnz	r3, 8008112 <__swsetup_r+0xc6>
 8008100:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008104:	d1ba      	bne.n	800807c <__swsetup_r+0x30>
 8008106:	bd70      	pop	{r4, r5, r6, pc}
 8008108:	0781      	lsls	r1, r0, #30
 800810a:	bf58      	it	pl
 800810c:	6963      	ldrpl	r3, [r4, #20]
 800810e:	60a3      	str	r3, [r4, #8]
 8008110:	e7f4      	b.n	80080fc <__swsetup_r+0xb0>
 8008112:	2000      	movs	r0, #0
 8008114:	e7f7      	b.n	8008106 <__swsetup_r+0xba>
 8008116:	bf00      	nop
 8008118:	20000010 	.word	0x20000010
 800811c:	08008bac 	.word	0x08008bac
 8008120:	08008bcc 	.word	0x08008bcc
 8008124:	08008b8c 	.word	0x08008b8c

08008128 <abort>:
 8008128:	2006      	movs	r0, #6
 800812a:	b508      	push	{r3, lr}
 800812c:	f000 fa52 	bl	80085d4 <raise>
 8008130:	2001      	movs	r0, #1
 8008132:	f7f9 fed2 	bl	8001eda <_exit>
	...

08008138 <__sflush_r>:
 8008138:	898a      	ldrh	r2, [r1, #12]
 800813a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800813e:	4605      	mov	r5, r0
 8008140:	0710      	lsls	r0, r2, #28
 8008142:	460c      	mov	r4, r1
 8008144:	d458      	bmi.n	80081f8 <__sflush_r+0xc0>
 8008146:	684b      	ldr	r3, [r1, #4]
 8008148:	2b00      	cmp	r3, #0
 800814a:	dc05      	bgt.n	8008158 <__sflush_r+0x20>
 800814c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800814e:	2b00      	cmp	r3, #0
 8008150:	dc02      	bgt.n	8008158 <__sflush_r+0x20>
 8008152:	2000      	movs	r0, #0
 8008154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008158:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800815a:	2e00      	cmp	r6, #0
 800815c:	d0f9      	beq.n	8008152 <__sflush_r+0x1a>
 800815e:	2300      	movs	r3, #0
 8008160:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008164:	682f      	ldr	r7, [r5, #0]
 8008166:	602b      	str	r3, [r5, #0]
 8008168:	d032      	beq.n	80081d0 <__sflush_r+0x98>
 800816a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800816c:	89a3      	ldrh	r3, [r4, #12]
 800816e:	075a      	lsls	r2, r3, #29
 8008170:	d505      	bpl.n	800817e <__sflush_r+0x46>
 8008172:	6863      	ldr	r3, [r4, #4]
 8008174:	1ac0      	subs	r0, r0, r3
 8008176:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008178:	b10b      	cbz	r3, 800817e <__sflush_r+0x46>
 800817a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800817c:	1ac0      	subs	r0, r0, r3
 800817e:	2300      	movs	r3, #0
 8008180:	4602      	mov	r2, r0
 8008182:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008184:	4628      	mov	r0, r5
 8008186:	6a21      	ldr	r1, [r4, #32]
 8008188:	47b0      	blx	r6
 800818a:	1c43      	adds	r3, r0, #1
 800818c:	89a3      	ldrh	r3, [r4, #12]
 800818e:	d106      	bne.n	800819e <__sflush_r+0x66>
 8008190:	6829      	ldr	r1, [r5, #0]
 8008192:	291d      	cmp	r1, #29
 8008194:	d82c      	bhi.n	80081f0 <__sflush_r+0xb8>
 8008196:	4a2a      	ldr	r2, [pc, #168]	; (8008240 <__sflush_r+0x108>)
 8008198:	40ca      	lsrs	r2, r1
 800819a:	07d6      	lsls	r6, r2, #31
 800819c:	d528      	bpl.n	80081f0 <__sflush_r+0xb8>
 800819e:	2200      	movs	r2, #0
 80081a0:	6062      	str	r2, [r4, #4]
 80081a2:	6922      	ldr	r2, [r4, #16]
 80081a4:	04d9      	lsls	r1, r3, #19
 80081a6:	6022      	str	r2, [r4, #0]
 80081a8:	d504      	bpl.n	80081b4 <__sflush_r+0x7c>
 80081aa:	1c42      	adds	r2, r0, #1
 80081ac:	d101      	bne.n	80081b2 <__sflush_r+0x7a>
 80081ae:	682b      	ldr	r3, [r5, #0]
 80081b0:	b903      	cbnz	r3, 80081b4 <__sflush_r+0x7c>
 80081b2:	6560      	str	r0, [r4, #84]	; 0x54
 80081b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081b6:	602f      	str	r7, [r5, #0]
 80081b8:	2900      	cmp	r1, #0
 80081ba:	d0ca      	beq.n	8008152 <__sflush_r+0x1a>
 80081bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081c0:	4299      	cmp	r1, r3
 80081c2:	d002      	beq.n	80081ca <__sflush_r+0x92>
 80081c4:	4628      	mov	r0, r5
 80081c6:	f7ff fae9 	bl	800779c <_free_r>
 80081ca:	2000      	movs	r0, #0
 80081cc:	6360      	str	r0, [r4, #52]	; 0x34
 80081ce:	e7c1      	b.n	8008154 <__sflush_r+0x1c>
 80081d0:	6a21      	ldr	r1, [r4, #32]
 80081d2:	2301      	movs	r3, #1
 80081d4:	4628      	mov	r0, r5
 80081d6:	47b0      	blx	r6
 80081d8:	1c41      	adds	r1, r0, #1
 80081da:	d1c7      	bne.n	800816c <__sflush_r+0x34>
 80081dc:	682b      	ldr	r3, [r5, #0]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d0c4      	beq.n	800816c <__sflush_r+0x34>
 80081e2:	2b1d      	cmp	r3, #29
 80081e4:	d001      	beq.n	80081ea <__sflush_r+0xb2>
 80081e6:	2b16      	cmp	r3, #22
 80081e8:	d101      	bne.n	80081ee <__sflush_r+0xb6>
 80081ea:	602f      	str	r7, [r5, #0]
 80081ec:	e7b1      	b.n	8008152 <__sflush_r+0x1a>
 80081ee:	89a3      	ldrh	r3, [r4, #12]
 80081f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081f4:	81a3      	strh	r3, [r4, #12]
 80081f6:	e7ad      	b.n	8008154 <__sflush_r+0x1c>
 80081f8:	690f      	ldr	r7, [r1, #16]
 80081fa:	2f00      	cmp	r7, #0
 80081fc:	d0a9      	beq.n	8008152 <__sflush_r+0x1a>
 80081fe:	0793      	lsls	r3, r2, #30
 8008200:	bf18      	it	ne
 8008202:	2300      	movne	r3, #0
 8008204:	680e      	ldr	r6, [r1, #0]
 8008206:	bf08      	it	eq
 8008208:	694b      	ldreq	r3, [r1, #20]
 800820a:	eba6 0807 	sub.w	r8, r6, r7
 800820e:	600f      	str	r7, [r1, #0]
 8008210:	608b      	str	r3, [r1, #8]
 8008212:	f1b8 0f00 	cmp.w	r8, #0
 8008216:	dd9c      	ble.n	8008152 <__sflush_r+0x1a>
 8008218:	4643      	mov	r3, r8
 800821a:	463a      	mov	r2, r7
 800821c:	4628      	mov	r0, r5
 800821e:	6a21      	ldr	r1, [r4, #32]
 8008220:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008222:	47b0      	blx	r6
 8008224:	2800      	cmp	r0, #0
 8008226:	dc06      	bgt.n	8008236 <__sflush_r+0xfe>
 8008228:	89a3      	ldrh	r3, [r4, #12]
 800822a:	f04f 30ff 	mov.w	r0, #4294967295
 800822e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008232:	81a3      	strh	r3, [r4, #12]
 8008234:	e78e      	b.n	8008154 <__sflush_r+0x1c>
 8008236:	4407      	add	r7, r0
 8008238:	eba8 0800 	sub.w	r8, r8, r0
 800823c:	e7e9      	b.n	8008212 <__sflush_r+0xda>
 800823e:	bf00      	nop
 8008240:	20400001 	.word	0x20400001

08008244 <_fflush_r>:
 8008244:	b538      	push	{r3, r4, r5, lr}
 8008246:	690b      	ldr	r3, [r1, #16]
 8008248:	4605      	mov	r5, r0
 800824a:	460c      	mov	r4, r1
 800824c:	b913      	cbnz	r3, 8008254 <_fflush_r+0x10>
 800824e:	2500      	movs	r5, #0
 8008250:	4628      	mov	r0, r5
 8008252:	bd38      	pop	{r3, r4, r5, pc}
 8008254:	b118      	cbz	r0, 800825e <_fflush_r+0x1a>
 8008256:	6983      	ldr	r3, [r0, #24]
 8008258:	b90b      	cbnz	r3, 800825e <_fflush_r+0x1a>
 800825a:	f000 f887 	bl	800836c <__sinit>
 800825e:	4b14      	ldr	r3, [pc, #80]	; (80082b0 <_fflush_r+0x6c>)
 8008260:	429c      	cmp	r4, r3
 8008262:	d11b      	bne.n	800829c <_fflush_r+0x58>
 8008264:	686c      	ldr	r4, [r5, #4]
 8008266:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d0ef      	beq.n	800824e <_fflush_r+0xa>
 800826e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008270:	07d0      	lsls	r0, r2, #31
 8008272:	d404      	bmi.n	800827e <_fflush_r+0x3a>
 8008274:	0599      	lsls	r1, r3, #22
 8008276:	d402      	bmi.n	800827e <_fflush_r+0x3a>
 8008278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800827a:	f000 f915 	bl	80084a8 <__retarget_lock_acquire_recursive>
 800827e:	4628      	mov	r0, r5
 8008280:	4621      	mov	r1, r4
 8008282:	f7ff ff59 	bl	8008138 <__sflush_r>
 8008286:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008288:	4605      	mov	r5, r0
 800828a:	07da      	lsls	r2, r3, #31
 800828c:	d4e0      	bmi.n	8008250 <_fflush_r+0xc>
 800828e:	89a3      	ldrh	r3, [r4, #12]
 8008290:	059b      	lsls	r3, r3, #22
 8008292:	d4dd      	bmi.n	8008250 <_fflush_r+0xc>
 8008294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008296:	f000 f908 	bl	80084aa <__retarget_lock_release_recursive>
 800829a:	e7d9      	b.n	8008250 <_fflush_r+0xc>
 800829c:	4b05      	ldr	r3, [pc, #20]	; (80082b4 <_fflush_r+0x70>)
 800829e:	429c      	cmp	r4, r3
 80082a0:	d101      	bne.n	80082a6 <_fflush_r+0x62>
 80082a2:	68ac      	ldr	r4, [r5, #8]
 80082a4:	e7df      	b.n	8008266 <_fflush_r+0x22>
 80082a6:	4b04      	ldr	r3, [pc, #16]	; (80082b8 <_fflush_r+0x74>)
 80082a8:	429c      	cmp	r4, r3
 80082aa:	bf08      	it	eq
 80082ac:	68ec      	ldreq	r4, [r5, #12]
 80082ae:	e7da      	b.n	8008266 <_fflush_r+0x22>
 80082b0:	08008bac 	.word	0x08008bac
 80082b4:	08008bcc 	.word	0x08008bcc
 80082b8:	08008b8c 	.word	0x08008b8c

080082bc <std>:
 80082bc:	2300      	movs	r3, #0
 80082be:	b510      	push	{r4, lr}
 80082c0:	4604      	mov	r4, r0
 80082c2:	e9c0 3300 	strd	r3, r3, [r0]
 80082c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082ca:	6083      	str	r3, [r0, #8]
 80082cc:	8181      	strh	r1, [r0, #12]
 80082ce:	6643      	str	r3, [r0, #100]	; 0x64
 80082d0:	81c2      	strh	r2, [r0, #14]
 80082d2:	6183      	str	r3, [r0, #24]
 80082d4:	4619      	mov	r1, r3
 80082d6:	2208      	movs	r2, #8
 80082d8:	305c      	adds	r0, #92	; 0x5c
 80082da:	f7fd fb93 	bl	8005a04 <memset>
 80082de:	4b05      	ldr	r3, [pc, #20]	; (80082f4 <std+0x38>)
 80082e0:	6224      	str	r4, [r4, #32]
 80082e2:	6263      	str	r3, [r4, #36]	; 0x24
 80082e4:	4b04      	ldr	r3, [pc, #16]	; (80082f8 <std+0x3c>)
 80082e6:	62a3      	str	r3, [r4, #40]	; 0x28
 80082e8:	4b04      	ldr	r3, [pc, #16]	; (80082fc <std+0x40>)
 80082ea:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082ec:	4b04      	ldr	r3, [pc, #16]	; (8008300 <std+0x44>)
 80082ee:	6323      	str	r3, [r4, #48]	; 0x30
 80082f0:	bd10      	pop	{r4, pc}
 80082f2:	bf00      	nop
 80082f4:	0800860d 	.word	0x0800860d
 80082f8:	0800862f 	.word	0x0800862f
 80082fc:	08008667 	.word	0x08008667
 8008300:	0800868b 	.word	0x0800868b

08008304 <_cleanup_r>:
 8008304:	4901      	ldr	r1, [pc, #4]	; (800830c <_cleanup_r+0x8>)
 8008306:	f000 b8af 	b.w	8008468 <_fwalk_reent>
 800830a:	bf00      	nop
 800830c:	08008245 	.word	0x08008245

08008310 <__sfmoreglue>:
 8008310:	b570      	push	{r4, r5, r6, lr}
 8008312:	2568      	movs	r5, #104	; 0x68
 8008314:	1e4a      	subs	r2, r1, #1
 8008316:	4355      	muls	r5, r2
 8008318:	460e      	mov	r6, r1
 800831a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800831e:	f7ff fa89 	bl	8007834 <_malloc_r>
 8008322:	4604      	mov	r4, r0
 8008324:	b140      	cbz	r0, 8008338 <__sfmoreglue+0x28>
 8008326:	2100      	movs	r1, #0
 8008328:	e9c0 1600 	strd	r1, r6, [r0]
 800832c:	300c      	adds	r0, #12
 800832e:	60a0      	str	r0, [r4, #8]
 8008330:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008334:	f7fd fb66 	bl	8005a04 <memset>
 8008338:	4620      	mov	r0, r4
 800833a:	bd70      	pop	{r4, r5, r6, pc}

0800833c <__sfp_lock_acquire>:
 800833c:	4801      	ldr	r0, [pc, #4]	; (8008344 <__sfp_lock_acquire+0x8>)
 800833e:	f000 b8b3 	b.w	80084a8 <__retarget_lock_acquire_recursive>
 8008342:	bf00      	nop
 8008344:	200005d8 	.word	0x200005d8

08008348 <__sfp_lock_release>:
 8008348:	4801      	ldr	r0, [pc, #4]	; (8008350 <__sfp_lock_release+0x8>)
 800834a:	f000 b8ae 	b.w	80084aa <__retarget_lock_release_recursive>
 800834e:	bf00      	nop
 8008350:	200005d8 	.word	0x200005d8

08008354 <__sinit_lock_acquire>:
 8008354:	4801      	ldr	r0, [pc, #4]	; (800835c <__sinit_lock_acquire+0x8>)
 8008356:	f000 b8a7 	b.w	80084a8 <__retarget_lock_acquire_recursive>
 800835a:	bf00      	nop
 800835c:	200005d3 	.word	0x200005d3

08008360 <__sinit_lock_release>:
 8008360:	4801      	ldr	r0, [pc, #4]	; (8008368 <__sinit_lock_release+0x8>)
 8008362:	f000 b8a2 	b.w	80084aa <__retarget_lock_release_recursive>
 8008366:	bf00      	nop
 8008368:	200005d3 	.word	0x200005d3

0800836c <__sinit>:
 800836c:	b510      	push	{r4, lr}
 800836e:	4604      	mov	r4, r0
 8008370:	f7ff fff0 	bl	8008354 <__sinit_lock_acquire>
 8008374:	69a3      	ldr	r3, [r4, #24]
 8008376:	b11b      	cbz	r3, 8008380 <__sinit+0x14>
 8008378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800837c:	f7ff bff0 	b.w	8008360 <__sinit_lock_release>
 8008380:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008384:	6523      	str	r3, [r4, #80]	; 0x50
 8008386:	4b13      	ldr	r3, [pc, #76]	; (80083d4 <__sinit+0x68>)
 8008388:	4a13      	ldr	r2, [pc, #76]	; (80083d8 <__sinit+0x6c>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	62a2      	str	r2, [r4, #40]	; 0x28
 800838e:	42a3      	cmp	r3, r4
 8008390:	bf08      	it	eq
 8008392:	2301      	moveq	r3, #1
 8008394:	4620      	mov	r0, r4
 8008396:	bf08      	it	eq
 8008398:	61a3      	streq	r3, [r4, #24]
 800839a:	f000 f81f 	bl	80083dc <__sfp>
 800839e:	6060      	str	r0, [r4, #4]
 80083a0:	4620      	mov	r0, r4
 80083a2:	f000 f81b 	bl	80083dc <__sfp>
 80083a6:	60a0      	str	r0, [r4, #8]
 80083a8:	4620      	mov	r0, r4
 80083aa:	f000 f817 	bl	80083dc <__sfp>
 80083ae:	2200      	movs	r2, #0
 80083b0:	2104      	movs	r1, #4
 80083b2:	60e0      	str	r0, [r4, #12]
 80083b4:	6860      	ldr	r0, [r4, #4]
 80083b6:	f7ff ff81 	bl	80082bc <std>
 80083ba:	2201      	movs	r2, #1
 80083bc:	2109      	movs	r1, #9
 80083be:	68a0      	ldr	r0, [r4, #8]
 80083c0:	f7ff ff7c 	bl	80082bc <std>
 80083c4:	2202      	movs	r2, #2
 80083c6:	2112      	movs	r1, #18
 80083c8:	68e0      	ldr	r0, [r4, #12]
 80083ca:	f7ff ff77 	bl	80082bc <std>
 80083ce:	2301      	movs	r3, #1
 80083d0:	61a3      	str	r3, [r4, #24]
 80083d2:	e7d1      	b.n	8008378 <__sinit+0xc>
 80083d4:	08008808 	.word	0x08008808
 80083d8:	08008305 	.word	0x08008305

080083dc <__sfp>:
 80083dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083de:	4607      	mov	r7, r0
 80083e0:	f7ff ffac 	bl	800833c <__sfp_lock_acquire>
 80083e4:	4b1e      	ldr	r3, [pc, #120]	; (8008460 <__sfp+0x84>)
 80083e6:	681e      	ldr	r6, [r3, #0]
 80083e8:	69b3      	ldr	r3, [r6, #24]
 80083ea:	b913      	cbnz	r3, 80083f2 <__sfp+0x16>
 80083ec:	4630      	mov	r0, r6
 80083ee:	f7ff ffbd 	bl	800836c <__sinit>
 80083f2:	3648      	adds	r6, #72	; 0x48
 80083f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80083f8:	3b01      	subs	r3, #1
 80083fa:	d503      	bpl.n	8008404 <__sfp+0x28>
 80083fc:	6833      	ldr	r3, [r6, #0]
 80083fe:	b30b      	cbz	r3, 8008444 <__sfp+0x68>
 8008400:	6836      	ldr	r6, [r6, #0]
 8008402:	e7f7      	b.n	80083f4 <__sfp+0x18>
 8008404:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008408:	b9d5      	cbnz	r5, 8008440 <__sfp+0x64>
 800840a:	4b16      	ldr	r3, [pc, #88]	; (8008464 <__sfp+0x88>)
 800840c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008410:	60e3      	str	r3, [r4, #12]
 8008412:	6665      	str	r5, [r4, #100]	; 0x64
 8008414:	f000 f847 	bl	80084a6 <__retarget_lock_init_recursive>
 8008418:	f7ff ff96 	bl	8008348 <__sfp_lock_release>
 800841c:	2208      	movs	r2, #8
 800841e:	4629      	mov	r1, r5
 8008420:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008424:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008428:	6025      	str	r5, [r4, #0]
 800842a:	61a5      	str	r5, [r4, #24]
 800842c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008430:	f7fd fae8 	bl	8005a04 <memset>
 8008434:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008438:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800843c:	4620      	mov	r0, r4
 800843e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008440:	3468      	adds	r4, #104	; 0x68
 8008442:	e7d9      	b.n	80083f8 <__sfp+0x1c>
 8008444:	2104      	movs	r1, #4
 8008446:	4638      	mov	r0, r7
 8008448:	f7ff ff62 	bl	8008310 <__sfmoreglue>
 800844c:	4604      	mov	r4, r0
 800844e:	6030      	str	r0, [r6, #0]
 8008450:	2800      	cmp	r0, #0
 8008452:	d1d5      	bne.n	8008400 <__sfp+0x24>
 8008454:	f7ff ff78 	bl	8008348 <__sfp_lock_release>
 8008458:	230c      	movs	r3, #12
 800845a:	603b      	str	r3, [r7, #0]
 800845c:	e7ee      	b.n	800843c <__sfp+0x60>
 800845e:	bf00      	nop
 8008460:	08008808 	.word	0x08008808
 8008464:	ffff0001 	.word	0xffff0001

08008468 <_fwalk_reent>:
 8008468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800846c:	4606      	mov	r6, r0
 800846e:	4688      	mov	r8, r1
 8008470:	2700      	movs	r7, #0
 8008472:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008476:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800847a:	f1b9 0901 	subs.w	r9, r9, #1
 800847e:	d505      	bpl.n	800848c <_fwalk_reent+0x24>
 8008480:	6824      	ldr	r4, [r4, #0]
 8008482:	2c00      	cmp	r4, #0
 8008484:	d1f7      	bne.n	8008476 <_fwalk_reent+0xe>
 8008486:	4638      	mov	r0, r7
 8008488:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800848c:	89ab      	ldrh	r3, [r5, #12]
 800848e:	2b01      	cmp	r3, #1
 8008490:	d907      	bls.n	80084a2 <_fwalk_reent+0x3a>
 8008492:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008496:	3301      	adds	r3, #1
 8008498:	d003      	beq.n	80084a2 <_fwalk_reent+0x3a>
 800849a:	4629      	mov	r1, r5
 800849c:	4630      	mov	r0, r6
 800849e:	47c0      	blx	r8
 80084a0:	4307      	orrs	r7, r0
 80084a2:	3568      	adds	r5, #104	; 0x68
 80084a4:	e7e9      	b.n	800847a <_fwalk_reent+0x12>

080084a6 <__retarget_lock_init_recursive>:
 80084a6:	4770      	bx	lr

080084a8 <__retarget_lock_acquire_recursive>:
 80084a8:	4770      	bx	lr

080084aa <__retarget_lock_release_recursive>:
 80084aa:	4770      	bx	lr

080084ac <__swhatbuf_r>:
 80084ac:	b570      	push	{r4, r5, r6, lr}
 80084ae:	460e      	mov	r6, r1
 80084b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b4:	4614      	mov	r4, r2
 80084b6:	2900      	cmp	r1, #0
 80084b8:	461d      	mov	r5, r3
 80084ba:	b096      	sub	sp, #88	; 0x58
 80084bc:	da07      	bge.n	80084ce <__swhatbuf_r+0x22>
 80084be:	2300      	movs	r3, #0
 80084c0:	602b      	str	r3, [r5, #0]
 80084c2:	89b3      	ldrh	r3, [r6, #12]
 80084c4:	061a      	lsls	r2, r3, #24
 80084c6:	d410      	bmi.n	80084ea <__swhatbuf_r+0x3e>
 80084c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084cc:	e00e      	b.n	80084ec <__swhatbuf_r+0x40>
 80084ce:	466a      	mov	r2, sp
 80084d0:	f000 f902 	bl	80086d8 <_fstat_r>
 80084d4:	2800      	cmp	r0, #0
 80084d6:	dbf2      	blt.n	80084be <__swhatbuf_r+0x12>
 80084d8:	9a01      	ldr	r2, [sp, #4]
 80084da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084e2:	425a      	negs	r2, r3
 80084e4:	415a      	adcs	r2, r3
 80084e6:	602a      	str	r2, [r5, #0]
 80084e8:	e7ee      	b.n	80084c8 <__swhatbuf_r+0x1c>
 80084ea:	2340      	movs	r3, #64	; 0x40
 80084ec:	2000      	movs	r0, #0
 80084ee:	6023      	str	r3, [r4, #0]
 80084f0:	b016      	add	sp, #88	; 0x58
 80084f2:	bd70      	pop	{r4, r5, r6, pc}

080084f4 <__smakebuf_r>:
 80084f4:	898b      	ldrh	r3, [r1, #12]
 80084f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084f8:	079d      	lsls	r5, r3, #30
 80084fa:	4606      	mov	r6, r0
 80084fc:	460c      	mov	r4, r1
 80084fe:	d507      	bpl.n	8008510 <__smakebuf_r+0x1c>
 8008500:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	6123      	str	r3, [r4, #16]
 8008508:	2301      	movs	r3, #1
 800850a:	6163      	str	r3, [r4, #20]
 800850c:	b002      	add	sp, #8
 800850e:	bd70      	pop	{r4, r5, r6, pc}
 8008510:	466a      	mov	r2, sp
 8008512:	ab01      	add	r3, sp, #4
 8008514:	f7ff ffca 	bl	80084ac <__swhatbuf_r>
 8008518:	9900      	ldr	r1, [sp, #0]
 800851a:	4605      	mov	r5, r0
 800851c:	4630      	mov	r0, r6
 800851e:	f7ff f989 	bl	8007834 <_malloc_r>
 8008522:	b948      	cbnz	r0, 8008538 <__smakebuf_r+0x44>
 8008524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008528:	059a      	lsls	r2, r3, #22
 800852a:	d4ef      	bmi.n	800850c <__smakebuf_r+0x18>
 800852c:	f023 0303 	bic.w	r3, r3, #3
 8008530:	f043 0302 	orr.w	r3, r3, #2
 8008534:	81a3      	strh	r3, [r4, #12]
 8008536:	e7e3      	b.n	8008500 <__smakebuf_r+0xc>
 8008538:	4b0d      	ldr	r3, [pc, #52]	; (8008570 <__smakebuf_r+0x7c>)
 800853a:	62b3      	str	r3, [r6, #40]	; 0x28
 800853c:	89a3      	ldrh	r3, [r4, #12]
 800853e:	6020      	str	r0, [r4, #0]
 8008540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008544:	81a3      	strh	r3, [r4, #12]
 8008546:	9b00      	ldr	r3, [sp, #0]
 8008548:	6120      	str	r0, [r4, #16]
 800854a:	6163      	str	r3, [r4, #20]
 800854c:	9b01      	ldr	r3, [sp, #4]
 800854e:	b15b      	cbz	r3, 8008568 <__smakebuf_r+0x74>
 8008550:	4630      	mov	r0, r6
 8008552:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008556:	f000 f8d1 	bl	80086fc <_isatty_r>
 800855a:	b128      	cbz	r0, 8008568 <__smakebuf_r+0x74>
 800855c:	89a3      	ldrh	r3, [r4, #12]
 800855e:	f023 0303 	bic.w	r3, r3, #3
 8008562:	f043 0301 	orr.w	r3, r3, #1
 8008566:	81a3      	strh	r3, [r4, #12]
 8008568:	89a0      	ldrh	r0, [r4, #12]
 800856a:	4305      	orrs	r5, r0
 800856c:	81a5      	strh	r5, [r4, #12]
 800856e:	e7cd      	b.n	800850c <__smakebuf_r+0x18>
 8008570:	08008305 	.word	0x08008305

08008574 <_malloc_usable_size_r>:
 8008574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008578:	1f18      	subs	r0, r3, #4
 800857a:	2b00      	cmp	r3, #0
 800857c:	bfbc      	itt	lt
 800857e:	580b      	ldrlt	r3, [r1, r0]
 8008580:	18c0      	addlt	r0, r0, r3
 8008582:	4770      	bx	lr

08008584 <_raise_r>:
 8008584:	291f      	cmp	r1, #31
 8008586:	b538      	push	{r3, r4, r5, lr}
 8008588:	4604      	mov	r4, r0
 800858a:	460d      	mov	r5, r1
 800858c:	d904      	bls.n	8008598 <_raise_r+0x14>
 800858e:	2316      	movs	r3, #22
 8008590:	6003      	str	r3, [r0, #0]
 8008592:	f04f 30ff 	mov.w	r0, #4294967295
 8008596:	bd38      	pop	{r3, r4, r5, pc}
 8008598:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800859a:	b112      	cbz	r2, 80085a2 <_raise_r+0x1e>
 800859c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085a0:	b94b      	cbnz	r3, 80085b6 <_raise_r+0x32>
 80085a2:	4620      	mov	r0, r4
 80085a4:	f000 f830 	bl	8008608 <_getpid_r>
 80085a8:	462a      	mov	r2, r5
 80085aa:	4601      	mov	r1, r0
 80085ac:	4620      	mov	r0, r4
 80085ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085b2:	f000 b817 	b.w	80085e4 <_kill_r>
 80085b6:	2b01      	cmp	r3, #1
 80085b8:	d00a      	beq.n	80085d0 <_raise_r+0x4c>
 80085ba:	1c59      	adds	r1, r3, #1
 80085bc:	d103      	bne.n	80085c6 <_raise_r+0x42>
 80085be:	2316      	movs	r3, #22
 80085c0:	6003      	str	r3, [r0, #0]
 80085c2:	2001      	movs	r0, #1
 80085c4:	e7e7      	b.n	8008596 <_raise_r+0x12>
 80085c6:	2400      	movs	r4, #0
 80085c8:	4628      	mov	r0, r5
 80085ca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085ce:	4798      	blx	r3
 80085d0:	2000      	movs	r0, #0
 80085d2:	e7e0      	b.n	8008596 <_raise_r+0x12>

080085d4 <raise>:
 80085d4:	4b02      	ldr	r3, [pc, #8]	; (80085e0 <raise+0xc>)
 80085d6:	4601      	mov	r1, r0
 80085d8:	6818      	ldr	r0, [r3, #0]
 80085da:	f7ff bfd3 	b.w	8008584 <_raise_r>
 80085de:	bf00      	nop
 80085e0:	20000010 	.word	0x20000010

080085e4 <_kill_r>:
 80085e4:	b538      	push	{r3, r4, r5, lr}
 80085e6:	2300      	movs	r3, #0
 80085e8:	4d06      	ldr	r5, [pc, #24]	; (8008604 <_kill_r+0x20>)
 80085ea:	4604      	mov	r4, r0
 80085ec:	4608      	mov	r0, r1
 80085ee:	4611      	mov	r1, r2
 80085f0:	602b      	str	r3, [r5, #0]
 80085f2:	f7f9 fc62 	bl	8001eba <_kill>
 80085f6:	1c43      	adds	r3, r0, #1
 80085f8:	d102      	bne.n	8008600 <_kill_r+0x1c>
 80085fa:	682b      	ldr	r3, [r5, #0]
 80085fc:	b103      	cbz	r3, 8008600 <_kill_r+0x1c>
 80085fe:	6023      	str	r3, [r4, #0]
 8008600:	bd38      	pop	{r3, r4, r5, pc}
 8008602:	bf00      	nop
 8008604:	200005cc 	.word	0x200005cc

08008608 <_getpid_r>:
 8008608:	f7f9 bc50 	b.w	8001eac <_getpid>

0800860c <__sread>:
 800860c:	b510      	push	{r4, lr}
 800860e:	460c      	mov	r4, r1
 8008610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008614:	f000 f894 	bl	8008740 <_read_r>
 8008618:	2800      	cmp	r0, #0
 800861a:	bfab      	itete	ge
 800861c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800861e:	89a3      	ldrhlt	r3, [r4, #12]
 8008620:	181b      	addge	r3, r3, r0
 8008622:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008626:	bfac      	ite	ge
 8008628:	6563      	strge	r3, [r4, #84]	; 0x54
 800862a:	81a3      	strhlt	r3, [r4, #12]
 800862c:	bd10      	pop	{r4, pc}

0800862e <__swrite>:
 800862e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008632:	461f      	mov	r7, r3
 8008634:	898b      	ldrh	r3, [r1, #12]
 8008636:	4605      	mov	r5, r0
 8008638:	05db      	lsls	r3, r3, #23
 800863a:	460c      	mov	r4, r1
 800863c:	4616      	mov	r6, r2
 800863e:	d505      	bpl.n	800864c <__swrite+0x1e>
 8008640:	2302      	movs	r3, #2
 8008642:	2200      	movs	r2, #0
 8008644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008648:	f000 f868 	bl	800871c <_lseek_r>
 800864c:	89a3      	ldrh	r3, [r4, #12]
 800864e:	4632      	mov	r2, r6
 8008650:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008654:	81a3      	strh	r3, [r4, #12]
 8008656:	4628      	mov	r0, r5
 8008658:	463b      	mov	r3, r7
 800865a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800865e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008662:	f000 b817 	b.w	8008694 <_write_r>

08008666 <__sseek>:
 8008666:	b510      	push	{r4, lr}
 8008668:	460c      	mov	r4, r1
 800866a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800866e:	f000 f855 	bl	800871c <_lseek_r>
 8008672:	1c43      	adds	r3, r0, #1
 8008674:	89a3      	ldrh	r3, [r4, #12]
 8008676:	bf15      	itete	ne
 8008678:	6560      	strne	r0, [r4, #84]	; 0x54
 800867a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800867e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008682:	81a3      	strheq	r3, [r4, #12]
 8008684:	bf18      	it	ne
 8008686:	81a3      	strhne	r3, [r4, #12]
 8008688:	bd10      	pop	{r4, pc}

0800868a <__sclose>:
 800868a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800868e:	f000 b813 	b.w	80086b8 <_close_r>
	...

08008694 <_write_r>:
 8008694:	b538      	push	{r3, r4, r5, lr}
 8008696:	4604      	mov	r4, r0
 8008698:	4608      	mov	r0, r1
 800869a:	4611      	mov	r1, r2
 800869c:	2200      	movs	r2, #0
 800869e:	4d05      	ldr	r5, [pc, #20]	; (80086b4 <_write_r+0x20>)
 80086a0:	602a      	str	r2, [r5, #0]
 80086a2:	461a      	mov	r2, r3
 80086a4:	f7f9 fc40 	bl	8001f28 <_write>
 80086a8:	1c43      	adds	r3, r0, #1
 80086aa:	d102      	bne.n	80086b2 <_write_r+0x1e>
 80086ac:	682b      	ldr	r3, [r5, #0]
 80086ae:	b103      	cbz	r3, 80086b2 <_write_r+0x1e>
 80086b0:	6023      	str	r3, [r4, #0]
 80086b2:	bd38      	pop	{r3, r4, r5, pc}
 80086b4:	200005cc 	.word	0x200005cc

080086b8 <_close_r>:
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	2300      	movs	r3, #0
 80086bc:	4d05      	ldr	r5, [pc, #20]	; (80086d4 <_close_r+0x1c>)
 80086be:	4604      	mov	r4, r0
 80086c0:	4608      	mov	r0, r1
 80086c2:	602b      	str	r3, [r5, #0]
 80086c4:	f7f9 fc4c 	bl	8001f60 <_close>
 80086c8:	1c43      	adds	r3, r0, #1
 80086ca:	d102      	bne.n	80086d2 <_close_r+0x1a>
 80086cc:	682b      	ldr	r3, [r5, #0]
 80086ce:	b103      	cbz	r3, 80086d2 <_close_r+0x1a>
 80086d0:	6023      	str	r3, [r4, #0]
 80086d2:	bd38      	pop	{r3, r4, r5, pc}
 80086d4:	200005cc 	.word	0x200005cc

080086d8 <_fstat_r>:
 80086d8:	b538      	push	{r3, r4, r5, lr}
 80086da:	2300      	movs	r3, #0
 80086dc:	4d06      	ldr	r5, [pc, #24]	; (80086f8 <_fstat_r+0x20>)
 80086de:	4604      	mov	r4, r0
 80086e0:	4608      	mov	r0, r1
 80086e2:	4611      	mov	r1, r2
 80086e4:	602b      	str	r3, [r5, #0]
 80086e6:	f7f9 fc46 	bl	8001f76 <_fstat>
 80086ea:	1c43      	adds	r3, r0, #1
 80086ec:	d102      	bne.n	80086f4 <_fstat_r+0x1c>
 80086ee:	682b      	ldr	r3, [r5, #0]
 80086f0:	b103      	cbz	r3, 80086f4 <_fstat_r+0x1c>
 80086f2:	6023      	str	r3, [r4, #0]
 80086f4:	bd38      	pop	{r3, r4, r5, pc}
 80086f6:	bf00      	nop
 80086f8:	200005cc 	.word	0x200005cc

080086fc <_isatty_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	2300      	movs	r3, #0
 8008700:	4d05      	ldr	r5, [pc, #20]	; (8008718 <_isatty_r+0x1c>)
 8008702:	4604      	mov	r4, r0
 8008704:	4608      	mov	r0, r1
 8008706:	602b      	str	r3, [r5, #0]
 8008708:	f7f9 fc44 	bl	8001f94 <_isatty>
 800870c:	1c43      	adds	r3, r0, #1
 800870e:	d102      	bne.n	8008716 <_isatty_r+0x1a>
 8008710:	682b      	ldr	r3, [r5, #0]
 8008712:	b103      	cbz	r3, 8008716 <_isatty_r+0x1a>
 8008714:	6023      	str	r3, [r4, #0]
 8008716:	bd38      	pop	{r3, r4, r5, pc}
 8008718:	200005cc 	.word	0x200005cc

0800871c <_lseek_r>:
 800871c:	b538      	push	{r3, r4, r5, lr}
 800871e:	4604      	mov	r4, r0
 8008720:	4608      	mov	r0, r1
 8008722:	4611      	mov	r1, r2
 8008724:	2200      	movs	r2, #0
 8008726:	4d05      	ldr	r5, [pc, #20]	; (800873c <_lseek_r+0x20>)
 8008728:	602a      	str	r2, [r5, #0]
 800872a:	461a      	mov	r2, r3
 800872c:	f7f9 fc3c 	bl	8001fa8 <_lseek>
 8008730:	1c43      	adds	r3, r0, #1
 8008732:	d102      	bne.n	800873a <_lseek_r+0x1e>
 8008734:	682b      	ldr	r3, [r5, #0]
 8008736:	b103      	cbz	r3, 800873a <_lseek_r+0x1e>
 8008738:	6023      	str	r3, [r4, #0]
 800873a:	bd38      	pop	{r3, r4, r5, pc}
 800873c:	200005cc 	.word	0x200005cc

08008740 <_read_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4604      	mov	r4, r0
 8008744:	4608      	mov	r0, r1
 8008746:	4611      	mov	r1, r2
 8008748:	2200      	movs	r2, #0
 800874a:	4d05      	ldr	r5, [pc, #20]	; (8008760 <_read_r+0x20>)
 800874c:	602a      	str	r2, [r5, #0]
 800874e:	461a      	mov	r2, r3
 8008750:	f7f9 fbcd 	bl	8001eee <_read>
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	d102      	bne.n	800875e <_read_r+0x1e>
 8008758:	682b      	ldr	r3, [r5, #0]
 800875a:	b103      	cbz	r3, 800875e <_read_r+0x1e>
 800875c:	6023      	str	r3, [r4, #0]
 800875e:	bd38      	pop	{r3, r4, r5, pc}
 8008760:	200005cc 	.word	0x200005cc

08008764 <_init>:
 8008764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008766:	bf00      	nop
 8008768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800876a:	bc08      	pop	{r3}
 800876c:	469e      	mov	lr, r3
 800876e:	4770      	bx	lr

08008770 <_fini>:
 8008770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008772:	bf00      	nop
 8008774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008776:	bc08      	pop	{r3}
 8008778:	469e      	mov	lr, r3
 800877a:	4770      	bx	lr
