
---------- Begin Simulation Statistics ----------
host_inst_rate                                 314214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 305192                       # Number of bytes of host memory used
host_seconds                                    63.65                       # Real time elapsed on the host
host_tick_rate                              533302630                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033945                       # Number of seconds simulated
sim_ticks                                 33945274500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5426143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35133.180883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30388.009994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4972662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15932230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.083573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               453481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            126492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9936545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.060262                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326989                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62704.524723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 62005.987282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13633782106                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8590433490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.093977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138542                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         9000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46459.295739                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.483463                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16359                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        18000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    760027619                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6900361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44068.522016                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39797.518296                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6229451                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29566012106                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.097228                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                670910                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             205379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18526978490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067465                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996604                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.003245                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.522422                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -3.322602                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6900361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44068.522016                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39797.518296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6229451                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29566012106                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.097228                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               670910                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            205379                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18526978490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067465                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465531                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384486                       # number of replacements
system.cpu.dcache.sampled_refs                 385510                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1018.871034                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6354540                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501861085000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145165                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13300271                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14375.309920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11413.860553                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13258728                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      597193500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41543                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1154                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460983000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003037                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40388                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.275719                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13300271                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14375.309920                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11413.860553                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13258728                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       597193500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003123                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41543                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1154                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460983000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003037                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40388                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435697                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.077116                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13300271                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14375.309920                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11413.860553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13258728                       # number of overall hits
system.cpu.icache.overall_miss_latency      597193500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003123                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41543                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1154                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460983000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003037                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40158                       # number of replacements
system.cpu.icache.sampled_refs                  40389                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.077116                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13258728                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 52780.152877                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       456759443                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  8654                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59234.452496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43567.173913                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          567                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3678459500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.990952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62100                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2705521500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.990952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62100                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     363232                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59248.785019                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43450.198379                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         239979                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7302590500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.339323                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       123253                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5355193500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.339312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  123249                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82882                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59348.018870                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43658.743756                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4918882500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82882                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3618524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82882                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145165                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145165                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.352025                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425899                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59243.983103                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43489.390285                       # average overall mshr miss latency
system.l2.demand_hits                          240546                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10981050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.435204                       # miss rate for demand accesses
system.l2.demand_misses                        185353                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8060715000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.435195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   185349                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.347861                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.287826                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5699.361002                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4715.739563                       # Average occupied blocks per context
system.l2.overall_accesses                     425899                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59243.983103                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  43903.828513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         240546                       # number of overall hits
system.l2.overall_miss_latency            10981050000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.435204                       # miss rate for overall accesses
system.l2.overall_misses                       185353                       # number of overall misses
system.l2.overall_mshr_hits                         3                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8517474443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.455514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  194003                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.507280                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4390                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          228                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         8933                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             8654                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           51                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         138373                       # number of replacements
system.l2.sampled_refs                         149029                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10415.100565                       # Cycle average of tags in use
system.l2.total_refs                           350520                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            62441                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44673180                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2417921                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3239314                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       280680                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3291117                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3878454                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         172339                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       324225                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17171559                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.619687                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.512573                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12881830     75.02%     75.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2131494     12.41%     87.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       810137      4.72%     92.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       426816      2.49%     94.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       254352      1.48%     96.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       136184      0.79%     96.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129004      0.75%     97.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        77517      0.45%     98.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       324225      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17171559                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       280472                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13353047                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.321736                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.321736                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4612433                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       405190                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28235553                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7306333                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5146815                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1971620                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          677                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       105977                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4666126                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4507718                       # DTB hits
system.switch_cpus_1.dtb.data_misses           158408                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3761849                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3607925                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           153924                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        904277                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            899793                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4484                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3878454                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3247667                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8739769                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        74428                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29732066                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        528832                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167050                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3247667                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2590260                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.280596                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19143179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.553142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.771998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13651141     71.31%     71.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         477563      2.49%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         299460      1.56%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         409900      2.14%     77.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1290711      6.74%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         266268      1.39%     85.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         260637      1.36%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         532115      2.78%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1955384     10.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19143179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4074190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2020594                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1528631                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.660099                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4667108                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           904277                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12840222                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14669979                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.732075                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9400009                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.631854                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14889743                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       328586                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2823718                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5778205                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       400538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1829488                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24751468                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3762831                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       390693                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15325768                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       128645                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5453                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1971620                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       166598                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       288966                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       108227                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        15657                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3418968                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1068154                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15657                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        61006                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       267580                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.430712                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.430712                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10325652     65.70%     65.70% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        47046      0.30%     66.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     66.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229893      1.46%     67.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7190      0.05%     67.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       203131      1.29%     68.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19535      0.12%     68.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64792      0.41%     69.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3894641     24.78%     94.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       924582      5.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15716462                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       152546                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009706                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22294     14.61%     14.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     14.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           74      0.05%     14.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     14.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            8      0.01%     14.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            2      0.00%     14.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        73742     48.34%     63.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        49582     32.50%     95.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         6844      4.49%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19143179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.820995                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.354823                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12034373     62.87%     62.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2974540     15.54%     78.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1715497      8.96%     87.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1119546      5.85%     93.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       776083      4.05%     97.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       323360      1.69%     98.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       173935      0.91%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        19212      0.10%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6633      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19143179                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.676927                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23222837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15716462                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13034593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        54339                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11542880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3247731                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3247667                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2628680                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       872329                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5778205                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1829488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23217369                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3831557                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       337331                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7606294                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       405215                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13089                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35139488                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27325292                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20275967                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4950886                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1971620                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       782821                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12271360                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1931773                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 95372                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
