# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_ALU_top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.tb_ALU_top xil_defaultlib.glbl 
# Start time: 15:55:13 on May 23,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): ../../../../../../sim/tb.v(10): (vopt-2912) Port 'N' not found in module 'ALU_top' (5th connection).
# ** Error (suppressible): ../../../../../../sim/tb.v(10): (vopt-2912) Port 'V' not found in module 'ALU_top' (6th connection).
# ** Error (suppressible): ../../../../../../sim/tb.v(10): (vopt-2912) Port 'C' not found in module 'ALU_top' (7th connection).
# ** Error (suppressible): ../../../../../../sim/tb.v(10): (vopt-2912) Port 'Z' not found in module 'ALU_top' (8th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tb_ALU_top_simulate.do PAUSED at line 9
# End time: 15:55:34 on May 23,2025, Elapsed time: 0:00:21
# Errors: 4, Warnings: 0
