# LEGv8_Processor
Processor designed using Verilog to perform basic LEGv8 Assembly functions including ADD, STUR, LDUR, and SUB. Utilizes instruction and register memory as well as data storage files.

Open the project_5.xpr file with Vivado Desighn Suite and run simulation to view result of instructions given in IM.dat file.
OR
View the "Lab 5 Report.pdf" file
