/*
 * Analog Devices MC-ADC Module
 *
 * Copyright 2024 Analog Devices Inc.
 *
 * Licensed under the GPL-2.
 */

#include <linux/module.h>
#include <linux/errno.h>
#include <linux/slab.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/wait.h>
#include <linux/spi/spi.h>
#include <linux/dma-mapping.h>
#include <linux/dmaengine.h>
#include <linux/delay.h>
#include <linux/debugfs.h>
#include <linux/uaccess.h>
#include <linux/clk.h>
#include <linux/platform_device.h>
#include <linux/of.h>

#include <linux/iio/iio.h>
#include <linux/iio/sysfs.h>
#include <linux/iio/buffer.h>

#include <linux/dma-direction.h>
#include <linux/iio/buffer_impl.h>
#include <linux/iio/buffer-dma.h>
#include <linux/iio/buffer-dmaengine.h>

#include <linux/fpga/adi-axi-common.h>

#include <linux/bitfield.h>

/* ADC Common */
#define ADI_REG_RSTN			0x0040
#define ADI_RSTN			(1 << 0)

#define ADI_REG_STATUS			0x005C
#define ADI_REG_DMA_STATUS		0x0088

/* ADC Channel */
#define ADI_REG_CHAN_CNTRL(c)		(0x0400 + (c) * 0x40)
#define ADI_ENABLE			(1 << 0)
#define REG_CHAN_USR_CNTRL_2		0x424
#define DEC_RATE_MASK			GENMASK(15,0)

#define ID_AD_MC_ADC   1

enum ad7405_dec_rate {
	DR_32 = 32,
	DR_64 = 64,
	DR_128 = 128,
	DR_256 = 256,
	DR_512 = 512,
	DR_1024 = 1024,
	DR_2048 = 2048,
	DR_4096 = 4096
	};

static const char * const ad7405_dec_rate_enum[] = {
	[DR_32]  = "32",
	[DR_64]  = "64",
	[DR_128] = "128",
	[DR_256] = "256",
	[DR_512] = "512",
	[DR_1024] = "1024",
	[DR_2048] = "2048",
	[DR_4096] = "4096",
};

static int ad7405_set_dec_rate(struct iio_dev *indio_dev, const struct iio_chan_spec *chan, unsigned int dec_rate);
static int ad7405_get_dec_rate(struct iio_dev *indio_dev, const struct iio_chan_spec *chan);

static const struct iio_enum ad7405_dec_rate_iio_enum = {
	.items = ad7405_dec_rate_enum,
	.num_items = ARRAY_SIZE(ad7405_dec_rate_enum),
	.set = ad7405_set_dec_rate,
	.get = ad7405_get_dec_rate,
};

static struct iio_chan_spec_ext_info ad7405_ext_info[] = {

	IIO_ENUM("dec_rate", IIO_SHARED_BY_ALL, &ad7405_dec_rate_iio_enum),
	IIO_ENUM_AVAILABLE("dec_rate", IIO_SHARED_BY_ALL, &ad7405_dec_rate_iio_enum),
	{ },
};

struct axiadc_chip_info {
	char				*name;
	unsigned			num_channels;
	const unsigned long		*scan_masks;
	unsigned int			max_rate;
	struct iio_chan_spec		channel[3];
};

struct axiadc_state {
	struct iio_info			iio_info;
	/* protect against device accesses */
	struct mutex			lock;
	void __iomem			*regs;
	unsigned int			pcore_version;
	struct clk				*axi_clk_gen;
	unsigned int			dec_rate;
};

static inline void axiadc_write(struct axiadc_state *st, unsigned reg, unsigned val)
{
	iowrite32(val, st->regs + reg);
}

static inline unsigned int axiadc_read(struct axiadc_state *st, unsigned reg)
{
	return ioread32(st->regs + reg);
}

static int ad7405_set_dec_rate(struct iio_dev *indio_dev,const struct iio_chan_spec *chan, unsigned int dec_rate)
{
	struct axiadc_state *st = iio_priv(indio_dev);

	st->dec_rate = dec_rate;

	axiadc_write(st, REG_CHAN_USR_CNTRL_2, dec_rate);

	return 0;
}

static int ad7405_get_dec_rate(struct iio_dev *indio_dev, const struct iio_chan_spec *chan)
{
	struct axiadc_state *st = iio_priv(indio_dev);
	unsigned int readval;

	readval = axiadc_read(st, REG_CHAN_USR_CNTRL_2);

	return FIELD_GET(DEC_RATE_MASK, readval);
}

static int axiadc_hw_submit_block(struct iio_dma_buffer_queue *queue,
	struct iio_dma_buffer_block *block)
{
	struct iio_dev *indio_dev = queue->driver_data;
	struct axiadc_state *st = iio_priv(indio_dev);

	iio_dmaengine_buffer_submit_block(queue, block);

	axiadc_write(st, ADI_REG_STATUS, ~0);
	axiadc_write(st, ADI_REG_DMA_STATUS, ~0);

	return 0;
}

static const struct iio_dma_buffer_ops axiadc_dma_buffer_ops = {
	.submit = axiadc_hw_submit_block,
	.abort = iio_dmaengine_buffer_abort,
};

static int axiadc_configure_ring_stream(struct iio_dev *indio_dev,
	const char *dma_name)
{
	struct iio_buffer *buffer;

	if (dma_name == NULL)
		dma_name = "rx";

	buffer = devm_iio_dmaengine_buffer_alloc(indio_dev->dev.parent, dma_name,
						 &axiadc_dma_buffer_ops, indio_dev);
	if (IS_ERR(buffer))
		return PTR_ERR(buffer);

	indio_dev->modes |= INDIO_BUFFER_HARDWARE;
	iio_device_attach_buffer(indio_dev, buffer);

	return 0;
}

static int axiadc_reg_access(struct iio_dev *indio_dev,
			     unsigned reg, unsigned writeval,
			     unsigned *readval)
{
	struct axiadc_state *st = iio_priv(indio_dev);

	mutex_lock(&st->lock);
	if (readval == NULL)
		axiadc_write(st, reg & 0xFFFF, writeval);
	else
		*readval = axiadc_read(st, reg & 0xFFFF);
	mutex_unlock(&st->lock);

	return 0;
}

static int axiadc_update_scan_mode(struct iio_dev *indio_dev,
		const unsigned long *scan_mask)
{
	struct axiadc_state *st = iio_priv(indio_dev);
	unsigned i, ctrl;

	for (i = 0; i < indio_dev->masklength; i++) {
		ctrl = axiadc_read(st, ADI_REG_CHAN_CNTRL(i));

		if (test_bit(i, scan_mask))
			ctrl |= ADI_ENABLE;
		else
			ctrl &= ~ADI_ENABLE;

		axiadc_write(st, ADI_REG_CHAN_CNTRL(i), ctrl);
	}

	return 0;
}

static const struct iio_info axiadc_info = {
	.debugfs_reg_access = &axiadc_reg_access,
	.update_scan_mode = &axiadc_update_scan_mode,
};

#define AIM_CHAN_NOCALIB(_chan, _si, _bits, _sign)		  \
	{ .type = IIO_VOLTAGE,					  \
	  .ext_info = ad7405_ext_info,		 \
	  .indexed = 1,						 \
	  .channel = _chan,					 \
	  .scan_index = _si,						\
	  .scan_type = {				\
		.sign = _sign,				\
		.realbits = _bits,			\
		.storagebits = 16,			\
		.shift = 0,				\
	  },						\
	}

static const struct axiadc_chip_info axiadc_chip_info_tbl[] = {
	[ID_AD_MC_ADC] = {
		.name = "AD-MC-ADC",
		.max_rate = 78100UL,
		.num_channels = 1,
		.channel = {
			AIM_CHAN_NOCALIB(0, 0, 16, 'u'),
		},
	},
};

static int axiadc_probe(struct platform_device *pdev)
{
	const struct axiadc_chip_info *chip_info;
	struct iio_dev *indio_dev;
	struct axiadc_state *st;
	struct resource *mem;
	int ret;

	indio_dev = devm_iio_device_alloc(&pdev->dev, sizeof(*st));
	if (indio_dev == NULL)
		return -ENOMEM;

	st = iio_priv(indio_dev);

	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	st->regs = devm_ioremap_resource(&pdev->dev, mem);
	if (IS_ERR(st->regs))
		return PTR_ERR(st->regs);

	chip_info = &axiadc_chip_info_tbl[ID_AD_MC_ADC];

	platform_set_drvdata(pdev, indio_dev);

	axiadc_write(st, REG_CHAN_USR_CNTRL_2, 256);

	st->axi_clk_gen = devm_clk_get(&pdev->dev, NULL);
	if (IS_ERR(st->axi_clk_gen))
		return PTR_ERR(st->axi_clk_gen);

	ret = clk_prepare_enable(st->axi_clk_gen);
	if (ret)
		return ret;

	/* Reset all HDL Cores */
	axiadc_write(st, ADI_REG_RSTN, 0);
	axiadc_write(st, ADI_REG_RSTN, ADI_RSTN);

	st->pcore_version = axiadc_read(st, ADI_AXI_REG_VERSION);

	indio_dev->dev.parent = &pdev->dev;
	indio_dev->name = pdev->dev.of_node->name;
	indio_dev->modes = INDIO_DIRECT_MODE;

	indio_dev->channels = chip_info->channel;
	indio_dev->num_channels = chip_info->num_channels;

	st->iio_info = axiadc_info;
	indio_dev->info = &st->iio_info;

	ret = axiadc_configure_ring_stream(indio_dev, "ad-mc-adc-dma");
	if (ret < 0)
		return ret;

	mutex_init(&st->lock);

	ret = devm_iio_device_register(&pdev->dev, indio_dev);
	if (ret)
		return ret;

	dev_info(&pdev->dev, "ADI AIM (0x%X) at 0x%08llX mapped to 0x%p, probed ADC %s as %s\n",
		 st->pcore_version,
		 (unsigned long long)mem->start, st->regs, chip_info->name,
		 axiadc_read(st, ADI_AXI_REG_ID) ? "SLAVE" : "MASTER");

	return 0;
}

/* Match table for of_platform binding */
static const struct of_device_id axiadc_of_match[] = {
	{ .compatible = "xlnx,axi-ad-mc-adc-1.00.a", },
	{ /* end of list */ },
};
MODULE_DEVICE_TABLE(of, axiadc_of_match);

static struct platform_driver axiadc_driver = {
	.driver = {
		.name = KBUILD_MODNAME,
		.owner = THIS_MODULE,
		.of_match_table = axiadc_of_match,
	},
	.probe	  = axiadc_probe,
};

module_platform_driver(axiadc_driver);

MODULE_AUTHOR("Dragos Bogdan <dragos.bogdan@analog.com>");
MODULE_DESCRIPTION("Analog Devices MC-ADC");
MODULE_LICENSE("GPL v2");
MODULE_IMPORT_NS(IIO_DMAENGINE_BUFFER);
