Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Tue Jun 24 22:25:42 2025
| Host         : latitude running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file fpga_top_control_sets_placed.rpt
| Design       : fpga_top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    90 |
|    Minimum number of control sets                        |    90 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    90 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |    64 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              35 |           10 |
| Yes          | No                    | No                     |              73 |           29 |
| Yes          | No                    | Yes                    |             493 |           95 |
| Yes          | Yes                   | No                     |             483 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                    Enable Signal                   |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  PM_PLL/inst/clk_100 | PM_OLED/PM_Init/temp_vdd2_out                      |                                                    |                1 |              1 |         1.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_Init/temp_vbat3_out                     |                                                    |                1 |              1 |         1.00 |
|  PM_PLL/inst/clk_100 |                                                    | PM_OLED/PM_Init/SPI_COMP/counter                   |                1 |              4 |         4.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/temp_spi_data[5]_i_1__0_n_0    | PM_OLED/PM_UserDisp/temp_spi_data[7]_i_1__0_n_0    |                1 |              4 |         4.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/temp_spi_data[5]_i_1__0_n_0    |                                                    |                2 |              4 |         2.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/E[0]                           | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              4 |         4.00 |
|  PM_PLL/inst/clk_100 |                                                    | PM_OLED/PM_UserDisp/PM_SPI_COMP/counter            |                1 |              4 |         4.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_Init/SPI_COMP/E[0]                      | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                2 |              5 |         2.50 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_Init/after_state                        |                                                    |                1 |              5 |         5.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/PM_SPI_COMP/E[0]               |                                                    |                3 |              5 |         1.67 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/PM_SPI_COMP/temp_sdo           | PM_OLED/PM_UserDisp/PM_SPI_COMP/SR[0]              |                2 |              5 |         2.50 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/g0_b0__0_n_0                   |                                                    |                3 |              5 |         1.67 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/after_page_state               |                                                    |                1 |              5 |         5.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_Init/SPI_COMP/temp_sdo                  | PM_OLED/PM_Init/SPI_COMP/shift_counter[3]_i_1_n_0  |                1 |              5 |         5.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,2]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,3]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                3 |              7 |         2.33 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,4]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,5]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,6]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,7]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,8]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,0]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,9]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,1]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,15]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,14]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                2 |              7 |         3.50 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,13]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,12]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,11]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[2,10]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,8]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                4 |              7 |         1.75 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,0]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,10]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,11]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,12]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,13]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,14]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,15]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                4 |              7 |         1.75 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,1]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,2]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,3]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,4]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,5]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,6]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                3 |              7 |         2.33 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,7]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,8]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[3,9]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,9]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,0]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                2 |              7 |         3.50 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,10]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,11]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,12]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,13]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                3 |              7 |         2.33 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,14]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,15]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,1]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,2]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,3]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,4]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,5]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,6]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,7]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                3 |              7 |         2.33 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,8]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,0]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                2 |              7 |         3.50 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,7]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,6]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,5]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,4]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,3]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,2]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,1]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,15]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,14]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                2 |              7 |         3.50 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,13]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,12]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,11]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[1,10]              | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                1 |              7 |         7.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/user_screen[0,9]               | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                2 |              7 |         3.50 |
|  PM_PLL/inst/clk_100 |                                                    |                                                    |                6 |              8 |         1.33 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_Init/SPI_COMP/shift_register_0          |                                                    |                1 |              8 |         8.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/PM_SPI_COMP/shift_register_0   |                                                    |                2 |              8 |         4.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_Init/g0_b0__4_n_0                       |                                                    |                2 |              8 |         4.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/g0_b0__1_n_0                   |                                                    |                3 |             10 |         3.33 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_Init/DELAY_COMP/ms_counter[0]_i_2_n_0   | PM_OLED/PM_Init/DELAY_COMP/ms_counter              |                3 |             12 |         4.00 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/after_char_state               |                                                    |                9 |             13 |         1.44 |
|  PM_PLL/inst/clk_100 | oled_req_addr                                      | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                4 |             13 |         3.25 |
|  PM_PLL/inst/clk_100 |                                                    | PM_OLED/PM_Init/DELAY_COMP/clk_counter[0]_i_1_n_0  |                5 |             17 |         3.40 |
|  PM_PLL/inst/clk_100 | oled_count                                         | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |                8 |             32 |         4.00 |
|  PM_PLL/inst/clk_100 |                                                    | PM_OLED/PM_UserDisp/PM_SPI_COMP/AR[0]              |               11 |             42 |         3.82 |
|  PM_PLL/inst/clk_100 | PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_2_n_0 | PM_OLED/PM_UserDisp/current_screen[3,0][6]_i_1_n_0 |              112 |            448 |         4.00 |
+----------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


