{
	"route__net": 3305,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 1313,
	"route__wirelength__iter:1": 84334,
	"route__drc_errors__iter:2": 732,
	"route__wirelength__iter:2": 83912,
	"route__drc_errors__iter:3": 720,
	"route__wirelength__iter:3": 83794,
	"route__drc_errors__iter:4": 20,
	"route__wirelength__iter:4": 83703,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 83699,
	"route__drc_errors": 0,
	"route__wirelength": 83699,
	"route__vias": 23068,
	"route__vias__singlecut": 23068,
	"route__vias__multicut": 0,
	"design__io": 52,
	"design__die__area": 90000,
	"design__core__area": 80146.9,
	"design__instance__count": 4429,
	"design__instance__area": 25335.5,
	"design__instance__count__stdcell": 4429,
	"design__instance__area__stdcell": 25335.5,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.316114,
	"design__instance__utilization__stdcell": 0.316114,
	"design__instance__count__class:fill_cell": 204,
	"design__instance__count__class:tap_cell": 1144,
	"design__instance__count__class:antenna_cell": 13,
	"design__instance__count__class:clock_buffer": 4,
	"design__instance__count__class:timing_repair_buffer": 274,
	"design__instance__count__class:inverter": 68,
	"design__instance__count__class:sequential_cell": 16,
	"design__instance__count__class:multi_input_combinational_cell": 2910,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}