/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 320 128)
	(text "rs232_decoder" (rect 5 0 65 12)(font "Arial" ))
	(text "inst" (rect 8 96 20 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "RX_DataReady" (rect 0 0 67 12)(font "Arial" ))
		(text "RX_DataReady" (rect 21 43 88 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "RX_Data[7..0]" (rect 0 0 59 12)(font "Arial" ))
		(text "RX_Data[7..0]" (rect 21 59 80 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 304 32)
		(output)
		(text "cfg_wr_addr[(addr_width-1)..0]" (rect 0 0 122 12)(font "Arial" ))
		(text "cfg_wr_addr[(addr_width-1)..0]" (rect 161 27 283 39)(font "Arial" ))
		(line (pt 304 32)(pt 288 32)(line_width 3))
	)
	(port
		(pt 304 48)
		(output)
		(text "cfg_wr_data[((addr_width*8)-1)..0]" (rect 0 0 133 12)(font "Arial" ))
		(text "cfg_wr_data[((addr_width*8)-1)..0]" (rect 150 43 283 55)(font "Arial" ))
		(line (pt 304 48)(pt 288 48)(line_width 3))
	)
	(port
		(pt 304 64)
		(output)
		(text "cfg_wr_en" (rect 0 0 43 12)(font "Arial" ))
		(text "cfg_wr_en" (rect 240 59 283 71)(font "Arial" ))
		(line (pt 304 64)(pt 288 64)(line_width 1))
	)
	(parameter
		"NUM_OUTPUT_PORTS"
		"112"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"NUM_DSP_CHANNELS"
		"40"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_WIDTH"
		"7"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 288 96)(line_width 1))
	)
	(annotation_block (parameter)(rect 320 -64 420 16))
)
