(* ProofBwrite.v -- bwrite over the SIE-agnostic sconf world.

     void bwrite(struct buf *b) {
       if (!holdingsleep(&b->lock)) panic("bwrite");
       virtio_disk_rw(b, 1);
     }

   Straight-line, so the whole proof is about three things:

   * the panic arm is DEAD.  [bio_locked] carries the sleeplock's exclusive
     token AND the pid cell the holder wrote, and the caller's own [p_pid]
     cell agrees with it, so holdingsleep's HOLDER variant returns 1 and the
     [c.beqz a0] at +0x12 falls through.  This file proves no [instr] fact for
     the tail at +0x26.

   * the WRITE flag.  [c.li a1,1] makes rw's [wr] -- which its spec spells as
     [negb (eq_vec (m !!! a1) zero_reg)] -- literally [true], so rw's exchange
     is the write case: [disk_block] leaves holding the BUFFER's bytes and the
     buffer comes back unchanged.  That is exactly bwrite's postcondition.
     The [disk_block] is no longer a spec argument: it rides INSIDE the handle
     (claude-notes/design/fs-log.md), at the view's own ghost [bv_gd V], so it
     is taken out of [bio_hold0], restated at the fabric's [γd] through the
     [bv_gd V = γd] premise for rw's spec, and put back afterwards.  The
     PAYLOAD is not here at all: bwrite's handle is the payload-less
     [bio_hold0], because a content-changing write has logical /= disk on one
     side of the call whatever the order of the ghost update and the write, so
     the caller holds its [bio_pay] aside ([BioInv.bio_held_split]) and
     re-pairs afterwards.

   * rw's [addr_is_kdata] premise on [b->data].  [b] is [bnode k] for
     k < NBUF, i.e. an element of bio.c's static [bcache] object at
     0x80018238, which lies well above [text_end] and well below PHYSTOP --
     [BcacheInv.bnode_data_kdata] is that one arithmetic fact.

   The buffer's [valid] cell and its half of [dev] are untouched by both
   callees, so they are simply framed across the two calls and [bio_locked]
   is rebuilt from them plus the token/pid holdingsleep hands back and the
   [buf_own] rw returns.

   HART-GENERIC PROTOCOL, THE COLLAPSED FORM.  Every sconf leaf (and every
   whole-function callee) now returns through [wp_next b (fun CID => ...)]:
   the rebound [CID] captures every resource automatically, with no [(CID :=
   h)] annotation and no separate ghost binder -- the SIE ghost went
   canonical per-hart, so there is no [g] to thread at all.  bwrite has no
   loop, so this is pure re-threading: no [destruct b], no lemma split.  Only
   [cpu_own] needs an explicit anchor at each callee boundary
   ([cpu_own_transport]), because it is the one resource a plain leaf's
   [wp_next] does NOT re-deliver at the new hart. *)
From Stdlib Require Import Eqdep_dec ZArith Lia List.
From stdpp Require Import gmap list bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.algebra Require Import excl auth gmap frac numbers.
From iris.base_logic.lib Require Import ghost_var gen_heap invariants.
From iris.program_logic Require Import language weakestpre lifting.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d Riscv.riscv_extras.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvModelBytes.
Require Import RiscvLang RiscvPtsto.
Require Import RegFile.
Require Import WpMmodeLeafBase.
Require Import RiscvExtras.
Require Import StackOwn.
Require Import CalleeSaved.
Require Import IntrDefs.
Require Import WpNext.
Require Import KernelRvcDecode.
Require Import VcGen.
Require Import WpLock.
Require Import WpSmodeIntr.
Require Import WpSconfAlu WpSconfMem WpSconfBtype WpSconfCtl.
Require Import FdSlots.
Require Import CpuOwn.
Require Import WpUart.
Require Import DiskPtsto.
Require Import BufOwn BcacheInv BioInv.
Require Import SpecHoldingsleep SpecVirtioDiskRw.
Require Import SpecBwrite.
Require Import CodeBwrite.
From Kernel Require KernelSyms.
Require Import IrefSlots.
Require Import ProcAvail.
Require Import Xv6G.   (* the ghost-state bundle; see its header *)
Require Import ProcDefs.  (* [ustate], [proc_priv_bare] *)
Require Import CtxIdDefs.
Local Open Scope Z_scope.

Set Printing Depth 40.

(* the [wr] flag rw's spec computes from a1: [li a1,1] makes it [true]. *)
Lemma bw_wr_true (v : SailStdpp.Values.mword 64) (l1 l2 : list (bv 8)) :
  v = (mword_of_int 1 : mword 64) ->
  (if negb (eq_vec v (zero_reg : mword 64)) then l1 else l2) = l1.
Proof.
  intros ->.
  replace (eq_vec (mword_of_int 1 : mword 64) (zero_reg : mword 64)) with false
    by (vm_compute; reflexivity).
  reflexivity.
Qed.

(* ===================================================================== *)

Module BwriteProof (HSL : HOLDINGSLEEP) (RW : VIRTIODISKRW) : BWRITE.


Notation Rra := (mword_of_int 1 : mword 5).
Notation Rs0 := (mword_of_int 8 : mword 5).
Notation Rs1 := (mword_of_int 9 : mword 5).
Notation Ra0 := (mword_of_int 10 : mword 5).
Notation Ra1 := (mword_of_int 11 : mword 5).
Notation Rtp := (mword_of_int 4 : mword 5).

(* the [upd_ne] side goal is [lookup-key <> update-key]; try the two
   [is_cs_idx] readings first and leave [congruence] (the slow closer --
   claude-notes/optimization.md) for the callee-saved writes. *)
Local Ltac regne := reg_ne_side.

(* the index side conditions of the register-threading premises below: each is
   either an [is_cs_idx*] membership or a [Regidx] disequality at a literal. *)
Local Ltac bwidx := first [ vm_compute; reflexivity | vm_compute; discriminate ].

Section ProofBwrite.
  Context `{!riscvGS Σ, !xv6G Σ, !bioslotG Σ, !fdslotG Σ, !irefslotG Σ, !pavG Σ, !wchG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.

  Lemma wp_bwrite_sconf 
      (γs : list gname) (j : nat) (γl : gname)
      (γu : uart_names) (γd : disk_names) (γk : gname)
      (pd pav pu : mword 64)
      (bn : bio_names) (V : bio_view Σ) (k : nat)
      (pidv dev bno : mword 32) (dq : dfrac)
      (m : regfile) (K : nat) (eb : bool)
      (bs bsd : list (bv 8)) (b : bool)
      (Q : iProp Σ) (lks : gset string) (Upr : ustate)
    : wp_bwrite_sconf_body γs j γl γu γd γk pd pav pu bn V k
                           pidv dev bno dq m K eb bs bsd b Q lks Upr.
  Proof using .
    cbv beta delta [wp_bwrite_sconf_body].
    intros pcE pj ret_tgt HK Hbno HgdV Hj Hgl Hk Ha0 Hbelow.
    
    pose (sp0 := (m !!! Regidx csp_rs1 : mword 64)).
    iIntros "Hcg Hcnt Hextc Hextm #Htext Hpc #Hbio Hppid Hprocs
              Hdev Hgeom Hdlock Hlocked Hperm Hcont".
    (* [b] and [eb] are DERIVABLY EQUAL: bwrite enters and stays at noff 0
       (it has no acquire of its own), so [CpuOwn.cpu_own_eb_agree] gives
       [eb = b] right here.  Do NOT [subst] either -- keep both names, and
       use [Hbm] to align the [trap_csrs_ext]/[cpu_claim_ext] transports'
       [eb]-guard with the per-instruction chain facts, which are all
       stated over [b]. *)
    iDestruct (cpu_own_eb_agree with "Hcg Hcnt") as %Hbm.
    iEval (rewrite /bio_hold0) in "Hlocked".
    iDestruct "Hlocked" as
      "(%Hk2 & %Hcov & %Hdv & Hstok & Hvalid & Hbdev & Hbuf & Hdisk)".
    (* the handle's disk fragment, restated at the fabric's ghost so rw's
       spec can take it; it is rewritten back at re-assembly. *)
    iEval (rewrite HgdV) in "Hdisk".
    iDestruct (bio_ctx_buf bn V k Hk with "Hbio") as "[#Hslk _]".
    set (spr := add_vec (m !!! Regidx csp_rs1 : mword 64)
                        (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6)))).
    (* ===== PROLOGUE ===== *)
    set (R1 := <[Regidx csp_rs1 := regval_into_reg
                  (add_vec (m !!! Regidx csp_rs1)
                     (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m).
    assert (Hspm : m !!! Regidx csp_rs1 = sp0) by reflexivity.
    assert (Hpush : add_vec (m !!! Regidx csp_rs1)
                      (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6)))
                    = pa_stk (m !!! Regidx csp_rs1) 4).
    { unfold pa_stk, add_vec_int. apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    iApply (wp_caddi_sp_push_s_sconf pcE (mword_of_int 32 : mword 6) m K 4 b
              ltac:(lia) Hpush with "Hcg Hpc []").
    { iApply (bwi_00 with "Htext"). }
    iIntros (CID1 Hs1) "Hcg Hframe Hpc".
    iEval (rewrite Hspm) in "Hframe".
    change (<[Regidx csp_rs1 := regval_into_reg
        (add_vec (m !!! Regidx csp_rs1)
           (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))]> m) with R1.
    assert (HspR1 : R1 !!! Regidx csp_rs1 = spr) by (rewrite /R1 upd_eq; reflexivity).
    iEval (rewrite (stack_own_slots (KTR := KT1)); cbn [seq]) in "Hframe".
    iDestruct "Hframe" as "(S1 & S2 & S3 & S4 & _)".
    iDestruct "S1" as (vr24) "Hr24". iDestruct "S2" as (vr16) "Hr16".
    iDestruct "S3" as (vr8)  "Hr8".  iDestruct "S4" as (vg4)  "Hg4".
    assert (Hb1 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000"))) = pa_stk sp0 1).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb2 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000"))) = pa_stk sp0 2).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    assert (Hb3 : add_vec (R1 !!! Regidx csp_rs1)
                    (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 3).
    { rewrite HspR1. unfold spr, sp0, pa_stk, add_vec_int. rewrite add_vec_off2.
      f_equal; try (apply bv_eq; vm_compute; reflexivity). }
    (* the same three bridges spelled at [spr] rather than at [R1 !!! sp]:
       the epilogue's callee-saved chain delivers sp as [spr], and the two
       spellings are equal only through [HspR1] (a map lookup, not a
       conversion), so a rewrite with [Hb_] would not fire there. *)
    assert (Hc1 : add_vec spr
                    (zero_extend' 64 (concat_vec (mword_of_int 3 : mword 6) ('b"000"))) = pa_stk sp0 1)
      by (rewrite -HspR1; exact Hb1).
    assert (Hc2 : add_vec spr
                    (zero_extend' 64 (concat_vec (mword_of_int 2 : mword 6) ('b"000"))) = pa_stk sp0 2)
      by (rewrite -HspR1; exact Hb2).
    assert (Hc3 : add_vec spr
                    (zero_extend' 64 (concat_vec (mword_of_int 1 : mword 6) ('b"000"))) = pa_stk sp0 3)
      by (rewrite -HspR1; exact Hb3).
    iEval (rewrite -Hb1) in "Hr24". iEval (rewrite -Hb2) in "Hr16".
    iEval (rewrite -Hb3) in "Hr8".
    assert (Hpp02 : add_vec_int (pcE : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x02))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp02) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.bwrite + 0x02)) (mword_of_int 3 : mword 6) Rra
              R1 (K - 4)%nat vr24 b with "Hcg Hpc [] Hr24").
    { iApply (bwi_02 with "Htext"). }
    iIntros (CID2 Hs2) "Hcg Hpc Hr24".
    iEval (rgne) in "Hr24".
    assert (Hpp04 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x02) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x04))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp04) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.bwrite + 0x04)) (mword_of_int 2 : mword 6) Rs0
              R1 (K - 4)%nat vr16 b with "Hcg Hpc [] Hr16").
    { iApply (bwi_04 with "Htext"). }
    iIntros (CID3 Hs3) "Hcg Hpc Hr16".
    iEval (rgne) in "Hr16".
    assert (Hpp06 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x04) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x06))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp06) in "Hpc".
    iApply (wp_csdsp_s_sconf (mword_of_int (KernelSyms.bwrite + 0x06)) (mword_of_int 1 : mword 6) Rs1
              R1 (K - 4)%nat vr8 b with "Hcg Hpc [] Hr8").
    { iApply (bwi_06 with "Htext"). }
    iIntros (CID4 Hs4) "Hcg Hpc Hr8".
    iEval (rgne) in "Hr8".
    assert (Hpp08 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x06) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x08))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp08) in "Hpc".
    (* +0x08 c.addi4spn s0,sp,32 *)
    iApply (wp_caddi4spn_s_sconf (mword_of_int (KernelSyms.bwrite + 0x08)) (Cregidx (mword_of_int 0))
              (mword_of_int 8 : mword 8) Rs0 R1 (K - 4)%nat b
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (bwi_08 with "Htext"). }
    iIntros (CID5 Hs5) "Hcg Hpc".
    set (R2 := <[Regidx Rs0 := regval_into_reg
                  (add_vec (R1 !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi4spn_imm (mword_of_int 8 : mword 8))))]> R1).
    assert (Hpp0a : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x08) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x0a))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0a) in "Hpc".
    (* +0x0a c.mv s1,a0 : the buffer pointer is saved *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.bwrite + 0x0a)) Rs1 Ra0
              R2 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (bwi_0a with "Htext"). }
    iIntros (CID6 Hs6) "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (R3 := <[Regidx Rs1 := regval_into_reg (add_vec zero_reg (R2 !!! Regidx Ra0))]> R2).
    assert (HR3s1 : R3 !!! Regidx Rs1 = bnode k).
    { rewrite /R3 upd_eq. rewrite /R2 upd_ne; [| vm_compute; discriminate].
      rewrite /R1 upd_ne; [| vm_compute; discriminate].
      rewrite Ha0. apply add_vec_zero_l. }
    assert (Hpp0c : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x0a) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x0c))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0c) in "Hpc".
    (* +0x0c c.addi a0,a0,16 : a0 := &b->lock *)
    iApply (wp_caddi_s_sconf (mword_of_int (KernelSyms.bwrite + 0x0c)) Ra0 (mword_of_int 16 : mword 6)
              R3 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (bwi_0c with "Htext"). }
    iIntros (CID7 Hs7) "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (R4 := <[Regidx Ra0 := regval_into_reg
                  (add_vec (R3 !!! Regidx Ra0)
                     (sign_extend' 64 (sign_extend' 12 (mword_of_int 16 : mword 6))))]> R3).
    assert (HR3a0 : R3 !!! Regidx Ra0 = bnode k).
    { rewrite /R3 upd_ne; [| vm_compute; discriminate].
      rewrite /R2 upd_ne; [| vm_compute; discriminate].
      rewrite /R1 upd_ne; [| vm_compute; discriminate]. exact Ha0. }
    assert (Hlk16 : (sign_extend' 64 (sign_extend' 12 (mword_of_int 16 : mword 6)) : mword 64)
                    = sign_extend' 64 (mword_of_int 16 : mword 12))
      by (apply bv_eq; vm_compute; reflexivity).
    assert (HR4a0 : R4 !!! Regidx Ra0 = buf_lock (bnode k)).
    { rewrite /R4 upd_eq. rewrite HR3a0. unfold regval_into_reg, buf_lock.
      rewrite Hlk16. reflexivity. }
    assert (Hpp0e : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x0c) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x0e))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp0e) in "Hpc".
    (* ===== +0x0e jal ra,holdingsleep ===== *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.bwrite + 0x0e)) Rra (mword_of_int 0x13c6 : mword 21)
              R4 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
    { iApply (bwi_0e with "Htext"). }
    iIntros (CID8 Hs8) "Hcg Hpc".
    set (mA := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KernelSyms.bwrite + 0x0e) : mword 64) 4)]> R4).
    assert (Htgthsl : add_vec (mword_of_int (KernelSyms.bwrite + 0x0e) : mword 64)
                        (sign_extend' 64 (mword_of_int 0x13c6 : mword 21))
                      = mword_of_int KernelSyms.holdingsleep)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgthsl) in "Hpc".
    assert (HmAthr : forall c : mword 5, is_cs_idx c = true ->
                       c <> csp_rs1 -> c <> Rs0 -> c <> Rs1 ->
                       mA !!! Regidx c = m !!! Regidx c).
    { intros c Hcs N2 N8 N9.
      rewrite /mA upd_ne; [| regne].
      rewrite /R4 upd_ne; [| regne].
      rewrite /R3 upd_ne; [| regne].
      rewrite /R2 upd_ne; [| regne].
      rewrite /R1 upd_ne; [reflexivity | regne]. }
    assert (HmAsp : mA !!! Regidx csp_rs1 = spr).
    { rewrite /mA upd_ne; [| vm_compute; discriminate].
      rewrite /R4 upd_ne; [| vm_compute; discriminate].
      rewrite /R3 upd_ne; [| vm_compute; discriminate].
      rewrite /R2 upd_ne; [| vm_compute; discriminate].
      exact HspR1. }
    assert (HmAa0 : mA !!! Regidx Ra0 = buf_lock (bnode k)).
    { rewrite /mA upd_ne; [| vm_compute; discriminate]. exact HR4a0. }
    assert (HmAs1 : mA !!! Regidx Rs1 = bnode k).
    { rewrite /mA upd_ne; [| vm_compute; discriminate].
      rewrite /R4 upd_ne; [| vm_compute; discriminate]. exact HR3s1. }
    assert (HmAra : mA !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.bwrite + 0x0e) : mword 64) 4)
      by (rewrite /mA; apply upd_eq).
    assert (HKhsl : (16 <= K - 4)%nat) by lia.
    iDestruct (cpu_own_transport CID CID8 0 eb pj b ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    (* [trap_csrs_ext]/[cpu_claim_ext] are NOT part of holdingsleep's own
       signature, so they simply RIDE ALONG in its frame; re-anchor them here
       exactly like [Hcnt], via [Hbm] ([eb = b]) turning the [eb]-guard into
       the [b]-guard [wp_next_chain] already knows how to chain. *)
    iDestruct (trap_csrs_ext_transport CID CID8 eb pj ltac:(rewrite Hbm; wp_next_chain)
                 with "Hextc") as "Hextc".
    iDestruct (cpu_claim_ext_transport CID CID8 eb pj ltac:(rewrite Hbm; wp_next_chain)
                 with "Hextm") as "Hextm".
    (* ENDGAME R1-pre: the buffer sleeplock is the λ instance at [bslp];
       holdingsleep's genl tier takes the token at its share. *)
    (* F7: the handle's token row also carries the chain's count fragment
       and the register half naming the parked unit; they ride along *)
    iDestruct "Hstok" as "(Hstok & Hbown & Hbr0 & Hhold)".
    iDestruct "Hstok" as (qsl) "Hstok".
    iApply (HSL.wp_holdingsleep_genl_sconf (fst (bn_slk bn k)) (snd (bn_slk bn k))
              "buffer"%string (bslp bn k) SleepLock.sl_untracked qsl mA pj pidv (K - 4)%nat eb b _ Upr HKhsl Hbelow
              with "Hcg Hcnt Htext Hpc [] [Hstok] Hppid").
    all: try lkbelow.
    { iEval (rewrite HmAa0). iExact "Hslk". }
    { iEval (rewrite HmAa0). iExact "Hstok". }
    iIntros (CID9 Hs9 mH) "%Hhs Hcg Hcnt Hpc Hstok Hppid".
    destruct Hhs as [Hcs1 Hha0].
    iEval (rewrite HmAa0) in "Hstok".
    iAssert (SleepLock.sleeplocked (snd (bn_slk bn k)) (buf_lock (bnode k)) pidv) with "[Hstok]" as "Hstok".
    { iExists qsl. iExact "Hstok". }
    iAssert (bstok bn k pidv dev bno) with "[Hstok Hbown Hbr0 Hhold]" as "Hstok".
    { rewrite /bstok. iFrame "Hstok Hbown Hbr0 Hhold". }
    assert (Hpc12 : ret_pc (mA !!! Regidx Rra) = mword_of_int (KernelSyms.bwrite + 0x12)).
    { rewrite HmAra. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hpc12) in "Hpc".
    pose proof Hcs1 as Hcs1_cs.
    assert (HmHsp : mH !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hcs1_cs csp_rs1 ltac:(vm_compute; reflexivity)); exact HmAsp).
    assert (HmHs1 : mH !!! Regidx Rs1 = bnode k)
      by (rewrite (callee_saved_lookup Hcs1_cs (mword_of_int 9) ltac:(vm_compute; reflexivity)); exact HmAs1).
    (* ===== +0x12 c.beqz a0 : a0 = 1, the panic arm is dead ===== *)
    assert (Hbeqz : eq_vec (mH !!! Regidx Ra0) zero_reg = false)
      by (rewrite Hha0; vm_compute; reflexivity).
    iApply (wp_cbeqz_fall_s_sconf (mword_of_int (KernelSyms.bwrite + 0x12)) (mword_of_int 10 : mword 8)
              (Cregidx (mword_of_int 2)) Ra0 mH (K - 4)%nat b
              ltac:(vm_compute; reflexivity) ltac:(vm_compute; discriminate)
              ltac:(rgne; exact Hbeqz)
              with "Hcg Hpc []").
    { iApply (bwi_12 with "Htext"). }
    iIntros (CID10 Hs10) "Hcg Hpc".
    assert (Hpp14 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x12) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x14))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp14) in "Hpc".
    (* +0x14 c.li a1,1 : the WRITE flag *)
    assert (Hli1 : add_vec zero_reg (sign_extend' 64 (sign_extend' 12 (mword_of_int 1 : mword 6)))
                   = (mword_of_int 1 : mword 64))
      by (apply bv_eq; vm_compute; reflexivity).
    iApply (wp_cli_s_sconf (mword_of_int (KernelSyms.bwrite + 0x14)) Ra1 (mword_of_int 1 : mword 6)
              (mword_of_int 1 : mword 64) mH (K - 4)%nat b
              ltac:(vm_compute; discriminate) ltac:(rdok) Hli1
              with "Hcg Hpc []").
    { iApply (bwi_14 with "Htext"). }
    iIntros (CID11 Hs11) "Hcg Hpc".
    set (D1 := <[Regidx Ra1 := regval_into_reg (mword_of_int 1 : mword 64)]> mH).
    assert (HD1s1 : D1 !!! Regidx Rs1 = bnode k)
      by (rewrite /D1 upd_ne; [exact HmHs1 | vm_compute; discriminate]).
    assert (Hpp16 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x14) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x16))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp16) in "Hpc".
    (* +0x16 c.mv a0,s1 : a0 := b *)
    iApply (wp_cmv_s_sconf (mword_of_int (KernelSyms.bwrite + 0x16)) Ra0 Rs1
              D1 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc []").
    { iApply (bwi_16 with "Htext"). }
    iIntros (CID12 Hs12) "Hcg Hpc".
    iEval (rgne) in "Hcg".
    set (D2 := <[Regidx Ra0 := regval_into_reg (add_vec zero_reg (D1 !!! Regidx Rs1))]> D1).
    assert (Hpp18 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x16) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x18))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp18) in "Hpc".
    (* ===== +0x18 jal ra,virtio_disk_rw ===== *)
    iApply (wp_jal_s_sconf (mword_of_int (KernelSyms.bwrite + 0x18)) Rra (mword_of_int 0x2c70 : mword 21)
              D2 (K - 4)%nat b ltac:(vm_compute; discriminate) ltac:(rdok)
              ltac:(vm_compute; reflexivity) with "Hcg Hpc []").
    { iApply (bwi_18 with "Htext"). }
    iIntros (CID13 Hs13) "Hcg Hpc".
    set (D3 := <[Regidx Rra := regval_into_reg
                  (add_vec_int (mword_of_int (KernelSyms.bwrite + 0x18) : mword 64) 4)]> D2).
    assert (Htgtrw : add_vec (mword_of_int (KernelSyms.bwrite + 0x18) : mword 64)
                       (sign_extend' 64 (mword_of_int 0x2c70 : mword 21))
                     = mword_of_int KernelSyms.virtio_disk_rw)
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Htgtrw) in "Hpc".
    assert (HD3a0 : D3 !!! Regidx Ra0 = bnode k).
    { rewrite /D3 upd_ne; [| vm_compute; discriminate].
      rewrite /D2 upd_eq. unfold regval_into_reg. rewrite HD1s1. apply add_vec_zero_l. }
    assert (HD3a1 : D3 !!! Regidx Ra1 = (mword_of_int 1 : mword 64)).
    { rewrite /D3 upd_ne; [| vm_compute; discriminate].
      rewrite /D2 upd_ne; [| vm_compute; discriminate].
      rewrite /D1 upd_eq. reflexivity. }
    assert (HD3thr : forall c : mword 5, is_cs_idx c = true ->
                       D3 !!! Regidx c = mH !!! Regidx c).
    { intros c Hcs.
      rewrite /D3 upd_ne; [| regne].
      rewrite /D2 upd_ne; [| regne].
      rewrite /D1 upd_ne; [reflexivity | regne]. }
    assert (HD3sp : D3 !!! Regidx csp_rs1 = spr)
      by (rewrite (HD3thr csp_rs1 ltac:(vm_compute; reflexivity)); exact HmHsp).
    assert (HD3ra : D3 !!! Regidx Rra = add_vec_int (mword_of_int (KernelSyms.bwrite + 0x18) : mword 64) 4)
      by (rewrite /D3; apply upd_eq).
    assert (Hkdata : forall kk : nat, (kk < 1024)%nat ->
              addr_is_kdata (pa_add (b_data (D3 !!! Regidx Ra0)) kk)).
    { intros kk Hkk. rewrite HD3a0. exact (bnode_data_kdata k kk Hk Hkk). }
    assert (HKrw : (K_virtio_disk_rw <= K - 4)%nat)
      by (lia).
    iDestruct (cpu_own_transport CID9 CID13 0 eb pj b ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    (* [Hextc]/[Hextm] were never handed to holdingsleep (not in its
       signature), so they are still stranded at [CID8] -- its own crossing
       hart, NOT the [CID9] its call happened to return -- and this transport
       must start there, spanning holdingsleep's own guard fact ([Hs9]) plus
       every leaf step since. *)
    iDestruct (trap_csrs_ext_transport CID8 CID13 eb pj ltac:(rewrite Hbm; wp_next_chain)
                 with "Hextc") as "Hextc".
    iDestruct (cpu_claim_ext_transport CID8 CID13 eb pj ltac:(rewrite Hbm; wp_next_chain)
                 with "Hextm") as "Hextm".
    (* ================================================================== *)
    (* The one-time blocker here is GONE: bwrite no longer carries          *)
    (* [▷ sched_vc] -- hart h's parked scheduler record, fourteen exclusive *)
    (* words of ONE hart's [struct cpu], for which no [wp_next] transport   *)
    (* exists or could exist.  The record lives in the running proc's own   *)
    (* [p->lock] ([SchedCtx.run_slot]), which the parking function reaches  *)
    (* by holding that lock -- so nothing about it is threaded here at all, *)
    (* and bwrite passes on only the HART-FREE [procs_inv] / [p_pid].       *)
    (*                                                                      *)
    (* [Hextc]/[Hextm] ARE explicitly threaded through THIS call -- rw's    *)
    (* own crossing is the unconditional [true] (it parks), so no          *)
    (* [_transport] lemma could carry them across it; rw's contract hands   *)
    (* the pair back itself, exactly like [Hcnt]/[Hcg] above it never is.  *)
    (* ================================================================== *)
    iApply (RW.wp_virtio_disk_rw_sconf γs j γl γu γd γk pd pav pu D3
              (K - 4)%nat eb bno (mword_of_int 0 : mword 32) bs bsd b
              Q
              _ HKrw Hbno Hkdata Hj Hgl
              with "Hcg Hcnt Hextc Hextm Htext Hpc Hprocs Hdev Hgeom Hdlock [Hbuf] Hdisk Hperm").
    all: try lkbelow.
    { iEval (rewrite HD3a0). iExact "Hbuf". }
    iIntros (CID14 Hs14 mR) "%Hcs2 Hcg Hcnt Hextc Hextm Hpc Hbuf Hdisk HQ".
    iEval (rewrite (bw_wr_true _ bs bsd HD3a1)) in "Hbuf".
    iEval (rewrite (bw_wr_true _ bs bsd HD3a1)) in "Hdisk".
    iEval (rewrite HD3a0) in "Hbuf".
    (* back to the handle's spelling of the fabric ghost *)
    iEval (rewrite -HgdV) in "Hdisk".
    assert (Hpc1c : ret_pc (D3 !!! Regidx Rra) = mword_of_int (KernelSyms.bwrite + 0x1c)).
    { rewrite HD3ra. apply bv_eq; vm_compute; reflexivity. }
    iEval (rewrite Hpc1c) in "Hpc".
    (* the handle, rebuilt: valid and the dev half were framed across both
       calls, the token and pid came back from holdingsleep, the bundle from
       virtio_disk_rw.  All of it is hart-free, so it is rebuilt here. *)
    iAssert (bio_hold0 bn V k pidv dev bno bs bs)
      with "[Hstok Hvalid Hbdev Hbuf Hdisk]" as "Hlocked".
    { rewrite /bio_hold0 /bpa.
      iSplitR; [iPureIntro; exact Hk2|].
      iSplitR; [iPureIntro; exact Hcov|].
      iSplitR; [iPureIntro; exact Hdv|].
      iFrame "Hstok Hvalid Hbdev Hbuf Hdisk". }
    assert (HmRsp : mR !!! Regidx csp_rs1 = spr)
      by (rewrite (callee_saved_lookup Hcs2 csp_rs1 ltac:(vm_compute; reflexivity)); exact HD3sp).
    assert (HmRthr : forall c : mword 5, is_cs_idx c = true ->
              Regidx c <> Regidx csp_rs1 -> Regidx c <> Regidx Rs0 ->
              Regidx c <> Regidx Rs1 ->
              mR !!! Regidx c = m !!! Regidx c).
    { intros c Hcs Hsp H8 H9.
      rewrite (callee_saved_lookup Hcs2 c Hcs).
      rewrite (HD3thr c Hcs).
      rewrite (callee_saved_lookup Hcs1_cs c Hcs).
      rewrite /mA upd_ne; [| regne].
      rewrite /R4 upd_ne; [| regne].
      rewrite /R3 upd_ne; [| exact H9].
      rewrite /R2 upd_ne; [| exact H8].
      rewrite /R1 upd_ne; [reflexivity | exact Hsp]. }
    (* the three saved frame words, re-addressed at [pa_stk sp0 k] and
       restated at the entry file. *)
    assert (HR1ra : R1 !!! Regidx Rra = m !!! Regidx Rra)
      by (rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]).
    assert (HR1s0 : R1 !!! Regidx Rs0 = m !!! Regidx Rs0)
      by (rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]).
    assert (HR1s1 : R1 !!! Regidx Rs1 = m !!! Regidx Rs1)
      by (rewrite /R1 upd_ne; [reflexivity | vm_compute; discriminate]).
    iEval (rewrite Hb1 HR1ra) in "Hr24".
    iEval (rewrite Hb2 HR1s0) in "Hr16".
    iEval (rewrite Hb3 HR1s1) in "Hr8".
    (* ===== EPILOGUE, at the hart rw resumed on ===== *)
    (* +0x1c c.ldsp ra,24(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.bwrite + 0x1c)) (mword_of_int 3 : mword 6) Rra
              mR (K - 4)%nat (m !!! Regidx Rra) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr24]").
    { iApply (bwi_1c with "Htext"). }
    { iEval (rewrite HmRsp Hc1). iExact "Hr24". }
    iIntros (CID15 Hs15) "Hcg Hpc Hr24".
    iEval (rewrite HmRsp Hc1) in "Hr24".
    set (P1 := <[Regidx Rra := regval_into_reg (m !!! Regidx Rra)]> mR).
    change (<[Regidx Rra := regval_into_reg (m !!! Regidx Rra)]> mR) with P1.
    assert (HP1sp : P1 !!! Regidx csp_rs1 = spr)
      by (rewrite /P1 upd_ne; [exact HmRsp | vm_compute; discriminate]).
    assert (Hpp1e : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x1c) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x1e))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp1e) in "Hpc".
    (* +0x1e c.ldsp s0,16(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.bwrite + 0x1e)) (mword_of_int 2 : mword 6) Rs0
              P1 (K - 4)%nat (m !!! Regidx Rs0) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr16]").
    { iApply (bwi_1e with "Htext"). }
    { iEval (rewrite HP1sp Hc2). iExact "Hr16". }
    iIntros (CID16 Hs16) "Hcg Hpc Hr16".
    iEval (rewrite HP1sp Hc2) in "Hr16".
    set (P2 := <[Regidx Rs0 := regval_into_reg (m !!! Regidx Rs0)]> P1).
    change (<[Regidx Rs0 := regval_into_reg (m !!! Regidx Rs0)]> P1) with P2.
    assert (HP2sp : P2 !!! Regidx csp_rs1 = spr)
      by (rewrite /P2 upd_ne; [exact HP1sp | vm_compute; discriminate]).
    assert (Hpp20 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x1e) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x20))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp20) in "Hpc".
    (* +0x20 c.ldsp s1,8(sp) *)
    iApply (wp_cldsp_s_sconf (mword_of_int (KernelSyms.bwrite + 0x20)) (mword_of_int 1 : mword 6) Rs1
              P2 (K - 4)%nat (m !!! Regidx Rs1) b
              ltac:(vm_compute; discriminate) ltac:(rdok)
              with "Hcg Hpc [] [Hr8]").
    { iApply (bwi_20 with "Htext"). }
    { iEval (rewrite HP2sp Hc3). iExact "Hr8". }
    iIntros (CID17 Hs17) "Hcg Hpc Hr8".
    iEval (rewrite HP2sp Hc3) in "Hr8".
    set (P3 := <[Regidx Rs1 := regval_into_reg (m !!! Regidx Rs1)]> P2).
    change (<[Regidx Rs1 := regval_into_reg (m !!! Regidx Rs1)]> P2) with P3.
    assert (HP3sp : P3 !!! Regidx csp_rs1 = spr)
      by (rewrite /P3 upd_ne; [exact HP2sp | vm_compute; discriminate]).
    assert (Hpp22 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x20) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x22))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp22) in "Hpc".
    (* +0x22 c.addi16sp sp,32 : pop the frame *)
    assert (Hwv : add_vec (P3 !!! Regidx csp_rs1)
                    (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))) = sp0).
    { rewrite HP3sp. apply frame_cancel_32. }
    assert (Hpop : P3 !!! Regidx csp_rs1
                   = pa_stk (add_vec (P3 !!! Regidx csp_rs1)
                               (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6)))) 4).
    { rewrite Hwv HP3sp. unfold pa_stk, add_vec_int.
      apply f_equal. apply bv_eq; vm_compute; reflexivity. }
    iAssert (stack_own (KTR := KT1) sp0 4) with "[Hr24 Hr16 Hr8 Hg4]" as "Hframe4".
    { rewrite (stack_own_slots (KTR := KT1)). cbn [seq].
      iSplitL "Hr24"; [iExists _; iExact "Hr24"|].
      iSplitL "Hr16"; [iExists _; iExact "Hr16"|].
      iSplitL "Hr8";  [iExists _; iExact "Hr8"|].
      iSplitL "Hg4";  [iExists _; iExact "Hg4"|].
      done. }
    iEval (rewrite -Hwv) in "Hframe4".
    iApply (wp_caddi16sp_pop_s_sconf (mword_of_int (KernelSyms.bwrite + 0x22)) (mword_of_int 2 : mword 6)
              P3 (K - 4)%nat 4 b Hpop with "Hcg Hpc [] Hframe4").
    { iApply (bwi_22 with "Htext"). }
    iIntros (CID18 Hs18) "Hcg Hpc".
    set (P4 := <[Regidx csp_rs1 := regval_into_reg
                  (add_vec (P3 !!! Regidx csp_rs1)
                     (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))))]> P3).
    change (<[Regidx csp_rs1 := regval_into_reg
      (add_vec (P3 !!! Regidx csp_rs1)
         (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))))]> P3) with P4.
    assert (Hnk : ((K - 4) + 4)%nat = K) by lia.
    iEval (rewrite Hnk) in "Hcg".
    assert (Hpp24 : add_vec_int (mword_of_int (KernelSyms.bwrite + 0x22) : mword 64) 2 = mword_of_int (KernelSyms.bwrite + 0x24))
      by (apply bv_eq; vm_compute; reflexivity).
    iEval (rewrite Hpp24) in "Hpc".
    (* +0x24 c.ret *)
    assert (HP4ra : P4 !!! Regidx Rra = m !!! Regidx Rra).
    { rewrite /P4 upd_ne; [| vm_compute; discriminate].
      rewrite /P3 upd_ne; [| vm_compute; discriminate].
      rewrite /P2 upd_ne; [| vm_compute; discriminate].
      rewrite /P1 upd_eq. reflexivity. }
    iApply (wp_cret_s_sconf (mword_of_int (KernelSyms.bwrite + 0x24)) Rra P4 K b
              ltac:(vm_compute; discriminate) with "Hcg Hpc []").
    { iApply (bwi_24 with "Htext"). }
    iIntros (CID19 Hs19) "Hcg Hpc".
    iEval (rgne) in "Hpc".
    assert (Hretf : ret_pc (P4 !!! Regidx Rra) = ret_pc (m !!! Regidx Rra))
      by (rewrite HP4ra; reflexivity).
    iEval (rewrite Hretf) in "Hpc".
    (* ===== POSTCONDITION ===== *)
    assert (Hfin : forall c : mword 5, is_cs_idx c = true ->
              Regidx c <> Regidx csp_rs1 -> Regidx c <> Regidx Rs0 ->
              Regidx c <> Regidx Rs1 -> Regidx c <> Regidx Rra ->
              P4 !!! Regidx c = m !!! Regidx c).
    { intros c Hcs Hsp H8 H9 H1.
      rewrite /P4 upd_ne; [| exact Hsp]. rewrite /P3 upd_ne; [| exact H9].
      rewrite /P2 upd_ne; [| exact H8]. rewrite /P1 upd_ne; [| exact H1].
      exact (HmRthr c Hcs Hsp H8 H9). }
    assert (Csp : P4 !!! Regidx csp_rs1 = m !!! Regidx csp_rs1).
    { rewrite /P4 upd_eq. unfold regval_into_reg. rewrite Hwv. reflexivity. }
    assert (Cs0 : P4 !!! Regidx Rs0 = m !!! Regidx Rs0).
    { rewrite /P4 upd_ne; [| vm_compute; discriminate].
      rewrite /P3 upd_ne; [| vm_compute; discriminate].
      rewrite /P2 upd_eq. reflexivity. }
    assert (Cs1 : P4 !!! Regidx Rs1 = m !!! Regidx Rs1).
    { rewrite /P4 upd_ne; [| vm_compute; discriminate].
      rewrite /P3 upd_eq. reflexivity. }
    assert (Cs2 : P4 !!! Regidx (mword_of_int 18 : mword 5) = m !!! Regidx (mword_of_int 18 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs3 : P4 !!! Regidx (mword_of_int 19 : mword 5) = m !!! Regidx (mword_of_int 19 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs4 : P4 !!! Regidx (mword_of_int 20 : mword 5) = m !!! Regidx (mword_of_int 20 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs5 : P4 !!! Regidx (mword_of_int 21 : mword 5) = m !!! Regidx (mword_of_int 21 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs6 : P4 !!! Regidx (mword_of_int 22 : mword 5) = m !!! Regidx (mword_of_int 22 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs7 : P4 !!! Regidx (mword_of_int 23 : mword 5) = m !!! Regidx (mword_of_int 23 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs8 : P4 !!! Regidx (mword_of_int 24 : mword 5) = m !!! Regidx (mword_of_int 24 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs9 : P4 !!! Regidx (mword_of_int 25 : mword 5) = m !!! Regidx (mword_of_int 25 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs10 : P4 !!! Regidx (mword_of_int 26 : mword 5) = m !!! Regidx (mword_of_int 26 : mword 5))
      by (apply Hfin; bwidx).
    assert (Cs11 : P4 !!! Regidx (mword_of_int 27 : mword 5) = m !!! Regidx (mword_of_int 27 : mword 5))
      by (apply Hfin; bwidx).
    iDestruct (cpu_own_transport CID14 CID19 0 eb pj b ltac:(wp_next_chain)
                 with "Hcnt") as "Hcnt".
    iDestruct (trap_csrs_ext_transport CID14 CID19 eb pj ltac:(rewrite Hbm; wp_next_chain)
                 with "Hextc") as "Hextc".
    iDestruct (cpu_claim_ext_transport CID14 CID19 eb pj ltac:(rewrite Hbm; wp_next_chain)
                 with "Hextm") as "Hextm".
    (* the crossing bwrite hands its OWN caller is the literal [true] (it
       tail-calls a parker), so this guard is vacuous, unlike the [eb]-guards
       above. *)
    iSpecialize ("Hcont" $! CID19 with "[%]"); [wp_next_chain|].
    iApply ("Hcont" $! P4 with "[%] Hcg Hcnt Hextc Hextm Hpc Hppid Hlocked HQ").
    unfold callee_saved. repeat split; assumption.
  Qed.

End ProofBwrite.

End BwriteProof.
