

================================================================
== Vivado HLS Report for 'tensor_weight_x'
================================================================
* Date:           Thu Aug 13 01:50:50 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.016|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  446917|  446917|  446917|  446917|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                               |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                   Loop Name                   |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- TENSOR_WEIGHT_X_OUTER_TENSOR_WEIGHT_X_INNER  |  446915|  446915|        17|          1|          1|  446900|    yes   |
        +-----------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     326|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     90|    6390|    6282|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     255|    -|
|Register         |        0|      -|    3064|     448|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     90|    9454|    7311|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      3|       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |optical_flow_faddhbi_U203  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U204  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U205  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U206  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U207  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U208  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U209  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U210  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U211  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U212  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U213  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U214  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U215  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U216  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U217  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U218  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U219  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_faddhbi_U220  |optical_flow_faddhbi  |        0|      2|  227|  214|
    |optical_flow_fmulibs_U221  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U222  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U223  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U224  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U225  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U226  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U227  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U228  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U229  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U230  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U231  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U232  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U233  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U234  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U235  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U236  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U237  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U238  |optical_flow_fmulibs  |        0|      3|  128|  135|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     90| 6390| 6282|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_479_p2                       |     +    |      0|  0|  18|          11|           1|
    |indvar_flatten_next_fu_417_p2       |     +    |      0|  0|  26|          19|           1|
    |ap_block_state18_pp0_stage0_iter16  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_569                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state3       |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_467_p2                   |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_411_p2          |   icmp   |      0|  0|  20|          19|          18|
    |exitcond_fu_423_p2                  |   icmp   |      0|  0|  13|          11|          11|
    |icmp_fu_461_p2                      |   icmp   |      0|  0|  13|          10|           1|
    |tmp_4_fu_473_p2                     |   icmp   |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |c_mid2_fu_429_p3                    |  select  |      0|  0|  11|           1|           1|
    |tmp_61_fu_693_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_62_fu_704_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_63_fu_715_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_64_fu_726_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_65_fu_737_p3                    |  select  |      0|  0|  32|           1|          32|
    |tmp_66_fu_748_p3                    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_445_p2                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 326|          98|         238|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  21|          4|    1|          4|
    |ap_done                                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter16                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                             |   9|          2|    1|          2|
    |ap_phi_mux_buf_val_val_load_17_2_phi_fu_229_p4      |   9|          2|   32|         64|
    |ap_phi_mux_buf_val_val_load_18_2_phi_fu_217_p4      |   9|          2|   32|         64|
    |ap_phi_mux_buf_val_val_load_19_2_phi_fu_205_p4      |   9|          2|   32|         64|
    |ap_phi_mux_buf_val_val_load_20_2_phi_fu_193_p4      |   9|          2|   32|         64|
    |ap_phi_mux_buf_val_val_load_21_2_phi_fu_181_p4      |   9|          2|   32|         64|
    |ap_phi_mux_buf_val_val_load_22_2_phi_fu_169_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_17_2_reg_225  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_18_2_reg_213  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_19_2_reg_201  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_20_2_reg_189  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_21_2_reg_177  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_22_2_reg_165  |   9|          2|   32|         64|
    |buf_val_val_load_17_2_reg_225                       |   9|          2|   32|         64|
    |buf_val_val_load_18_2_reg_213                       |   9|          2|   32|         64|
    |buf_val_val_load_19_2_reg_201                       |   9|          2|   32|         64|
    |buf_val_val_load_20_2_reg_189                       |   9|          2|   32|         64|
    |buf_val_val_load_21_2_reg_177                       |   9|          2|   32|         64|
    |buf_val_val_load_22_2_reg_165                       |   9|          2|   32|         64|
    |c_reg_154                                           |   9|          2|   11|         22|
    |indvar_flatten_reg_143                              |   9|          2|   19|         38|
    |real_start                                          |   9|          2|    1|          2|
    |tensor_val_blk_n                                    |   9|          2|    1|          2|
    |tensor_y_val_blk_n                                  |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 255|         56|  613|       1228|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   3|   0|    3|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_17_2_reg_225  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_18_2_reg_213  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_19_2_reg_201  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_20_2_reg_189  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_21_2_reg_177  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_buf_val_val_load_22_2_reg_165  |  32|   0|   32|          0|
    |buf_val_val_load_17_1_fu_106                        |  32|   0|   32|          0|
    |buf_val_val_load_17_2_reg_225                       |  32|   0|   32|          0|
    |buf_val_val_load_18_1_fu_110                        |  32|   0|   32|          0|
    |buf_val_val_load_18_2_reg_213                       |  32|   0|   32|          0|
    |buf_val_val_load_18_reg_906                         |  32|   0|   32|          0|
    |buf_val_val_load_19_1_fu_114                        |  32|   0|   32|          0|
    |buf_val_val_load_19_2_reg_201                       |  32|   0|   32|          0|
    |buf_val_val_load_19_reg_911                         |  32|   0|   32|          0|
    |buf_val_val_load_20_1_fu_118                        |  32|   0|   32|          0|
    |buf_val_val_load_20_2_reg_189                       |  32|   0|   32|          0|
    |buf_val_val_load_20_reg_916                         |  32|   0|   32|          0|
    |buf_val_val_load_21_1_fu_122                        |  32|   0|   32|          0|
    |buf_val_val_load_21_2_reg_177                       |  32|   0|   32|          0|
    |buf_val_val_load_21_reg_921                         |  32|   0|   32|          0|
    |buf_val_val_load_22_1_fu_126                        |  32|   0|   32|          0|
    |buf_val_val_load_22_2_reg_165                       |  32|   0|   32|          0|
    |buf_val_val_load_22_reg_926                         |  32|   0|   32|          0|
    |buf_val_val_load_23_reg_931                         |  32|   0|   32|          0|
    |buf_val_val_load_2_fu_102                           |  32|   0|   32|          0|
    |buf_val_val_load_3_fu_98                            |  32|   0|   32|          0|
    |buf_val_val_load_4_fu_94                            |  32|   0|   32|          0|
    |buf_val_val_load_5_fu_90                            |  32|   0|   32|          0|
    |buf_val_val_load_6_fu_86                            |  32|   0|   32|          0|
    |buf_val_val_load_7_fu_82                            |  32|   0|   32|          0|
    |c_reg_154                                           |  11|   0|   11|          0|
    |exitcond_flatten_reg_844                            |   1|   0|    1|          0|
    |indvar_flatten_reg_143                              |  19|   0|   19|          0|
    |or_cond_reg_857                                     |   1|   0|    1|          0|
    |start_once_reg                                      |   1|   0|    1|          0|
    |tmp_38_0_1_reg_941                                  |  32|   0|   32|          0|
    |tmp_38_0_2_reg_946                                  |  32|   0|   32|          0|
    |tmp_38_0_3_reg_951                                  |  32|   0|   32|          0|
    |tmp_38_0_4_reg_956                                  |  32|   0|   32|          0|
    |tmp_38_0_5_reg_961                                  |  32|   0|   32|          0|
    |tmp_38_1_1_reg_1001                                 |  32|   0|   32|          0|
    |tmp_38_1_2_reg_1006                                 |  32|   0|   32|          0|
    |tmp_38_1_3_reg_1011                                 |  32|   0|   32|          0|
    |tmp_38_1_4_reg_1016                                 |  32|   0|   32|          0|
    |tmp_38_1_5_reg_1021                                 |  32|   0|   32|          0|
    |tmp_38_1_reg_996                                    |  32|   0|   32|          0|
    |tmp_38_2_1_reg_1061                                 |  32|   0|   32|          0|
    |tmp_38_2_2_reg_1066                                 |  32|   0|   32|          0|
    |tmp_38_2_3_reg_1071                                 |  32|   0|   32|          0|
    |tmp_38_2_4_reg_1076                                 |  32|   0|   32|          0|
    |tmp_38_2_5_reg_1081                                 |  32|   0|   32|          0|
    |tmp_38_2_reg_1056                                   |  32|   0|   32|          0|
    |tmp_38_reg_936                                      |  32|   0|   32|          0|
    |tmp_39_0_1_reg_971                                  |  32|   0|   32|          0|
    |tmp_39_0_2_reg_976                                  |  32|   0|   32|          0|
    |tmp_39_0_3_reg_981                                  |  32|   0|   32|          0|
    |tmp_39_0_4_reg_986                                  |  32|   0|   32|          0|
    |tmp_39_0_5_reg_991                                  |  32|   0|   32|          0|
    |tmp_39_1_1_reg_1031                                 |  32|   0|   32|          0|
    |tmp_39_1_2_reg_1036                                 |  32|   0|   32|          0|
    |tmp_39_1_3_reg_1041                                 |  32|   0|   32|          0|
    |tmp_39_1_4_reg_1046                                 |  32|   0|   32|          0|
    |tmp_39_1_5_reg_1051                                 |  32|   0|   32|          0|
    |tmp_39_1_reg_1026                                   |  32|   0|   32|          0|
    |tmp_39_reg_966                                      |  32|   0|   32|          0|
    |tmp_4_reg_867                                       |   1|   0|    1|          0|
    |tmp_61_reg_1086                                     |  32|   0|   32|          0|
    |tmp_62_reg_1091                                     |  32|   0|   32|          0|
    |tmp_63_reg_1096                                     |  32|   0|   32|          0|
    |tmp_64_reg_1101                                     |  32|   0|   32|          0|
    |tmp_65_reg_1106                                     |  32|   0|   32|          0|
    |tmp_66_reg_1111                                     |  32|   0|   32|          0|
    |tmp_reg_853                                         |   1|   0|    1|          0|
    |buf_val_val_load_17_2_reg_225                       |  64|  32|   32|          0|
    |buf_val_val_load_18_2_reg_213                       |  64|  32|   32|          0|
    |buf_val_val_load_18_reg_906                         |  64|  32|   32|          0|
    |buf_val_val_load_19_2_reg_201                       |  64|  32|   32|          0|
    |buf_val_val_load_19_reg_911                         |  64|  32|   32|          0|
    |buf_val_val_load_20_2_reg_189                       |  64|  32|   32|          0|
    |buf_val_val_load_20_reg_916                         |  64|  32|   32|          0|
    |buf_val_val_load_21_2_reg_177                       |  64|  32|   32|          0|
    |buf_val_val_load_21_reg_921                         |  64|  32|   32|          0|
    |buf_val_val_load_22_2_reg_165                       |  64|  32|   32|          0|
    |buf_val_val_load_22_reg_926                         |  64|  32|   32|          0|
    |buf_val_val_load_23_reg_931                         |  64|  32|   32|          0|
    |or_cond_reg_857                                     |  64|  32|    1|          0|
    |tmp_4_reg_867                                       |  64|  32|    1|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               |3064| 448| 2554|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | tensor_weight_x | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | tensor_weight_x | return value |
|ap_start              |  in |    1| ap_ctrl_hs | tensor_weight_x | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | tensor_weight_x | return value |
|ap_done               | out |    1| ap_ctrl_hs | tensor_weight_x | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | tensor_weight_x | return value |
|ap_idle               | out |    1| ap_ctrl_hs | tensor_weight_x | return value |
|ap_ready              | out |    1| ap_ctrl_hs | tensor_weight_x | return value |
|start_out             | out |    1| ap_ctrl_hs | tensor_weight_x | return value |
|start_write           | out |    1| ap_ctrl_hs | tensor_weight_x | return value |
|tensor_y_val_dout     |  in |  192|   ap_fifo  |   tensor_y_val  |    pointer   |
|tensor_y_val_empty_n  |  in |    1|   ap_fifo  |   tensor_y_val  |    pointer   |
|tensor_y_val_read     | out |    1|   ap_fifo  |   tensor_y_val  |    pointer   |
|tensor_val_din        | out |  192|   ap_fifo  |    tensor_val   |    pointer   |
|tensor_val_full_n     |  in |    1|   ap_fifo  |    tensor_val   |    pointer   |
|tensor_val_write      | out |    1|   ap_fifo  |    tensor_val   |    pointer   |
+----------------------+-----+-----+------------+-----------------+--------------+

