#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026a113e0250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000026a11457680_0 .net "PC", 31 0, v0000026a1141b5c0_0;  1 drivers
v0000026a114579a0_0 .var "clk", 0 0;
v0000026a11457860_0 .net "clkout", 0 0, L_0000026a11458f30;  1 drivers
v0000026a11458b20_0 .net "cycles_consumed", 31 0, v0000026a11457400_0;  1 drivers
v0000026a114570e0_0 .var "rst", 0 0;
S_0000026a113e0570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000026a113e0250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000026a113f5930 .param/l "RType" 0 4 2, C4<000000>;
P_0000026a113f5968 .param/l "add" 0 4 5, C4<100000>;
P_0000026a113f59a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026a113f59d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000026a113f5a10 .param/l "and_" 0 4 5, C4<100100>;
P_0000026a113f5a48 .param/l "andi" 0 4 8, C4<001100>;
P_0000026a113f5a80 .param/l "beq" 0 4 10, C4<000100>;
P_0000026a113f5ab8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026a113f5af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026a113f5b28 .param/l "j" 0 4 12, C4<000010>;
P_0000026a113f5b60 .param/l "jal" 0 4 12, C4<000011>;
P_0000026a113f5b98 .param/l "jr" 0 4 6, C4<001000>;
P_0000026a113f5bd0 .param/l "lw" 0 4 8, C4<100011>;
P_0000026a113f5c08 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026a113f5c40 .param/l "or_" 0 4 5, C4<100101>;
P_0000026a113f5c78 .param/l "ori" 0 4 8, C4<001101>;
P_0000026a113f5cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026a113f5ce8 .param/l "sll" 0 4 6, C4<000000>;
P_0000026a113f5d20 .param/l "slt" 0 4 5, C4<101010>;
P_0000026a113f5d58 .param/l "slti" 0 4 8, C4<101010>;
P_0000026a113f5d90 .param/l "srl" 0 4 6, C4<000010>;
P_0000026a113f5dc8 .param/l "sub" 0 4 5, C4<100010>;
P_0000026a113f5e00 .param/l "subu" 0 4 5, C4<100011>;
P_0000026a113f5e38 .param/l "sw" 0 4 8, C4<101011>;
P_0000026a113f5e70 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026a113f5ea8 .param/l "xori" 0 4 8, C4<001110>;
L_0000026a114592b0 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a114594e0 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a11459a90 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a11459b70 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a11458de0 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a11458d70 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a11458fa0 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a11458e50 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a11458f30 .functor OR 1, v0000026a114579a0_0, v0000026a113e8860_0, C4<0>, C4<0>;
L_0000026a11458c90 .functor OR 1, L_0000026a114a26b0, L_0000026a114a2610, C4<0>, C4<0>;
L_0000026a11459160 .functor AND 1, L_0000026a114a2070, L_0000026a114a30b0, C4<1>, C4<1>;
L_0000026a11458ec0 .functor NOT 1, v0000026a114570e0_0, C4<0>, C4<0>, C4<0>;
L_0000026a11459080 .functor OR 1, L_0000026a114a1f30, L_0000026a114a2250, C4<0>, C4<0>;
L_0000026a11459a20 .functor OR 1, L_0000026a11459080, L_0000026a114a2c50, C4<0>, C4<0>;
L_0000026a11459780 .functor OR 1, L_0000026a114a2f70, L_0000026a114b49f0, C4<0>, C4<0>;
L_0000026a11459010 .functor AND 1, L_0000026a114a2e30, L_0000026a11459780, C4<1>, C4<1>;
L_0000026a11459240 .functor OR 1, L_0000026a114b4a90, L_0000026a114b43b0, C4<0>, C4<0>;
L_0000026a114595c0 .functor AND 1, L_0000026a114b53f0, L_0000026a11459240, C4<1>, C4<1>;
L_0000026a114590f0 .functor NOT 1, L_0000026a11458f30, C4<0>, C4<0>, C4<0>;
v0000026a1141a800_0 .net "ALUOp", 3 0, v0000026a113e7aa0_0;  1 drivers
v0000026a1141a8a0_0 .net "ALUResult", 31 0, v0000026a1141bde0_0;  1 drivers
v0000026a1141a940_0 .net "ALUSrc", 0 0, v0000026a113e7dc0_0;  1 drivers
v0000026a1141cef0_0 .net "ALUin2", 31 0, L_0000026a114b5170;  1 drivers
v0000026a1141de90_0 .net "MemReadEn", 0 0, v0000026a113e8540_0;  1 drivers
v0000026a1141c950_0 .net "MemWriteEn", 0 0, v0000026a113e8680_0;  1 drivers
v0000026a1141d670_0 .net "MemtoReg", 0 0, v0000026a113e8d60_0;  1 drivers
v0000026a1141d7b0_0 .net "PC", 31 0, v0000026a1141b5c0_0;  alias, 1 drivers
v0000026a1141d710_0 .net "PCPlus1", 31 0, L_0000026a114a3b50;  1 drivers
v0000026a1141cdb0_0 .net "PCsrc", 0 0, v0000026a1141bb60_0;  1 drivers
v0000026a1141d170_0 .net "RegDst", 0 0, v0000026a113e7f00_0;  1 drivers
v0000026a1141d850_0 .net "RegWriteEn", 0 0, v0000026a113e8040_0;  1 drivers
v0000026a1141bff0_0 .net "WriteRegister", 4 0, L_0000026a114a3970;  1 drivers
v0000026a1141cc70_0 .net *"_ivl_0", 0 0, L_0000026a114592b0;  1 drivers
L_0000026a11459ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026a1141d2b0_0 .net/2u *"_ivl_10", 4 0, L_0000026a11459ca0;  1 drivers
L_0000026a1145a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141ce50_0 .net *"_ivl_101", 15 0, L_0000026a1145a090;  1 drivers
v0000026a1141c090_0 .net *"_ivl_102", 31 0, L_0000026a114a3830;  1 drivers
L_0000026a1145a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141c6d0_0 .net *"_ivl_105", 25 0, L_0000026a1145a0d8;  1 drivers
L_0000026a1145a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141c130_0 .net/2u *"_ivl_106", 31 0, L_0000026a1145a120;  1 drivers
v0000026a1141c450_0 .net *"_ivl_108", 0 0, L_0000026a114a2070;  1 drivers
L_0000026a1145a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000026a1141d8f0_0 .net/2u *"_ivl_110", 5 0, L_0000026a1145a168;  1 drivers
v0000026a1141c270_0 .net *"_ivl_112", 0 0, L_0000026a114a30b0;  1 drivers
v0000026a1141d5d0_0 .net *"_ivl_115", 0 0, L_0000026a11459160;  1 drivers
v0000026a1141dc10_0 .net *"_ivl_116", 47 0, L_0000026a114a1e90;  1 drivers
L_0000026a1145a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141d990_0 .net *"_ivl_119", 15 0, L_0000026a1145a1b0;  1 drivers
L_0000026a11459ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026a1141c3b0_0 .net/2u *"_ivl_12", 5 0, L_0000026a11459ce8;  1 drivers
v0000026a1141cd10_0 .net *"_ivl_120", 47 0, L_0000026a114a1fd0;  1 drivers
L_0000026a1145a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141cf90_0 .net *"_ivl_123", 15 0, L_0000026a1145a1f8;  1 drivers
v0000026a1141d3f0_0 .net *"_ivl_125", 0 0, L_0000026a114a3150;  1 drivers
v0000026a1141c310_0 .net *"_ivl_126", 31 0, L_0000026a114a3510;  1 drivers
v0000026a1141c4f0_0 .net *"_ivl_128", 47 0, L_0000026a114a35b0;  1 drivers
v0000026a1141d030_0 .net *"_ivl_130", 47 0, L_0000026a114a31f0;  1 drivers
v0000026a1141d0d0_0 .net *"_ivl_132", 47 0, L_0000026a114a3290;  1 drivers
v0000026a1141d210_0 .net *"_ivl_134", 47 0, L_0000026a114a33d0;  1 drivers
v0000026a1141c590_0 .net *"_ivl_14", 0 0, L_0000026a11457720;  1 drivers
v0000026a1141c810_0 .net *"_ivl_140", 0 0, L_0000026a11458ec0;  1 drivers
L_0000026a1145a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141da30_0 .net/2u *"_ivl_142", 31 0, L_0000026a1145a288;  1 drivers
L_0000026a1145a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000026a1141c8b0_0 .net/2u *"_ivl_146", 5 0, L_0000026a1145a360;  1 drivers
v0000026a1141dcb0_0 .net *"_ivl_148", 0 0, L_0000026a114a1f30;  1 drivers
L_0000026a1145a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000026a1141dad0_0 .net/2u *"_ivl_150", 5 0, L_0000026a1145a3a8;  1 drivers
v0000026a1141db70_0 .net *"_ivl_152", 0 0, L_0000026a114a2250;  1 drivers
v0000026a1141c1d0_0 .net *"_ivl_155", 0 0, L_0000026a11459080;  1 drivers
L_0000026a1145a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000026a1141d350_0 .net/2u *"_ivl_156", 5 0, L_0000026a1145a3f0;  1 drivers
v0000026a1141c630_0 .net *"_ivl_158", 0 0, L_0000026a114a2c50;  1 drivers
L_0000026a11459d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000026a1141dd50_0 .net/2u *"_ivl_16", 4 0, L_0000026a11459d30;  1 drivers
v0000026a1141d490_0 .net *"_ivl_161", 0 0, L_0000026a11459a20;  1 drivers
L_0000026a1145a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141c770_0 .net/2u *"_ivl_162", 15 0, L_0000026a1145a438;  1 drivers
v0000026a1141cbd0_0 .net *"_ivl_164", 31 0, L_0000026a114a22f0;  1 drivers
v0000026a1141ddf0_0 .net *"_ivl_167", 0 0, L_0000026a114a2390;  1 drivers
v0000026a1141c9f0_0 .net *"_ivl_168", 15 0, L_0000026a114a2570;  1 drivers
v0000026a1141ca90_0 .net *"_ivl_170", 31 0, L_0000026a114a2750;  1 drivers
v0000026a1141cb30_0 .net *"_ivl_174", 31 0, L_0000026a114a2bb0;  1 drivers
L_0000026a1145a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141d530_0 .net *"_ivl_177", 25 0, L_0000026a1145a480;  1 drivers
L_0000026a1145a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a114553f0_0 .net/2u *"_ivl_178", 31 0, L_0000026a1145a4c8;  1 drivers
v0000026a114555d0_0 .net *"_ivl_180", 0 0, L_0000026a114a2e30;  1 drivers
L_0000026a1145a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a11455350_0 .net/2u *"_ivl_182", 5 0, L_0000026a1145a510;  1 drivers
v0000026a11456110_0 .net *"_ivl_184", 0 0, L_0000026a114a2f70;  1 drivers
L_0000026a1145a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026a11455a30_0 .net/2u *"_ivl_186", 5 0, L_0000026a1145a558;  1 drivers
v0000026a11456930_0 .net *"_ivl_188", 0 0, L_0000026a114b49f0;  1 drivers
v0000026a114569d0_0 .net *"_ivl_19", 4 0, L_0000026a11457a40;  1 drivers
v0000026a11456750_0 .net *"_ivl_191", 0 0, L_0000026a11459780;  1 drivers
v0000026a11456a70_0 .net *"_ivl_193", 0 0, L_0000026a11459010;  1 drivers
L_0000026a1145a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026a11455d50_0 .net/2u *"_ivl_194", 5 0, L_0000026a1145a5a0;  1 drivers
v0000026a11455030_0 .net *"_ivl_196", 0 0, L_0000026a114b4950;  1 drivers
L_0000026a1145a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026a11455710_0 .net/2u *"_ivl_198", 31 0, L_0000026a1145a5e8;  1 drivers
L_0000026a11459c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a11455fd0_0 .net/2u *"_ivl_2", 5 0, L_0000026a11459c58;  1 drivers
v0000026a11455ad0_0 .net *"_ivl_20", 4 0, L_0000026a11457b80;  1 drivers
v0000026a114561b0_0 .net *"_ivl_200", 31 0, L_0000026a114b57b0;  1 drivers
v0000026a11456250_0 .net *"_ivl_204", 31 0, L_0000026a114b5990;  1 drivers
L_0000026a1145a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a114562f0_0 .net *"_ivl_207", 25 0, L_0000026a1145a630;  1 drivers
L_0000026a1145a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a11455490_0 .net/2u *"_ivl_208", 31 0, L_0000026a1145a678;  1 drivers
v0000026a11456070_0 .net *"_ivl_210", 0 0, L_0000026a114b53f0;  1 drivers
L_0000026a1145a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a11456b10_0 .net/2u *"_ivl_212", 5 0, L_0000026a1145a6c0;  1 drivers
v0000026a11455670_0 .net *"_ivl_214", 0 0, L_0000026a114b4a90;  1 drivers
L_0000026a1145a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026a11454db0_0 .net/2u *"_ivl_216", 5 0, L_0000026a1145a708;  1 drivers
v0000026a11454ef0_0 .net *"_ivl_218", 0 0, L_0000026a114b43b0;  1 drivers
v0000026a114564d0_0 .net *"_ivl_221", 0 0, L_0000026a11459240;  1 drivers
v0000026a11455170_0 .net *"_ivl_223", 0 0, L_0000026a114595c0;  1 drivers
L_0000026a1145a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026a114557b0_0 .net/2u *"_ivl_224", 5 0, L_0000026a1145a750;  1 drivers
v0000026a11455530_0 .net *"_ivl_226", 0 0, L_0000026a114b5ad0;  1 drivers
v0000026a11454d10_0 .net *"_ivl_228", 31 0, L_0000026a114b5490;  1 drivers
v0000026a114550d0_0 .net *"_ivl_24", 0 0, L_0000026a11459a90;  1 drivers
L_0000026a11459d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026a11455850_0 .net/2u *"_ivl_26", 4 0, L_0000026a11459d78;  1 drivers
v0000026a11456390_0 .net *"_ivl_29", 4 0, L_0000026a11457d60;  1 drivers
v0000026a11456430_0 .net *"_ivl_32", 0 0, L_0000026a11459b70;  1 drivers
L_0000026a11459dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026a11455f30_0 .net/2u *"_ivl_34", 4 0, L_0000026a11459dc0;  1 drivers
v0000026a11455b70_0 .net *"_ivl_37", 4 0, L_0000026a11457fe0;  1 drivers
v0000026a11455cb0_0 .net *"_ivl_40", 0 0, L_0000026a11458de0;  1 drivers
L_0000026a11459e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a11456570_0 .net/2u *"_ivl_42", 15 0, L_0000026a11459e08;  1 drivers
v0000026a11456610_0 .net *"_ivl_45", 15 0, L_0000026a114a27f0;  1 drivers
v0000026a11455210_0 .net *"_ivl_48", 0 0, L_0000026a11458d70;  1 drivers
v0000026a11455990_0 .net *"_ivl_5", 5 0, L_0000026a11457900;  1 drivers
L_0000026a11459e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a114566b0_0 .net/2u *"_ivl_50", 36 0, L_0000026a11459e50;  1 drivers
L_0000026a11459e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a11454c70_0 .net/2u *"_ivl_52", 31 0, L_0000026a11459e98;  1 drivers
v0000026a114552b0_0 .net *"_ivl_55", 4 0, L_0000026a114a2ed0;  1 drivers
v0000026a114567f0_0 .net *"_ivl_56", 36 0, L_0000026a114a1df0;  1 drivers
v0000026a114558f0_0 .net *"_ivl_58", 36 0, L_0000026a114a2890;  1 drivers
v0000026a11456890_0 .net *"_ivl_62", 0 0, L_0000026a11458fa0;  1 drivers
L_0000026a11459ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a11455c10_0 .net/2u *"_ivl_64", 5 0, L_0000026a11459ee0;  1 drivers
v0000026a11454e50_0 .net *"_ivl_67", 5 0, L_0000026a114a3470;  1 drivers
v0000026a11455df0_0 .net *"_ivl_70", 0 0, L_0000026a11458e50;  1 drivers
L_0000026a11459f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a11454f90_0 .net/2u *"_ivl_72", 57 0, L_0000026a11459f28;  1 drivers
L_0000026a11459f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a11455e90_0 .net/2u *"_ivl_74", 31 0, L_0000026a11459f70;  1 drivers
v0000026a11457220_0 .net *"_ivl_77", 25 0, L_0000026a114a3ab0;  1 drivers
v0000026a11457ae0_0 .net *"_ivl_78", 57 0, L_0000026a114a29d0;  1 drivers
v0000026a114584e0_0 .net *"_ivl_8", 0 0, L_0000026a114594e0;  1 drivers
v0000026a114572c0_0 .net *"_ivl_80", 57 0, L_0000026a114a2430;  1 drivers
L_0000026a11459fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026a11457360_0 .net/2u *"_ivl_84", 31 0, L_0000026a11459fb8;  1 drivers
L_0000026a1145a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026a114589e0_0 .net/2u *"_ivl_88", 5 0, L_0000026a1145a000;  1 drivers
v0000026a11456f00_0 .net *"_ivl_90", 0 0, L_0000026a114a26b0;  1 drivers
L_0000026a1145a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026a114583a0_0 .net/2u *"_ivl_92", 5 0, L_0000026a1145a048;  1 drivers
v0000026a11456d20_0 .net *"_ivl_94", 0 0, L_0000026a114a2610;  1 drivers
v0000026a11458080_0 .net *"_ivl_97", 0 0, L_0000026a11458c90;  1 drivers
v0000026a114586c0_0 .net *"_ivl_98", 47 0, L_0000026a114a3790;  1 drivers
v0000026a114581c0_0 .net "adderResult", 31 0, L_0000026a114a2a70;  1 drivers
v0000026a11456e60_0 .net "address", 31 0, L_0000026a114a24d0;  1 drivers
v0000026a114577c0_0 .net "clk", 0 0, L_0000026a11458f30;  alias, 1 drivers
v0000026a11457400_0 .var "cycles_consumed", 31 0;
v0000026a11456fa0_0 .net "extImm", 31 0, L_0000026a114a2930;  1 drivers
v0000026a11458440_0 .net "funct", 5 0, L_0000026a114a3330;  1 drivers
v0000026a11458940_0 .net "hlt", 0 0, v0000026a113e8860_0;  1 drivers
v0000026a114574a0_0 .net "imm", 15 0, L_0000026a114a36f0;  1 drivers
v0000026a11457e00_0 .net "immediate", 31 0, L_0000026a114b5030;  1 drivers
v0000026a11458120_0 .net "input_clk", 0 0, v0000026a114579a0_0;  1 drivers
v0000026a11457c20_0 .net "instruction", 31 0, L_0000026a114a38d0;  1 drivers
v0000026a11457040_0 .net "memoryReadData", 31 0, v0000026a1141b2a0_0;  1 drivers
v0000026a11458260_0 .net "nextPC", 31 0, L_0000026a114a2cf0;  1 drivers
v0000026a11458620_0 .net "opcode", 5 0, L_0000026a11456dc0;  1 drivers
v0000026a11457540_0 .net "rd", 4 0, L_0000026a11457cc0;  1 drivers
v0000026a11458800_0 .net "readData1", 31 0, L_0000026a11459940;  1 drivers
v0000026a11456c80_0 .net "readData1_w", 31 0, L_0000026a114b5850;  1 drivers
v0000026a11458300_0 .net "readData2", 31 0, L_0000026a114591d0;  1 drivers
v0000026a11458760_0 .net "rs", 4 0, L_0000026a11457f40;  1 drivers
v0000026a11457ea0_0 .net "rst", 0 0, v0000026a114570e0_0;  1 drivers
v0000026a11458580_0 .net "rt", 4 0, L_0000026a114a2d90;  1 drivers
v0000026a114575e0_0 .net "shamt", 31 0, L_0000026a114a3010;  1 drivers
v0000026a114588a0_0 .net "wire_instruction", 31 0, L_0000026a11459470;  1 drivers
v0000026a11457180_0 .net "writeData", 31 0, L_0000026a114b44f0;  1 drivers
v0000026a11458a80_0 .net "zero", 0 0, L_0000026a114b5a30;  1 drivers
L_0000026a11457900 .part L_0000026a114a38d0, 26, 6;
L_0000026a11456dc0 .functor MUXZ 6, L_0000026a11457900, L_0000026a11459c58, L_0000026a114592b0, C4<>;
L_0000026a11457720 .cmp/eq 6, L_0000026a11456dc0, L_0000026a11459ce8;
L_0000026a11457a40 .part L_0000026a114a38d0, 11, 5;
L_0000026a11457b80 .functor MUXZ 5, L_0000026a11457a40, L_0000026a11459d30, L_0000026a11457720, C4<>;
L_0000026a11457cc0 .functor MUXZ 5, L_0000026a11457b80, L_0000026a11459ca0, L_0000026a114594e0, C4<>;
L_0000026a11457d60 .part L_0000026a114a38d0, 21, 5;
L_0000026a11457f40 .functor MUXZ 5, L_0000026a11457d60, L_0000026a11459d78, L_0000026a11459a90, C4<>;
L_0000026a11457fe0 .part L_0000026a114a38d0, 16, 5;
L_0000026a114a2d90 .functor MUXZ 5, L_0000026a11457fe0, L_0000026a11459dc0, L_0000026a11459b70, C4<>;
L_0000026a114a27f0 .part L_0000026a114a38d0, 0, 16;
L_0000026a114a36f0 .functor MUXZ 16, L_0000026a114a27f0, L_0000026a11459e08, L_0000026a11458de0, C4<>;
L_0000026a114a2ed0 .part L_0000026a114a38d0, 6, 5;
L_0000026a114a1df0 .concat [ 5 32 0 0], L_0000026a114a2ed0, L_0000026a11459e98;
L_0000026a114a2890 .functor MUXZ 37, L_0000026a114a1df0, L_0000026a11459e50, L_0000026a11458d70, C4<>;
L_0000026a114a3010 .part L_0000026a114a2890, 0, 32;
L_0000026a114a3470 .part L_0000026a114a38d0, 0, 6;
L_0000026a114a3330 .functor MUXZ 6, L_0000026a114a3470, L_0000026a11459ee0, L_0000026a11458fa0, C4<>;
L_0000026a114a3ab0 .part L_0000026a114a38d0, 0, 26;
L_0000026a114a29d0 .concat [ 26 32 0 0], L_0000026a114a3ab0, L_0000026a11459f70;
L_0000026a114a2430 .functor MUXZ 58, L_0000026a114a29d0, L_0000026a11459f28, L_0000026a11458e50, C4<>;
L_0000026a114a24d0 .part L_0000026a114a2430, 0, 32;
L_0000026a114a3b50 .arith/sum 32, v0000026a1141b5c0_0, L_0000026a11459fb8;
L_0000026a114a26b0 .cmp/eq 6, L_0000026a11456dc0, L_0000026a1145a000;
L_0000026a114a2610 .cmp/eq 6, L_0000026a11456dc0, L_0000026a1145a048;
L_0000026a114a3790 .concat [ 32 16 0 0], L_0000026a114a24d0, L_0000026a1145a090;
L_0000026a114a3830 .concat [ 6 26 0 0], L_0000026a11456dc0, L_0000026a1145a0d8;
L_0000026a114a2070 .cmp/eq 32, L_0000026a114a3830, L_0000026a1145a120;
L_0000026a114a30b0 .cmp/eq 6, L_0000026a114a3330, L_0000026a1145a168;
L_0000026a114a1e90 .concat [ 32 16 0 0], L_0000026a11459940, L_0000026a1145a1b0;
L_0000026a114a1fd0 .concat [ 32 16 0 0], v0000026a1141b5c0_0, L_0000026a1145a1f8;
L_0000026a114a3150 .part L_0000026a114a36f0, 15, 1;
LS_0000026a114a3510_0_0 .concat [ 1 1 1 1], L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150;
LS_0000026a114a3510_0_4 .concat [ 1 1 1 1], L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150;
LS_0000026a114a3510_0_8 .concat [ 1 1 1 1], L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150;
LS_0000026a114a3510_0_12 .concat [ 1 1 1 1], L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150;
LS_0000026a114a3510_0_16 .concat [ 1 1 1 1], L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150;
LS_0000026a114a3510_0_20 .concat [ 1 1 1 1], L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150;
LS_0000026a114a3510_0_24 .concat [ 1 1 1 1], L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150;
LS_0000026a114a3510_0_28 .concat [ 1 1 1 1], L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150, L_0000026a114a3150;
LS_0000026a114a3510_1_0 .concat [ 4 4 4 4], LS_0000026a114a3510_0_0, LS_0000026a114a3510_0_4, LS_0000026a114a3510_0_8, LS_0000026a114a3510_0_12;
LS_0000026a114a3510_1_4 .concat [ 4 4 4 4], LS_0000026a114a3510_0_16, LS_0000026a114a3510_0_20, LS_0000026a114a3510_0_24, LS_0000026a114a3510_0_28;
L_0000026a114a3510 .concat [ 16 16 0 0], LS_0000026a114a3510_1_0, LS_0000026a114a3510_1_4;
L_0000026a114a35b0 .concat [ 16 32 0 0], L_0000026a114a36f0, L_0000026a114a3510;
L_0000026a114a31f0 .arith/sum 48, L_0000026a114a1fd0, L_0000026a114a35b0;
L_0000026a114a3290 .functor MUXZ 48, L_0000026a114a31f0, L_0000026a114a1e90, L_0000026a11459160, C4<>;
L_0000026a114a33d0 .functor MUXZ 48, L_0000026a114a3290, L_0000026a114a3790, L_0000026a11458c90, C4<>;
L_0000026a114a2a70 .part L_0000026a114a33d0, 0, 32;
L_0000026a114a2cf0 .functor MUXZ 32, L_0000026a114a3b50, L_0000026a114a2a70, v0000026a1141bb60_0, C4<>;
L_0000026a114a38d0 .functor MUXZ 32, L_0000026a11459470, L_0000026a1145a288, L_0000026a11458ec0, C4<>;
L_0000026a114a1f30 .cmp/eq 6, L_0000026a11456dc0, L_0000026a1145a360;
L_0000026a114a2250 .cmp/eq 6, L_0000026a11456dc0, L_0000026a1145a3a8;
L_0000026a114a2c50 .cmp/eq 6, L_0000026a11456dc0, L_0000026a1145a3f0;
L_0000026a114a22f0 .concat [ 16 16 0 0], L_0000026a114a36f0, L_0000026a1145a438;
L_0000026a114a2390 .part L_0000026a114a36f0, 15, 1;
LS_0000026a114a2570_0_0 .concat [ 1 1 1 1], L_0000026a114a2390, L_0000026a114a2390, L_0000026a114a2390, L_0000026a114a2390;
LS_0000026a114a2570_0_4 .concat [ 1 1 1 1], L_0000026a114a2390, L_0000026a114a2390, L_0000026a114a2390, L_0000026a114a2390;
LS_0000026a114a2570_0_8 .concat [ 1 1 1 1], L_0000026a114a2390, L_0000026a114a2390, L_0000026a114a2390, L_0000026a114a2390;
LS_0000026a114a2570_0_12 .concat [ 1 1 1 1], L_0000026a114a2390, L_0000026a114a2390, L_0000026a114a2390, L_0000026a114a2390;
L_0000026a114a2570 .concat [ 4 4 4 4], LS_0000026a114a2570_0_0, LS_0000026a114a2570_0_4, LS_0000026a114a2570_0_8, LS_0000026a114a2570_0_12;
L_0000026a114a2750 .concat [ 16 16 0 0], L_0000026a114a36f0, L_0000026a114a2570;
L_0000026a114a2930 .functor MUXZ 32, L_0000026a114a2750, L_0000026a114a22f0, L_0000026a11459a20, C4<>;
L_0000026a114a2bb0 .concat [ 6 26 0 0], L_0000026a11456dc0, L_0000026a1145a480;
L_0000026a114a2e30 .cmp/eq 32, L_0000026a114a2bb0, L_0000026a1145a4c8;
L_0000026a114a2f70 .cmp/eq 6, L_0000026a114a3330, L_0000026a1145a510;
L_0000026a114b49f0 .cmp/eq 6, L_0000026a114a3330, L_0000026a1145a558;
L_0000026a114b4950 .cmp/eq 6, L_0000026a11456dc0, L_0000026a1145a5a0;
L_0000026a114b57b0 .functor MUXZ 32, L_0000026a114a2930, L_0000026a1145a5e8, L_0000026a114b4950, C4<>;
L_0000026a114b5030 .functor MUXZ 32, L_0000026a114b57b0, L_0000026a114a3010, L_0000026a11459010, C4<>;
L_0000026a114b5990 .concat [ 6 26 0 0], L_0000026a11456dc0, L_0000026a1145a630;
L_0000026a114b53f0 .cmp/eq 32, L_0000026a114b5990, L_0000026a1145a678;
L_0000026a114b4a90 .cmp/eq 6, L_0000026a114a3330, L_0000026a1145a6c0;
L_0000026a114b43b0 .cmp/eq 6, L_0000026a114a3330, L_0000026a1145a708;
L_0000026a114b5ad0 .cmp/eq 6, L_0000026a11456dc0, L_0000026a1145a750;
L_0000026a114b5490 .functor MUXZ 32, L_0000026a11459940, v0000026a1141b5c0_0, L_0000026a114b5ad0, C4<>;
L_0000026a114b5850 .functor MUXZ 32, L_0000026a114b5490, L_0000026a114591d0, L_0000026a114595c0, C4<>;
S_0000026a113e0700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026a113d6a70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026a114599b0 .functor NOT 1, v0000026a113e7dc0_0, C4<0>, C4<0>, C4<0>;
v0000026a113e93a0_0 .net *"_ivl_0", 0 0, L_0000026a114599b0;  1 drivers
v0000026a113e9440_0 .net "in1", 31 0, L_0000026a114591d0;  alias, 1 drivers
v0000026a113e7d20_0 .net "in2", 31 0, L_0000026a114b5030;  alias, 1 drivers
v0000026a113e94e0_0 .net "out", 31 0, L_0000026a114b5170;  alias, 1 drivers
v0000026a113e9620_0 .net "s", 0 0, v0000026a113e7dc0_0;  alias, 1 drivers
L_0000026a114b5170 .functor MUXZ 32, L_0000026a114b5030, L_0000026a114591d0, L_0000026a114599b0, C4<>;
S_0000026a11384520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000026a11450090 .param/l "RType" 0 4 2, C4<000000>;
P_0000026a114500c8 .param/l "add" 0 4 5, C4<100000>;
P_0000026a11450100 .param/l "addi" 0 4 8, C4<001000>;
P_0000026a11450138 .param/l "addu" 0 4 5, C4<100001>;
P_0000026a11450170 .param/l "and_" 0 4 5, C4<100100>;
P_0000026a114501a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000026a114501e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026a11450218 .param/l "bne" 0 4 10, C4<000101>;
P_0000026a11450250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026a11450288 .param/l "j" 0 4 12, C4<000010>;
P_0000026a114502c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026a114502f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000026a11450330 .param/l "lw" 0 4 8, C4<100011>;
P_0000026a11450368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026a114503a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000026a114503d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026a11450410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026a11450448 .param/l "sll" 0 4 6, C4<000000>;
P_0000026a11450480 .param/l "slt" 0 4 5, C4<101010>;
P_0000026a114504b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000026a114504f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000026a11450528 .param/l "sub" 0 4 5, C4<100010>;
P_0000026a11450560 .param/l "subu" 0 4 5, C4<100011>;
P_0000026a11450598 .param/l "sw" 0 4 8, C4<101011>;
P_0000026a114505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026a11450608 .param/l "xori" 0 4 8, C4<001110>;
v0000026a113e7aa0_0 .var "ALUOp", 3 0;
v0000026a113e7dc0_0 .var "ALUSrc", 0 0;
v0000026a113e8540_0 .var "MemReadEn", 0 0;
v0000026a113e8680_0 .var "MemWriteEn", 0 0;
v0000026a113e8d60_0 .var "MemtoReg", 0 0;
v0000026a113e7f00_0 .var "RegDst", 0 0;
v0000026a113e8040_0 .var "RegWriteEn", 0 0;
v0000026a113e7820_0 .net "funct", 5 0, L_0000026a114a3330;  alias, 1 drivers
v0000026a113e8860_0 .var "hlt", 0 0;
v0000026a113e7fa0_0 .net "opcode", 5 0, L_0000026a11456dc0;  alias, 1 drivers
v0000026a113e78c0_0 .net "rst", 0 0, v0000026a114570e0_0;  alias, 1 drivers
E_0000026a113d6b70 .event anyedge, v0000026a113e78c0_0, v0000026a113e7fa0_0, v0000026a113e7820_0;
S_0000026a11384770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000026a113d7830 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000026a11459470 .functor BUFZ 32, L_0000026a114a3650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a113e8900_0 .net "Data_Out", 31 0, L_0000026a11459470;  alias, 1 drivers
v0000026a113e80e0 .array "InstMem", 0 1023, 31 0;
v0000026a113e8cc0_0 .net *"_ivl_0", 31 0, L_0000026a114a3650;  1 drivers
v0000026a113e8180_0 .net *"_ivl_3", 9 0, L_0000026a114a3a10;  1 drivers
v0000026a113e8220_0 .net *"_ivl_4", 11 0, L_0000026a114a2b10;  1 drivers
L_0000026a1145a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a113e8ea0_0 .net *"_ivl_7", 1 0, L_0000026a1145a240;  1 drivers
v0000026a113e8720_0 .net "addr", 31 0, v0000026a1141b5c0_0;  alias, 1 drivers
v0000026a113e89a0_0 .var/i "i", 31 0;
L_0000026a114a3650 .array/port v0000026a113e80e0, L_0000026a114a2b10;
L_0000026a114a3a10 .part v0000026a1141b5c0_0, 0, 10;
L_0000026a114a2b10 .concat [ 10 2 0 0], L_0000026a114a3a10, L_0000026a1145a240;
S_0000026a112a69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000026a11459940 .functor BUFZ 32, L_0000026a114a1cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a114591d0 .functor BUFZ 32, L_0000026a114a1d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a113e8b80_0 .net *"_ivl_0", 31 0, L_0000026a114a1cb0;  1 drivers
v0000026a113e9120_0 .net *"_ivl_10", 6 0, L_0000026a114a21b0;  1 drivers
L_0000026a1145a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a113c4bd0_0 .net *"_ivl_13", 1 0, L_0000026a1145a318;  1 drivers
v0000026a113c3ff0_0 .net *"_ivl_2", 6 0, L_0000026a114a2110;  1 drivers
L_0000026a1145a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a1141ae40_0 .net *"_ivl_5", 1 0, L_0000026a1145a2d0;  1 drivers
v0000026a1141a4e0_0 .net *"_ivl_8", 31 0, L_0000026a114a1d50;  1 drivers
v0000026a1141b8e0_0 .net "clk", 0 0, L_0000026a11458f30;  alias, 1 drivers
v0000026a1141ba20_0 .var/i "i", 31 0;
v0000026a1141ab20_0 .net "readData1", 31 0, L_0000026a11459940;  alias, 1 drivers
v0000026a1141a620_0 .net "readData2", 31 0, L_0000026a114591d0;  alias, 1 drivers
v0000026a1141b7a0_0 .net "readRegister1", 4 0, L_0000026a11457f40;  alias, 1 drivers
v0000026a1141b700_0 .net "readRegister2", 4 0, L_0000026a114a2d90;  alias, 1 drivers
v0000026a1141b980 .array "registers", 31 0, 31 0;
v0000026a1141a260_0 .net "rst", 0 0, v0000026a114570e0_0;  alias, 1 drivers
v0000026a1141bca0_0 .net "we", 0 0, v0000026a113e8040_0;  alias, 1 drivers
v0000026a1141aa80_0 .net "writeData", 31 0, L_0000026a114b44f0;  alias, 1 drivers
v0000026a1141a120_0 .net "writeRegister", 4 0, L_0000026a114a3970;  alias, 1 drivers
E_0000026a113d6c30/0 .event negedge, v0000026a113e78c0_0;
E_0000026a113d6c30/1 .event posedge, v0000026a1141b8e0_0;
E_0000026a113d6c30 .event/or E_0000026a113d6c30/0, E_0000026a113d6c30/1;
L_0000026a114a1cb0 .array/port v0000026a1141b980, L_0000026a114a2110;
L_0000026a114a2110 .concat [ 5 2 0 0], L_0000026a11457f40, L_0000026a1145a2d0;
L_0000026a114a1d50 .array/port v0000026a1141b980, L_0000026a114a21b0;
L_0000026a114a21b0 .concat [ 5 2 0 0], L_0000026a114a2d90, L_0000026a1145a318;
S_0000026a112a6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000026a112a69c0;
 .timescale 0 0;
v0000026a113e9080_0 .var/i "i", 31 0;
S_0000026a11381bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000026a113d6f30 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000026a11459b00 .functor NOT 1, v0000026a113e7f00_0, C4<0>, C4<0>, C4<0>;
v0000026a1141b840_0 .net *"_ivl_0", 0 0, L_0000026a11459b00;  1 drivers
v0000026a1141abc0_0 .net "in1", 4 0, L_0000026a114a2d90;  alias, 1 drivers
v0000026a1141af80_0 .net "in2", 4 0, L_0000026a11457cc0;  alias, 1 drivers
v0000026a1141bd40_0 .net "out", 4 0, L_0000026a114a3970;  alias, 1 drivers
v0000026a1141ad00_0 .net "s", 0 0, v0000026a113e7f00_0;  alias, 1 drivers
L_0000026a114a3970 .functor MUXZ 5, L_0000026a11457cc0, L_0000026a114a2d90, L_0000026a11459b00, C4<>;
S_0000026a11381d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026a113d6c70 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026a11458d00 .functor NOT 1, v0000026a113e8d60_0, C4<0>, C4<0>, C4<0>;
v0000026a1141b480_0 .net *"_ivl_0", 0 0, L_0000026a11458d00;  1 drivers
v0000026a1141ac60_0 .net "in1", 31 0, v0000026a1141bde0_0;  alias, 1 drivers
v0000026a1141b340_0 .net "in2", 31 0, v0000026a1141b2a0_0;  alias, 1 drivers
v0000026a1141a6c0_0 .net "out", 31 0, L_0000026a114b44f0;  alias, 1 drivers
v0000026a1141bac0_0 .net "s", 0 0, v0000026a113e8d60_0;  alias, 1 drivers
L_0000026a114b44f0 .functor MUXZ 32, v0000026a1141b2a0_0, v0000026a1141bde0_0, L_0000026a11458d00, C4<>;
S_0000026a1136dd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000026a1136def0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000026a1136df28 .param/l "AND" 0 9 12, C4<0010>;
P_0000026a1136df60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000026a1136df98 .param/l "OR" 0 9 12, C4<0011>;
P_0000026a1136dfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000026a1136e008 .param/l "SLL" 0 9 12, C4<1000>;
P_0000026a1136e040 .param/l "SLT" 0 9 12, C4<0110>;
P_0000026a1136e078 .param/l "SRL" 0 9 12, C4<1001>;
P_0000026a1136e0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000026a1136e0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000026a1136e120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000026a1136e158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000026a1145a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a1141aee0_0 .net/2u *"_ivl_0", 31 0, L_0000026a1145a798;  1 drivers
v0000026a1141a760_0 .net "opSel", 3 0, v0000026a113e7aa0_0;  alias, 1 drivers
v0000026a1141a080_0 .net "operand1", 31 0, L_0000026a114b5850;  alias, 1 drivers
v0000026a1141ada0_0 .net "operand2", 31 0, L_0000026a114b5170;  alias, 1 drivers
v0000026a1141bde0_0 .var "result", 31 0;
v0000026a1141a9e0_0 .net "zero", 0 0, L_0000026a114b5a30;  alias, 1 drivers
E_0000026a113d71b0 .event anyedge, v0000026a113e7aa0_0, v0000026a1141a080_0, v0000026a113e94e0_0;
L_0000026a114b5a30 .cmp/eq 32, v0000026a1141bde0_0, L_0000026a1145a798;
S_0000026a113b4a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000026a11450650 .param/l "RType" 0 4 2, C4<000000>;
P_0000026a11450688 .param/l "add" 0 4 5, C4<100000>;
P_0000026a114506c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026a114506f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000026a11450730 .param/l "and_" 0 4 5, C4<100100>;
P_0000026a11450768 .param/l "andi" 0 4 8, C4<001100>;
P_0000026a114507a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026a114507d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026a11450810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026a11450848 .param/l "j" 0 4 12, C4<000010>;
P_0000026a11450880 .param/l "jal" 0 4 12, C4<000011>;
P_0000026a114508b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000026a114508f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000026a11450928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026a11450960 .param/l "or_" 0 4 5, C4<100101>;
P_0000026a11450998 .param/l "ori" 0 4 8, C4<001101>;
P_0000026a114509d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026a11450a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000026a11450a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000026a11450a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000026a11450ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000026a11450ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000026a11450b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000026a11450b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000026a11450b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026a11450bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000026a1141bb60_0 .var "PCsrc", 0 0;
v0000026a1141be80_0 .net "funct", 5 0, L_0000026a114a3330;  alias, 1 drivers
v0000026a1141bc00_0 .net "opcode", 5 0, L_0000026a11456dc0;  alias, 1 drivers
v0000026a1141a300_0 .net "operand1", 31 0, L_0000026a11459940;  alias, 1 drivers
v0000026a1141b0c0_0 .net "operand2", 31 0, L_0000026a114b5170;  alias, 1 drivers
v0000026a1141b3e0_0 .net "rst", 0 0, v0000026a114570e0_0;  alias, 1 drivers
E_0000026a113d6d70/0 .event anyedge, v0000026a113e78c0_0, v0000026a113e7fa0_0, v0000026a1141ab20_0, v0000026a113e94e0_0;
E_0000026a113d6d70/1 .event anyedge, v0000026a113e7820_0;
E_0000026a113d6d70 .event/or E_0000026a113d6d70/0, E_0000026a113d6d70/1;
S_0000026a113b4bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000026a1141b160 .array "DataMem", 0 1023, 31 0;
v0000026a1141a1c0_0 .net "address", 31 0, v0000026a1141bde0_0;  alias, 1 drivers
v0000026a1141b020_0 .net "clock", 0 0, L_0000026a114590f0;  1 drivers
v0000026a1141b200_0 .net "data", 31 0, L_0000026a114591d0;  alias, 1 drivers
v0000026a11419fe0_0 .var/i "i", 31 0;
v0000026a1141b2a0_0 .var "q", 31 0;
v0000026a1141a3a0_0 .net "rden", 0 0, v0000026a113e8540_0;  alias, 1 drivers
v0000026a1141b520_0 .net "wren", 0 0, v0000026a113e8680_0;  alias, 1 drivers
E_0000026a113d7230 .event posedge, v0000026a1141b020_0;
S_0000026a1139d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000026a113e0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000026a113d6db0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000026a1141a440_0 .net "PCin", 31 0, L_0000026a114a2cf0;  alias, 1 drivers
v0000026a1141b5c0_0 .var "PCout", 31 0;
v0000026a1141b660_0 .net "clk", 0 0, L_0000026a11458f30;  alias, 1 drivers
v0000026a1141a580_0 .net "rst", 0 0, v0000026a114570e0_0;  alias, 1 drivers
    .scope S_0000026a113b4a20;
T_0 ;
    %wait E_0000026a113d6d70;
    %load/vec4 v0000026a1141b3e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a1141bb60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026a1141bc00_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000026a1141a300_0;
    %load/vec4 v0000026a1141b0c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000026a1141bc00_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000026a1141a300_0;
    %load/vec4 v0000026a1141b0c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000026a1141bc00_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000026a1141bc00_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000026a1141bc00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000026a1141be80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000026a1141bb60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026a1139d0b0;
T_1 ;
    %wait E_0000026a113d6c30;
    %load/vec4 v0000026a1141a580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026a1141b5c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026a1141a440_0;
    %assign/vec4 v0000026a1141b5c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026a11384770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a113e89a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026a113e89a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a113e89a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %load/vec4 v0000026a113e89a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a113e89a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a113e80e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000026a11384520;
T_3 ;
    %wait E_0000026a113d6b70;
    %load/vec4 v0000026a113e78c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000026a113e8860_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a113e8680_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a113e8d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a113e8540_0, 0;
    %assign/vec4 v0000026a113e7f00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000026a113e8860_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000026a113e7aa0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000026a113e7dc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026a113e8040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026a113e8680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026a113e8d60_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026a113e8540_0, 0, 1;
    %store/vec4 v0000026a113e7f00_0, 0, 1;
    %load/vec4 v0000026a113e7fa0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8860_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %load/vec4 v0000026a113e7820_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a113e7f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8d60_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e8680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a113e7dc0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a113e7aa0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026a112a69c0;
T_4 ;
    %wait E_0000026a113d6c30;
    %fork t_1, S_0000026a112a6b50;
    %jmp t_0;
    .scope S_0000026a112a6b50;
t_1 ;
    %load/vec4 v0000026a1141a260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a113e9080_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000026a113e9080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a113e9080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b980, 0, 4;
    %load/vec4 v0000026a113e9080_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a113e9080_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026a1141bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000026a1141aa80_0;
    %load/vec4 v0000026a1141a120_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b980, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b980, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000026a112a69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026a112a69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a1141ba20_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000026a1141ba20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000026a1141ba20_0;
    %ix/getv/s 4, v0000026a1141ba20_0;
    %load/vec4a v0000026a1141b980, 4;
    %ix/getv/s 4, v0000026a1141ba20_0;
    %load/vec4a v0000026a1141b980, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026a1141ba20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a1141ba20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000026a1136dd60;
T_6 ;
    %wait E_0000026a113d71b0;
    %load/vec4 v0000026a1141a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000026a1141a080_0;
    %load/vec4 v0000026a1141ada0_0;
    %add;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000026a1141a080_0;
    %load/vec4 v0000026a1141ada0_0;
    %sub;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000026a1141a080_0;
    %load/vec4 v0000026a1141ada0_0;
    %and;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000026a1141a080_0;
    %load/vec4 v0000026a1141ada0_0;
    %or;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000026a1141a080_0;
    %load/vec4 v0000026a1141ada0_0;
    %xor;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000026a1141a080_0;
    %load/vec4 v0000026a1141ada0_0;
    %or;
    %inv;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000026a1141a080_0;
    %load/vec4 v0000026a1141ada0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000026a1141ada0_0;
    %load/vec4 v0000026a1141a080_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000026a1141a080_0;
    %ix/getv 4, v0000026a1141ada0_0;
    %shiftl 4;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000026a1141a080_0;
    %ix/getv 4, v0000026a1141ada0_0;
    %shiftr 4;
    %assign/vec4 v0000026a1141bde0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026a113b4bb0;
T_7 ;
    %wait E_0000026a113d7230;
    %load/vec4 v0000026a1141a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026a1141a1c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026a1141b160, 4;
    %assign/vec4 v0000026a1141b2a0_0, 0;
T_7.0 ;
    %load/vec4 v0000026a1141b520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026a1141b200_0;
    %ix/getv 3, v0000026a1141a1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026a113b4bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a11419fe0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000026a11419fe0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a11419fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %load/vec4 v0000026a11419fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a11419fe0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a1141b160, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000026a113b4bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a11419fe0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000026a11419fe0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000026a11419fe0_0;
    %load/vec4a v0000026a1141b160, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000026a11419fe0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026a11419fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a11419fe0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000026a113e0570;
T_10 ;
    %wait E_0000026a113d6c30;
    %load/vec4 v0000026a11457ea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026a11457400_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026a11457400_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026a11457400_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026a113e0250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a114579a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a114570e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000026a113e0250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000026a114579a0_0;
    %inv;
    %assign/vec4 v0000026a114579a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026a113e0250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a114570e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a114570e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000026a11458b20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
