{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651939931561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651939931561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 21:42:11 2022 " "Processing started: Sat May 07 21:42:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651939931561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939931561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_22 -c IITB_RISC_22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_22 -c IITB_RISC_22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939931561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651939931900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651939931900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-mem " "Found design unit 1: memory-mem" {  } { { "Memory.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/Memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940759 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-arch " "Found design unit 1: RegisterFile-arch" {  } { { "RegisterFile.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/RegisterFile.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940759 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/RegisterFile.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arc " "Found design unit 1: ALU-alu_arc" {  } { { "ALU.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940759 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-arch " "Found design unit 1: FSM-arch" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940759 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC_22-struct " "Found design unit 1: IITB_RISC_22-struct" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC_22 " "Found entity 1: IITB_RISC_22" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_16-arch " "Found design unit 1: Register_16-arch" {  } { { "Register_16.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/Register_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_16 " "Found entity 1: Register_16" {  } { { "Register_16.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/Register_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_1-arch " "Found design unit 1: Register_1-arch" {  } { { "Register_1.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/Register_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_1 " "Found entity 1: Register_1" {  } { { "Register_1.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/Register_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iptoop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iptoop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iptoop-iptoop_arc " "Found design unit 1: iptoop-iptoop_arc" {  } { { "iptoop.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/iptoop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "1 iptoop " "Found entity 1: iptoop" {  } { { "iptoop.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/iptoop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-tb " "Found design unit 1: Testbench-tb" {  } { { "TestBench.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/TestBench.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "TestBench.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/TestBench.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 13 6 " "Found 13 design units, including 6 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXes " "Found design unit 1: MUXes" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX1_2x1-arch " "Found design unit 2: MUX1_2x1-arch" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MUX1_4x1-arch " "Found design unit 3: MUX1_4x1-arch" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 MUX3_2x1-arch " "Found design unit 4: MUX3_2x1-arch" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MUX3_4x1-arch " "Found design unit 5: MUX3_4x1-arch" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 MUX16_2x1-arch " "Found design unit 6: MUX16_2x1-arch" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 MUX16_4x1-arch " "Found design unit 7: MUX16_4x1-arch" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 191 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX1_2x1 " "Found entity 1: MUX1_2x1" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX1_4x1 " "Found entity 2: MUX1_4x1" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX3_2x1 " "Found entity 3: MUX3_2x1" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX3_4x1 " "Found entity 4: MUX3_4x1" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX16_2x1 " "Found entity 5: MUX16_2x1" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""} { "Info" "ISGN_ENTITY_NAME" "6 MUX16_4x1 " "Found entity 6: MUX16_4x1" {  } { { "mux.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/mux.vhd" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651939940774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939940774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC_22 " "Elaborating entity \"IITB_RISC_22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M8_out IITB_RISC_22.vhd(68) " "Verilog HDL or VHDL warning at IITB_RISC_22.vhd(68): object \"M8_out\" assigned a value but never read" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "M10_out IITB_RISC_22.vhd(67) " "VHDL Signal Declaration warning at IITB_RISC_22.vhd(67): used implicit default value for signal \"M10_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out IITB_RISC_22.vhd(164) " "VHDL Process Statement warning at IITB_RISC_22.vhd(164): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE_out IITB_RISC_22.vhd(166) " "VHDL Process Statement warning at IITB_RISC_22.vhd(166): signal \"PE_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M21 IITB_RISC_22.vhd(169) " "VHDL Process Statement warning at IITB_RISC_22.vhd(169): signal \"M21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M20 IITB_RISC_22.vhd(171) " "VHDL Process Statement warning at IITB_RISC_22.vhd(171): signal \"M20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out IITB_RISC_22.vhd(173) " "VHDL Process Statement warning at IITB_RISC_22.vhd(173): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out IITB_RISC_22.vhd(175) " "VHDL Process Statement warning at IITB_RISC_22.vhd(175): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M20 IITB_RISC_22.vhd(179) " "VHDL Process Statement warning at IITB_RISC_22.vhd(179): signal \"M20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out IITB_RISC_22.vhd(181) " "VHDL Process Statement warning at IITB_RISC_22.vhd(181): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PE_out IITB_RISC_22.vhd(183) " "VHDL Process Statement warning at IITB_RISC_22.vhd(183): signal \"PE_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M31 IITB_RISC_22.vhd(188) " "VHDL Process Statement warning at IITB_RISC_22.vhd(188): signal \"M31\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M30 IITB_RISC_22.vhd(190) " "VHDL Process Statement warning at IITB_RISC_22.vhd(190): signal \"M30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out IITB_RISC_22.vhd(192) " "VHDL Process Statement warning at IITB_RISC_22.vhd(192): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Imm9e16 IITB_RISC_22.vhd(194) " "VHDL Process Statement warning at IITB_RISC_22.vhd(194): signal \"Imm9e16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M30 IITB_RISC_22.vhd(198) " "VHDL Process Statement warning at IITB_RISC_22.vhd(198): signal \"M30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out IITB_RISC_22.vhd(200) " "VHDL Process Statement warning at IITB_RISC_22.vhd(200): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_out IITB_RISC_22.vhd(202) " "VHDL Process Statement warning at IITB_RISC_22.vhd(202): signal \"PC_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M4 IITB_RISC_22.vhd(207) " "VHDL Process Statement warning at IITB_RISC_22.vhd(207): signal \"M4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_c IITB_RISC_22.vhd(209) " "VHDL Process Statement warning at IITB_RISC_22.vhd(209): signal \"ALU_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out IITB_RISC_22.vhd(211) " "VHDL Process Statement warning at IITB_RISC_22.vhd(211): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M5 IITB_RISC_22.vhd(214) " "VHDL Process Statement warning at IITB_RISC_22.vhd(214): signal \"M5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_out IITB_RISC_22.vhd(216) " "VHDL Process Statement warning at IITB_RISC_22.vhd(216): signal \"D1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_c IITB_RISC_22.vhd(218) " "VHDL Process Statement warning at IITB_RISC_22.vhd(218): signal \"ALU_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M61 IITB_RISC_22.vhd(221) " "VHDL Process Statement warning at IITB_RISC_22.vhd(221): signal \"M61\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M60 IITB_RISC_22.vhd(223) " "VHDL Process Statement warning at IITB_RISC_22.vhd(223): signal \"M60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2_out IITB_RISC_22.vhd(225) " "VHDL Process Statement warning at IITB_RISC_22.vhd(225): signal \"D2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LS1 IITB_RISC_22.vhd(227) " "VHDL Process Statement warning at IITB_RISC_22.vhd(227): signal \"LS1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M60 IITB_RISC_22.vhd(231) " "VHDL Process Statement warning at IITB_RISC_22.vhd(231): signal \"M60\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_out IITB_RISC_22.vhd(233) " "VHDL Process Statement warning at IITB_RISC_22.vhd(233): signal \"D1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_out IITB_RISC_22.vhd(235) " "VHDL Process Statement warning at IITB_RISC_22.vhd(235): signal \"memory_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M7 IITB_RISC_22.vhd(240) " "VHDL Process Statement warning at IITB_RISC_22.vhd(240): signal \"M7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory_out IITB_RISC_22.vhd(242) " "VHDL Process Statement warning at IITB_RISC_22.vhd(242): signal \"memory_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_c IITB_RISC_22.vhd(244) " "VHDL Process Statement warning at IITB_RISC_22.vhd(244): signal \"ALU_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M81 IITB_RISC_22.vhd(247) " "VHDL Process Statement warning at IITB_RISC_22.vhd(247): signal \"M81\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M80 IITB_RISC_22.vhd(249) " "VHDL Process Statement warning at IITB_RISC_22.vhd(249): signal \"M80\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940807 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out IITB_RISC_22.vhd(251) " "VHDL Process Statement warning at IITB_RISC_22.vhd(251): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940822 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_out IITB_RISC_22.vhd(253) " "VHDL Process Statement warning at IITB_RISC_22.vhd(253): signal \"PC_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940822 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M80 IITB_RISC_22.vhd(257) " "VHDL Process Statement warning at IITB_RISC_22.vhd(257): signal \"M80\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940822 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out IITB_RISC_22.vhd(259) " "VHDL Process Statement warning at IITB_RISC_22.vhd(259): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940822 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1_out IITB_RISC_22.vhd(261) " "VHDL Process Statement warning at IITB_RISC_22.vhd(261): signal \"D1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940822 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M91 IITB_RISC_22.vhd(266) " "VHDL Process Statement warning at IITB_RISC_22.vhd(266): signal \"M91\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940822 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M90 IITB_RISC_22.vhd(268) " "VHDL Process Statement warning at IITB_RISC_22.vhd(268): signal \"M90\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out IITB_RISC_22.vhd(270) " "VHDL Process Statement warning at IITB_RISC_22.vhd(270): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M90 IITB_RISC_22.vhd(276) " "VHDL Process Statement warning at IITB_RISC_22.vhd(276): signal \"M90\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEImm6 IITB_RISC_22.vhd(278) " "VHDL Process Statement warning at IITB_RISC_22.vhd(278): signal \"SEImm6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEImm9 IITB_RISC_22.vhd(280) " "VHDL Process Statement warning at IITB_RISC_22.vhd(280): signal \"SEImm9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M10 IITB_RISC_22.vhd(285) " "VHDL Process Statement warning at IITB_RISC_22.vhd(285): signal \"M10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out IITB_RISC_22.vhd(287) " "VHDL Process Statement warning at IITB_RISC_22.vhd(287): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2_out IITB_RISC_22.vhd(289) " "VHDL Process Statement warning at IITB_RISC_22.vhd(289): signal \"T2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M111 IITB_RISC_22.vhd(293) " "VHDL Process Statement warning at IITB_RISC_22.vhd(293): signal \"M111\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M110 IITB_RISC_22.vhd(295) " "VHDL Process Statement warning at IITB_RISC_22.vhd(295): signal \"M110\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_out IITB_RISC_22.vhd(297) " "VHDL Process Statement warning at IITB_RISC_22.vhd(297): signal \"PC_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3_out IITB_RISC_22.vhd(299) " "VHDL Process Statement warning at IITB_RISC_22.vhd(299): signal \"T3_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M110 IITB_RISC_22.vhd(303) " "VHDL Process Statement warning at IITB_RISC_22.vhd(303): signal \"M110\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_c IITB_RISC_22.vhd(305) " "VHDL Process Statement warning at IITB_RISC_22.vhd(305): signal \"ALU_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1_out IITB_RISC_22.vhd(307) " "VHDL Process Statement warning at IITB_RISC_22.vhd(307): signal \"T1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940823 "|IITB_RISC_22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iptoop iptoop:PE_R " "Elaborating entity \"iptoop\" for hierarchy \"iptoop:PE_R\"" {  } { { "IITB_RISC_22.vhd" "PE_R" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM_R " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM_R\"" {  } { { "IITB_RISC_22.vhd" "FSM_R" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 "|IITB_RISC_22|FSM:FSM_R"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory FSM.vhd(67) " "VHDL Process Statement warning at FSM.vhd(67): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 "|IITB_RISC_22|FSM:FSM_R"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory FSM.vhd(69) " "VHDL Process Statement warning at FSM.vhd(69): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 "|IITB_RISC_22|FSM:FSM_R"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory FSM.vhd(71) " "VHDL Process Statement warning at FSM.vhd(71): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 "|IITB_RISC_22|FSM:FSM_R"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory FSM.vhd(73) " "VHDL Process Statement warning at FSM.vhd(73): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 "|IITB_RISC_22|FSM:FSM_R"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC FSM.vhd(212) " "VHDL Process Statement warning at FSM.vhd(212): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 "|IITB_RISC_22|FSM:FSM_R"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC FSM.vhd(234) " "VHDL Process Statement warning at FSM.vhd(234): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/FSM.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651939940836 "|IITB_RISC_22|FSM:FSM_R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_16 Register_16:PC_R " "Elaborating entity \"Register_16\" for hierarchy \"Register_16:PC_R\"" {  } { { "IITB_RISC_22.vhd" "PC_R" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651939940851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_R " "Elaborating entity \"memory\" for hierarchy \"memory:memory_R\"" {  } { { "IITB_RISC_22.vhd" "memory_R" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651939940859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF_R " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF_R\"" {  } { { "IITB_RISC_22.vhd" "RF_R" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651939940859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_1 Register_1:C_R " "Elaborating entity \"Register_1\" for hierarchy \"Register_1:C_R\"" {  } { { "IITB_RISC_22.vhd" "C_R" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651939940875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_en " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_en\"" {  } { { "IITB_RISC_22.vhd" "ALU_en" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651939940880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[5\] GND " "Pin \"IR\[5\]\" is stuck at GND" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651939941318 "|IITB_RISC_22|IR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[10\] GND " "Pin \"IR\[10\]\" is stuck at GND" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651939941318 "|IITB_RISC_22|IR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[11\] GND " "Pin \"IR\[11\]\" is stuck at GND" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651939941318 "|IITB_RISC_22|IR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[14\] GND " "Pin \"IR\[14\]\" is stuck at GND" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651939941318 "|IITB_RISC_22|IR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[15\] GND " "Pin \"IR\[15\]\" is stuck at GND" {  } { { "IITB_RISC_22.vhd" "" { Text "D:/DLDCA/updated/cs230_project/cs230_project/IITB_RISC_22.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651939941318 "|IITB_RISC_22|IR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651939941318 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651939941448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "660 " "Implemented 660 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651939941460 ""} { "Info" "ICUT_CUT_TM_OPINS" "163 " "Implemented 163 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651939941460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "495 " "Implemented 495 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651939941460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651939941460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651939941534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 21:42:21 2022 " "Processing ended: Sat May 07 21:42:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651939941534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651939941534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651939941534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651939941534 ""}
