#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022530450250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000225304c8940_0 .net "PC", 31 0, v000002253048b160_0;  1 drivers
v00000225304c6fa0_0 .var "clk", 0 0;
v00000225304c8300_0 .net "clkout", 0 0, L_00000225304c97f0;  1 drivers
v00000225304c8440_0 .net "cycles_consumed", 31 0, v00000225304c7220_0;  1 drivers
v00000225304c72c0_0 .var "rst", 0 0;
S_0000022530450570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000022530450250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022530465930 .param/l "RType" 0 4 2, C4<000000>;
P_0000022530465968 .param/l "add" 0 4 5, C4<100000>;
P_00000225304659a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000225304659d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000022530465a10 .param/l "and_" 0 4 5, C4<100100>;
P_0000022530465a48 .param/l "andi" 0 4 8, C4<001100>;
P_0000022530465a80 .param/l "beq" 0 4 10, C4<000100>;
P_0000022530465ab8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022530465af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022530465b28 .param/l "j" 0 4 12, C4<000010>;
P_0000022530465b60 .param/l "jal" 0 4 12, C4<000011>;
P_0000022530465b98 .param/l "jr" 0 4 6, C4<001000>;
P_0000022530465bd0 .param/l "lw" 0 4 8, C4<100011>;
P_0000022530465c08 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022530465c40 .param/l "or_" 0 4 5, C4<100101>;
P_0000022530465c78 .param/l "ori" 0 4 8, C4<001101>;
P_0000022530465cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022530465ce8 .param/l "sll" 0 4 6, C4<000000>;
P_0000022530465d20 .param/l "slt" 0 4 5, C4<101010>;
P_0000022530465d58 .param/l "slti" 0 4 8, C4<101010>;
P_0000022530465d90 .param/l "srl" 0 4 6, C4<000010>;
P_0000022530465dc8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022530465e00 .param/l "subu" 0 4 5, C4<100011>;
P_0000022530465e38 .param/l "sw" 0 4 8, C4<101011>;
P_0000022530465e70 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022530465ea8 .param/l "xori" 0 4 8, C4<001110>;
L_00000225304c9940 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c8c90 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c96a0 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c9710 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c8d00 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c99b0 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c9470 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c8d70 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c97f0 .functor OR 1, v00000225304c6fa0_0, v0000022530457960_0, C4<0>, C4<0>;
L_00000225304c8de0 .functor OR 1, L_0000022530512570, L_0000022530513830, C4<0>, C4<0>;
L_00000225304c92b0 .functor AND 1, L_00000225305138d0, L_0000022530512b10, C4<1>, C4<1>;
L_00000225304c94e0 .functor NOT 1, v00000225304c72c0_0, C4<0>, C4<0>, C4<0>;
L_00000225304c9240 .functor OR 1, L_0000022530511fd0, L_0000022530511e90, C4<0>, C4<0>;
L_00000225304c9b00 .functor OR 1, L_00000225304c9240, L_0000022530513150, C4<0>, C4<0>;
L_00000225304c9390 .functor OR 1, L_0000022530513510, L_0000022530525850, C4<0>, C4<0>;
L_00000225304c98d0 .functor AND 1, L_0000022530513470, L_00000225304c9390, C4<1>, C4<1>;
L_00000225304c90f0 .functor OR 1, L_00000225305244f0, L_0000022530524e50, C4<0>, C4<0>;
L_00000225304c8ec0 .functor AND 1, L_0000022530525170, L_00000225304c90f0, C4<1>, C4<1>;
L_00000225304c8f30 .functor NOT 1, L_00000225304c97f0, C4<0>, C4<0>, C4<0>;
v000002253048b340_0 .net "ALUOp", 3 0, v0000022530459260_0;  1 drivers
v000002253048b480_0 .net "ALUResult", 31 0, v000002253048a3a0_0;  1 drivers
v000002253048b700_0 .net "ALUSrc", 0 0, v0000022530457fa0_0;  1 drivers
v000002253048c6d0_0 .net "ALUin2", 31 0, L_0000022530524bd0;  1 drivers
v000002253048dd50_0 .net "MemReadEn", 0 0, v0000022530457dc0_0;  1 drivers
v000002253048c130_0 .net "MemWriteEn", 0 0, v0000022530458e00_0;  1 drivers
v000002253048d670_0 .net "MemtoReg", 0 0, v0000022530457be0_0;  1 drivers
v000002253048d2b0_0 .net "PC", 31 0, v000002253048b160_0;  alias, 1 drivers
v000002253048d3f0_0 .net "PCPlus1", 31 0, L_0000022530512a70;  1 drivers
v000002253048c770_0 .net "PCsrc", 0 0, v000002253048a940_0;  1 drivers
v000002253048c3b0_0 .net "RegDst", 0 0, v0000022530458d60_0;  1 drivers
v000002253048ce50_0 .net "RegWriteEn", 0 0, v0000022530458040_0;  1 drivers
v000002253048d490_0 .net "WriteRegister", 4 0, L_0000022530513010;  1 drivers
v000002253048d7b0_0 .net *"_ivl_0", 0 0, L_00000225304c9940;  1 drivers
L_00000225304c9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002253048dad0_0 .net/2u *"_ivl_10", 4 0, L_00000225304c9ca0;  1 drivers
L_00000225304ca090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048de90_0 .net *"_ivl_101", 15 0, L_00000225304ca090;  1 drivers
v000002253048cc70_0 .net *"_ivl_102", 31 0, L_0000022530512390;  1 drivers
L_00000225304ca0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048bff0_0 .net *"_ivl_105", 25 0, L_00000225304ca0d8;  1 drivers
L_00000225304ca120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048c9f0_0 .net/2u *"_ivl_106", 31 0, L_00000225304ca120;  1 drivers
v000002253048d210_0 .net *"_ivl_108", 0 0, L_00000225305138d0;  1 drivers
L_00000225304ca168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002253048c590_0 .net/2u *"_ivl_110", 5 0, L_00000225304ca168;  1 drivers
v000002253048d8f0_0 .net *"_ivl_112", 0 0, L_0000022530512b10;  1 drivers
v000002253048dc10_0 .net *"_ivl_115", 0 0, L_00000225304c92b0;  1 drivers
v000002253048d350_0 .net *"_ivl_116", 47 0, L_0000022530512cf0;  1 drivers
L_00000225304ca1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048d530_0 .net *"_ivl_119", 15 0, L_00000225304ca1b0;  1 drivers
L_00000225304c9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002253048c1d0_0 .net/2u *"_ivl_12", 5 0, L_00000225304c9ce8;  1 drivers
v000002253048c630_0 .net *"_ivl_120", 47 0, L_00000225305126b0;  1 drivers
L_00000225304ca1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048cb30_0 .net *"_ivl_123", 15 0, L_00000225304ca1f8;  1 drivers
v000002253048cf90_0 .net *"_ivl_125", 0 0, L_0000022530512ed0;  1 drivers
v000002253048c810_0 .net *"_ivl_126", 31 0, L_0000022530512f70;  1 drivers
v000002253048cbd0_0 .net *"_ivl_128", 47 0, L_00000225305131f0;  1 drivers
v000002253048db70_0 .net *"_ivl_130", 47 0, L_0000022530513970;  1 drivers
v000002253048da30_0 .net *"_ivl_132", 47 0, L_0000022530513290;  1 drivers
v000002253048c8b0_0 .net *"_ivl_134", 47 0, L_0000022530513a10;  1 drivers
v000002253048d030_0 .net *"_ivl_14", 0 0, L_00000225304c88a0;  1 drivers
v000002253048cd10_0 .net *"_ivl_140", 0 0, L_00000225304c94e0;  1 drivers
L_00000225304ca288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048c950_0 .net/2u *"_ivl_142", 31 0, L_00000225304ca288;  1 drivers
L_00000225304ca360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002253048dcb0_0 .net/2u *"_ivl_146", 5 0, L_00000225304ca360;  1 drivers
v000002253048c4f0_0 .net *"_ivl_148", 0 0, L_0000022530511fd0;  1 drivers
L_00000225304ca3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002253048d0d0_0 .net/2u *"_ivl_150", 5 0, L_00000225304ca3a8;  1 drivers
v000002253048d5d0_0 .net *"_ivl_152", 0 0, L_0000022530511e90;  1 drivers
v000002253048ca90_0 .net *"_ivl_155", 0 0, L_00000225304c9240;  1 drivers
L_00000225304ca3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002253048cdb0_0 .net/2u *"_ivl_156", 5 0, L_00000225304ca3f0;  1 drivers
v000002253048c090_0 .net *"_ivl_158", 0 0, L_0000022530513150;  1 drivers
L_00000225304c9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002253048c270_0 .net/2u *"_ivl_16", 4 0, L_00000225304c9d30;  1 drivers
v000002253048cef0_0 .net *"_ivl_161", 0 0, L_00000225304c9b00;  1 drivers
L_00000225304ca438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048c310_0 .net/2u *"_ivl_162", 15 0, L_00000225304ca438;  1 drivers
v000002253048c450_0 .net *"_ivl_164", 31 0, L_00000225305121b0;  1 drivers
v000002253048d170_0 .net *"_ivl_167", 0 0, L_0000022530513330;  1 drivers
v000002253048d710_0 .net *"_ivl_168", 15 0, L_00000225305133d0;  1 drivers
v000002253048d850_0 .net *"_ivl_170", 31 0, L_0000022530512930;  1 drivers
v000002253048d990_0 .net *"_ivl_174", 31 0, L_00000225305127f0;  1 drivers
L_00000225304ca480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048ddf0_0 .net *"_ivl_177", 25 0, L_00000225304ca480;  1 drivers
L_00000225304ca4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225304c4d10_0 .net/2u *"_ivl_178", 31 0, L_00000225304ca4c8;  1 drivers
v00000225304c5cb0_0 .net *"_ivl_180", 0 0, L_0000022530513470;  1 drivers
L_00000225304ca510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225304c5990_0 .net/2u *"_ivl_182", 5 0, L_00000225304ca510;  1 drivers
v00000225304c5d50_0 .net *"_ivl_184", 0 0, L_0000022530513510;  1 drivers
L_00000225304ca558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000225304c5c10_0 .net/2u *"_ivl_186", 5 0, L_00000225304ca558;  1 drivers
v00000225304c69d0_0 .net *"_ivl_188", 0 0, L_0000022530525850;  1 drivers
v00000225304c6750_0 .net *"_ivl_19", 4 0, L_00000225304c89e0;  1 drivers
v00000225304c6a70_0 .net *"_ivl_191", 0 0, L_00000225304c9390;  1 drivers
v00000225304c4ef0_0 .net *"_ivl_193", 0 0, L_00000225304c98d0;  1 drivers
L_00000225304ca5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000225304c5210_0 .net/2u *"_ivl_194", 5 0, L_00000225304ca5a0;  1 drivers
v00000225304c6b10_0 .net *"_ivl_196", 0 0, L_00000225305255d0;  1 drivers
L_00000225304ca5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225304c4e50_0 .net/2u *"_ivl_198", 31 0, L_00000225304ca5e8;  1 drivers
L_00000225304c9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225304c52b0_0 .net/2u *"_ivl_2", 5 0, L_00000225304c9c58;  1 drivers
v00000225304c6390_0 .net *"_ivl_20", 4 0, L_00000225304c6d20;  1 drivers
v00000225304c67f0_0 .net *"_ivl_200", 31 0, L_0000022530525710;  1 drivers
v00000225304c4db0_0 .net *"_ivl_204", 31 0, L_0000022530524450;  1 drivers
L_00000225304ca630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225304c5a30_0 .net *"_ivl_207", 25 0, L_00000225304ca630;  1 drivers
L_00000225304ca678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225304c5ad0_0 .net/2u *"_ivl_208", 31 0, L_00000225304ca678;  1 drivers
v00000225304c6250_0 .net *"_ivl_210", 0 0, L_0000022530525170;  1 drivers
L_00000225304ca6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225304c5df0_0 .net/2u *"_ivl_212", 5 0, L_00000225304ca6c0;  1 drivers
v00000225304c6110_0 .net *"_ivl_214", 0 0, L_00000225305244f0;  1 drivers
L_00000225304ca708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000225304c62f0_0 .net/2u *"_ivl_216", 5 0, L_00000225304ca708;  1 drivers
v00000225304c6570_0 .net *"_ivl_218", 0 0, L_0000022530524e50;  1 drivers
v00000225304c4f90_0 .net *"_ivl_221", 0 0, L_00000225304c90f0;  1 drivers
v00000225304c6070_0 .net *"_ivl_223", 0 0, L_00000225304c8ec0;  1 drivers
L_00000225304ca750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000225304c6430_0 .net/2u *"_ivl_224", 5 0, L_00000225304ca750;  1 drivers
v00000225304c5170_0 .net *"_ivl_226", 0 0, L_0000022530525350;  1 drivers
v00000225304c5350_0 .net *"_ivl_228", 31 0, L_0000022530525490;  1 drivers
v00000225304c5030_0 .net *"_ivl_24", 0 0, L_00000225304c96a0;  1 drivers
L_00000225304c9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000225304c61b0_0 .net/2u *"_ivl_26", 4 0, L_00000225304c9d78;  1 drivers
v00000225304c64d0_0 .net *"_ivl_29", 4 0, L_00000225304c6e60;  1 drivers
v00000225304c6610_0 .net *"_ivl_32", 0 0, L_00000225304c9710;  1 drivers
L_00000225304c9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000225304c66b0_0 .net/2u *"_ivl_34", 4 0, L_00000225304c9dc0;  1 drivers
v00000225304c4c70_0 .net *"_ivl_37", 4 0, L_00000225304c7360;  1 drivers
v00000225304c6890_0 .net *"_ivl_40", 0 0, L_00000225304c8d00;  1 drivers
L_00000225304c9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225304c6930_0 .net/2u *"_ivl_42", 15 0, L_00000225304c9e08;  1 drivers
v00000225304c50d0_0 .net *"_ivl_45", 15 0, L_0000022530512e30;  1 drivers
v00000225304c53f0_0 .net *"_ivl_48", 0 0, L_00000225304c99b0;  1 drivers
v00000225304c5490_0 .net *"_ivl_5", 5 0, L_00000225304c84e0;  1 drivers
L_00000225304c9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225304c5e90_0 .net/2u *"_ivl_50", 36 0, L_00000225304c9e50;  1 drivers
L_00000225304c9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225304c5530_0 .net/2u *"_ivl_52", 31 0, L_00000225304c9e98;  1 drivers
v00000225304c5b70_0 .net *"_ivl_55", 4 0, L_0000022530512250;  1 drivers
v00000225304c55d0_0 .net *"_ivl_56", 36 0, L_0000022530512750;  1 drivers
v00000225304c5670_0 .net *"_ivl_58", 36 0, L_0000022530512430;  1 drivers
v00000225304c5f30_0 .net *"_ivl_62", 0 0, L_00000225304c9470;  1 drivers
L_00000225304c9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000225304c5710_0 .net/2u *"_ivl_64", 5 0, L_00000225304c9ee0;  1 drivers
v00000225304c57b0_0 .net *"_ivl_67", 5 0, L_00000225305136f0;  1 drivers
v00000225304c5850_0 .net *"_ivl_70", 0 0, L_00000225304c8d70;  1 drivers
L_00000225304c9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225304c58f0_0 .net/2u *"_ivl_72", 57 0, L_00000225304c9f28;  1 drivers
L_00000225304c9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000225304c5fd0_0 .net/2u *"_ivl_74", 31 0, L_00000225304c9f70;  1 drivers
v00000225304c7b80_0 .net *"_ivl_77", 25 0, L_0000022530513ab0;  1 drivers
v00000225304c7d60_0 .net *"_ivl_78", 57 0, L_0000022530512bb0;  1 drivers
v00000225304c8080_0 .net *"_ivl_8", 0 0, L_00000225304c8c90;  1 drivers
v00000225304c7040_0 .net *"_ivl_80", 57 0, L_00000225305129d0;  1 drivers
L_00000225304c9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000225304c7ae0_0 .net/2u *"_ivl_84", 31 0, L_00000225304c9fb8;  1 drivers
L_00000225304ca000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000225304c7cc0_0 .net/2u *"_ivl_88", 5 0, L_00000225304ca000;  1 drivers
v00000225304c8120_0 .net *"_ivl_90", 0 0, L_0000022530512570;  1 drivers
L_00000225304ca048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000225304c8760_0 .net/2u *"_ivl_92", 5 0, L_00000225304ca048;  1 drivers
v00000225304c8b20_0 .net *"_ivl_94", 0 0, L_0000022530513830;  1 drivers
v00000225304c7400_0 .net *"_ivl_97", 0 0, L_00000225304c8de0;  1 drivers
v00000225304c8a80_0 .net *"_ivl_98", 47 0, L_00000225305135b0;  1 drivers
v00000225304c6c80_0 .net "adderResult", 31 0, L_0000022530513b50;  1 drivers
v00000225304c7680_0 .net "address", 31 0, L_0000022530513790;  1 drivers
v00000225304c7ea0_0 .net "clk", 0 0, L_00000225304c97f0;  alias, 1 drivers
v00000225304c7220_0 .var "cycles_consumed", 31 0;
v00000225304c8580_0 .net "extImm", 31 0, L_0000022530512610;  1 drivers
v00000225304c7720_0 .net "funct", 5 0, L_00000225305122f0;  1 drivers
v00000225304c7860_0 .net "hlt", 0 0, v0000022530457960_0;  1 drivers
v00000225304c7f40_0 .net "imm", 15 0, L_0000022530512c50;  1 drivers
v00000225304c7fe0_0 .net "immediate", 31 0, L_0000022530524c70;  1 drivers
v00000225304c7a40_0 .net "input_clk", 0 0, v00000225304c6fa0_0;  1 drivers
v00000225304c77c0_0 .net "instruction", 31 0, L_0000022530511df0;  1 drivers
v00000225304c7c20_0 .net "memoryReadData", 31 0, v000002253048a9e0_0;  1 drivers
v00000225304c74a0_0 .net "nextPC", 31 0, L_00000225305124d0;  1 drivers
v00000225304c7900_0 .net "opcode", 5 0, L_00000225304c8620;  1 drivers
v00000225304c8800_0 .net "rd", 4 0, L_00000225304c6dc0;  1 drivers
v00000225304c86c0_0 .net "readData1", 31 0, L_00000225304c8e50;  1 drivers
v00000225304c7540_0 .net "readData1_w", 31 0, L_0000022530523f50;  1 drivers
v00000225304c75e0_0 .net "readData2", 31 0, L_00000225304c9a90;  1 drivers
v00000225304c7e00_0 .net "rs", 4 0, L_00000225304c6f00;  1 drivers
v00000225304c7180_0 .net "rst", 0 0, v00000225304c72c0_0;  1 drivers
v00000225304c81c0_0 .net "rt", 4 0, L_0000022530512110;  1 drivers
v00000225304c83a0_0 .net "shamt", 31 0, L_0000022530512890;  1 drivers
v00000225304c70e0_0 .net "wire_instruction", 31 0, L_00000225304c9a20;  1 drivers
v00000225304c79a0_0 .net "writeData", 31 0, L_0000022530524ef0;  1 drivers
v00000225304c8260_0 .net "zero", 0 0, L_0000022530524810;  1 drivers
L_00000225304c84e0 .part L_0000022530511df0, 26, 6;
L_00000225304c8620 .functor MUXZ 6, L_00000225304c84e0, L_00000225304c9c58, L_00000225304c9940, C4<>;
L_00000225304c88a0 .cmp/eq 6, L_00000225304c8620, L_00000225304c9ce8;
L_00000225304c89e0 .part L_0000022530511df0, 11, 5;
L_00000225304c6d20 .functor MUXZ 5, L_00000225304c89e0, L_00000225304c9d30, L_00000225304c88a0, C4<>;
L_00000225304c6dc0 .functor MUXZ 5, L_00000225304c6d20, L_00000225304c9ca0, L_00000225304c8c90, C4<>;
L_00000225304c6e60 .part L_0000022530511df0, 21, 5;
L_00000225304c6f00 .functor MUXZ 5, L_00000225304c6e60, L_00000225304c9d78, L_00000225304c96a0, C4<>;
L_00000225304c7360 .part L_0000022530511df0, 16, 5;
L_0000022530512110 .functor MUXZ 5, L_00000225304c7360, L_00000225304c9dc0, L_00000225304c9710, C4<>;
L_0000022530512e30 .part L_0000022530511df0, 0, 16;
L_0000022530512c50 .functor MUXZ 16, L_0000022530512e30, L_00000225304c9e08, L_00000225304c8d00, C4<>;
L_0000022530512250 .part L_0000022530511df0, 6, 5;
L_0000022530512750 .concat [ 5 32 0 0], L_0000022530512250, L_00000225304c9e98;
L_0000022530512430 .functor MUXZ 37, L_0000022530512750, L_00000225304c9e50, L_00000225304c99b0, C4<>;
L_0000022530512890 .part L_0000022530512430, 0, 32;
L_00000225305136f0 .part L_0000022530511df0, 0, 6;
L_00000225305122f0 .functor MUXZ 6, L_00000225305136f0, L_00000225304c9ee0, L_00000225304c9470, C4<>;
L_0000022530513ab0 .part L_0000022530511df0, 0, 26;
L_0000022530512bb0 .concat [ 26 32 0 0], L_0000022530513ab0, L_00000225304c9f70;
L_00000225305129d0 .functor MUXZ 58, L_0000022530512bb0, L_00000225304c9f28, L_00000225304c8d70, C4<>;
L_0000022530513790 .part L_00000225305129d0, 0, 32;
L_0000022530512a70 .arith/sum 32, v000002253048b160_0, L_00000225304c9fb8;
L_0000022530512570 .cmp/eq 6, L_00000225304c8620, L_00000225304ca000;
L_0000022530513830 .cmp/eq 6, L_00000225304c8620, L_00000225304ca048;
L_00000225305135b0 .concat [ 32 16 0 0], L_0000022530513790, L_00000225304ca090;
L_0000022530512390 .concat [ 6 26 0 0], L_00000225304c8620, L_00000225304ca0d8;
L_00000225305138d0 .cmp/eq 32, L_0000022530512390, L_00000225304ca120;
L_0000022530512b10 .cmp/eq 6, L_00000225305122f0, L_00000225304ca168;
L_0000022530512cf0 .concat [ 32 16 0 0], L_00000225304c8e50, L_00000225304ca1b0;
L_00000225305126b0 .concat [ 32 16 0 0], v000002253048b160_0, L_00000225304ca1f8;
L_0000022530512ed0 .part L_0000022530512c50, 15, 1;
LS_0000022530512f70_0_0 .concat [ 1 1 1 1], L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0;
LS_0000022530512f70_0_4 .concat [ 1 1 1 1], L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0;
LS_0000022530512f70_0_8 .concat [ 1 1 1 1], L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0;
LS_0000022530512f70_0_12 .concat [ 1 1 1 1], L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0;
LS_0000022530512f70_0_16 .concat [ 1 1 1 1], L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0;
LS_0000022530512f70_0_20 .concat [ 1 1 1 1], L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0;
LS_0000022530512f70_0_24 .concat [ 1 1 1 1], L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0;
LS_0000022530512f70_0_28 .concat [ 1 1 1 1], L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0, L_0000022530512ed0;
LS_0000022530512f70_1_0 .concat [ 4 4 4 4], LS_0000022530512f70_0_0, LS_0000022530512f70_0_4, LS_0000022530512f70_0_8, LS_0000022530512f70_0_12;
LS_0000022530512f70_1_4 .concat [ 4 4 4 4], LS_0000022530512f70_0_16, LS_0000022530512f70_0_20, LS_0000022530512f70_0_24, LS_0000022530512f70_0_28;
L_0000022530512f70 .concat [ 16 16 0 0], LS_0000022530512f70_1_0, LS_0000022530512f70_1_4;
L_00000225305131f0 .concat [ 16 32 0 0], L_0000022530512c50, L_0000022530512f70;
L_0000022530513970 .arith/sum 48, L_00000225305126b0, L_00000225305131f0;
L_0000022530513290 .functor MUXZ 48, L_0000022530513970, L_0000022530512cf0, L_00000225304c92b0, C4<>;
L_0000022530513a10 .functor MUXZ 48, L_0000022530513290, L_00000225305135b0, L_00000225304c8de0, C4<>;
L_0000022530513b50 .part L_0000022530513a10, 0, 32;
L_00000225305124d0 .functor MUXZ 32, L_0000022530512a70, L_0000022530513b50, v000002253048a940_0, C4<>;
L_0000022530511df0 .functor MUXZ 32, L_00000225304c9a20, L_00000225304ca288, L_00000225304c94e0, C4<>;
L_0000022530511fd0 .cmp/eq 6, L_00000225304c8620, L_00000225304ca360;
L_0000022530511e90 .cmp/eq 6, L_00000225304c8620, L_00000225304ca3a8;
L_0000022530513150 .cmp/eq 6, L_00000225304c8620, L_00000225304ca3f0;
L_00000225305121b0 .concat [ 16 16 0 0], L_0000022530512c50, L_00000225304ca438;
L_0000022530513330 .part L_0000022530512c50, 15, 1;
LS_00000225305133d0_0_0 .concat [ 1 1 1 1], L_0000022530513330, L_0000022530513330, L_0000022530513330, L_0000022530513330;
LS_00000225305133d0_0_4 .concat [ 1 1 1 1], L_0000022530513330, L_0000022530513330, L_0000022530513330, L_0000022530513330;
LS_00000225305133d0_0_8 .concat [ 1 1 1 1], L_0000022530513330, L_0000022530513330, L_0000022530513330, L_0000022530513330;
LS_00000225305133d0_0_12 .concat [ 1 1 1 1], L_0000022530513330, L_0000022530513330, L_0000022530513330, L_0000022530513330;
L_00000225305133d0 .concat [ 4 4 4 4], LS_00000225305133d0_0_0, LS_00000225305133d0_0_4, LS_00000225305133d0_0_8, LS_00000225305133d0_0_12;
L_0000022530512930 .concat [ 16 16 0 0], L_0000022530512c50, L_00000225305133d0;
L_0000022530512610 .functor MUXZ 32, L_0000022530512930, L_00000225305121b0, L_00000225304c9b00, C4<>;
L_00000225305127f0 .concat [ 6 26 0 0], L_00000225304c8620, L_00000225304ca480;
L_0000022530513470 .cmp/eq 32, L_00000225305127f0, L_00000225304ca4c8;
L_0000022530513510 .cmp/eq 6, L_00000225305122f0, L_00000225304ca510;
L_0000022530525850 .cmp/eq 6, L_00000225305122f0, L_00000225304ca558;
L_00000225305255d0 .cmp/eq 6, L_00000225304c8620, L_00000225304ca5a0;
L_0000022530525710 .functor MUXZ 32, L_0000022530512610, L_00000225304ca5e8, L_00000225305255d0, C4<>;
L_0000022530524c70 .functor MUXZ 32, L_0000022530525710, L_0000022530512890, L_00000225304c98d0, C4<>;
L_0000022530524450 .concat [ 6 26 0 0], L_00000225304c8620, L_00000225304ca630;
L_0000022530525170 .cmp/eq 32, L_0000022530524450, L_00000225304ca678;
L_00000225305244f0 .cmp/eq 6, L_00000225305122f0, L_00000225304ca6c0;
L_0000022530524e50 .cmp/eq 6, L_00000225305122f0, L_00000225304ca708;
L_0000022530525350 .cmp/eq 6, L_00000225304c8620, L_00000225304ca750;
L_0000022530525490 .functor MUXZ 32, L_00000225304c8e50, v000002253048b160_0, L_0000022530525350, C4<>;
L_0000022530523f50 .functor MUXZ 32, L_0000022530525490, L_00000225304c9a90, L_00000225304c8ec0, C4<>;
S_0000022530450700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000225304476f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000225304c9b70 .functor NOT 1, v0000022530457fa0_0, C4<0>, C4<0>, C4<0>;
v0000022530457820_0 .net *"_ivl_0", 0 0, L_00000225304c9b70;  1 drivers
v0000022530459440_0 .net "in1", 31 0, L_00000225304c9a90;  alias, 1 drivers
v0000022530458180_0 .net "in2", 31 0, L_0000022530524c70;  alias, 1 drivers
v00000225304594e0_0 .net "out", 31 0, L_0000022530524bd0;  alias, 1 drivers
v00000225304578c0_0 .net "s", 0 0, v0000022530457fa0_0;  alias, 1 drivers
L_0000022530524bd0 .functor MUXZ 32, L_0000022530524c70, L_00000225304c9a90, L_00000225304c9b70, C4<>;
S_00000225303f4520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000225304c0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000225304c00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000225304c0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000225304c0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000225304c0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000225304c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000225304c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000225304c0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000225304c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000225304c0288 .param/l "j" 0 4 12, C4<000010>;
P_00000225304c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000225304c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000225304c0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000225304c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000225304c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000225304c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000225304c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000225304c0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000225304c0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000225304c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000225304c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000225304c0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000225304c0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000225304c0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000225304c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000225304c0608 .param/l "xori" 0 4 8, C4<001110>;
v0000022530459260_0 .var "ALUOp", 3 0;
v0000022530457fa0_0 .var "ALUSrc", 0 0;
v0000022530457dc0_0 .var "MemReadEn", 0 0;
v0000022530458e00_0 .var "MemWriteEn", 0 0;
v0000022530457be0_0 .var "MemtoReg", 0 0;
v0000022530458d60_0 .var "RegDst", 0 0;
v0000022530458040_0 .var "RegWriteEn", 0 0;
v0000022530459580_0 .net "funct", 5 0, L_00000225305122f0;  alias, 1 drivers
v0000022530457960_0 .var "hlt", 0 0;
v0000022530458c20_0 .net "opcode", 5 0, L_00000225304c8620;  alias, 1 drivers
v0000022530459620_0 .net "rst", 0 0, v00000225304c72c0_0;  alias, 1 drivers
E_0000022530447430 .event anyedge, v0000022530459620_0, v0000022530458c20_0, v0000022530459580_0;
S_00000225303f4770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000225304471f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000225304c9a20 .functor BUFZ 32, L_0000022530511cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022530458ea0_0 .net "Data_Out", 31 0, L_00000225304c9a20;  alias, 1 drivers
v0000022530457aa0 .array "InstMem", 0 1023, 31 0;
v00000225304584a0_0 .net *"_ivl_0", 31 0, L_0000022530511cb0;  1 drivers
v0000022530457b40_0 .net *"_ivl_3", 9 0, L_0000022530512d90;  1 drivers
v0000022530459080_0 .net *"_ivl_4", 11 0, L_0000022530511d50;  1 drivers
L_00000225304ca240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000225304580e0_0 .net *"_ivl_7", 1 0, L_00000225304ca240;  1 drivers
v0000022530458860_0 .net "addr", 31 0, v000002253048b160_0;  alias, 1 drivers
v0000022530458360_0 .var/i "i", 31 0;
L_0000022530511cb0 .array/port v0000022530457aa0, L_0000022530511d50;
L_0000022530512d90 .part v000002253048b160_0, 0, 10;
L_0000022530511d50 .concat [ 10 2 0 0], L_0000022530512d90, L_00000225304ca240;
S_00000225303869c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000225304c8e50 .functor BUFZ 32, L_00000225305130b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000225304c9a90 .functor BUFZ 32, L_0000022530511f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022530458680_0 .net *"_ivl_0", 31 0, L_00000225305130b0;  1 drivers
v0000022530458900_0 .net *"_ivl_10", 6 0, L_0000022530512070;  1 drivers
L_00000225304ca318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022530433ff0_0 .net *"_ivl_13", 1 0, L_00000225304ca318;  1 drivers
v0000022530434270_0 .net *"_ivl_2", 6 0, L_0000022530513650;  1 drivers
L_00000225304ca2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002253048b840_0 .net *"_ivl_5", 1 0, L_00000225304ca2d0;  1 drivers
v000002253048b5c0_0 .net *"_ivl_8", 31 0, L_0000022530511f30;  1 drivers
v000002253048a440_0 .net "clk", 0 0, L_00000225304c97f0;  alias, 1 drivers
v000002253048ad00_0 .var/i "i", 31 0;
v000002253048b520_0 .net "readData1", 31 0, L_00000225304c8e50;  alias, 1 drivers
v000002253048bca0_0 .net "readData2", 31 0, L_00000225304c9a90;  alias, 1 drivers
v000002253048be80_0 .net "readRegister1", 4 0, L_00000225304c6f00;  alias, 1 drivers
v000002253048a800_0 .net "readRegister2", 4 0, L_0000022530512110;  alias, 1 drivers
v000002253048bc00 .array "registers", 31 0, 31 0;
v000002253048ba20_0 .net "rst", 0 0, v00000225304c72c0_0;  alias, 1 drivers
v000002253048a8a0_0 .net "we", 0 0, v0000022530458040_0;  alias, 1 drivers
v000002253048af80_0 .net "writeData", 31 0, L_0000022530524ef0;  alias, 1 drivers
v000002253048ac60_0 .net "writeRegister", 4 0, L_0000022530513010;  alias, 1 drivers
E_0000022530446cb0/0 .event negedge, v0000022530459620_0;
E_0000022530446cb0/1 .event posedge, v000002253048a440_0;
E_0000022530446cb0 .event/or E_0000022530446cb0/0, E_0000022530446cb0/1;
L_00000225305130b0 .array/port v000002253048bc00, L_0000022530513650;
L_0000022530513650 .concat [ 5 2 0 0], L_00000225304c6f00, L_00000225304ca2d0;
L_0000022530511f30 .array/port v000002253048bc00, L_0000022530512070;
L_0000022530512070 .concat [ 5 2 0 0], L_0000022530512110, L_00000225304ca318;
S_0000022530386b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000225303869c0;
 .timescale 0 0;
v00000225304585e0_0 .var/i "i", 31 0;
S_00000225303f1bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022530447730 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000225304c9630 .functor NOT 1, v0000022530458d60_0, C4<0>, C4<0>, C4<0>;
v000002253048b7a0_0 .net *"_ivl_0", 0 0, L_00000225304c9630;  1 drivers
v000002253048a300_0 .net "in1", 4 0, L_0000022530512110;  alias, 1 drivers
v000002253048b660_0 .net "in2", 4 0, L_00000225304c6dc0;  alias, 1 drivers
v000002253048b020_0 .net "out", 4 0, L_0000022530513010;  alias, 1 drivers
v000002253048a760_0 .net "s", 0 0, v0000022530458d60_0;  alias, 1 drivers
L_0000022530513010 .functor MUXZ 5, L_00000225304c6dc0, L_0000022530512110, L_00000225304c9630, C4<>;
S_00000225303f1d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022530446e30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000225304c9320 .functor NOT 1, v0000022530457be0_0, C4<0>, C4<0>, C4<0>;
v000002253048bac0_0 .net *"_ivl_0", 0 0, L_00000225304c9320;  1 drivers
v000002253048bd40_0 .net "in1", 31 0, v000002253048a3a0_0;  alias, 1 drivers
v000002253048a080_0 .net "in2", 31 0, v000002253048a9e0_0;  alias, 1 drivers
v000002253048a1c0_0 .net "out", 31 0, L_0000022530524ef0;  alias, 1 drivers
v000002253048a620_0 .net "s", 0 0, v0000022530457be0_0;  alias, 1 drivers
L_0000022530524ef0 .functor MUXZ 32, v000002253048a9e0_0, v000002253048a3a0_0, L_00000225304c9320, C4<>;
S_00000225303ddd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000225303ddef0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000225303ddf28 .param/l "AND" 0 9 12, C4<0010>;
P_00000225303ddf60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000225303ddf98 .param/l "OR" 0 9 12, C4<0011>;
P_00000225303ddfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000225303de008 .param/l "SLL" 0 9 12, C4<1000>;
P_00000225303de040 .param/l "SLT" 0 9 12, C4<0110>;
P_00000225303de078 .param/l "SRL" 0 9 12, C4<1001>;
P_00000225303de0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000225303de0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000225303de120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000225303de158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000225304ca798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002253048b3e0_0 .net/2u *"_ivl_0", 31 0, L_00000225304ca798;  1 drivers
v000002253048b8e0_0 .net "opSel", 3 0, v0000022530459260_0;  alias, 1 drivers
v000002253048ae40_0 .net "operand1", 31 0, L_0000022530523f50;  alias, 1 drivers
v0000022530489fe0_0 .net "operand2", 31 0, L_0000022530524bd0;  alias, 1 drivers
v000002253048a3a0_0 .var "result", 31 0;
v000002253048bde0_0 .net "zero", 0 0, L_0000022530524810;  alias, 1 drivers
E_0000022530446cf0 .event anyedge, v0000022530459260_0, v000002253048ae40_0, v00000225304594e0_0;
L_0000022530524810 .cmp/eq 32, v000002253048a3a0_0, L_00000225304ca798;
S_0000022530424a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000225304c0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000225304c0688 .param/l "add" 0 4 5, C4<100000>;
P_00000225304c06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000225304c06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000225304c0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000225304c0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000225304c07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000225304c07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000225304c0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000225304c0848 .param/l "j" 0 4 12, C4<000010>;
P_00000225304c0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000225304c08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000225304c08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000225304c0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000225304c0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000225304c0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000225304c09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000225304c0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000225304c0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000225304c0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000225304c0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000225304c0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000225304c0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000225304c0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000225304c0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000225304c0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002253048a940_0 .var "PCsrc", 0 0;
v000002253048b980_0 .net "funct", 5 0, L_00000225305122f0;  alias, 1 drivers
v000002253048a120_0 .net "opcode", 5 0, L_00000225304c8620;  alias, 1 drivers
v000002253048a580_0 .net "operand1", 31 0, L_00000225304c8e50;  alias, 1 drivers
v000002253048a260_0 .net "operand2", 31 0, L_0000022530524bd0;  alias, 1 drivers
v000002253048bb60_0 .net "rst", 0 0, v00000225304c72c0_0;  alias, 1 drivers
E_0000022530446d70/0 .event anyedge, v0000022530459620_0, v0000022530458c20_0, v000002253048b520_0, v00000225304594e0_0;
E_0000022530446d70/1 .event anyedge, v0000022530459580_0;
E_0000022530446d70 .event/or E_0000022530446d70/0, E_0000022530446d70/1;
S_0000022530424bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002253048a4e0 .array "DataMem", 0 1023, 31 0;
v000002253048abc0_0 .net "address", 31 0, v000002253048a3a0_0;  alias, 1 drivers
v000002253048ada0_0 .net "clock", 0 0, L_00000225304c8f30;  1 drivers
v000002253048a6c0_0 .net "data", 31 0, L_00000225304c9a90;  alias, 1 drivers
v000002253048aee0_0 .var/i "i", 31 0;
v000002253048a9e0_0 .var "q", 31 0;
v000002253048aa80_0 .net "rden", 0 0, v0000022530457dc0_0;  alias, 1 drivers
v000002253048ab20_0 .net "wren", 0 0, v0000022530458e00_0;  alias, 1 drivers
E_0000022530446eb0 .event posedge, v000002253048ada0_0;
S_000002253040d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000022530450570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000225304473b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002253048b0c0_0 .net "PCin", 31 0, L_00000225305124d0;  alias, 1 drivers
v000002253048b160_0 .var "PCout", 31 0;
v000002253048b200_0 .net "clk", 0 0, L_00000225304c97f0;  alias, 1 drivers
v000002253048b2a0_0 .net "rst", 0 0, v00000225304c72c0_0;  alias, 1 drivers
    .scope S_0000022530424a20;
T_0 ;
    %wait E_0000022530446d70;
    %load/vec4 v000002253048bb60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002253048a940_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002253048a120_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002253048a580_0;
    %load/vec4 v000002253048a260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002253048a120_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002253048a580_0;
    %load/vec4 v000002253048a260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002253048a120_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002253048a120_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002253048a120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002253048b980_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002253048a940_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002253040d0b0;
T_1 ;
    %wait E_0000022530446cb0;
    %load/vec4 v000002253048b2a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002253048b160_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002253048b0c0_0;
    %assign/vec4 v000002253048b160_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000225303f4770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022530458360_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022530458360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022530458360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %load/vec4 v0000022530458360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022530458360_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022530457aa0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000225303f4520;
T_3 ;
    %wait E_0000022530447430;
    %load/vec4 v0000022530459620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000022530457960_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000022530459260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022530458040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022530458e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022530457be0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022530457dc0_0, 0;
    %assign/vec4 v0000022530458d60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000022530457960_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022530459260_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000022530457fa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022530458040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022530458e00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022530457be0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022530457dc0_0, 0, 1;
    %store/vec4 v0000022530458d60_0, 0, 1;
    %load/vec4 v0000022530458c20_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457960_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458040_0, 0;
    %load/vec4 v0000022530459580_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022530458d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457be0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530458e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022530457fa0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022530459260_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000225303869c0;
T_4 ;
    %wait E_0000022530446cb0;
    %fork t_1, S_0000022530386b50;
    %jmp t_0;
    .scope S_0000022530386b50;
t_1 ;
    %load/vec4 v000002253048ba20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000225304585e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000225304585e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000225304585e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048bc00, 0, 4;
    %load/vec4 v00000225304585e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000225304585e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002253048a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002253048af80_0;
    %load/vec4 v000002253048ac60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048bc00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048bc00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000225303869c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000225303869c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002253048ad00_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002253048ad00_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002253048ad00_0;
    %ix/getv/s 4, v000002253048ad00_0;
    %load/vec4a v000002253048bc00, 4;
    %ix/getv/s 4, v000002253048ad00_0;
    %load/vec4a v000002253048bc00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002253048ad00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002253048ad00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000225303ddd60;
T_6 ;
    %wait E_0000022530446cf0;
    %load/vec4 v000002253048b8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002253048ae40_0;
    %load/vec4 v0000022530489fe0_0;
    %add;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002253048ae40_0;
    %load/vec4 v0000022530489fe0_0;
    %sub;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002253048ae40_0;
    %load/vec4 v0000022530489fe0_0;
    %and;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002253048ae40_0;
    %load/vec4 v0000022530489fe0_0;
    %or;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002253048ae40_0;
    %load/vec4 v0000022530489fe0_0;
    %xor;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002253048ae40_0;
    %load/vec4 v0000022530489fe0_0;
    %or;
    %inv;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002253048ae40_0;
    %load/vec4 v0000022530489fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022530489fe0_0;
    %load/vec4 v000002253048ae40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002253048ae40_0;
    %ix/getv 4, v0000022530489fe0_0;
    %shiftl 4;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002253048ae40_0;
    %ix/getv 4, v0000022530489fe0_0;
    %shiftr 4;
    %assign/vec4 v000002253048a3a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022530424bb0;
T_7 ;
    %wait E_0000022530446eb0;
    %load/vec4 v000002253048aa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002253048abc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002253048a4e0, 4;
    %assign/vec4 v000002253048a9e0_0, 0;
T_7.0 ;
    %load/vec4 v000002253048ab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002253048a6c0_0;
    %ix/getv 3, v000002253048abc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022530424bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002253048aee0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002253048aee0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002253048aee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %load/vec4 v000002253048aee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002253048aee0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002253048a4e0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000022530424bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002253048aee0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002253048aee0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002253048aee0_0;
    %load/vec4a v000002253048a4e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002253048aee0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002253048aee0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002253048aee0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000022530450570;
T_10 ;
    %wait E_0000022530446cb0;
    %load/vec4 v00000225304c7180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000225304c7220_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000225304c7220_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000225304c7220_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022530450250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225304c6fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225304c72c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022530450250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000225304c6fa0_0;
    %inv;
    %assign/vec4 v00000225304c6fa0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022530450250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000225304c72c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000225304c72c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000225304c8440_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
