Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  5 04:39:36 2023
| Host         : soulblast running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: clock0/NEW_CLK_reg/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: kb/unit/clk50Mhz_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: kb/unit/unit1/db_clk/key_out_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: new_block_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: new_block_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: new_block_reg[2]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: t_block_reg[0]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: t_block_reg[1]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: t_block_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 826 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.738     -564.890                   1411                 5335        0.156        0.000                      0                 5335        4.500        0.000                       0                  5118  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.738     -564.890                   1411                 5335        0.156        0.000                      0                 5335        4.500        0.000                       0                  5118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1411  Failing Endpoints,  Worst Slack       -3.738ns,  Total Violation     -564.890ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.738ns  (required time - arrival time)
  Source:                 new_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.749ns  (logic 6.225ns (45.278%)  route 7.524ns (54.722%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.554     5.075    CLOCK_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  new_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  new_reg[22]/Q
                         net (fo=50, routed)          1.042     6.573    new[22]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  new[22]_i_30/O
                         net (fo=4, routed)           1.013     7.709    new[22]_i_30_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.094 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.094    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.208    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.542 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.295    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.598 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.436    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.834 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.834    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.056 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.661    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.960 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.565    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.072    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.186    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.520 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.274    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.577 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.577    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.953 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.953    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.070    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.187    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.304    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.523 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.265    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.560 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.560    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.110 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.110    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.338 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.173    18.510    new_reg[28]_i_5_n_2
    SLICE_X61Y75         LUT4 (Prop_lut4_I2_O)        0.313    18.823 r  new[11]_i_1/O
                         net (fo=1, routed)           0.000    18.823    new[11]_i_1_n_1
    SLICE_X61Y75         FDSE                                         r  new_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.491    14.832    CLOCK_IBUF_BUFG
    SLICE_X61Y75         FDSE                                         r  new_reg[11]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y75         FDSE (Setup_fdse_C_D)        0.031    15.086    new_reg[11]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 -3.738    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 new_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.790ns  (logic 6.225ns (45.143%)  route 7.565ns (54.857%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.554     5.075    CLOCK_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  new_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  new_reg[22]/Q
                         net (fo=50, routed)          1.042     6.573    new[22]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  new[22]_i_30/O
                         net (fo=4, routed)           1.013     7.709    new[22]_i_30_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.094 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.094    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.208    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.542 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.295    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.598 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.436    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.834 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.834    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.056 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.661    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.960 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.565    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.072    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.186    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.520 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.274    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.577 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.577    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.953 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.953    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.070    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.187    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.304    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.523 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.265    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.560 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.560    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.110 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.110    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.338 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.214    18.551    new_reg[28]_i_5_n_2
    SLICE_X60Y76         LUT4 (Prop_lut4_I2_O)        0.313    18.864 r  new[4]_i_1/O
                         net (fo=1, routed)           0.000    18.864    new[4]_i_1_n_1
    SLICE_X60Y76         FDRE                                         r  new_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.493    14.834    CLOCK_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  new_reg[4]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.079    15.136    new_reg[4]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -18.864    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.726ns  (required time - arrival time)
  Source:                 new_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.787ns  (logic 6.225ns (45.150%)  route 7.562ns (54.850%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.554     5.075    CLOCK_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  new_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  new_reg[22]/Q
                         net (fo=50, routed)          1.042     6.573    new[22]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  new[22]_i_30/O
                         net (fo=4, routed)           1.013     7.709    new[22]_i_30_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.094 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.094    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.208    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.542 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.295    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.598 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.436    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.834 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.834    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.056 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.661    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.960 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.565    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.072    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.186    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.520 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.274    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.577 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.577    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.953 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.953    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.070    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.187    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.304    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.523 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.265    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.560 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.560    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.110 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.110    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.338 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.211    18.549    new_reg[28]_i_5_n_2
    SLICE_X60Y77         LUT4 (Prop_lut4_I2_O)        0.313    18.862 r  new[8]_i_1/O
                         net (fo=1, routed)           0.000    18.862    new[8]_i_1_n_1
    SLICE_X60Y77         FDSE                                         r  new_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.494    14.835    CLOCK_IBUF_BUFG
    SLICE_X60Y77         FDSE                                         r  new_reg[8]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X60Y77         FDSE (Setup_fdse_C_D)        0.079    15.137    new_reg[8]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -18.862    
  -------------------------------------------------------------------
                         slack                                 -3.726    

Slack (VIOLATED) :        -3.719ns  (required time - arrival time)
  Source:                 new_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.780ns  (logic 6.225ns (45.176%)  route 7.555ns (54.824%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.554     5.075    CLOCK_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  new_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  new_reg[22]/Q
                         net (fo=50, routed)          1.042     6.573    new[22]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  new[22]_i_30/O
                         net (fo=4, routed)           1.013     7.709    new[22]_i_30_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.094 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.094    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.208    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.542 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.295    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.598 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.436    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.834 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.834    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.056 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.661    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.960 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.565    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.072    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.186    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.520 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.274    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.577 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.577    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.953 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.953    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.070    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.187    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.304    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.523 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.265    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.560 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.560    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.110 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.110    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.338 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.204    18.541    new_reg[28]_i_5_n_2
    SLICE_X60Y76         LUT4 (Prop_lut4_I2_O)        0.313    18.854 r  new[7]_i_1/O
                         net (fo=1, routed)           0.000    18.854    new[7]_i_1_n_1
    SLICE_X60Y76         FDRE                                         r  new_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.493    14.834    CLOCK_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  new_reg[7]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y76         FDRE (Setup_fdre_C_D)        0.079    15.136    new_reg[7]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -18.854    
  -------------------------------------------------------------------
                         slack                                 -3.719    

Slack (VIOLATED) :        -3.709ns  (required time - arrival time)
  Source:                 new_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.604ns  (logic 6.594ns (48.472%)  route 7.010ns (51.528%))
  Logic Levels:           23  (CARRY4=17 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.605     5.126    CLOCK_IBUF_BUFG
    SLICE_X61Y75         FDSE                                         r  new_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  new_reg[11]/Q
                         net (fo=65, routed)          1.060     6.642    new[11]
    SLICE_X57Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.766 r  new[14]_i_33/O
                         net (fo=5, routed)           0.585     7.350    new[14]_i_33_n_1
    SLICE_X55Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.876 r  new_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.876    new_reg[2]_i_127_n_1
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  new_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.990    new_reg[2]_i_100_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.104    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.218    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.552 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.305    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.608 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.446    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.844 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.844    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.066 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.671    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.970 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.576    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.083 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.083    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.197 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.197    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.531 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.284    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.587 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.587    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.963 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.963    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.080 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.080    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.197 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.197    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.314 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.314    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.533 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.275    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.570 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.570    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.120 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.120    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.348 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.069    18.417    new_reg[28]_i_5_n_2
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.313    18.730 r  new[0]_i_1/O
                         net (fo=1, routed)           0.000    18.730    new[0]_i_1_n_1
    SLICE_X57Y74         FDRE                                         r  new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.426    14.767    CLOCK_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  new_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.031    15.021    new_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -18.730    
  -------------------------------------------------------------------
                         slack                                 -3.709    

Slack (VIOLATED) :        -3.708ns  (required time - arrival time)
  Source:                 new_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.677ns  (logic 6.594ns (48.212%)  route 7.083ns (51.788%))
  Logic Levels:           23  (CARRY4=17 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.605     5.126    CLOCK_IBUF_BUFG
    SLICE_X61Y75         FDSE                                         r  new_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  new_reg[11]/Q
                         net (fo=65, routed)          1.060     6.642    new[11]
    SLICE_X57Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.766 r  new[14]_i_33/O
                         net (fo=5, routed)           0.585     7.350    new[14]_i_33_n_1
    SLICE_X55Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.876 r  new_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.876    new_reg[2]_i_127_n_1
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  new_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.990    new_reg[2]_i_100_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.104    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.218    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.552 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.305    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.608 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.446    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.844 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.844    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.066 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.671    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.970 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.576    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.083 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.083    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.197 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.197    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.531 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.284    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.587 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.587    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.963 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.963    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.080 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.080    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.197 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.197    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.314 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.314    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.533 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.275    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.570 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.570    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.120 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.120    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.348 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.142    18.490    new_reg[28]_i_5_n_2
    SLICE_X63Y82         LUT4 (Prop_lut4_I2_O)        0.313    18.803 r  new[13]_i_1/O
                         net (fo=1, routed)           0.000    18.803    new[13]_i_1_n_1
    SLICE_X63Y82         FDRE                                         r  new_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.501    14.842    CLOCK_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  new_reg[13]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X63Y82         FDRE (Setup_fdre_C_D)        0.031    15.096    new_reg[13]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -18.803    
  -------------------------------------------------------------------
                         slack                                 -3.708    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 new_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.603ns  (logic 6.594ns (48.475%)  route 7.009ns (51.525%))
  Logic Levels:           23  (CARRY4=17 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.605     5.126    CLOCK_IBUF_BUFG
    SLICE_X61Y75         FDSE                                         r  new_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  new_reg[11]/Q
                         net (fo=65, routed)          1.060     6.642    new[11]
    SLICE_X57Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.766 r  new[14]_i_33/O
                         net (fo=5, routed)           0.585     7.350    new[14]_i_33_n_1
    SLICE_X55Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.876 r  new_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.876    new_reg[2]_i_127_n_1
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  new_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.990    new_reg[2]_i_100_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.104    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.218    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.552 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.305    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.608 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.446    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.844 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.844    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.066 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.671    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.970 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.576    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.083 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.083    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.197 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.197    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.531 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.284    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.587 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.587    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.963 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.963    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.080 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.080    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.197 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.197    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.314 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.314    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.533 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.275    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.570 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.570    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.120 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.120    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.348 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.068    18.416    new_reg[28]_i_5_n_2
    SLICE_X57Y74         LUT4 (Prop_lut4_I2_O)        0.313    18.729 r  new[1]_i_1/O
                         net (fo=1, routed)           0.000    18.729    new[1]_i_1_n_1
    SLICE_X57Y74         FDSE                                         r  new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.426    14.767    CLOCK_IBUF_BUFG
    SLICE_X57Y74         FDSE                                         r  new_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X57Y74         FDSE (Setup_fdse_C_D)        0.032    15.022    new_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.673ns  (required time - arrival time)
  Source:                 new_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.619ns  (logic 6.594ns (48.417%)  route 7.025ns (51.583%))
  Logic Levels:           23  (CARRY4=17 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.605     5.126    CLOCK_IBUF_BUFG
    SLICE_X61Y75         FDSE                                         r  new_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y75         FDSE (Prop_fdse_C_Q)         0.456     5.582 f  new_reg[11]/Q
                         net (fo=65, routed)          1.060     6.642    new[11]
    SLICE_X57Y84         LUT3 (Prop_lut3_I2_O)        0.124     6.766 r  new[14]_i_33/O
                         net (fo=5, routed)           0.585     7.350    new[14]_i_33_n_1
    SLICE_X55Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.876 r  new_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.876    new_reg[2]_i_127_n_1
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.990 r  new_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.990    new_reg[2]_i_100_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.104 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.104    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.218 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.218    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.552 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.305    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.608 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.446    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.844 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.844    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.066 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.671    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.970 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.576    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.083 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.083    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.197 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.197    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.531 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.284    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.587 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.587    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.963 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.963    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.080 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.080    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.197 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.197    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.314 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.314    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.533 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.275    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.570 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.570    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.120 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.120    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.348 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.084    18.432    new_reg[28]_i_5_n_2
    SLICE_X56Y77         LUT4 (Prop_lut4_I2_O)        0.313    18.745 r  new[6]_i_1/O
                         net (fo=1, routed)           0.000    18.745    new[6]_i_1_n_1
    SLICE_X56Y77         FDRE                                         r  new_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.429    14.770    CLOCK_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  new_reg[6]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X56Y77         FDRE (Setup_fdre_C_D)        0.079    15.072    new_reg[6]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -18.745    
  -------------------------------------------------------------------
                         slack                                 -3.673    

Slack (VIOLATED) :        -3.672ns  (required time - arrival time)
  Source:                 rand_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rand_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.695ns  (logic 6.657ns (48.609%)  route 7.038ns (51.391%))
  Logic Levels:           20  (CARRY4=15 LUT3=3 LUT4=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.571     5.092    CLOCK_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  rand_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.478     5.570 r  rand_reg[10]/Q
                         net (fo=66, routed)          1.056     6.626    rand[10]
    SLICE_X52Y49         LUT3 (Prop_lut3_I1_O)        0.298     6.924 r  rand[14]_i_32/O
                         net (fo=5, routed)           0.924     7.848    rand[14]_i_32_n_1
    SLICE_X57Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.355 r  rand_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.355    rand_reg[2]_i_127_n_1
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  rand_reg[2]_i_100/CO[3]
                         net (fo=1, routed)           0.000     8.469    rand_reg[2]_i_100_n_1
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  rand_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.583    rand_reg[2]_i_84_n_1
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.697 r  rand_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.697    rand_reg[6]_i_39_n_1
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.010 r  rand_reg[10]_i_39/O[3]
                         net (fo=3, routed)           0.956     9.966    rand_reg[10]_i_39_n_5
    SLICE_X64Y43         LUT3 (Prop_lut3_I1_O)        0.306    10.272 r  rand[10]_i_17/O
                         net (fo=1, routed)           0.682    10.954    rand[10]_i_17_n_1
    SLICE_X59Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.480 r  rand_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.480    rand_reg[10]_i_11_n_1
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.594 r  rand_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.594    rand_reg[14]_i_11_n_1
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.708 r  rand_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.708    rand_reg[18]_i_11_n_1
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.021 r  rand_reg[22]_i_11/O[3]
                         net (fo=3, routed)           0.492    12.513    rand_reg[22]_i_11_n_5
    SLICE_X60Y49         LUT3 (Prop_lut3_I0_O)        0.306    12.819 r  rand[22]_i_6/O
                         net (fo=1, routed)           0.681    13.501    rand[22]_i_6_n_1
    SLICE_X61Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.027 r  rand_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.027    rand_reg[22]_i_2_n_1
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.361 r  rand_reg[26]_i_2/O[1]
                         net (fo=5, routed)           0.724    15.085    rand_reg[26]_i_2_n_7
    SLICE_X60Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.575    15.660 r  rand_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.660    rand_reg[28]_i_16_n_1
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.879 r  rand_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.585    16.464    rand_reg[28]_i_7_n_8
    SLICE_X58Y46         LUT4 (Prop_lut4_I2_O)        0.295    16.759 r  rand[28]_i_28/O
                         net (fo=1, routed)           0.000    16.759    rand[28]_i_28_n_1
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.309 r  rand_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.309    rand_reg[28]_i_8_n_1
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.537 r  rand_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          0.938    18.474    rand_reg[28]_i_5_n_2
    SLICE_X63Y39         LUT4 (Prop_lut4_I2_O)        0.313    18.787 r  rand[2]_i_1/O
                         net (fo=1, routed)           0.000    18.787    rand[2]_i_1_n_1
    SLICE_X63Y39         FDRE                                         r  rand_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.517    14.858    CLOCK_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  rand_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.032    15.115    rand_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -18.787    
  -------------------------------------------------------------------
                         slack                                 -3.672    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 new_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.734ns  (logic 6.225ns (45.327%)  route 7.509ns (54.673%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.554     5.075    CLOCK_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  new_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  new_reg[22]/Q
                         net (fo=50, routed)          1.042     6.573    new[22]
    SLICE_X62Y76         LUT3 (Prop_lut3_I2_O)        0.124     6.697 r  new[22]_i_30/O
                         net (fo=4, routed)           1.013     7.709    new[22]_i_30_n_1
    SLICE_X55Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.094 r  new_reg[2]_i_84/CO[3]
                         net (fo=1, routed)           0.000     8.094    new_reg[2]_i_84_n_1
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  new_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.208    new_reg[6]_i_39_n_1
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.542 r  new_reg[10]_i_39/O[1]
                         net (fo=3, routed)           0.752     9.295    new_reg[10]_i_39_n_7
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.303     9.598 r  new[6]_i_15/O
                         net (fo=1, routed)           0.838    10.436    new[6]_i_15_n_1
    SLICE_X51Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.834 r  new_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.834    new_reg[6]_i_11_n_1
    SLICE_X51Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.056 r  new_reg[10]_i_11/O[0]
                         net (fo=3, routed)           0.605    11.661    new_reg[10]_i_11_n_8
    SLICE_X50Y77         LUT3 (Prop_lut3_I0_O)        0.299    11.960 r  new[6]_i_5/O
                         net (fo=1, routed)           0.606    12.565    new[6]_i_5_n_1
    SLICE_X53Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.072 r  new_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.072    new_reg[6]_i_2_n_1
    SLICE_X53Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.186 r  new_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.186    new_reg[10]_i_2_n_1
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.520 r  new_reg[14]_i_2/O[1]
                         net (fo=5, routed)           0.754    14.274    new_reg[14]_i_2_n_7
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.303    14.577 r  new[28]_i_102/O
                         net (fo=1, routed)           0.000    14.577    new[28]_i_102_n_1
    SLICE_X50Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.953 r  new_reg[28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    14.953    new_reg[28]_i_85_n_1
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.070 r  new_reg[28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    15.070    new_reg[28]_i_68_n_1
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.187 r  new_reg[28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.187    new_reg[28]_i_35_n_1
    SLICE_X50Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.304 r  new_reg[28]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.304    new_reg[28]_i_16_n_1
    SLICE_X50Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.523 r  new_reg[28]_i_7/O[0]
                         net (fo=3, routed)           0.742    16.265    new_reg[28]_i_7_n_8
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.295    16.560 r  new[28]_i_28/O
                         net (fo=1, routed)           0.000    16.560    new[28]_i_28_n_1
    SLICE_X49Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.110 r  new_reg[28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.110    new_reg[28]_i_8_n_1
    SLICE_X49Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.338 r  new_reg[28]_i_5/CO[2]
                         net (fo=29, routed)          1.158    18.495    new_reg[28]_i_5_n_2
    SLICE_X60Y76         LUT4 (Prop_lut4_I2_O)        0.313    18.808 r  new[5]_i_1/O
                         net (fo=1, routed)           0.000    18.808    new[5]_i_1_n_1
    SLICE_X60Y76         FDSE                                         r  new_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        1.493    14.834    CLOCK_IBUF_BUFG
    SLICE_X60Y76         FDSE                                         r  new_reg[5]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X60Y76         FDSE (Setup_fdse_C_D)        0.081    15.138    new_reg[5]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -18.808    
  -------------------------------------------------------------------
                         slack                                 -3.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 t_rotation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pt_rotation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.549     1.432    CLOCK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  t_rotation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  t_rotation_reg[0]/Q
                         net (fo=83, routed)          0.090     1.663    t_rotation[0]
    SLICE_X29Y73         FDRE                                         r  pt_rotation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.816     1.943    CLOCK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  pt_rotation_reg[0]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.075     1.507    pt_rotation_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 t_rotation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pt_rotation_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.166%)  route 0.101ns (41.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.549     1.432    CLOCK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  t_rotation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  t_rotation_reg[1]/Q
                         net (fo=57, routed)          0.101     1.675    t_rotation[1]
    SLICE_X29Y73         FDRE                                         r  pt_rotation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.816     1.943    CLOCK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  pt_rotation_reg[1]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.071     1.503    pt_rotation_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pt_rotation_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_rotation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.549     1.432    CLOCK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  pt_rotation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.128     1.560 r  pt_rotation_reg[0]/Q
                         net (fo=1, routed)           0.054     1.615    tetri0/Q[0]
    SLICE_X29Y73         LUT6 (Prop_lut6_I4_O)        0.099     1.714 r  tetri0/t_rotation[0]_i_1/O
                         net (fo=1, routed)           0.000     1.714    tetri0_n_4
    SLICE_X29Y73         FDRE                                         r  t_rotation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.816     1.943    CLOCK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  t_rotation_reg[0]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.091     1.523    t_rotation_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 kb/unit/act_keycode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/keys_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.402%)  route 0.150ns (44.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.555     1.438    kb/unit/CLK
    SLICE_X9Y70          FDRE                                         r  kb/unit/act_keycode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  kb/unit/act_keycode_reg[1]/Q
                         net (fo=5, routed)           0.150     1.729    kb/unit/act_keycode_reg_n_1_[1]
    SLICE_X11Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.774 r  kb/unit/keys[18]_i_1/O
                         net (fo=1, routed)           0.000     1.774    kb/unit_n_3
    SLICE_X11Y69         FDRE                                         r  kb/keys_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.823     1.951    kb/CLK
    SLICE_X11Y69         FDRE                                         r  kb/keys_reg[18]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.092     1.565    kb/keys_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 t_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.910%)  route 0.135ns (42.090%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.557     1.440    CLOCK_IBUF_BUFG
    SLICE_X31Y63         FDRE                                         r  t_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  t_col_reg[4]/Q
                         net (fo=14, routed)          0.135     1.716    kb/Q[4]
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  kb/t_col[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    t_col1_out[0]
    SLICE_X31Y62         FDRE                                         r  t_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.825     1.953    CLOCK_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  t_col_reg[0]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.091     1.547    t_col_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 kb/unit/act_keycode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kb/keys_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.555     1.438    kb/unit/CLK
    SLICE_X9Y70          FDRE                                         r  kb/unit/act_keycode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  kb/unit/act_keycode_reg[6]/Q
                         net (fo=5, routed)           0.165     1.744    kb/unit/act_keycode_reg_n_1_[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  kb/unit/keys[19]_i_1/O
                         net (fo=1, routed)           0.000     1.789    kb/unit_n_5
    SLICE_X11Y69         FDRE                                         r  kb/keys_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.823     1.951    kb/CLK
    SLICE_X11Y69         FDRE                                         r  kb/keys_reg[19]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X11Y69         FDRE (Hold_fdre_C_D)         0.092     1.565    kb/keys_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pt_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.683%)  route 0.196ns (51.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.549     1.432    CLOCK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  pt_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  pt_row_reg[2]/Q
                         net (fo=1, routed)           0.196     1.769    tetri0/pt_row_reg[5][2]
    SLICE_X30Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  tetri0/t_row[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    tetri0_n_8
    SLICE_X30Y73         FDRE                                         r  t_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.814     1.942    CLOCK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  t_row_reg[2]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.121     1.585    t_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 pt_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_row_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.556%)  route 0.197ns (51.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.549     1.432    CLOCK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  pt_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  pt_row_reg[1]/Q
                         net (fo=1, routed)           0.197     1.770    tetri0/pt_row_reg[5][1]
    SLICE_X30Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.815 r  tetri0/t_row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    tetri0_n_9
    SLICE_X30Y73         FDSE                                         r  t_row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.814     1.942    CLOCK_IBUF_BUFG
    SLICE_X30Y73         FDSE                                         r  t_row_reg[1]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X30Y73         FDSE (Hold_fdse_C_D)         0.120     1.584    t_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 t_row_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pt_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.894%)  route 0.188ns (57.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.548     1.431    CLOCK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  t_row_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  t_row_reg[5]/Q
                         net (fo=14, routed)          0.188     1.760    t_row[5]
    SLICE_X31Y76         FDRE                                         r  pt_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.814     1.942    CLOCK_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  pt_row_reg[5]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.070     1.515    pt_row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 t_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_row_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.988%)  route 0.159ns (46.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.548     1.431    CLOCK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  t_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  t_row_reg[4]/Q
                         net (fo=21, routed)          0.159     1.731    tetri0/t_row_reg[5][4]
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  tetri0/t_row[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    tetri0_n_7
    SLICE_X31Y75         FDRE                                         r  t_row_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=5117, routed)        0.813     1.941    CLOCK_IBUF_BUFG
    SLICE_X31Y75         FDRE                                         r  t_row_reg[3]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.092     1.523    t_row_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y51   below_10_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y51   clock0/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   colour_reg[12][15][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   colour_reg[12][15][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   colour_reg[12][15][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   colour_reg[12][15][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y32   colour_reg[12][15][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y36   colour_reg[12][15][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y36   colour_reg[12][15][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y80   colour_reg[17][10][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   colour_reg[20][6][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   colour_reg[20][6][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   colour_reg[20][6][11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   colour_reg[12][3][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   colour_reg[12][3][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   colour_reg[12][3][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y68   colour_reg[17][11][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y68   colour_reg[17][11][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y68   colour_reg[17][11][9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   colour_reg[12][15][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   colour_reg[12][15][15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   colour_reg[12][15][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   colour_reg[12][15][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y32   colour_reg[12][15][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   colour_reg[12][15][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   colour_reg[12][15][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   colour_reg[12][15][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   colour_reg[12][1][15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   colour_reg[17][0][1]/C



