ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c"
  18              		.section	.text.fmc_wscnt_set,"ax",%progbits
  19              		.align	1
  20              		.global	fmc_wscnt_set
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	fmc_wscnt_set:
  26              	.LFB56:
   1:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
   2:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \file    gd32f10x_fmc.c
   3:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief   FMC driver
   4:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
   5:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
  10:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  11:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*
  12:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  14:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** are permitted provided that the following conditions are met:
  16:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  17:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****        list of conditions and the following disclaimer.
  19:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****        this list of conditions and the following disclaimer in the documentation 
  21:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****        and/or other materials provided with the distribution.
  22:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****        may be used to endorse or promote products derived from this software without 
  24:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****        specific prior written permission.
  25:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  26:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 2


  33:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** OF SUCH DAMAGE.
  36:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
  37:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  38:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** #include "gd32f10x_fmc.h"
  39:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  40:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
  41:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      set the wait state counter value
  42:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  wscnt£ºwait state counter value
  43:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        WS_WSCNT_0: FMC 0 wait state
  44:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        WS_WSCNT_1: FMC 1 wait state
  45:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        WS_WSCNT_2: FMC 2 wait state
  46:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
  47:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
  48:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
  49:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_wscnt_set(uint32_t wscnt)
  50:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
  27              		.loc 1 50 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
  51:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     uint32_t reg;
  52:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
  53:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     reg = FMC_WS;
  43              		.loc 1 53 11
  44 0008 084B     		ldr	r3, .L2
  45              		.loc 1 53 9
  46 000a 1B68     		ldr	r3, [r3]
  47 000c FB60     		str	r3, [r7, #12]
  54:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* set the wait state counter value */
  55:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     reg &= ~FMC_WS_WSCNT;
  48              		.loc 1 55 9
  49 000e FB68     		ldr	r3, [r7, #12]
  50 0010 23F00703 		bic	r3, r3, #7
  51 0014 FB60     		str	r3, [r7, #12]
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_WS = (reg | wscnt);
  52              		.loc 1 56 5
  53 0016 0549     		ldr	r1, .L2
  54              		.loc 1 56 19
  55 0018 FA68     		ldr	r2, [r7, #12]
  56 001a 7B68     		ldr	r3, [r7, #4]
  57 001c 1343     		orrs	r3, r3, r2
  58              		.loc 1 56 12
  59 001e 0B60     		str	r3, [r1]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 3


  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
  60              		.loc 1 57 1
  61 0020 00BF     		nop
  62 0022 1437     		adds	r7, r7, #20
  63              	.LCFI3:
  64              		.cfi_def_cfa_offset 4
  65 0024 BD46     		mov	sp, r7
  66              	.LCFI4:
  67              		.cfi_def_cfa_register 13
  68              		@ sp needed
  69 0026 80BC     		pop	{r7}
  70              	.LCFI5:
  71              		.cfi_restore 7
  72              		.cfi_def_cfa_offset 0
  73 0028 7047     		bx	lr
  74              	.L3:
  75 002a 00BF     		.align	2
  76              	.L2:
  77 002c 00200240 		.word	1073881088
  78              		.cfi_endproc
  79              	.LFE56:
  81              		.section	.text.fmc_unlock,"ax",%progbits
  82              		.align	1
  83              		.global	fmc_unlock
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	fmc_unlock:
  89              	.LFB57:
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  59:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
  60:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      unlock the main FMC operation
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
  64:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
  65:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_unlock(void)
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
  90              		.loc 1 66 1
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 1, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95 0000 80B4     		push	{r7}
  96              	.LCFI6:
  97              		.cfi_def_cfa_offset 4
  98              		.cfi_offset 7, -4
  99 0002 00AF     		add	r7, sp, #0
 100              	.LCFI7:
 101              		.cfi_def_cfa_register 7
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
 102              		.loc 1 67 19
 103 0004 104B     		ldr	r3, .L8
 104 0006 1B68     		ldr	r3, [r3]
 105              		.loc 1 67 28
 106 0008 03F08003 		and	r3, r3, #128
 107              		.loc 1 67 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 4


 108 000c 002B     		cmp	r3, #0
 109 000e 05D0     		beq	.L5
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* write the FMC unlock key */
  69:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
 110              		.loc 1 69 9
 111 0010 0E4B     		ldr	r3, .L8+4
 112              		.loc 1 69 18
 113 0012 0F4A     		ldr	r2, .L8+8
 114 0014 1A60     		str	r2, [r3]
  70:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
 115              		.loc 1 70 9
 116 0016 0D4B     		ldr	r3, .L8+4
 117              		.loc 1 70 18
 118 0018 0E4A     		ldr	r2, .L8+12
 119 001a 1A60     		str	r2, [r3]
 120              	.L5:
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 121              		.loc 1 73 25
 122 001c 0E4B     		ldr	r3, .L8+16
 123 001e 1B88     		ldrh	r3, [r3]
 124              		.loc 1 73 7
 125 0020 B3F5007F 		cmp	r3, #512
 126 0024 0BD9     		bls	.L7
  74:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* write the FMC unlock key */
  75:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(RESET != (FMC_CTL1 & FMC_CTL1_LK)){
 127              		.loc 1 75 22
 128 0026 0D4B     		ldr	r3, .L8+20
 129 0028 1B68     		ldr	r3, [r3]
 130              		.loc 1 75 31
 131 002a 03F08003 		and	r3, r3, #128
 132              		.loc 1 75 11
 133 002e 002B     		cmp	r3, #0
 134 0030 05D0     		beq	.L7
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY0;
 135              		.loc 1 76 13
 136 0032 0B4B     		ldr	r3, .L8+24
 137              		.loc 1 76 22
 138 0034 064A     		ldr	r2, .L8+8
 139 0036 1A60     		str	r2, [r3]
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_KEY1 = UNLOCK_KEY1;
 140              		.loc 1 77 13
 141 0038 094B     		ldr	r3, .L8+24
 142              		.loc 1 77 22
 143 003a 064A     		ldr	r2, .L8+12
 144 003c 1A60     		str	r2, [r3]
 145              	.L7:
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
  79:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
  80:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 146              		.loc 1 80 1
 147 003e 00BF     		nop
 148 0040 BD46     		mov	sp, r7
 149              	.LCFI8:
 150              		.cfi_def_cfa_register 13
 151              		@ sp needed
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 5


 152 0042 80BC     		pop	{r7}
 153              	.LCFI9:
 154              		.cfi_restore 7
 155              		.cfi_def_cfa_offset 0
 156 0044 7047     		bx	lr
 157              	.L9:
 158 0046 00BF     		.align	2
 159              	.L8:
 160 0048 10200240 		.word	1073881104
 161 004c 04200240 		.word	1073881092
 162 0050 23016745 		.word	1164378403
 163 0054 AB89EFCD 		.word	-839939669
 164 0058 E0F7FF1F 		.word	536868832
 165 005c 50200240 		.word	1073881168
 166 0060 44200240 		.word	1073881156
 167              		.cfi_endproc
 168              	.LFE57:
 170              		.section	.text.fmc_bank0_unlock,"ax",%progbits
 171              		.align	1
 172              		.global	fmc_bank0_unlock
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	fmc_bank0_unlock:
 178              	.LFB58:
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      unlock the FMC bank0 operation 
  84:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 this function can be used for all GD32F10x devices.
  85:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 for GD32F10x_MD and GD32F10x_HD, this function unlocks bank0.
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 for GD32F10x_XD and GD32F10x_CL with flash no more than 512KB, it is equivalent to 
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
  89:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
  90:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_bank0_unlock(void)
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 179              		.loc 1 92 1
 180              		.cfi_startproc
 181              		@ args = 0, pretend = 0, frame = 0
 182              		@ frame_needed = 1, uses_anonymous_args = 0
 183              		@ link register save eliminated.
 184 0000 80B4     		push	{r7}
 185              	.LCFI10:
 186              		.cfi_def_cfa_offset 4
 187              		.cfi_offset 7, -4
 188 0002 00AF     		add	r7, sp, #0
 189              	.LCFI11:
 190              		.cfi_def_cfa_register 7
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if((RESET != (FMC_CTL0 & FMC_CTL0_LK))){
 191              		.loc 1 93 19
 192 0004 074B     		ldr	r3, .L13
 193 0006 1B68     		ldr	r3, [r3]
 194              		.loc 1 93 28
 195 0008 03F08003 		and	r3, r3, #128
 196              		.loc 1 93 7
 197 000c 002B     		cmp	r3, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 6


 198 000e 05D0     		beq	.L12
  94:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* write the FMC unlock key */
  95:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY0;
 199              		.loc 1 95 9
 200 0010 054B     		ldr	r3, .L13+4
 201              		.loc 1 95 18
 202 0012 064A     		ldr	r2, .L13+8
 203 0014 1A60     		str	r2, [r3]
  96:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_KEY0 = UNLOCK_KEY1;
 204              		.loc 1 96 9
 205 0016 044B     		ldr	r3, .L13+4
 206              		.loc 1 96 18
 207 0018 054A     		ldr	r2, .L13+12
 208 001a 1A60     		str	r2, [r3]
 209              	.L12:
  97:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
  98:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 210              		.loc 1 98 1
 211 001c 00BF     		nop
 212 001e BD46     		mov	sp, r7
 213              	.LCFI12:
 214              		.cfi_def_cfa_register 13
 215              		@ sp needed
 216 0020 80BC     		pop	{r7}
 217              	.LCFI13:
 218              		.cfi_restore 7
 219              		.cfi_def_cfa_offset 0
 220 0022 7047     		bx	lr
 221              	.L14:
 222              		.align	2
 223              	.L13:
 224 0024 10200240 		.word	1073881104
 225 0028 04200240 		.word	1073881092
 226 002c 23016745 		.word	1164378403
 227 0030 AB89EFCD 		.word	-839939669
 228              		.cfi_endproc
 229              	.LFE58:
 231              		.section	.text.fmc_bank1_unlock,"ax",%progbits
 232              		.align	1
 233              		.global	fmc_bank1_unlock
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	fmc_bank1_unlock:
 239              	.LFB59:
  99:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      unlock the FMC bank1 operation 
 102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 this function can be used for GD32F10x_XD and GD32F10x_CL with flash more than 512K
 103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_bank1_unlock(void)
 108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 240              		.loc 1 108 1
 241              		.cfi_startproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 7


 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 1, uses_anonymous_args = 0
 244              		@ link register save eliminated.
 245 0000 80B4     		push	{r7}
 246              	.LCFI14:
 247              		.cfi_def_cfa_offset 4
 248              		.cfi_offset 7, -4
 249 0002 00AF     		add	r7, sp, #0
 250              	.LCFI15:
 251              		.cfi_def_cfa_register 7
 109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if((RESET != (FMC_CTL1 & FMC_CTL1_LK))){
 252              		.loc 1 109 19
 253 0004 074B     		ldr	r3, .L18
 254 0006 1B68     		ldr	r3, [r3]
 255              		.loc 1 109 28
 256 0008 03F08003 		and	r3, r3, #128
 257              		.loc 1 109 7
 258 000c 002B     		cmp	r3, #0
 259 000e 05D0     		beq	.L17
 110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* write the FMC unlock key */
 111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY0;
 260              		.loc 1 111 9
 261 0010 054B     		ldr	r3, .L18+4
 262              		.loc 1 111 18
 263 0012 064A     		ldr	r2, .L18+8
 264 0014 1A60     		str	r2, [r3]
 112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_KEY1 = UNLOCK_KEY1;
 265              		.loc 1 112 9
 266 0016 044B     		ldr	r3, .L18+4
 267              		.loc 1 112 18
 268 0018 054A     		ldr	r2, .L18+12
 269 001a 1A60     		str	r2, [r3]
 270              	.L17:
 113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 271              		.loc 1 114 1
 272 001c 00BF     		nop
 273 001e BD46     		mov	sp, r7
 274              	.LCFI16:
 275              		.cfi_def_cfa_register 13
 276              		@ sp needed
 277 0020 80BC     		pop	{r7}
 278              	.LCFI17:
 279              		.cfi_restore 7
 280              		.cfi_def_cfa_offset 0
 281 0022 7047     		bx	lr
 282              	.L19:
 283              		.align	2
 284              	.L18:
 285 0024 50200240 		.word	1073881168
 286 0028 44200240 		.word	1073881156
 287 002c 23016745 		.word	1164378403
 288 0030 AB89EFCD 		.word	-839939669
 289              		.cfi_endproc
 290              	.LFE59:
 292              		.section	.text.fmc_lock,"ax",%progbits
 293              		.align	1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 8


 294              		.global	fmc_lock
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	fmc_lock:
 300              	.LFB60:
 115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      lock the main FMC operation
 118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_lock(void)
 123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 301              		.loc 1 123 1
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 1, uses_anonymous_args = 0
 305              		@ link register save eliminated.
 306 0000 80B4     		push	{r7}
 307              	.LCFI18:
 308              		.cfi_def_cfa_offset 4
 309              		.cfi_offset 7, -4
 310 0002 00AF     		add	r7, sp, #0
 311              	.LCFI19:
 312              		.cfi_def_cfa_register 7
 124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* set the LK bit */
 125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 313              		.loc 1 125 5
 314 0004 0A4B     		ldr	r3, .L23
 315 0006 1B68     		ldr	r3, [r3]
 316 0008 094A     		ldr	r2, .L23
 317              		.loc 1 125 14
 318 000a 43F08003 		orr	r3, r3, #128
 319 000e 1360     		str	r3, [r2]
 126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 320              		.loc 1 127 25
 321 0010 084B     		ldr	r3, .L23+4
 322 0012 1B88     		ldrh	r3, [r3]
 323              		.loc 1 127 7
 324 0014 B3F5007F 		cmp	r3, #512
 325 0018 05D9     		bls	.L22
 128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* set the LK bit */
 129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_LK;
 326              		.loc 1 129 9
 327 001a 074B     		ldr	r3, .L23+8
 328 001c 1B68     		ldr	r3, [r3]
 329 001e 064A     		ldr	r2, .L23+8
 330              		.loc 1 129 18
 331 0020 43F08003 		orr	r3, r3, #128
 332 0024 1360     		str	r3, [r2]
 333              	.L22:
 130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 334              		.loc 1 131 1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 9


 335 0026 00BF     		nop
 336 0028 BD46     		mov	sp, r7
 337              	.LCFI20:
 338              		.cfi_def_cfa_register 13
 339              		@ sp needed
 340 002a 80BC     		pop	{r7}
 341              	.LCFI21:
 342              		.cfi_restore 7
 343              		.cfi_def_cfa_offset 0
 344 002c 7047     		bx	lr
 345              	.L24:
 346 002e 00BF     		.align	2
 347              	.L23:
 348 0030 10200240 		.word	1073881104
 349 0034 E0F7FF1F 		.word	536868832
 350 0038 50200240 		.word	1073881168
 351              		.cfi_endproc
 352              	.LFE60:
 354              		.section	.text.fmc_bank0_lock,"ax",%progbits
 355              		.align	1
 356              		.global	fmc_bank0_lock
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	fmc_bank0_lock:
 362              	.LFB61:
 132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      lock the FMC bank0 operation
 135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 this function can be used for all GD32F10X devices.
 136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 for GD32F10x_MD and GD32F10x_HD, this function unlocks bank0.
 137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 for GD32F10x_XD and GD32F10x_CL with flash no more than 512KB, it is equivalent to 
 138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_bank0_lock(void)
 143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 363              		.loc 1 143 1
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 1, uses_anonymous_args = 0
 367              		@ link register save eliminated.
 368 0000 80B4     		push	{r7}
 369              	.LCFI22:
 370              		.cfi_def_cfa_offset 4
 371              		.cfi_offset 7, -4
 372 0002 00AF     		add	r7, sp, #0
 373              	.LCFI23:
 374              		.cfi_def_cfa_register 7
 144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* set the LK bit*/
 145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_CTL0 |= FMC_CTL0_LK;
 375              		.loc 1 145 5
 376 0004 044B     		ldr	r3, .L26
 377 0006 1B68     		ldr	r3, [r3]
 378 0008 034A     		ldr	r2, .L26
 379              		.loc 1 145 14
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 10


 380 000a 43F08003 		orr	r3, r3, #128
 381 000e 1360     		str	r3, [r2]
 146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 382              		.loc 1 146 1
 383 0010 00BF     		nop
 384 0012 BD46     		mov	sp, r7
 385              	.LCFI24:
 386              		.cfi_def_cfa_register 13
 387              		@ sp needed
 388 0014 80BC     		pop	{r7}
 389              	.LCFI25:
 390              		.cfi_restore 7
 391              		.cfi_def_cfa_offset 0
 392 0016 7047     		bx	lr
 393              	.L27:
 394              		.align	2
 395              	.L26:
 396 0018 10200240 		.word	1073881104
 397              		.cfi_endproc
 398              	.LFE61:
 400              		.section	.text.fmc_bank1_lock,"ax",%progbits
 401              		.align	1
 402              		.global	fmc_bank1_lock
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 407              	fmc_bank1_lock:
 408              	.LFB62:
 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      lock the FMC bank1 operation
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 this function can be used for GD32F10x_XD and GD32F10x_CL with flash more than 512K
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 153:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 154:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 155:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_bank1_lock(void)
 156:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 409              		.loc 1 156 1
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 1, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 414 0000 80B4     		push	{r7}
 415              	.LCFI26:
 416              		.cfi_def_cfa_offset 4
 417              		.cfi_offset 7, -4
 418 0002 00AF     		add	r7, sp, #0
 419              	.LCFI27:
 420              		.cfi_def_cfa_register 7
 157:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* set the LK bit*/
 158:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_CTL1 |= FMC_CTL1_LK;
 421              		.loc 1 158 5
 422 0004 044B     		ldr	r3, .L29
 423 0006 1B68     		ldr	r3, [r3]
 424 0008 034A     		ldr	r2, .L29
 425              		.loc 1 158 14
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 11


 426 000a 43F08003 		orr	r3, r3, #128
 427 000e 1360     		str	r3, [r2]
 159:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 428              		.loc 1 159 1
 429 0010 00BF     		nop
 430 0012 BD46     		mov	sp, r7
 431              	.LCFI28:
 432              		.cfi_def_cfa_register 13
 433              		@ sp needed
 434 0014 80BC     		pop	{r7}
 435              	.LCFI29:
 436              		.cfi_restore 7
 437              		.cfi_def_cfa_offset 0
 438 0016 7047     		bx	lr
 439              	.L30:
 440              		.align	2
 441              	.L29:
 442 0018 50200240 		.word	1073881168
 443              		.cfi_endproc
 444              	.LFE62:
 446              		.section	.text.fmc_page_erase,"ax",%progbits
 447              		.align	1
 448              		.global	fmc_page_erase
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 453              	fmc_page_erase:
 454              	.LFB63:
 160:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 161:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 162:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      erase page
 163:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  page_address: the page address to be erased.
 164:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 165:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 166:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 167:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_page_erase(uint32_t page_address)
 168:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 455              		.loc 1 168 1
 456              		.cfi_startproc
 457              		@ args = 0, pretend = 0, frame = 16
 458              		@ frame_needed = 1, uses_anonymous_args = 0
 459 0000 80B5     		push	{r7, lr}
 460              	.LCFI30:
 461              		.cfi_def_cfa_offset 8
 462              		.cfi_offset 7, -8
 463              		.cfi_offset 14, -4
 464 0002 84B0     		sub	sp, sp, #16
 465              	.LCFI31:
 466              		.cfi_def_cfa_offset 24
 467 0004 00AF     		add	r7, sp, #0
 468              	.LCFI32:
 469              		.cfi_def_cfa_register 7
 470 0006 7860     		str	r0, [r7, #4]
 169:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state;
 170:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 171:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 471              		.loc 1 171 25
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 12


 472 0008 424B     		ldr	r3, .L37
 473 000a 1B88     		ldrh	r3, [r3]
 474              		.loc 1 171 7
 475 000c B3F5007F 		cmp	r3, #512
 476 0010 56D9     		bls	.L32
 172:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > page_address){
 477              		.loc 1 172 11
 478 0012 7B68     		ldr	r3, [r7, #4]
 479 0014 404A     		ldr	r2, .L37+4
 480 0016 9342     		cmp	r3, r2
 481 0018 24D2     		bcs	.L33
 173:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 482              		.loc 1 173 25
 483 001a 4FF47020 		mov	r0, #983040
 484 001e FFF7FEFF 		bl	fmc_bank0_ready_wait
 485 0022 0346     		mov	r3, r0
 486 0024 FB73     		strb	r3, [r7, #15]
 174:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 175:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 487              		.loc 1 175 15
 488 0026 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 489 0028 002B     		cmp	r3, #0
 490 002a 6DD1     		bne	.L34
 176:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PER;
 491              		.loc 1 176 17
 492 002c 3B4B     		ldr	r3, .L37+8
 493 002e 1B68     		ldr	r3, [r3]
 494 0030 3A4A     		ldr	r2, .L37+8
 495              		.loc 1 176 26
 496 0032 43F00203 		orr	r3, r3, #2
 497 0036 1360     		str	r3, [r2]
 177:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_ADDR0 = page_address;
 498              		.loc 1 177 17
 499 0038 394A     		ldr	r2, .L37+12
 500              		.loc 1 177 27
 501 003a 7B68     		ldr	r3, [r7, #4]
 502 003c 1360     		str	r3, [r2]
 178:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_START;
 503              		.loc 1 178 17
 504 003e 374B     		ldr	r3, .L37+8
 505 0040 1B68     		ldr	r3, [r3]
 506 0042 364A     		ldr	r2, .L37+8
 507              		.loc 1 178 26
 508 0044 43F04003 		orr	r3, r3, #64
 509 0048 1360     		str	r3, [r2]
 179:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 180:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 510              		.loc 1 180 29
 511 004a 4FF47020 		mov	r0, #983040
 512 004e FFF7FEFF 		bl	fmc_bank0_ready_wait
 513 0052 0346     		mov	r3, r0
 514 0054 FB73     		strb	r3, [r7, #15]
 181:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the PER bit */
 182:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PER;
 515              		.loc 1 182 17
 516 0056 314B     		ldr	r3, .L37+8
 517 0058 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 13


 518 005a 304A     		ldr	r2, .L37+8
 519              		.loc 1 182 26
 520 005c 23F00203 		bic	r3, r3, #2
 521 0060 1360     		str	r3, [r2]
 522 0062 51E0     		b	.L34
 523              	.L33:
 183:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 184:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }else{
 185:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 186:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 524              		.loc 1 186 25
 525 0064 4FF47020 		mov	r0, #983040
 526 0068 FFF7FEFF 		bl	fmc_bank1_ready_wait
 527 006c 0346     		mov	r3, r0
 528 006e FB73     		strb	r3, [r7, #15]
 187:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* if the last operation is completed, start page erase */
 188:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 529              		.loc 1 188 15
 530 0070 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 531 0072 002B     		cmp	r3, #0
 532 0074 48D1     		bne	.L34
 189:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PER;
 533              		.loc 1 189 17
 534 0076 2B4B     		ldr	r3, .L37+16
 535 0078 1B68     		ldr	r3, [r3]
 536 007a 2A4A     		ldr	r2, .L37+16
 537              		.loc 1 189 26
 538 007c 43F00203 		orr	r3, r3, #2
 539 0080 1360     		str	r3, [r2]
 190:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_ADDR1 = page_address;
 540              		.loc 1 190 17
 541 0082 294A     		ldr	r2, .L37+20
 542              		.loc 1 190 27
 543 0084 7B68     		ldr	r3, [r7, #4]
 544 0086 1360     		str	r3, [r2]
 191:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 if(FMC_OBSTAT & FMC_OBSTAT_SPC){
 545              		.loc 1 191 20
 546 0088 284B     		ldr	r3, .L37+24
 547 008a 1B68     		ldr	r3, [r3]
 548              		.loc 1 191 31
 549 008c 03F00203 		and	r3, r3, #2
 550              		.loc 1 191 19
 551 0090 002B     		cmp	r3, #0
 552 0092 02D0     		beq	.L35
 192:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                     FMC_ADDR0 = page_address;
 553              		.loc 1 192 21
 554 0094 224A     		ldr	r2, .L37+12
 555              		.loc 1 192 31
 556 0096 7B68     		ldr	r3, [r7, #4]
 557 0098 1360     		str	r3, [r2]
 558              	.L35:
 193:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 }
 194:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_START;
 559              		.loc 1 194 17
 560 009a 224B     		ldr	r3, .L37+16
 561 009c 1B68     		ldr	r3, [r3]
 562 009e 214A     		ldr	r2, .L37+16
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 14


 563              		.loc 1 194 26
 564 00a0 43F04003 		orr	r3, r3, #64
 565 00a4 1360     		str	r3, [r2]
 195:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 196:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 566              		.loc 1 196 29
 567 00a6 4FF47020 		mov	r0, #983040
 568 00aa FFF7FEFF 		bl	fmc_bank1_ready_wait
 569 00ae 0346     		mov	r3, r0
 570 00b0 FB73     		strb	r3, [r7, #15]
 197:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the PER bit */
 198:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PER;
 571              		.loc 1 198 17
 572 00b2 1C4B     		ldr	r3, .L37+16
 573 00b4 1B68     		ldr	r3, [r3]
 574 00b6 1B4A     		ldr	r2, .L37+16
 575              		.loc 1 198 26
 576 00b8 23F00203 		bic	r3, r3, #2
 577 00bc 1360     		str	r3, [r2]
 578 00be 23E0     		b	.L34
 579              	.L32:
 199:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 200:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 201:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 202:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 580              		.loc 1 202 21
 581 00c0 4FF47020 		mov	r0, #983040
 582 00c4 FFF7FEFF 		bl	fmc_bank0_ready_wait
 583 00c8 0346     		mov	r3, r0
 584 00ca FB73     		strb	r3, [r7, #15]
 203:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* if the last operation is completed, start page erase */
 204:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 585              		.loc 1 204 11
 586 00cc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 587 00ce 002B     		cmp	r3, #0
 588 00d0 1AD1     		bne	.L34
 205:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PER;
 589              		.loc 1 205 13
 590 00d2 124B     		ldr	r3, .L37+8
 591 00d4 1B68     		ldr	r3, [r3]
 592 00d6 114A     		ldr	r2, .L37+8
 593              		.loc 1 205 22
 594 00d8 43F00203 		orr	r3, r3, #2
 595 00dc 1360     		str	r3, [r2]
 206:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_ADDR0 = page_address;
 596              		.loc 1 206 13
 597 00de 104A     		ldr	r2, .L37+12
 598              		.loc 1 206 23
 599 00e0 7B68     		ldr	r3, [r7, #4]
 600 00e2 1360     		str	r3, [r2]
 207:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 601              		.loc 1 207 13
 602 00e4 0D4B     		ldr	r3, .L37+8
 603 00e6 1B68     		ldr	r3, [r3]
 604 00e8 0C4A     		ldr	r2, .L37+8
 605              		.loc 1 207 22
 606 00ea 43F04003 		orr	r3, r3, #64
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 15


 607 00ee 1360     		str	r3, [r2]
 208:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 209:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 608              		.loc 1 209 25
 609 00f0 4FF47020 		mov	r0, #983040
 610 00f4 FFF7FEFF 		bl	fmc_bank0_ready_wait
 611 00f8 0346     		mov	r3, r0
 612 00fa FB73     		strb	r3, [r7, #15]
 210:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the PER bit */
 211:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PER;
 613              		.loc 1 211 13
 614 00fc 074B     		ldr	r3, .L37+8
 615 00fe 1B68     		ldr	r3, [r3]
 616 0100 064A     		ldr	r2, .L37+8
 617              		.loc 1 211 22
 618 0102 23F00203 		bic	r3, r3, #2
 619 0106 1360     		str	r3, [r2]
 620              	.L34:
 212:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 213:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 214:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 215:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 621              		.loc 1 215 12
 622 0108 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 216:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 623              		.loc 1 216 1
 624 010a 1846     		mov	r0, r3
 625 010c 1037     		adds	r7, r7, #16
 626              	.LCFI33:
 627              		.cfi_def_cfa_offset 8
 628 010e BD46     		mov	sp, r7
 629              	.LCFI34:
 630              		.cfi_def_cfa_register 13
 631              		@ sp needed
 632 0110 80BD     		pop	{r7, pc}
 633              	.L38:
 634 0112 00BF     		.align	2
 635              	.L37:
 636 0114 E0F7FF1F 		.word	536868832
 637 0118 FFFF0708 		.word	134742015
 638 011c 10200240 		.word	1073881104
 639 0120 14200240 		.word	1073881108
 640 0124 50200240 		.word	1073881168
 641 0128 54200240 		.word	1073881172
 642 012c 1C200240 		.word	1073881116
 643              		.cfi_endproc
 644              	.LFE63:
 646              		.section	.text.fmc_mass_erase,"ax",%progbits
 647              		.align	1
 648              		.global	fmc_mass_erase
 649              		.syntax unified
 650              		.thumb
 651              		.thumb_func
 653              	fmc_mass_erase:
 654              	.LFB64:
 217:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 218:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 16


 219:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      erase whole chip
 220:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 221:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 222:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 223:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 224:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_mass_erase(void)
 225:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 655              		.loc 1 225 1
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 8
 658              		@ frame_needed = 1, uses_anonymous_args = 0
 659 0000 80B5     		push	{r7, lr}
 660              	.LCFI35:
 661              		.cfi_def_cfa_offset 8
 662              		.cfi_offset 7, -8
 663              		.cfi_offset 14, -4
 664 0002 82B0     		sub	sp, sp, #8
 665              	.LCFI36:
 666              		.cfi_def_cfa_offset 16
 667 0004 00AF     		add	r7, sp, #0
 668              	.LCFI37:
 669              		.cfi_def_cfa_register 7
 226:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state;
 227:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 670              		.loc 1 227 25
 671 0006 374B     		ldr	r3, .L44
 672 0008 1B88     		ldrh	r3, [r3]
 673              		.loc 1 227 7
 674 000a B3F5007F 		cmp	r3, #512
 675 000e 42D9     		bls	.L40
 228:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 229:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 676              		.loc 1 229 21
 677 0010 4FF47020 		mov	r0, #983040
 678 0014 FFF7FEFF 		bl	fmc_bank0_ready_wait
 679 0018 0346     		mov	r3, r0
 680 001a FB71     		strb	r3, [r7, #7]
 230:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 681              		.loc 1 230 11
 682 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 683 001e 002B     		cmp	r3, #0
 684 0020 17D1     		bne	.L41
 231:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* start whole chip erase */
 232:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 685              		.loc 1 232 13
 686 0022 314B     		ldr	r3, .L44+4
 687 0024 1B68     		ldr	r3, [r3]
 688 0026 304A     		ldr	r2, .L44+4
 689              		.loc 1 232 22
 690 0028 43F00403 		orr	r3, r3, #4
 691 002c 1360     		str	r3, [r2]
 233:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;
 692              		.loc 1 233 13
 693 002e 2E4B     		ldr	r3, .L44+4
 694 0030 1B68     		ldr	r3, [r3]
 695 0032 2D4A     		ldr	r2, .L44+4
 696              		.loc 1 233 22
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 17


 697 0034 43F04003 		orr	r3, r3, #64
 698 0038 1360     		str	r3, [r2]
 234:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 235:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 699              		.loc 1 235 25
 700 003a 4FF47020 		mov	r0, #983040
 701 003e FFF7FEFF 		bl	fmc_bank0_ready_wait
 702 0042 0346     		mov	r3, r0
 703 0044 FB71     		strb	r3, [r7, #7]
 236:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the MER bit */
 237:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 704              		.loc 1 237 13
 705 0046 284B     		ldr	r3, .L44+4
 706 0048 1B68     		ldr	r3, [r3]
 707 004a 274A     		ldr	r2, .L44+4
 708              		.loc 1 237 22
 709 004c 23F00403 		bic	r3, r3, #4
 710 0050 1360     		str	r3, [r2]
 711              	.L41:
 238:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 239:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 712              		.loc 1 239 21
 713 0052 4FF47020 		mov	r0, #983040
 714 0056 FFF7FEFF 		bl	fmc_bank1_ready_wait
 715 005a 0346     		mov	r3, r0
 716 005c FB71     		strb	r3, [r7, #7]
 240:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 717              		.loc 1 240 11
 718 005e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 719 0060 002B     		cmp	r3, #0
 720 0062 39D1     		bne	.L42
 241:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* start whole chip erase */
 242:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_MER;
 721              		.loc 1 242 13
 722 0064 214B     		ldr	r3, .L44+8
 723 0066 1B68     		ldr	r3, [r3]
 724 0068 204A     		ldr	r2, .L44+8
 725              		.loc 1 242 22
 726 006a 43F00403 		orr	r3, r3, #4
 727 006e 1360     		str	r3, [r2]
 243:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL1 |= FMC_CTL1_START;
 728              		.loc 1 243 13
 729 0070 1E4B     		ldr	r3, .L44+8
 730 0072 1B68     		ldr	r3, [r3]
 731 0074 1D4A     		ldr	r2, .L44+8
 732              		.loc 1 243 22
 733 0076 43F04003 		orr	r3, r3, #64
 734 007a 1360     		str	r3, [r2]
 244:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 245:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 735              		.loc 1 245 25
 736 007c 4FF47020 		mov	r0, #983040
 737 0080 FFF7FEFF 		bl	fmc_bank1_ready_wait
 738 0084 0346     		mov	r3, r0
 739 0086 FB71     		strb	r3, [r7, #7]
 246:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the MER bit */
 247:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL1 &= ~FMC_CTL1_MER;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 18


 740              		.loc 1 247 13
 741 0088 184B     		ldr	r3, .L44+8
 742 008a 1B68     		ldr	r3, [r3]
 743 008c 174A     		ldr	r2, .L44+8
 744              		.loc 1 247 22
 745 008e 23F00403 		bic	r3, r3, #4
 746 0092 1360     		str	r3, [r2]
 747 0094 20E0     		b	.L42
 748              	.L40:
 248:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 249:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 250:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 749              		.loc 1 250 21
 750 0096 4FF47020 		mov	r0, #983040
 751 009a FFF7FEFF 		bl	fmc_bank0_ready_wait
 752 009e 0346     		mov	r3, r0
 753 00a0 FB71     		strb	r3, [r7, #7]
 251:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 252:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 754              		.loc 1 252 11
 755 00a2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 756 00a4 002B     		cmp	r3, #0
 757 00a6 17D1     		bne	.L42
 253:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* start whole chip erase */
 254:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_MER;
 758              		.loc 1 254 13
 759 00a8 0F4B     		ldr	r3, .L44+4
 760 00aa 1B68     		ldr	r3, [r3]
 761 00ac 0E4A     		ldr	r2, .L44+4
 762              		.loc 1 254 22
 763 00ae 43F00403 		orr	r3, r3, #4
 764 00b2 1360     		str	r3, [r2]
 255:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_START;    
 765              		.loc 1 255 13
 766 00b4 0C4B     		ldr	r3, .L44+4
 767 00b6 1B68     		ldr	r3, [r3]
 768 00b8 0B4A     		ldr	r2, .L44+4
 769              		.loc 1 255 22
 770 00ba 43F04003 		orr	r3, r3, #64
 771 00be 1360     		str	r3, [r2]
 256:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 257:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 772              		.loc 1 257 25
 773 00c0 4FF47020 		mov	r0, #983040
 774 00c4 FFF7FEFF 		bl	fmc_bank0_ready_wait
 775 00c8 0346     		mov	r3, r0
 776 00ca FB71     		strb	r3, [r7, #7]
 258:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the MER bit */
 259:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_MER;
 777              		.loc 1 259 13
 778 00cc 064B     		ldr	r3, .L44+4
 779 00ce 1B68     		ldr	r3, [r3]
 780 00d0 054A     		ldr	r2, .L44+4
 781              		.loc 1 259 22
 782 00d2 23F00403 		bic	r3, r3, #4
 783 00d6 1360     		str	r3, [r2]
 784              	.L42:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 19


 260:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 261:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 262:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state  */
 263:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 785              		.loc 1 263 12
 786 00d8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 264:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 787              		.loc 1 264 1
 788 00da 1846     		mov	r0, r3
 789 00dc 0837     		adds	r7, r7, #8
 790              	.LCFI38:
 791              		.cfi_def_cfa_offset 8
 792 00de BD46     		mov	sp, r7
 793              	.LCFI39:
 794              		.cfi_def_cfa_register 13
 795              		@ sp needed
 796 00e0 80BD     		pop	{r7, pc}
 797              	.L45:
 798 00e2 00BF     		.align	2
 799              	.L44:
 800 00e4 E0F7FF1F 		.word	536868832
 801 00e8 10200240 		.word	1073881104
 802 00ec 50200240 		.word	1073881168
 803              		.cfi_endproc
 804              	.LFE64:
 806              		.section	.text.fmc_bank0_erase,"ax",%progbits
 807              		.align	1
 808              		.global	fmc_bank0_erase
 809              		.syntax unified
 810              		.thumb
 811              		.thumb_func
 813              	fmc_bank0_erase:
 814              	.LFB65:
 265:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 266:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 267:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      erase bank0
 268:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 269:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 270:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 271:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 272:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_bank0_erase(void)
 273:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 815              		.loc 1 273 1
 816              		.cfi_startproc
 817              		@ args = 0, pretend = 0, frame = 8
 818              		@ frame_needed = 1, uses_anonymous_args = 0
 819 0000 80B5     		push	{r7, lr}
 820              	.LCFI40:
 821              		.cfi_def_cfa_offset 8
 822              		.cfi_offset 7, -8
 823              		.cfi_offset 14, -4
 824 0002 82B0     		sub	sp, sp, #8
 825              	.LCFI41:
 826              		.cfi_def_cfa_offset 16
 827 0004 00AF     		add	r7, sp, #0
 828              	.LCFI42:
 829              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 20


 274:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 830              		.loc 1 274 20
 831 0006 0023     		movs	r3, #0
 832 0008 FB71     		strb	r3, [r7, #7]
 275:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* wait for the FMC ready */
 276:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 833              		.loc 1 276 17
 834 000a 4FF47020 		mov	r0, #983040
 835 000e FFF7FEFF 		bl	fmc_bank0_ready_wait
 836 0012 0346     		mov	r3, r0
 837 0014 FB71     		strb	r3, [r7, #7]
 277:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 278:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 838              		.loc 1 278 7
 839 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 840 0018 002B     		cmp	r3, #0
 841 001a 17D1     		bne	.L47
 279:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* start FMC bank0 erase */
 280:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_MER;
 842              		.loc 1 280 9
 843 001c 0E4B     		ldr	r3, .L49
 844 001e 1B68     		ldr	r3, [r3]
 845 0020 0D4A     		ldr	r2, .L49
 846              		.loc 1 280 18
 847 0022 43F00403 		orr	r3, r3, #4
 848 0026 1360     		str	r3, [r2]
 281:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 849              		.loc 1 281 9
 850 0028 0B4B     		ldr	r3, .L49
 851 002a 1B68     		ldr	r3, [r3]
 852 002c 0A4A     		ldr	r2, .L49
 853              		.loc 1 281 18
 854 002e 43F04003 		orr	r3, r3, #64
 855 0032 1360     		str	r3, [r2]
 282:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 283:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 856              		.loc 1 283 21
 857 0034 4FF47020 		mov	r0, #983040
 858 0038 FFF7FEFF 		bl	fmc_bank0_ready_wait
 859 003c 0346     		mov	r3, r0
 860 003e FB71     		strb	r3, [r7, #7]
 284:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* reset the MER bit */
 285:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 &= ~FMC_CTL0_MER;
 861              		.loc 1 285 9
 862 0040 054B     		ldr	r3, .L49
 863 0042 1B68     		ldr	r3, [r3]
 864 0044 044A     		ldr	r2, .L49
 865              		.loc 1 285 18
 866 0046 23F00403 		bic	r3, r3, #4
 867 004a 1360     		str	r3, [r2]
 868              	.L47:
 286:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 287:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the fmc state */
 288:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 869              		.loc 1 288 12
 870 004c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 289:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 21


 871              		.loc 1 289 1
 872 004e 1846     		mov	r0, r3
 873 0050 0837     		adds	r7, r7, #8
 874              	.LCFI43:
 875              		.cfi_def_cfa_offset 8
 876 0052 BD46     		mov	sp, r7
 877              	.LCFI44:
 878              		.cfi_def_cfa_register 13
 879              		@ sp needed
 880 0054 80BD     		pop	{r7, pc}
 881              	.L50:
 882 0056 00BF     		.align	2
 883              	.L49:
 884 0058 10200240 		.word	1073881104
 885              		.cfi_endproc
 886              	.LFE65:
 888              		.section	.text.fmc_bank1_erase,"ax",%progbits
 889              		.align	1
 890              		.global	fmc_bank1_erase
 891              		.syntax unified
 892              		.thumb
 893              		.thumb_func
 895              	fmc_bank1_erase:
 896              	.LFB66:
 290:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 291:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 292:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      erase bank1
 293:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 294:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 295:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 296:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 297:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_bank1_erase(void)
 298:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 897              		.loc 1 298 1
 898              		.cfi_startproc
 899              		@ args = 0, pretend = 0, frame = 8
 900              		@ frame_needed = 1, uses_anonymous_args = 0
 901 0000 80B5     		push	{r7, lr}
 902              	.LCFI45:
 903              		.cfi_def_cfa_offset 8
 904              		.cfi_offset 7, -8
 905              		.cfi_offset 14, -4
 906 0002 82B0     		sub	sp, sp, #8
 907              	.LCFI46:
 908              		.cfi_def_cfa_offset 16
 909 0004 00AF     		add	r7, sp, #0
 910              	.LCFI47:
 911              		.cfi_def_cfa_register 7
 299:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 912              		.loc 1 299 20
 913 0006 0023     		movs	r3, #0
 914 0008 FB71     		strb	r3, [r7, #7]
 300:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* wait for the FMC ready */
 301:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 915              		.loc 1 301 17
 916 000a 4FF47020 		mov	r0, #983040
 917 000e FFF7FEFF 		bl	fmc_bank1_ready_wait
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 22


 918 0012 0346     		mov	r3, r0
 919 0014 FB71     		strb	r3, [r7, #7]
 302:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 303:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****    if(FMC_READY == fmc_state){
 920              		.loc 1 303 6
 921 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 922 0018 002B     		cmp	r3, #0
 923 001a 17D1     		bne	.L52
 304:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* start FMC bank1 erase */
 305:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_MER;
 924              		.loc 1 305 9
 925 001c 0E4B     		ldr	r3, .L54
 926 001e 1B68     		ldr	r3, [r3]
 927 0020 0D4A     		ldr	r2, .L54
 928              		.loc 1 305 18
 929 0022 43F00403 		orr	r3, r3, #4
 930 0026 1360     		str	r3, [r2]
 306:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL1 |= FMC_CTL1_START;
 931              		.loc 1 306 9
 932 0028 0B4B     		ldr	r3, .L54
 933 002a 1B68     		ldr	r3, [r3]
 934 002c 0A4A     		ldr	r2, .L54
 935              		.loc 1 306 18
 936 002e 43F04003 		orr	r3, r3, #64
 937 0032 1360     		str	r3, [r2]
 307:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 308:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 938              		.loc 1 308 21
 939 0034 4FF47020 		mov	r0, #983040
 940 0038 FFF7FEFF 		bl	fmc_bank1_ready_wait
 941 003c 0346     		mov	r3, r0
 942 003e FB71     		strb	r3, [r7, #7]
 309:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* reset the MER bit */
 310:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL1 &= ~FMC_CTL1_MER;
 943              		.loc 1 310 9
 944 0040 054B     		ldr	r3, .L54
 945 0042 1B68     		ldr	r3, [r3]
 946 0044 044A     		ldr	r2, .L54
 947              		.loc 1 310 18
 948 0046 23F00403 		bic	r3, r3, #4
 949 004a 1360     		str	r3, [r2]
 950              	.L52:
 311:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 312:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the fmc state */
 313:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 951              		.loc 1 313 12
 952 004c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 314:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 953              		.loc 1 314 1
 954 004e 1846     		mov	r0, r3
 955 0050 0837     		adds	r7, r7, #8
 956              	.LCFI48:
 957              		.cfi_def_cfa_offset 8
 958 0052 BD46     		mov	sp, r7
 959              	.LCFI49:
 960              		.cfi_def_cfa_register 13
 961              		@ sp needed
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 23


 962 0054 80BD     		pop	{r7, pc}
 963              	.L55:
 964 0056 00BF     		.align	2
 965              	.L54:
 966 0058 50200240 		.word	1073881168
 967              		.cfi_endproc
 968              	.LFE66:
 970              		.section	.text.fmc_word_program,"ax",%progbits
 971              		.align	1
 972              		.global	fmc_word_program
 973              		.syntax unified
 974              		.thumb
 975              		.thumb_func
 977              	fmc_word_program:
 978              	.LFB67:
 315:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 316:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 317:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      program a word at the corresponding address
 318:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  address: address to program
 319:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  data: word to program
 320:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 321:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 322:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 323:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_word_program(uint32_t address, uint32_t data)
 324:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 979              		.loc 1 324 1
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 16
 982              		@ frame_needed = 1, uses_anonymous_args = 0
 983 0000 80B5     		push	{r7, lr}
 984              	.LCFI50:
 985              		.cfi_def_cfa_offset 8
 986              		.cfi_offset 7, -8
 987              		.cfi_offset 14, -4
 988 0002 84B0     		sub	sp, sp, #16
 989              	.LCFI51:
 990              		.cfi_def_cfa_offset 24
 991 0004 00AF     		add	r7, sp, #0
 992              	.LCFI52:
 993              		.cfi_def_cfa_register 7
 994 0006 7860     		str	r0, [r7, #4]
 995 0008 3960     		str	r1, [r7]
 325:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 996              		.loc 1 325 20
 997 000a 0023     		movs	r3, #0
 998 000c FB73     		strb	r3, [r7, #15]
 326:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 999              		.loc 1 326 25
 1000 000e 354B     		ldr	r3, .L61
 1001 0010 1B88     		ldrh	r3, [r3]
 1002              		.loc 1 326 7
 1003 0012 B3F5007F 		cmp	r3, #512
 1004 0016 41D9     		bls	.L57
 327:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 1005              		.loc 1 327 11
 1006 0018 7B68     		ldr	r3, [r7, #4]
 1007 001a 334A     		ldr	r2, .L61+4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 24


 1008 001c 9342     		cmp	r3, r2
 1009 001e 1ED2     		bcs	.L58
 328:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1010              		.loc 1 328 25
 1011 0020 4FF47020 		mov	r0, #983040
 1012 0024 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1013 0028 0346     		mov	r3, r0
 1014 002a FB73     		strb	r3, [r7, #15]
 329:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 330:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 1015              		.loc 1 330 15
 1016 002c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1017 002e 002B     		cmp	r3, #0
 1018 0030 52D1     		bne	.L59
 331:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 332:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 1019              		.loc 1 332 17
 1020 0032 2E4B     		ldr	r3, .L61+8
 1021 0034 1B68     		ldr	r3, [r3]
 1022 0036 2D4A     		ldr	r2, .L61+8
 1023              		.loc 1 332 26
 1024 0038 43F00103 		orr	r3, r3, #1
 1025 003c 1360     		str	r3, [r2]
 333:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 REG32(address) = data;
 1026              		.loc 1 333 17
 1027 003e 7B68     		ldr	r3, [r7, #4]
 1028              		.loc 1 333 32
 1029 0040 3A68     		ldr	r2, [r7]
 1030 0042 1A60     		str	r2, [r3]
 334:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 335:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1031              		.loc 1 335 29
 1032 0044 4FF47020 		mov	r0, #983040
 1033 0048 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1034 004c 0346     		mov	r3, r0
 1035 004e FB73     		strb	r3, [r7, #15]
 336:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the PG bit */
 337:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 1036              		.loc 1 337 17
 1037 0050 264B     		ldr	r3, .L61+8
 1038 0052 1B68     		ldr	r3, [r3]
 1039 0054 254A     		ldr	r2, .L61+8
 1040              		.loc 1 337 26
 1041 0056 23F00103 		bic	r3, r3, #1
 1042 005a 1360     		str	r3, [r2]
 1043 005c 3CE0     		b	.L59
 1044              	.L58:
 338:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 339:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }else{
 340:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 1045              		.loc 1 340 25
 1046 005e 4FF47020 		mov	r0, #983040
 1047 0062 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1048 0066 0346     		mov	r3, r0
 1049 0068 FB73     		strb	r3, [r7, #15]
 341:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 342:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 25


 1050              		.loc 1 342 15
 1051 006a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1052 006c 002B     		cmp	r3, #0
 1053 006e 33D1     		bne	.L59
 343:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 344:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 1054              		.loc 1 344 17
 1055 0070 1F4B     		ldr	r3, .L61+12
 1056 0072 1B68     		ldr	r3, [r3]
 1057 0074 1E4A     		ldr	r2, .L61+12
 1058              		.loc 1 344 26
 1059 0076 43F00103 		orr	r3, r3, #1
 1060 007a 1360     		str	r3, [r2]
 345:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 REG32(address) = data;
 1061              		.loc 1 345 17
 1062 007c 7B68     		ldr	r3, [r7, #4]
 1063              		.loc 1 345 32
 1064 007e 3A68     		ldr	r2, [r7]
 1065 0080 1A60     		str	r2, [r3]
 346:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 347:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 1066              		.loc 1 347 29
 1067 0082 4FF47020 		mov	r0, #983040
 1068 0086 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1069 008a 0346     		mov	r3, r0
 1070 008c FB73     		strb	r3, [r7, #15]
 348:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the PG bit */
 349:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 1071              		.loc 1 349 17
 1072 008e 184B     		ldr	r3, .L61+12
 1073 0090 1B68     		ldr	r3, [r3]
 1074 0092 174A     		ldr	r2, .L61+12
 1075              		.loc 1 349 26
 1076 0094 23F00103 		bic	r3, r3, #1
 1077 0098 1360     		str	r3, [r2]
 1078 009a 1DE0     		b	.L59
 1079              	.L57:
 350:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 351:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 352:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 353:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1080              		.loc 1 353 21
 1081 009c 4FF47020 		mov	r0, #983040
 1082 00a0 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1083 00a4 0346     		mov	r3, r0
 1084 00a6 FB73     		strb	r3, [r7, #15]
 354:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 355:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 1085              		.loc 1 355 11
 1086 00a8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1087 00aa 002B     		cmp	r3, #0
 1088 00ac 14D1     		bne	.L59
 356:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* set the PG bit to start program */
 357:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 1089              		.loc 1 357 13
 1090 00ae 0F4B     		ldr	r3, .L61+8
 1091 00b0 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 26


 1092 00b2 0E4A     		ldr	r2, .L61+8
 1093              		.loc 1 357 22
 1094 00b4 43F00103 		orr	r3, r3, #1
 1095 00b8 1360     		str	r3, [r2]
 358:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             REG32(address) = data;
 1096              		.loc 1 358 13
 1097 00ba 7B68     		ldr	r3, [r7, #4]
 1098              		.loc 1 358 28
 1099 00bc 3A68     		ldr	r2, [r7]
 1100 00be 1A60     		str	r2, [r3]
 359:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 360:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1101              		.loc 1 360 25
 1102 00c0 4FF47020 		mov	r0, #983040
 1103 00c4 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1104 00c8 0346     		mov	r3, r0
 1105 00ca FB73     		strb	r3, [r7, #15]
 361:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the PG bit */
 362:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 1106              		.loc 1 362 13
 1107 00cc 074B     		ldr	r3, .L61+8
 1108 00ce 1B68     		ldr	r3, [r3]
 1109 00d0 064A     		ldr	r2, .L61+8
 1110              		.loc 1 362 22
 1111 00d2 23F00103 		bic	r3, r3, #1
 1112 00d6 1360     		str	r3, [r2]
 1113              	.L59:
 363:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         } 
 364:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 365:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 366:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 1114              		.loc 1 366 12
 1115 00d8 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 367:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 1116              		.loc 1 367 1
 1117 00da 1846     		mov	r0, r3
 1118 00dc 1037     		adds	r7, r7, #16
 1119              	.LCFI53:
 1120              		.cfi_def_cfa_offset 8
 1121 00de BD46     		mov	sp, r7
 1122              	.LCFI54:
 1123              		.cfi_def_cfa_register 13
 1124              		@ sp needed
 1125 00e0 80BD     		pop	{r7, pc}
 1126              	.L62:
 1127 00e2 00BF     		.align	2
 1128              	.L61:
 1129 00e4 E0F7FF1F 		.word	536868832
 1130 00e8 FFFF0708 		.word	134742015
 1131 00ec 10200240 		.word	1073881104
 1132 00f0 50200240 		.word	1073881168
 1133              		.cfi_endproc
 1134              	.LFE67:
 1136              		.section	.text.fmc_halfword_program,"ax",%progbits
 1137              		.align	1
 1138              		.global	fmc_halfword_program
 1139              		.syntax unified
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 27


 1140              		.thumb
 1141              		.thumb_func
 1143              	fmc_halfword_program:
 1144              	.LFB68:
 368:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 369:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 370:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      program a half word at the corresponding address
 371:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  address: address to program
 372:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  data: halfword to program
 373:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 374:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 375:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 376:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_halfword_program(uint32_t address, uint16_t data)
 377:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 1145              		.loc 1 377 1
 1146              		.cfi_startproc
 1147              		@ args = 0, pretend = 0, frame = 16
 1148              		@ frame_needed = 1, uses_anonymous_args = 0
 1149 0000 80B5     		push	{r7, lr}
 1150              	.LCFI55:
 1151              		.cfi_def_cfa_offset 8
 1152              		.cfi_offset 7, -8
 1153              		.cfi_offset 14, -4
 1154 0002 84B0     		sub	sp, sp, #16
 1155              	.LCFI56:
 1156              		.cfi_def_cfa_offset 24
 1157 0004 00AF     		add	r7, sp, #0
 1158              	.LCFI57:
 1159              		.cfi_def_cfa_register 7
 1160 0006 7860     		str	r0, [r7, #4]
 1161 0008 0B46     		mov	r3, r1
 1162 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 378:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1163              		.loc 1 378 20
 1164 000c 0023     		movs	r3, #0
 1165 000e FB73     		strb	r3, [r7, #15]
 379:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_BANK0_SIZE < FMC_SIZE){
 1166              		.loc 1 379 25
 1167 0010 344B     		ldr	r3, .L68
 1168 0012 1B88     		ldrh	r3, [r3]
 1169              		.loc 1 379 7
 1170 0014 B3F5007F 		cmp	r3, #512
 1171 0018 41D9     		bls	.L64
 380:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_BANK0_END_ADDRESS > address){
 1172              		.loc 1 380 11
 1173 001a 7B68     		ldr	r3, [r7, #4]
 1174 001c 324A     		ldr	r2, .L68+4
 1175 001e 9342     		cmp	r3, r2
 1176 0020 1ED2     		bcs	.L65
 381:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1177              		.loc 1 381 25
 1178 0022 4FF47020 		mov	r0, #983040
 1179 0026 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1180 002a 0346     		mov	r3, r0
 1181 002c FB73     		strb	r3, [r7, #15]
 382:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 383:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 28


 1182              		.loc 1 383 15
 1183 002e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1184 0030 002B     		cmp	r3, #0
 1185 0032 52D1     		bne	.L66
 384:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 385:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 |= FMC_CTL0_PG;
 1186              		.loc 1 385 17
 1187 0034 2D4B     		ldr	r3, .L68+8
 1188 0036 1B68     		ldr	r3, [r3]
 1189 0038 2C4A     		ldr	r2, .L68+8
 1190              		.loc 1 385 26
 1191 003a 43F00103 		orr	r3, r3, #1
 1192 003e 1360     		str	r3, [r2]
 386:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 REG16(address) = data;
 1193              		.loc 1 386 17
 1194 0040 7B68     		ldr	r3, [r7, #4]
 1195              		.loc 1 386 32
 1196 0042 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1197 0044 1A80     		strh	r2, [r3]	@ movhi
 387:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 388:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1198              		.loc 1 388 29
 1199 0046 4FF47020 		mov	r0, #983040
 1200 004a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1201 004e 0346     		mov	r3, r0
 1202 0050 FB73     		strb	r3, [r7, #15]
 389:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the PG bit */
 390:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_PG;
 1203              		.loc 1 390 17
 1204 0052 264B     		ldr	r3, .L68+8
 1205 0054 1B68     		ldr	r3, [r3]
 1206 0056 254A     		ldr	r2, .L68+8
 1207              		.loc 1 390 26
 1208 0058 23F00103 		bic	r3, r3, #1
 1209 005c 1360     		str	r3, [r2]
 1210 005e 3CE0     		b	.L66
 1211              	.L65:
 391:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 392:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }else{
 393:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT); 
 1212              		.loc 1 393 25
 1213 0060 4FF47020 		mov	r0, #983040
 1214 0064 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1215 0068 0346     		mov	r3, r0
 1216 006a FB73     		strb	r3, [r7, #15]
 394:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 395:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_READY == fmc_state){
 1217              		.loc 1 395 15
 1218 006c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1219 006e 002B     		cmp	r3, #0
 1220 0070 33D1     		bne	.L66
 396:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* set the PG bit to start program */
 397:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL1 |= FMC_CTL1_PG;
 1221              		.loc 1 397 17
 1222 0072 1F4B     		ldr	r3, .L68+12
 1223 0074 1B68     		ldr	r3, [r3]
 1224 0076 1E4A     		ldr	r2, .L68+12
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 29


 1225              		.loc 1 397 26
 1226 0078 43F00103 		orr	r3, r3, #1
 1227 007c 1360     		str	r3, [r2]
 398:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 REG16(address) = data;
 1228              		.loc 1 398 17
 1229 007e 7B68     		ldr	r3, [r7, #4]
 1230              		.loc 1 398 32
 1231 0080 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1232 0082 1A80     		strh	r2, [r3]	@ movhi
 399:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* wait for the FMC ready */
 400:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 fmc_state = fmc_bank1_ready_wait(FMC_TIMEOUT_COUNT);
 1233              		.loc 1 400 29
 1234 0084 4FF47020 		mov	r0, #983040
 1235 0088 FFF7FEFF 		bl	fmc_bank1_ready_wait
 1236 008c 0346     		mov	r3, r0
 1237 008e FB73     		strb	r3, [r7, #15]
 401:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the PG bit */
 402:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL1 &= ~FMC_CTL1_PG;
 1238              		.loc 1 402 17
 1239 0090 174B     		ldr	r3, .L68+12
 1240 0092 1B68     		ldr	r3, [r3]
 1241 0094 164A     		ldr	r2, .L68+12
 1242              		.loc 1 402 26
 1243 0096 23F00103 		bic	r3, r3, #1
 1244 009a 1360     		str	r3, [r2]
 1245 009c 1DE0     		b	.L66
 1246              	.L64:
 403:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 404:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 405:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 406:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1247              		.loc 1 406 21
 1248 009e 4FF47020 		mov	r0, #983040
 1249 00a2 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1250 00a6 0346     		mov	r3, r0
 1251 00a8 FB73     		strb	r3, [r7, #15]
 407:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 408:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 1252              		.loc 1 408 11
 1253 00aa FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1254 00ac 002B     		cmp	r3, #0
 1255 00ae 14D1     		bne	.L66
 409:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* set the PG bit to start program */
 410:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_PG;
 1256              		.loc 1 410 13
 1257 00b0 0E4B     		ldr	r3, .L68+8
 1258 00b2 1B68     		ldr	r3, [r3]
 1259 00b4 0D4A     		ldr	r2, .L68+8
 1260              		.loc 1 410 22
 1261 00b6 43F00103 		orr	r3, r3, #1
 1262 00ba 1360     		str	r3, [r2]
 411:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             REG16(address) = data;
 1263              		.loc 1 411 13
 1264 00bc 7B68     		ldr	r3, [r7, #4]
 1265              		.loc 1 411 28
 1266 00be 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1267 00c0 1A80     		strh	r2, [r3]	@ movhi
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 30


 412:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 413:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1268              		.loc 1 413 25
 1269 00c2 4FF47020 		mov	r0, #983040
 1270 00c6 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1271 00ca 0346     		mov	r3, r0
 1272 00cc FB73     		strb	r3, [r7, #15]
 414:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the PG bit */
 415:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_PG;
 1273              		.loc 1 415 13
 1274 00ce 074B     		ldr	r3, .L68+8
 1275 00d0 1B68     		ldr	r3, [r3]
 1276 00d2 064A     		ldr	r2, .L68+8
 1277              		.loc 1 415 22
 1278 00d4 23F00103 		bic	r3, r3, #1
 1279 00d8 1360     		str	r3, [r2]
 1280              	.L66:
 416:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         } 
 417:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 418:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 419:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 1281              		.loc 1 419 12
 1282 00da FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 420:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 1283              		.loc 1 420 1
 1284 00dc 1846     		mov	r0, r3
 1285 00de 1037     		adds	r7, r7, #16
 1286              	.LCFI58:
 1287              		.cfi_def_cfa_offset 8
 1288 00e0 BD46     		mov	sp, r7
 1289              	.LCFI59:
 1290              		.cfi_def_cfa_register 13
 1291              		@ sp needed
 1292 00e2 80BD     		pop	{r7, pc}
 1293              	.L69:
 1294              		.align	2
 1295              	.L68:
 1296 00e4 E0F7FF1F 		.word	536868832
 1297 00e8 FFFF0708 		.word	134742015
 1298 00ec 10200240 		.word	1073881104
 1299 00f0 50200240 		.word	1073881168
 1300              		.cfi_endproc
 1301              	.LFE68:
 1303              		.section	.text.ob_unlock,"ax",%progbits
 1304              		.align	1
 1305              		.global	ob_unlock
 1306              		.syntax unified
 1307              		.thumb
 1308              		.thumb_func
 1310              	ob_unlock:
 1311              	.LFB69:
 421:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 422:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 423:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      unlock the option byte operation
 424:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 425:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 426:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 31


 427:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 428:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void ob_unlock(void)
 429:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 1312              		.loc 1 429 1
 1313              		.cfi_startproc
 1314              		@ args = 0, pretend = 0, frame = 0
 1315              		@ frame_needed = 1, uses_anonymous_args = 0
 1316              		@ link register save eliminated.
 1317 0000 80B4     		push	{r7}
 1318              	.LCFI60:
 1319              		.cfi_def_cfa_offset 4
 1320              		.cfi_offset 7, -4
 1321 0002 00AF     		add	r7, sp, #0
 1322              	.LCFI61:
 1323              		.cfi_def_cfa_register 7
 430:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(RESET == (FMC_CTL0 & FMC_CTL0_OBWEN)){
 1324              		.loc 1 430 18
 1325 0004 0B4B     		ldr	r3, .L74
 1326 0006 1B68     		ldr	r3, [r3]
 1327              		.loc 1 430 27
 1328 0008 03F40073 		and	r3, r3, #512
 1329              		.loc 1 430 7
 1330 000c 002B     		cmp	r3, #0
 1331 000e 05D1     		bne	.L73
 431:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* write the FMC key */
 432:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY0;
 1332              		.loc 1 432 9
 1333 0010 094B     		ldr	r3, .L74+4
 1334              		.loc 1 432 19
 1335 0012 0A4A     		ldr	r2, .L74+8
 1336 0014 1A60     		str	r2, [r3]
 433:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_OBKEY = UNLOCK_KEY1;
 1337              		.loc 1 433 9
 1338 0016 084B     		ldr	r3, .L74+4
 1339              		.loc 1 433 19
 1340 0018 094A     		ldr	r2, .L74+12
 1341 001a 1A60     		str	r2, [r3]
 1342              	.L73:
 434:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 435:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 436:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* wait until OBWEN bit is set by hardware */
 437:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     while(RESET == (FMC_CTL0 & FMC_CTL0_OBWEN)){
 1343              		.loc 1 437 10
 1344 001c 00BF     		nop
 1345              	.L72:
 1346              		.loc 1 437 21 discriminator 1
 1347 001e 054B     		ldr	r3, .L74
 1348 0020 1B68     		ldr	r3, [r3]
 1349              		.loc 1 437 30 discriminator 1
 1350 0022 03F40073 		and	r3, r3, #512
 1351              		.loc 1 437 17 discriminator 1
 1352 0026 002B     		cmp	r3, #0
 1353 0028 F9D0     		beq	.L72
 438:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 439:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 1354              		.loc 1 439 1
 1355 002a 00BF     		nop
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 32


 1356 002c 00BF     		nop
 1357 002e BD46     		mov	sp, r7
 1358              	.LCFI62:
 1359              		.cfi_def_cfa_register 13
 1360              		@ sp needed
 1361 0030 80BC     		pop	{r7}
 1362              	.LCFI63:
 1363              		.cfi_restore 7
 1364              		.cfi_def_cfa_offset 0
 1365 0032 7047     		bx	lr
 1366              	.L75:
 1367              		.align	2
 1368              	.L74:
 1369 0034 10200240 		.word	1073881104
 1370 0038 08200240 		.word	1073881096
 1371 003c 23016745 		.word	1164378403
 1372 0040 AB89EFCD 		.word	-839939669
 1373              		.cfi_endproc
 1374              	.LFE69:
 1376              		.section	.text.ob_lock,"ax",%progbits
 1377              		.align	1
 1378              		.global	ob_lock
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1383              	ob_lock:
 1384              	.LFB70:
 440:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 441:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 442:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      lock the option byte operation
 443:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 444:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 445:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 446:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 447:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void ob_lock(void)
 448:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 1385              		.loc 1 448 1
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 0
 1388              		@ frame_needed = 1, uses_anonymous_args = 0
 1389              		@ link register save eliminated.
 1390 0000 80B4     		push	{r7}
 1391              	.LCFI64:
 1392              		.cfi_def_cfa_offset 4
 1393              		.cfi_offset 7, -4
 1394 0002 00AF     		add	r7, sp, #0
 1395              	.LCFI65:
 1396              		.cfi_def_cfa_register 7
 449:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* reset the OBWEN bit */
 450:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_CTL0 &= ~FMC_CTL0_OBWEN;
 1397              		.loc 1 450 5
 1398 0004 044B     		ldr	r3, .L77
 1399 0006 1B68     		ldr	r3, [r3]
 1400 0008 034A     		ldr	r2, .L77
 1401              		.loc 1 450 14
 1402 000a 23F40073 		bic	r3, r3, #512
 1403 000e 1360     		str	r3, [r2]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 33


 451:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 1404              		.loc 1 451 1
 1405 0010 00BF     		nop
 1406 0012 BD46     		mov	sp, r7
 1407              	.LCFI66:
 1408              		.cfi_def_cfa_register 13
 1409              		@ sp needed
 1410 0014 80BC     		pop	{r7}
 1411              	.LCFI67:
 1412              		.cfi_restore 7
 1413              		.cfi_def_cfa_offset 0
 1414 0016 7047     		bx	lr
 1415              	.L78:
 1416              		.align	2
 1417              	.L77:
 1418 0018 10200240 		.word	1073881104
 1419              		.cfi_endproc
 1420              	.LFE70:
 1422              		.section	.text.ob_erase,"ax",%progbits
 1423              		.align	1
 1424              		.global	ob_erase
 1425              		.syntax unified
 1426              		.thumb
 1427              		.thumb_func
 1429              	ob_erase:
 1430              	.LFB71:
 452:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 453:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 454:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      erase the FMC option byte
 455:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 unlock the FMC_CTL0 and option byte before calling this function
 456:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 457:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 458:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 459:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 460:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum ob_erase(void)
 461:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 1431              		.loc 1 461 1
 1432              		.cfi_startproc
 1433              		@ args = 0, pretend = 0, frame = 8
 1434              		@ frame_needed = 1, uses_anonymous_args = 0
 1435 0000 80B5     		push	{r7, lr}
 1436              	.LCFI68:
 1437              		.cfi_def_cfa_offset 8
 1438              		.cfi_offset 7, -8
 1439              		.cfi_offset 14, -4
 1440 0002 82B0     		sub	sp, sp, #8
 1441              	.LCFI69:
 1442              		.cfi_def_cfa_offset 16
 1443 0004 00AF     		add	r7, sp, #0
 1444              	.LCFI70:
 1445              		.cfi_def_cfa_register 7
 462:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     uint16_t temp_spc = FMC_NSPC;
 1446              		.loc 1 462 14
 1447 0006 A523     		movs	r3, #165
 1448 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 463:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 464:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 34


 1449              		.loc 1 464 32
 1450 000a 4FF47020 		mov	r0, #983040
 1451 000e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1452 0012 0346     		mov	r3, r0
 1453 0014 7B71     		strb	r3, [r7, #5]
 465:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 466:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* check the option byte security protection value */
 467:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(RESET != ob_spc_get()){
 1454              		.loc 1 467 17
 1455 0016 FFF7FEFF 		bl	ob_spc_get
 1456 001a 0346     		mov	r3, r0
 1457              		.loc 1 467 7 discriminator 1
 1458 001c 002B     		cmp	r3, #0
 1459 001e 01D0     		beq	.L80
 468:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         temp_spc = FMC_USPC;  
 1460              		.loc 1 468 18
 1461 0020 BB23     		movs	r3, #187
 1462 0022 FB80     		strh	r3, [r7, #6]	@ movhi
 1463              	.L80:
 469:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 470:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 471:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 1464              		.loc 1 471 7
 1465 0024 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1466 0026 002B     		cmp	r3, #0
 1467 0028 3CD1     		bne	.L81
 472:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 473:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* start erase the option byte */
 474:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1468              		.loc 1 474 9
 1469 002a 214B     		ldr	r3, .L84
 1470 002c 1B68     		ldr	r3, [r3]
 1471 002e 204A     		ldr	r2, .L84
 1472              		.loc 1 474 18
 1473 0030 43F02003 		orr	r3, r3, #32
 1474 0034 1360     		str	r3, [r2]
 475:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1475              		.loc 1 475 9
 1476 0036 1E4B     		ldr	r3, .L84
 1477 0038 1B68     		ldr	r3, [r3]
 1478 003a 1D4A     		ldr	r2, .L84
 1479              		.loc 1 475 18
 1480 003c 43F04003 		orr	r3, r3, #64
 1481 0040 1360     		str	r3, [r2]
 476:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 477:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 478:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1482              		.loc 1 478 21
 1483 0042 4FF47020 		mov	r0, #983040
 1484 0046 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1485 004a 0346     		mov	r3, r0
 1486 004c 7B71     		strb	r3, [r7, #5]
 479:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 480:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 1487              		.loc 1 480 11
 1488 004e 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1489 0050 002B     		cmp	r3, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 35


 1490 0052 1ED1     		bne	.L82
 481:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the OBER bit */
 482:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 1491              		.loc 1 482 13
 1492 0054 164B     		ldr	r3, .L84
 1493 0056 1B68     		ldr	r3, [r3]
 1494 0058 154A     		ldr	r2, .L84
 1495              		.loc 1 482 22
 1496 005a 23F02003 		bic	r3, r3, #32
 1497 005e 1360     		str	r3, [r2]
 483:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* set the OBPG bit */
 484:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 1498              		.loc 1 484 13
 1499 0060 134B     		ldr	r3, .L84
 1500 0062 1B68     		ldr	r3, [r3]
 1501 0064 124A     		ldr	r2, .L84
 1502              		.loc 1 484 22
 1503 0066 43F01003 		orr	r3, r3, #16
 1504 006a 1360     		str	r3, [r2]
 485:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* no security protection */
 486:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             OB_SPC = (uint16_t)temp_spc; 
 1505              		.loc 1 486 13
 1506 006c 114A     		ldr	r2, .L84+4
 1507              		.loc 1 486 20
 1508 006e FB88     		ldrh	r3, [r7, #6]	@ movhi
 1509 0070 1380     		strh	r3, [r2]	@ movhi
 487:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 488:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1510              		.loc 1 488 25
 1511 0072 4FF47020 		mov	r0, #983040
 1512 0076 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1513 007a 0346     		mov	r3, r0
 1514 007c 7B71     		strb	r3, [r7, #5]
 489:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1515              		.loc 1 489 15
 1516 007e 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1517 0080 042B     		cmp	r3, #4
 1518 0082 0FD0     		beq	.L81
 490:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 491:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1519              		.loc 1 491 17
 1520 0084 0A4B     		ldr	r3, .L84
 1521 0086 1B68     		ldr	r3, [r3]
 1522 0088 094A     		ldr	r2, .L84
 1523              		.loc 1 491 26
 1524 008a 23F01003 		bic	r3, r3, #16
 1525 008e 1360     		str	r3, [r2]
 1526 0090 08E0     		b	.L81
 1527              	.L82:
 492:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 493:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }else{
 494:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1528              		.loc 1 494 15
 1529 0092 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1530 0094 042B     		cmp	r3, #4
 1531 0096 05D0     		beq	.L81
 495:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 36


 496:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1532              		.loc 1 496 17
 1533 0098 054B     		ldr	r3, .L84
 1534 009a 1B68     		ldr	r3, [r3]
 1535 009c 044A     		ldr	r2, .L84
 1536              		.loc 1 496 26
 1537 009e 23F01003 		bic	r3, r3, #16
 1538 00a2 1360     		str	r3, [r2]
 1539              	.L81:
 497:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 498:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 499:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 500:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 501:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 1540              		.loc 1 501 12
 1541 00a4 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 502:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 1542              		.loc 1 502 1
 1543 00a6 1846     		mov	r0, r3
 1544 00a8 0837     		adds	r7, r7, #8
 1545              	.LCFI71:
 1546              		.cfi_def_cfa_offset 8
 1547 00aa BD46     		mov	sp, r7
 1548              	.LCFI72:
 1549              		.cfi_def_cfa_register 13
 1550              		@ sp needed
 1551 00ac 80BD     		pop	{r7, pc}
 1552              	.L85:
 1553 00ae 00BF     		.align	2
 1554              	.L84:
 1555 00b0 10200240 		.word	1073881104
 1556 00b4 00F8FF1F 		.word	536868864
 1557              		.cfi_endproc
 1558              	.LFE71:
 1560              		.section	.text.ob_write_protection_enable,"ax",%progbits
 1561              		.align	1
 1562              		.global	ob_write_protection_enable
 1563              		.syntax unified
 1564              		.thumb
 1565              		.thumb_func
 1567              	ob_write_protection_enable:
 1568              	.LFB72:
 503:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 504:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 505:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      enable write protection
 506:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  ob_wp: specify sector to be write protected, set the bit to 1 if 
 507:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 you want to protect the corresponding pages. meanwhile, sector 
 508:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 macro could used to set specific sector write protected. 
 509:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 one or more parameters can be selected which are shown as below:
 510:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_WPx(x = 0..31): write protect specify sector
 511:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_WP_ALL: write protect all sector
 512:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 513:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 514:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 515:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum ob_write_protection_enable(uint32_t ob_wp)
 516:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 1569              		.loc 1 516 1
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 37


 1570              		.cfi_startproc
 1571              		@ args = 0, pretend = 0, frame = 24
 1572              		@ frame_needed = 1, uses_anonymous_args = 0
 1573 0000 80B5     		push	{r7, lr}
 1574              	.LCFI73:
 1575              		.cfi_def_cfa_offset 8
 1576              		.cfi_offset 7, -8
 1577              		.cfi_offset 14, -4
 1578 0002 86B0     		sub	sp, sp, #24
 1579              	.LCFI74:
 1580              		.cfi_def_cfa_offset 32
 1581 0004 00AF     		add	r7, sp, #0
 1582              	.LCFI75:
 1583              		.cfi_def_cfa_register 7
 1584 0006 7860     		str	r0, [r7, #4]
 517:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     uint16_t temp_wp0, temp_wp1, temp_wp2, temp_wp3;
 518:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 519:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1585              		.loc 1 519 32
 1586 0008 4FF47020 		mov	r0, #983040
 1587 000c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1588 0010 0346     		mov	r3, r0
 1589 0012 FB75     		strb	r3, [r7, #23]
 520:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 521:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     ob_wp = (uint32_t)(~ob_wp);
 1590              		.loc 1 521 11
 1591 0014 7B68     		ldr	r3, [r7, #4]
 1592 0016 DB43     		mvns	r3, r3
 1593 0018 7B60     		str	r3, [r7, #4]
 522:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     temp_wp0 = (uint16_t)(ob_wp & OB_WP0_WP0);
 1594              		.loc 1 522 16
 1595 001a 7B68     		ldr	r3, [r7, #4]
 1596 001c 9BB2     		uxth	r3, r3
 1597              		.loc 1 522 14
 1598 001e DBB2     		uxtb	r3, r3
 1599 0020 BB82     		strh	r3, [r7, #20]	@ movhi
 523:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     temp_wp1 = (uint16_t)((ob_wp & OB_WP1_WP1) >> 8U);
 1600              		.loc 1 523 48
 1601 0022 7B68     		ldr	r3, [r7, #4]
 1602 0024 1B0A     		lsrs	r3, r3, #8
 1603              		.loc 1 523 16
 1604 0026 9BB2     		uxth	r3, r3
 1605              		.loc 1 523 14
 1606 0028 DBB2     		uxtb	r3, r3
 1607 002a 7B82     		strh	r3, [r7, #18]	@ movhi
 524:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     temp_wp2 = (uint16_t)((ob_wp & OB_WP2_WP2) >> 16U);
 1608              		.loc 1 524 48
 1609 002c 7B68     		ldr	r3, [r7, #4]
 1610 002e 1B0C     		lsrs	r3, r3, #16
 1611              		.loc 1 524 16
 1612 0030 9BB2     		uxth	r3, r3
 1613              		.loc 1 524 14
 1614 0032 DBB2     		uxtb	r3, r3
 1615 0034 3B82     		strh	r3, [r7, #16]	@ movhi
 525:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     temp_wp3 = (uint16_t)((ob_wp & OB_WP3_WP3) >> 24U);
 1616              		.loc 1 525 48
 1617 0036 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 38


 1618 0038 1B0E     		lsrs	r3, r3, #24
 1619              		.loc 1 525 14
 1620 003a FB81     		strh	r3, [r7, #14]	@ movhi
 526:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 527:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 1621              		.loc 1 527 7
 1622 003c FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1623 003e 002B     		cmp	r3, #0
 1624 0040 47D1     		bne	.L87
 528:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 529:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* set the OBPG bit*/
 530:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG;
 1625              		.loc 1 530 9
 1626 0042 264B     		ldr	r3, .L93
 1627 0044 1B68     		ldr	r3, [r3]
 1628 0046 254A     		ldr	r2, .L93
 1629              		.loc 1 530 18
 1630 0048 43F01003 		orr	r3, r3, #16
 1631 004c 1360     		str	r3, [r2]
 531:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 532:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(0xFFU != temp_wp0){
 1632              		.loc 1 532 11
 1633 004e BB8A     		ldrh	r3, [r7, #20]
 1634 0050 FF2B     		cmp	r3, #255
 1635 0052 08D0     		beq	.L88
 533:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             OB_WP0 = temp_wp0;
 1636              		.loc 1 533 13
 1637 0054 224A     		ldr	r2, .L93+4
 1638              		.loc 1 533 20
 1639 0056 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 1640 0058 1380     		strh	r3, [r2]	@ movhi
 534:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       
 535:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 536:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1641              		.loc 1 536 25
 1642 005a 4FF47020 		mov	r0, #983040
 1643 005e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1644 0062 0346     		mov	r3, r0
 1645 0064 FB75     		strb	r3, [r7, #23]
 1646              	.L88:
 537:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 538:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp1)){
 1647              		.loc 1 538 11
 1648 0066 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1649 0068 002B     		cmp	r3, #0
 1650 006a 0BD1     		bne	.L89
 1651              		.loc 1 538 37 discriminator 1
 1652 006c 7B8A     		ldrh	r3, [r7, #18]
 1653 006e FF2B     		cmp	r3, #255
 1654 0070 08D0     		beq	.L89
 539:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             OB_WP1 = temp_wp1;
 1655              		.loc 1 539 13
 1656 0072 1C4A     		ldr	r2, .L93+8
 1657              		.loc 1 539 20
 1658 0074 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 1659 0076 1380     		strh	r3, [r2]	@ movhi
 540:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 39


 541:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 542:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1660              		.loc 1 542 25
 1661 0078 4FF47020 		mov	r0, #983040
 1662 007c FFF7FEFF 		bl	fmc_bank0_ready_wait
 1663 0080 0346     		mov	r3, r0
 1664 0082 FB75     		strb	r3, [r7, #23]
 1665              	.L89:
 543:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 544:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp2)){
 1666              		.loc 1 544 11
 1667 0084 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1668 0086 002B     		cmp	r3, #0
 1669 0088 0BD1     		bne	.L90
 1670              		.loc 1 544 37 discriminator 1
 1671 008a 3B8A     		ldrh	r3, [r7, #16]
 1672 008c FF2B     		cmp	r3, #255
 1673 008e 08D0     		beq	.L90
 545:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             OB_WP2 = temp_wp2;
 1674              		.loc 1 545 13
 1675 0090 154A     		ldr	r2, .L93+12
 1676              		.loc 1 545 20
 1677 0092 3B8A     		ldrh	r3, [r7, #16]	@ movhi
 1678 0094 1380     		strh	r3, [r2]	@ movhi
 546:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       
 547:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 548:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1679              		.loc 1 548 25
 1680 0096 4FF47020 		mov	r0, #983040
 1681 009a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1682 009e 0346     		mov	r3, r0
 1683 00a0 FB75     		strb	r3, [r7, #23]
 1684              	.L90:
 549:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 550:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if((FMC_READY == fmc_state) && (0xFFU != temp_wp3)){
 1685              		.loc 1 550 11
 1686 00a2 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1687 00a4 002B     		cmp	r3, #0
 1688 00a6 0BD1     		bne	.L91
 1689              		.loc 1 550 37 discriminator 1
 1690 00a8 FB89     		ldrh	r3, [r7, #14]
 1691 00aa FF2B     		cmp	r3, #255
 1692 00ac 08D0     		beq	.L91
 551:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             OB_WP3 = temp_wp3;
 1693              		.loc 1 551 13
 1694 00ae 0F4A     		ldr	r2, .L93+16
 1695              		.loc 1 551 20
 1696 00b0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1697 00b2 1380     		strh	r3, [r2]	@ movhi
 552:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       
 553:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 554:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1698              		.loc 1 554 25
 1699 00b4 4FF47020 		mov	r0, #983040
 1700 00b8 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1701 00bc 0346     		mov	r3, r0
 1702 00be FB75     		strb	r3, [r7, #23]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 40


 1703              	.L91:
 555:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 556:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 1704              		.loc 1 556 11
 1705 00c0 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 1706 00c2 042B     		cmp	r3, #4
 1707 00c4 05D0     		beq	.L87
 557:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 558:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1708              		.loc 1 558 13
 1709 00c6 054B     		ldr	r3, .L93
 1710 00c8 1B68     		ldr	r3, [r3]
 1711 00ca 044A     		ldr	r2, .L93
 1712              		.loc 1 558 22
 1713 00cc 23F01003 		bic	r3, r3, #16
 1714 00d0 1360     		str	r3, [r2]
 1715              	.L87:
 559:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 560:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     } 
 561:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 562:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 1716              		.loc 1 562 12
 1717 00d2 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 563:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 1718              		.loc 1 563 1
 1719 00d4 1846     		mov	r0, r3
 1720 00d6 1837     		adds	r7, r7, #24
 1721              	.LCFI76:
 1722              		.cfi_def_cfa_offset 8
 1723 00d8 BD46     		mov	sp, r7
 1724              	.LCFI77:
 1725              		.cfi_def_cfa_register 13
 1726              		@ sp needed
 1727 00da 80BD     		pop	{r7, pc}
 1728              	.L94:
 1729              		.align	2
 1730              	.L93:
 1731 00dc 10200240 		.word	1073881104
 1732 00e0 08F8FF1F 		.word	536868872
 1733 00e4 0AF8FF1F 		.word	536868874
 1734 00e8 0CF8FF1F 		.word	536868876
 1735 00ec 0EF8FF1F 		.word	536868878
 1736              		.cfi_endproc
 1737              	.LFE72:
 1739              		.section	.text.ob_security_protection_config,"ax",%progbits
 1740              		.align	1
 1741              		.global	ob_security_protection_config
 1742              		.syntax unified
 1743              		.thumb
 1744              		.thumb_func
 1746              	ob_security_protection_config:
 1747              	.LFB73:
 564:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 565:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 566:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      configure security protection
 567:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  ob_spc: specify security protection
 568:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 41


 569:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_NSPC: no security protection
 570:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_USPC: under security protection
 571:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 572:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 573:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 574:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum ob_security_protection_config(uint8_t ob_spc)
 575:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 1748              		.loc 1 575 1
 1749              		.cfi_startproc
 1750              		@ args = 0, pretend = 0, frame = 16
 1751              		@ frame_needed = 1, uses_anonymous_args = 0
 1752 0000 80B5     		push	{r7, lr}
 1753              	.LCFI78:
 1754              		.cfi_def_cfa_offset 8
 1755              		.cfi_offset 7, -8
 1756              		.cfi_offset 14, -4
 1757 0002 84B0     		sub	sp, sp, #16
 1758              	.LCFI79:
 1759              		.cfi_def_cfa_offset 24
 1760 0004 00AF     		add	r7, sp, #0
 1761              	.LCFI80:
 1762              		.cfi_def_cfa_register 7
 1763 0006 0346     		mov	r3, r0
 1764 0008 FB71     		strb	r3, [r7, #7]
 576:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1765              		.loc 1 576 32
 1766 000a 4FF47020 		mov	r0, #983040
 1767 000e FFF7FEFF 		bl	fmc_bank0_ready_wait
 1768 0012 0346     		mov	r3, r0
 1769 0014 FB73     		strb	r3, [r7, #15]
 577:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 578:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 1770              		.loc 1 578 7
 1771 0016 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1772 0018 002B     		cmp	r3, #0
 1773 001a 3DD1     		bne	.L96
 579:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBER;
 1774              		.loc 1 579 9
 1775 001c 214B     		ldr	r3, .L99
 1776 001e 1B68     		ldr	r3, [r3]
 1777 0020 204A     		ldr	r2, .L99
 1778              		.loc 1 579 18
 1779 0022 43F02003 		orr	r3, r3, #32
 1780 0026 1360     		str	r3, [r2]
 580:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_START;
 1781              		.loc 1 580 9
 1782 0028 1E4B     		ldr	r3, .L99
 1783 002a 1B68     		ldr	r3, [r3]
 1784 002c 1D4A     		ldr	r2, .L99
 1785              		.loc 1 580 18
 1786 002e 43F04003 		orr	r3, r3, #64
 1787 0032 1360     		str	r3, [r2]
 581:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 582:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 583:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1788              		.loc 1 583 21
 1789 0034 4FF47020 		mov	r0, #983040
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 42


 1790 0038 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1791 003c 0346     		mov	r3, r0
 1792 003e FB73     		strb	r3, [r7, #15]
 584:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 585:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_READY == fmc_state){
 1793              		.loc 1 585 11
 1794 0040 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1795 0042 002B     		cmp	r3, #0
 1796 0044 1FD1     		bne	.L97
 586:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the OBER bit */
 587:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBER;
 1797              		.loc 1 587 13
 1798 0046 174B     		ldr	r3, .L99
 1799 0048 1B68     		ldr	r3, [r3]
 1800 004a 164A     		ldr	r2, .L99
 1801              		.loc 1 587 22
 1802 004c 23F02003 		bic	r3, r3, #32
 1803 0050 1360     		str	r3, [r2]
 588:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       
 589:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* start the option byte program */
 590:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 |= FMC_CTL0_OBPG;
 1804              		.loc 1 590 13
 1805 0052 144B     		ldr	r3, .L99
 1806 0054 1B68     		ldr	r3, [r3]
 1807 0056 134A     		ldr	r2, .L99
 1808              		.loc 1 590 22
 1809 0058 43F01003 		orr	r3, r3, #16
 1810 005c 1360     		str	r3, [r2]
 591:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****        
 592:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             OB_SPC = (uint16_t)ob_spc;
 1811              		.loc 1 592 13
 1812 005e 124B     		ldr	r3, .L99+4
 1813              		.loc 1 592 22
 1814 0060 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1815 0062 92B2     		uxth	r2, r2
 1816              		.loc 1 592 20
 1817 0064 1A80     		strh	r2, [r3]	@ movhi
 593:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 594:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* wait for the FMC ready */
 595:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT); 
 1818              		.loc 1 595 25
 1819 0066 4FF47020 		mov	r0, #983040
 1820 006a FFF7FEFF 		bl	fmc_bank0_ready_wait
 1821 006e 0346     		mov	r3, r0
 1822 0070 FB73     		strb	r3, [r7, #15]
 596:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 597:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1823              		.loc 1 597 15
 1824 0072 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1825 0074 042B     		cmp	r3, #4
 1826 0076 0FD0     		beq	.L96
 598:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the OBPG bit */
 599:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1827              		.loc 1 599 17
 1828 0078 0A4B     		ldr	r3, .L99
 1829 007a 1B68     		ldr	r3, [r3]
 1830 007c 094A     		ldr	r2, .L99
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 43


 1831              		.loc 1 599 26
 1832 007e 23F01003 		bic	r3, r3, #16
 1833 0082 1360     		str	r3, [r2]
 1834 0084 08E0     		b	.L96
 1835              	.L97:
 600:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 601:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }else{
 602:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if(FMC_TOERR != fmc_state){
 1836              		.loc 1 602 15
 1837 0086 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1838 0088 042B     		cmp	r3, #4
 1839 008a 05D0     		beq	.L96
 603:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 /* reset the OBER bit */
 604:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 FMC_CTL0 &= ~FMC_CTL0_OBER;
 1840              		.loc 1 604 17
 1841 008c 054B     		ldr	r3, .L99
 1842 008e 1B68     		ldr	r3, [r3]
 1843 0090 044A     		ldr	r2, .L99
 1844              		.loc 1 604 26
 1845 0092 23F02003 		bic	r3, r3, #32
 1846 0096 1360     		str	r3, [r2]
 1847              	.L96:
 605:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 606:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 607:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 608:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 609:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 1848              		.loc 1 609 12
 1849 0098 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 610:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 1850              		.loc 1 610 1
 1851 009a 1846     		mov	r0, r3
 1852 009c 1037     		adds	r7, r7, #16
 1853              	.LCFI81:
 1854              		.cfi_def_cfa_offset 8
 1855 009e BD46     		mov	sp, r7
 1856              	.LCFI82:
 1857              		.cfi_def_cfa_register 13
 1858              		@ sp needed
 1859 00a0 80BD     		pop	{r7, pc}
 1860              	.L100:
 1861 00a2 00BF     		.align	2
 1862              	.L99:
 1863 00a4 10200240 		.word	1073881104
 1864 00a8 00F8FF1F 		.word	536868864
 1865              		.cfi_endproc
 1866              	.LFE73:
 1868              		.section	.text.ob_user_write,"ax",%progbits
 1869              		.align	1
 1870              		.global	ob_user_write
 1871              		.syntax unified
 1872              		.thumb
 1873              		.thumb_func
 1875              	ob_user_write:
 1876              	.LFB74:
 611:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 612:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 44


 613:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      program the FMC user option byte 
 614:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  ob_fwdgt: option byte watchdog value
 615:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_FWDGT_SW: software free watchdog
 616:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_FWDGT_HW: hardware free watchdog
 617:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  ob_deepsleep: option byte deepsleep reset value
 618:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_DEEPSLEEP_NRST: no reset when entering deepsleep mode
 619:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_DEEPSLEEP_RST: generate a reset instead of entering deepsleep mode 
 620:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  ob_stdby:option byte standby reset value
 621:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_STDBY_NRST: no reset when entering standby mode
 622:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_STDBY_RST: generate a reset instead of entering standby mode
 623:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  ob_boot: specifies the option byte boot bank value
 624:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_BOOT_B0: boot from bank0
 625:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        OB_BOOT_B1: boot from bank1 or bank0 if bank1 is void
 626:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 627:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 628:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 629:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum ob_user_write(uint8_t ob_fwdgt, uint8_t ob_deepsleep, uint8_t ob_stdby, uint8_t ob_b
 630:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 1877              		.loc 1 630 1
 1878              		.cfi_startproc
 1879              		@ args = 0, pretend = 0, frame = 16
 1880              		@ frame_needed = 1, uses_anonymous_args = 0
 1881 0000 90B5     		push	{r4, r7, lr}
 1882              	.LCFI83:
 1883              		.cfi_def_cfa_offset 12
 1884              		.cfi_offset 4, -12
 1885              		.cfi_offset 7, -8
 1886              		.cfi_offset 14, -4
 1887 0002 85B0     		sub	sp, sp, #20
 1888              	.LCFI84:
 1889              		.cfi_def_cfa_offset 32
 1890 0004 00AF     		add	r7, sp, #0
 1891              	.LCFI85:
 1892              		.cfi_def_cfa_register 7
 1893 0006 0446     		mov	r4, r0
 1894 0008 0846     		mov	r0, r1
 1895 000a 1146     		mov	r1, r2
 1896 000c 1A46     		mov	r2, r3
 1897 000e 2346     		mov	r3, r4
 1898 0010 FB71     		strb	r3, [r7, #7]
 1899 0012 0346     		mov	r3, r0
 1900 0014 BB71     		strb	r3, [r7, #6]
 1901 0016 0B46     		mov	r3, r1
 1902 0018 7B71     		strb	r3, [r7, #5]
 1903 001a 1346     		mov	r3, r2
 1904 001c 3B71     		strb	r3, [r7, #4]
 631:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 1905              		.loc 1 631 20
 1906 001e 0023     		movs	r3, #0
 1907 0020 FB73     		strb	r3, [r7, #15]
 632:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     uint8_t temp;
 633:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 634:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* wait for the FMC ready */
 635:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1908              		.loc 1 635 17
 1909 0022 4FF47020 		mov	r0, #983040
 1910 0026 FFF7FEFF 		bl	fmc_bank0_ready_wait
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 45


 1911 002a 0346     		mov	r3, r0
 1912 002c FB73     		strb	r3, [r7, #15]
 636:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 637:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 1913              		.loc 1 637 7
 1914 002e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1915 0030 002B     		cmp	r3, #0
 1916 0032 25D1     		bne	.L102
 638:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* set the OBPG bit*/
 639:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 1917              		.loc 1 639 9
 1918 0034 154B     		ldr	r3, .L104
 1919 0036 1B68     		ldr	r3, [r3]
 1920 0038 144A     		ldr	r2, .L104
 1921              		.loc 1 639 18
 1922 003a 43F01003 		orr	r3, r3, #16
 1923 003e 1360     		str	r3, [r2]
 640:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 641:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         temp = ((uint8_t)((uint8_t)((uint8_t)(ob_boot | ob_fwdgt) | ob_deepsleep) | ob_stdby) | OB_
 1924              		.loc 1 641 37
 1925 0040 3A79     		ldrb	r2, [r7, #4]
 1926 0042 FB79     		ldrb	r3, [r7, #7]
 1927 0044 1343     		orrs	r3, r3, r2
 1928 0046 DAB2     		uxtb	r2, r3
 1929              		.loc 1 641 27
 1930 0048 BB79     		ldrb	r3, [r7, #6]
 1931 004a 1343     		orrs	r3, r3, r2
 1932 004c DAB2     		uxtb	r2, r3
 1933              		.loc 1 641 17
 1934 004e 7B79     		ldrb	r3, [r7, #5]
 1935 0050 1343     		orrs	r3, r3, r2
 1936 0052 DBB2     		uxtb	r3, r3
 1937              		.loc 1 641 14
 1938 0054 63F00F03 		orn	r3, r3, #15
 1939 0058 BB73     		strb	r3, [r7, #14]
 642:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         OB_USER = (uint16_t)temp;
 1940              		.loc 1 642 9
 1941 005a 0D4B     		ldr	r3, .L104+4
 1942              		.loc 1 642 19
 1943 005c BA7B     		ldrb	r2, [r7, #14]	@ zero_extendqisi2
 1944 005e 92B2     		uxth	r2, r2
 1945              		.loc 1 642 17
 1946 0060 1A80     		strh	r2, [r3]	@ movhi
 643:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 644:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 645:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 1947              		.loc 1 645 21
 1948 0062 4FF47020 		mov	r0, #983040
 1949 0066 FFF7FEFF 		bl	fmc_bank0_ready_wait
 1950 006a 0346     		mov	r3, r0
 1951 006c FB73     		strb	r3, [r7, #15]
 646:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 647:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 1952              		.loc 1 647 11
 1953 006e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1954 0070 042B     		cmp	r3, #4
 1955 0072 05D0     		beq	.L102
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 46


 648:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 649:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
 1956              		.loc 1 649 13
 1957 0074 054B     		ldr	r3, .L104
 1958 0076 1B68     		ldr	r3, [r3]
 1959 0078 044A     		ldr	r2, .L104
 1960              		.loc 1 649 22
 1961 007a 23F01003 		bic	r3, r3, #16
 1962 007e 1360     		str	r3, [r2]
 1963              	.L102:
 650:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 651:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 652:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 653:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 1964              		.loc 1 653 12
 1965 0080 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 654:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 1966              		.loc 1 654 1
 1967 0082 1846     		mov	r0, r3
 1968 0084 1437     		adds	r7, r7, #20
 1969              	.LCFI86:
 1970              		.cfi_def_cfa_offset 12
 1971 0086 BD46     		mov	sp, r7
 1972              	.LCFI87:
 1973              		.cfi_def_cfa_register 13
 1974              		@ sp needed
 1975 0088 90BD     		pop	{r4, r7, pc}
 1976              	.L105:
 1977 008a 00BF     		.align	2
 1978              	.L104:
 1979 008c 10200240 		.word	1073881104
 1980 0090 02F8FF1F 		.word	536868866
 1981              		.cfi_endproc
 1982              	.LFE74:
 1984              		.section	.text.ob_data_program,"ax",%progbits
 1985              		.align	1
 1986              		.global	ob_data_program
 1987              		.syntax unified
 1988              		.thumb
 1989              		.thumb_func
 1991              	ob_data_program:
 1992              	.LFB75:
 655:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 656:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 657:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      program option bytes data
 658:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  address: the option bytes address to be programmed
 659:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  data: the byte to be programmed
 660:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 661:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 662:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 663:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum ob_data_program(uint32_t address, uint8_t data)
 664:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 1993              		.loc 1 664 1
 1994              		.cfi_startproc
 1995              		@ args = 0, pretend = 0, frame = 16
 1996              		@ frame_needed = 1, uses_anonymous_args = 0
 1997 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 47


 1998              	.LCFI88:
 1999              		.cfi_def_cfa_offset 8
 2000              		.cfi_offset 7, -8
 2001              		.cfi_offset 14, -4
 2002 0002 84B0     		sub	sp, sp, #16
 2003              	.LCFI89:
 2004              		.cfi_def_cfa_offset 24
 2005 0004 00AF     		add	r7, sp, #0
 2006              	.LCFI90:
 2007              		.cfi_def_cfa_register 7
 2008 0006 7860     		str	r0, [r7, #4]
 2009 0008 0B46     		mov	r3, r1
 2010 000a FB70     		strb	r3, [r7, #3]
 665:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 2011              		.loc 1 665 32
 2012 000c 4FF47020 		mov	r0, #983040
 2013 0010 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2014 0014 0346     		mov	r3, r0
 2015 0016 FB73     		strb	r3, [r7, #15]
 666:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 667:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_READY == fmc_state){
 2016              		.loc 1 667 7
 2017 0018 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2018 001a 002B     		cmp	r3, #0
 2019 001c 18D1     		bne	.L107
 668:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* set the OBPG bit */
 669:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         FMC_CTL0 |= FMC_CTL0_OBPG; 
 2020              		.loc 1 669 9
 2021 001e 0F4B     		ldr	r3, .L109
 2022 0020 1B68     		ldr	r3, [r3]
 2023 0022 0E4A     		ldr	r2, .L109
 2024              		.loc 1 669 18
 2025 0024 43F01003 		orr	r3, r3, #16
 2026 0028 1360     		str	r3, [r2]
 670:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         REG16(address) = data;
 2027              		.loc 1 670 9
 2028 002a 7B68     		ldr	r3, [r7, #4]
 2029              		.loc 1 670 24
 2030 002c FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 2031 002e 92B2     		uxth	r2, r2
 2032 0030 1A80     		strh	r2, [r3]	@ movhi
 671:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 672:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* wait for the FMC ready */
 673:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_ready_wait(FMC_TIMEOUT_COUNT);
 2033              		.loc 1 673 21
 2034 0032 4FF47020 		mov	r0, #983040
 2035 0036 FFF7FEFF 		bl	fmc_bank0_ready_wait
 2036 003a 0346     		mov	r3, r0
 2037 003c FB73     		strb	r3, [r7, #15]
 674:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 675:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if(FMC_TOERR != fmc_state){
 2038              		.loc 1 675 11
 2039 003e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2040 0040 042B     		cmp	r3, #4
 2041 0042 05D0     		beq	.L107
 676:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             /* reset the OBPG bit */
 677:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             FMC_CTL0 &= ~FMC_CTL0_OBPG;
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 48


 2042              		.loc 1 677 13
 2043 0044 054B     		ldr	r3, .L109
 2044 0046 1B68     		ldr	r3, [r3]
 2045 0048 044A     		ldr	r2, .L109
 2046              		.loc 1 677 22
 2047 004a 23F01003 		bic	r3, r3, #16
 2048 004e 1360     		str	r3, [r2]
 2049              	.L107:
 678:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 679:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 680:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 681:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 2050              		.loc 1 681 12
 2051 0050 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 682:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2052              		.loc 1 682 1
 2053 0052 1846     		mov	r0, r3
 2054 0054 1037     		adds	r7, r7, #16
 2055              	.LCFI91:
 2056              		.cfi_def_cfa_offset 8
 2057 0056 BD46     		mov	sp, r7
 2058              	.LCFI92:
 2059              		.cfi_def_cfa_register 13
 2060              		@ sp needed
 2061 0058 80BD     		pop	{r7, pc}
 2062              	.L110:
 2063 005a 00BF     		.align	2
 2064              	.L109:
 2065 005c 10200240 		.word	1073881104
 2066              		.cfi_endproc
 2067              	.LFE75:
 2069              		.section	.text.ob_user_get,"ax",%progbits
 2070              		.align	1
 2071              		.global	ob_user_get
 2072              		.syntax unified
 2073              		.thumb
 2074              		.thumb_func
 2076              	ob_user_get:
 2077              	.LFB76:
 683:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 684:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 685:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      get the FMC user option byte
 686:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 687:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 688:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     the FMC user option byte values
 689:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 690:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** uint8_t ob_user_get(void)
 691:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2078              		.loc 1 691 1
 2079              		.cfi_startproc
 2080              		@ args = 0, pretend = 0, frame = 0
 2081              		@ frame_needed = 1, uses_anonymous_args = 0
 2082              		@ link register save eliminated.
 2083 0000 80B4     		push	{r7}
 2084              	.LCFI93:
 2085              		.cfi_def_cfa_offset 4
 2086              		.cfi_offset 7, -4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 49


 2087 0002 00AF     		add	r7, sp, #0
 2088              	.LCFI94:
 2089              		.cfi_def_cfa_register 7
 692:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC user option byte value */
 693:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return (uint8_t)(FMC_OBSTAT >> 2U);
 2090              		.loc 1 693 22
 2091 0004 034B     		ldr	r3, .L113
 2092 0006 1B68     		ldr	r3, [r3]
 2093              		.loc 1 693 33
 2094 0008 9B08     		lsrs	r3, r3, #2
 2095              		.loc 1 693 12
 2096 000a DBB2     		uxtb	r3, r3
 694:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2097              		.loc 1 694 1
 2098 000c 1846     		mov	r0, r3
 2099 000e BD46     		mov	sp, r7
 2100              	.LCFI95:
 2101              		.cfi_def_cfa_register 13
 2102              		@ sp needed
 2103 0010 80BC     		pop	{r7}
 2104              	.LCFI96:
 2105              		.cfi_restore 7
 2106              		.cfi_def_cfa_offset 0
 2107 0012 7047     		bx	lr
 2108              	.L114:
 2109              		.align	2
 2110              	.L113:
 2111 0014 1C200240 		.word	1073881116
 2112              		.cfi_endproc
 2113              	.LFE76:
 2115              		.section	.text.ob_data_get,"ax",%progbits
 2116              		.align	1
 2117              		.global	ob_data_get
 2118              		.syntax unified
 2119              		.thumb
 2120              		.thumb_func
 2122              	ob_data_get:
 2123              	.LFB77:
 695:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 696:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 697:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      get OB_DATA in register FMC_OBSTAT
 698:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 699:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 700:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     ob_data
 701:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 702:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** uint16_t ob_data_get(void)
 703:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2124              		.loc 1 703 1
 2125              		.cfi_startproc
 2126              		@ args = 0, pretend = 0, frame = 0
 2127              		@ frame_needed = 1, uses_anonymous_args = 0
 2128              		@ link register save eliminated.
 2129 0000 80B4     		push	{r7}
 2130              	.LCFI97:
 2131              		.cfi_def_cfa_offset 4
 2132              		.cfi_offset 7, -4
 2133 0002 00AF     		add	r7, sp, #0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 50


 2134              	.LCFI98:
 2135              		.cfi_def_cfa_register 7
 704:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return (uint16_t)(FMC_OBSTAT >> 10U);
 2136              		.loc 1 704 23
 2137 0004 034B     		ldr	r3, .L117
 2138 0006 1B68     		ldr	r3, [r3]
 2139              		.loc 1 704 34
 2140 0008 9B0A     		lsrs	r3, r3, #10
 2141              		.loc 1 704 12
 2142 000a 9BB2     		uxth	r3, r3
 705:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2143              		.loc 1 705 1
 2144 000c 1846     		mov	r0, r3
 2145 000e BD46     		mov	sp, r7
 2146              	.LCFI99:
 2147              		.cfi_def_cfa_register 13
 2148              		@ sp needed
 2149 0010 80BC     		pop	{r7}
 2150              	.LCFI100:
 2151              		.cfi_restore 7
 2152              		.cfi_def_cfa_offset 0
 2153 0012 7047     		bx	lr
 2154              	.L118:
 2155              		.align	2
 2156              	.L117:
 2157 0014 1C200240 		.word	1073881116
 2158              		.cfi_endproc
 2159              	.LFE77:
 2161              		.section	.text.ob_write_protection_get,"ax",%progbits
 2162              		.align	1
 2163              		.global	ob_write_protection_get
 2164              		.syntax unified
 2165              		.thumb
 2166              		.thumb_func
 2168              	ob_write_protection_get:
 2169              	.LFB78:
 706:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 707:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 708:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      get the FMC option byte write protection
 709:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 710:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 711:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     the FMC write protection option byte value
 712:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 713:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** uint32_t ob_write_protection_get(void)
 714:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2170              		.loc 1 714 1
 2171              		.cfi_startproc
 2172              		@ args = 0, pretend = 0, frame = 0
 2173              		@ frame_needed = 1, uses_anonymous_args = 0
 2174              		@ link register save eliminated.
 2175 0000 80B4     		push	{r7}
 2176              	.LCFI101:
 2177              		.cfi_def_cfa_offset 4
 2178              		.cfi_offset 7, -4
 2179 0002 00AF     		add	r7, sp, #0
 2180              	.LCFI102:
 2181              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 51


 715:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC write protection option byte value */
 716:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return FMC_WP;
 2182              		.loc 1 716 12
 2183 0004 024B     		ldr	r3, .L121
 2184 0006 1B68     		ldr	r3, [r3]
 717:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2185              		.loc 1 717 1
 2186 0008 1846     		mov	r0, r3
 2187 000a BD46     		mov	sp, r7
 2188              	.LCFI103:
 2189              		.cfi_def_cfa_register 13
 2190              		@ sp needed
 2191 000c 80BC     		pop	{r7}
 2192              	.LCFI104:
 2193              		.cfi_restore 7
 2194              		.cfi_def_cfa_offset 0
 2195 000e 7047     		bx	lr
 2196              	.L122:
 2197              		.align	2
 2198              	.L121:
 2199 0010 20200240 		.word	1073881120
 2200              		.cfi_endproc
 2201              	.LFE78:
 2203              		.section	.text.ob_spc_get,"ax",%progbits
 2204              		.align	1
 2205              		.global	ob_spc_get
 2206              		.syntax unified
 2207              		.thumb
 2208              		.thumb_func
 2210              	ob_spc_get:
 2211              	.LFB79:
 718:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 719:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 720:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      get the FMC option byte security protection
 721:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 722:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 723:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 724:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 725:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** FlagStatus ob_spc_get(void)
 726:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2212              		.loc 1 726 1
 2213              		.cfi_startproc
 2214              		@ args = 0, pretend = 0, frame = 8
 2215              		@ frame_needed = 1, uses_anonymous_args = 0
 2216              		@ link register save eliminated.
 2217 0000 80B4     		push	{r7}
 2218              	.LCFI105:
 2219              		.cfi_def_cfa_offset 4
 2220              		.cfi_offset 7, -4
 2221 0002 83B0     		sub	sp, sp, #12
 2222              	.LCFI106:
 2223              		.cfi_def_cfa_offset 16
 2224 0004 00AF     		add	r7, sp, #0
 2225              	.LCFI107:
 2226              		.cfi_def_cfa_register 7
 727:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FlagStatus spc_state = RESET;
 2227              		.loc 1 727 16
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 52


 2228 0006 0023     		movs	r3, #0
 2229 0008 FB71     		strb	r3, [r7, #7]
 728:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 729:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(RESET != (FMC_OBSTAT & FMC_OBSTAT_SPC)){
 2230              		.loc 1 729 18
 2231 000a 084B     		ldr	r3, .L127
 2232 000c 1B68     		ldr	r3, [r3]
 2233              		.loc 1 729 29
 2234 000e 03F00203 		and	r3, r3, #2
 2235              		.loc 1 729 7
 2236 0012 002B     		cmp	r3, #0
 2237 0014 02D0     		beq	.L124
 730:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         spc_state = SET;
 2238              		.loc 1 730 19
 2239 0016 0123     		movs	r3, #1
 2240 0018 FB71     		strb	r3, [r7, #7]
 2241 001a 01E0     		b	.L125
 2242              	.L124:
 731:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 732:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         spc_state = RESET;
 2243              		.loc 1 732 19
 2244 001c 0023     		movs	r3, #0
 2245 001e FB71     		strb	r3, [r7, #7]
 2246              	.L125:
 733:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 734:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return spc_state;
 2247              		.loc 1 734 12
 2248 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 735:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2249              		.loc 1 735 1
 2250 0022 1846     		mov	r0, r3
 2251 0024 0C37     		adds	r7, r7, #12
 2252              	.LCFI108:
 2253              		.cfi_def_cfa_offset 4
 2254 0026 BD46     		mov	sp, r7
 2255              	.LCFI109:
 2256              		.cfi_def_cfa_register 13
 2257              		@ sp needed
 2258 0028 80BC     		pop	{r7}
 2259              	.LCFI110:
 2260              		.cfi_restore 7
 2261              		.cfi_def_cfa_offset 0
 2262 002a 7047     		bx	lr
 2263              	.L128:
 2264              		.align	2
 2265              	.L127:
 2266 002c 1C200240 		.word	1073881116
 2267              		.cfi_endproc
 2268              	.LFE79:
 2270              		.section	.text.fmc_interrupt_enable,"ax",%progbits
 2271              		.align	1
 2272              		.global	fmc_interrupt_enable
 2273              		.syntax unified
 2274              		.thumb
 2275              		.thumb_func
 2277              	fmc_interrupt_enable:
 2278              	.LFB80:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 53


 736:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 737:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 738:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      enable FMC interrupt
 739:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 740:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 741:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK0_END: enable FMC end of program interrupt
 742:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: enable FMC error interrupt
 743:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK1_END: enable FMC bank1 end of program interrupt
 744:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: enable FMC bank1 error interrupt
 745:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 746:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 747:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 748:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_interrupt_enable(uint32_t interrupt)
 749:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2279              		.loc 1 749 1
 2280              		.cfi_startproc
 2281              		@ args = 0, pretend = 0, frame = 8
 2282              		@ frame_needed = 1, uses_anonymous_args = 0
 2283              		@ link register save eliminated.
 2284 0000 80B4     		push	{r7}
 2285              	.LCFI111:
 2286              		.cfi_def_cfa_offset 4
 2287              		.cfi_offset 7, -4
 2288 0002 83B0     		sub	sp, sp, #12
 2289              	.LCFI112:
 2290              		.cfi_def_cfa_offset 16
 2291 0004 00AF     		add	r7, sp, #0
 2292              	.LCFI113:
 2293              		.cfi_def_cfa_register 7
 2294 0006 7860     		str	r0, [r7, #4]
 750:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_REG_VAL(interrupt) |= BIT(FMC_BIT_POS(interrupt));
 2295              		.loc 1 750 5
 2296 0008 7B68     		ldr	r3, [r7, #4]
 2297 000a 9B09     		lsrs	r3, r3, #6
 2298 000c 03F18043 		add	r3, r3, #1073741824
 2299 0010 03F50833 		add	r3, r3, #139264
 2300 0014 1968     		ldr	r1, [r3]
 2301              		.loc 1 750 31
 2302 0016 7B68     		ldr	r3, [r7, #4]
 2303 0018 03F01F03 		and	r3, r3, #31
 2304 001c 0122     		movs	r2, #1
 2305 001e 9A40     		lsls	r2, r2, r3
 2306              		.loc 1 750 5
 2307 0020 7B68     		ldr	r3, [r7, #4]
 2308 0022 9B09     		lsrs	r3, r3, #6
 2309 0024 03F18043 		add	r3, r3, #1073741824
 2310 0028 03F50833 		add	r3, r3, #139264
 2311 002c 1846     		mov	r0, r3
 2312              		.loc 1 750 28
 2313 002e 41EA0203 		orr	r3, r1, r2
 2314 0032 0360     		str	r3, [r0]
 751:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2315              		.loc 1 751 1
 2316 0034 00BF     		nop
 2317 0036 0C37     		adds	r7, r7, #12
 2318              	.LCFI114:
 2319              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 54


 2320 0038 BD46     		mov	sp, r7
 2321              	.LCFI115:
 2322              		.cfi_def_cfa_register 13
 2323              		@ sp needed
 2324 003a 80BC     		pop	{r7}
 2325              	.LCFI116:
 2326              		.cfi_restore 7
 2327              		.cfi_def_cfa_offset 0
 2328 003c 7047     		bx	lr
 2329              		.cfi_endproc
 2330              	.LFE80:
 2332              		.section	.text.fmc_interrupt_disable,"ax",%progbits
 2333              		.align	1
 2334              		.global	fmc_interrupt_disable
 2335              		.syntax unified
 2336              		.thumb
 2337              		.thumb_func
 2339              	fmc_interrupt_disable:
 2340              	.LFB81:
 752:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 753:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 754:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      disable FMC interrupt
 755:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  interrupt: the FMC interrupt source
 756:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 757:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK0_END: enable FMC end of program interrupt
 758:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK0_ERR: enable FMC error interrupt
 759:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK1_END: enable FMC bank1 end of program interrupt
 760:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_BANK1_ERR: enable FMC bank1 error interrupt
 761:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 762:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 763:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 764:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_interrupt_disable(uint32_t interrupt)
 765:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2341              		.loc 1 765 1
 2342              		.cfi_startproc
 2343              		@ args = 0, pretend = 0, frame = 8
 2344              		@ frame_needed = 1, uses_anonymous_args = 0
 2345              		@ link register save eliminated.
 2346 0000 80B4     		push	{r7}
 2347              	.LCFI117:
 2348              		.cfi_def_cfa_offset 4
 2349              		.cfi_offset 7, -4
 2350 0002 83B0     		sub	sp, sp, #12
 2351              	.LCFI118:
 2352              		.cfi_def_cfa_offset 16
 2353 0004 00AF     		add	r7, sp, #0
 2354              	.LCFI119:
 2355              		.cfi_def_cfa_register 7
 2356 0006 7860     		str	r0, [r7, #4]
 766:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_REG_VAL(interrupt) &= ~BIT(FMC_BIT_POS(interrupt));
 2357              		.loc 1 766 5
 2358 0008 7B68     		ldr	r3, [r7, #4]
 2359 000a 9B09     		lsrs	r3, r3, #6
 2360 000c 03F18043 		add	r3, r3, #1073741824
 2361 0010 03F50833 		add	r3, r3, #139264
 2362 0014 1968     		ldr	r1, [r3]
 2363              		.loc 1 766 32
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 55


 2364 0016 7B68     		ldr	r3, [r7, #4]
 2365 0018 03F01F03 		and	r3, r3, #31
 2366 001c 0122     		movs	r2, #1
 2367 001e 02FA03F3 		lsl	r3, r2, r3
 2368              		.loc 1 766 31
 2369 0022 DA43     		mvns	r2, r3
 2370              		.loc 1 766 5
 2371 0024 7B68     		ldr	r3, [r7, #4]
 2372 0026 9B09     		lsrs	r3, r3, #6
 2373 0028 03F18043 		add	r3, r3, #1073741824
 2374 002c 03F50833 		add	r3, r3, #139264
 2375 0030 1846     		mov	r0, r3
 2376              		.loc 1 766 28
 2377 0032 01EA0203 		and	r3, r1, r2
 2378 0036 0360     		str	r3, [r0]
 767:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2379              		.loc 1 767 1
 2380 0038 00BF     		nop
 2381 003a 0C37     		adds	r7, r7, #12
 2382              	.LCFI120:
 2383              		.cfi_def_cfa_offset 4
 2384 003c BD46     		mov	sp, r7
 2385              	.LCFI121:
 2386              		.cfi_def_cfa_register 13
 2387              		@ sp needed
 2388 003e 80BC     		pop	{r7}
 2389              	.LCFI122:
 2390              		.cfi_restore 7
 2391              		.cfi_def_cfa_offset 0
 2392 0040 7047     		bx	lr
 2393              		.cfi_endproc
 2394              	.LFE81:
 2396              		.section	.text.fmc_flag_get,"ax",%progbits
 2397              		.align	1
 2398              		.global	fmc_flag_get
 2399              		.syntax unified
 2400              		.thumb
 2401              		.thumb_func
 2403              	fmc_flag_get:
 2404              	.LFB82:
 768:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 769:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 770:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      check flag is set or not
 771:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  flag: check FMC flag
 772:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 773:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_BUSY: FMC bank0 busy flag bit
 774:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 775:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 776:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 777:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_OBERR: FMC option bytes read error flag bit
 778:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_BUSY: FMC bank1 busy flag bit
 779:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 780:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 781:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 782:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 783:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 784:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 56


 785:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** FlagStatus fmc_flag_get(uint32_t flag)
 786:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2405              		.loc 1 786 1
 2406              		.cfi_startproc
 2407              		@ args = 0, pretend = 0, frame = 8
 2408              		@ frame_needed = 1, uses_anonymous_args = 0
 2409              		@ link register save eliminated.
 2410 0000 80B4     		push	{r7}
 2411              	.LCFI123:
 2412              		.cfi_def_cfa_offset 4
 2413              		.cfi_offset 7, -4
 2414 0002 83B0     		sub	sp, sp, #12
 2415              	.LCFI124:
 2416              		.cfi_def_cfa_offset 16
 2417 0004 00AF     		add	r7, sp, #0
 2418              	.LCFI125:
 2419              		.cfi_def_cfa_register 7
 2420 0006 7860     		str	r0, [r7, #4]
 787:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(RESET != (FMC_REG_VAL(flag) & BIT(FMC_BIT_POS(flag)))){
 2421              		.loc 1 787 18
 2422 0008 7B68     		ldr	r3, [r7, #4]
 2423 000a 9B09     		lsrs	r3, r3, #6
 2424 000c 03F18043 		add	r3, r3, #1073741824
 2425 0010 03F50833 		add	r3, r3, #139264
 2426 0014 1A68     		ldr	r2, [r3]
 2427              		.loc 1 787 38
 2428 0016 7B68     		ldr	r3, [r7, #4]
 2429 0018 03F01F03 		and	r3, r3, #31
 2430              		.loc 1 787 14
 2431 001c 22FA03F3 		lsr	r3, r2, r3
 2432 0020 03F00103 		and	r3, r3, #1
 2433              		.loc 1 787 7
 2434 0024 002B     		cmp	r3, #0
 2435 0026 01D0     		beq	.L132
 788:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         return SET;
 2436              		.loc 1 788 16
 2437 0028 0123     		movs	r3, #1
 2438 002a 00E0     		b	.L133
 2439              	.L132:
 789:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 790:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         return RESET;
 2440              		.loc 1 790 16
 2441 002c 0023     		movs	r3, #0
 2442              	.L133:
 791:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 792:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2443              		.loc 1 792 1
 2444 002e 1846     		mov	r0, r3
 2445 0030 0C37     		adds	r7, r7, #12
 2446              	.LCFI126:
 2447              		.cfi_def_cfa_offset 4
 2448 0032 BD46     		mov	sp, r7
 2449              	.LCFI127:
 2450              		.cfi_def_cfa_register 13
 2451              		@ sp needed
 2452 0034 80BC     		pop	{r7}
 2453              	.LCFI128:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 57


 2454              		.cfi_restore 7
 2455              		.cfi_def_cfa_offset 0
 2456 0036 7047     		bx	lr
 2457              		.cfi_endproc
 2458              	.LFE82:
 2460              		.section	.text.fmc_flag_clear,"ax",%progbits
 2461              		.align	1
 2462              		.global	fmc_flag_clear
 2463              		.syntax unified
 2464              		.thumb
 2465              		.thumb_func
 2467              	fmc_flag_clear:
 2468              	.LFB83:
 793:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 794:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 795:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      clear the FMC flag
 796:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  flag: clear FMC flag
 797:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 798:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_PGERR: FMC bank0 operation error flag bit
 799:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error flag bit
 800:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK0_END: FMC bank0 end of operation flag bit
 801:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_PGERR: FMC bank1 operation error flag bit
 802:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error flag bit
 803:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_FLAG_BANK1_END: FMC bank1 end of operation flag bit
 804:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 805:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 806:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 807:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_flag_clear(uint32_t flag)
 808:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2469              		.loc 1 808 1
 2470              		.cfi_startproc
 2471              		@ args = 0, pretend = 0, frame = 8
 2472              		@ frame_needed = 1, uses_anonymous_args = 0
 2473              		@ link register save eliminated.
 2474 0000 80B4     		push	{r7}
 2475              	.LCFI129:
 2476              		.cfi_def_cfa_offset 4
 2477              		.cfi_offset 7, -4
 2478 0002 83B0     		sub	sp, sp, #12
 2479              	.LCFI130:
 2480              		.cfi_def_cfa_offset 16
 2481 0004 00AF     		add	r7, sp, #0
 2482              	.LCFI131:
 2483              		.cfi_def_cfa_register 7
 2484 0006 7860     		str	r0, [r7, #4]
 809:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_REG_VAL(flag) |= BIT(FMC_BIT_POS(flag));
 2485              		.loc 1 809 5
 2486 0008 7B68     		ldr	r3, [r7, #4]
 2487 000a 9B09     		lsrs	r3, r3, #6
 2488 000c 03F18043 		add	r3, r3, #1073741824
 2489 0010 03F50833 		add	r3, r3, #139264
 2490 0014 1968     		ldr	r1, [r3]
 2491              		.loc 1 809 26
 2492 0016 7B68     		ldr	r3, [r7, #4]
 2493 0018 03F01F03 		and	r3, r3, #31
 2494 001c 0122     		movs	r2, #1
 2495 001e 9A40     		lsls	r2, r2, r3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 58


 2496              		.loc 1 809 5
 2497 0020 7B68     		ldr	r3, [r7, #4]
 2498 0022 9B09     		lsrs	r3, r3, #6
 2499 0024 03F18043 		add	r3, r3, #1073741824
 2500 0028 03F50833 		add	r3, r3, #139264
 2501 002c 1846     		mov	r0, r3
 2502              		.loc 1 809 23
 2503 002e 41EA0203 		orr	r3, r1, r2
 2504 0032 0360     		str	r3, [r0]
 810:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2505              		.loc 1 810 1
 2506 0034 00BF     		nop
 2507 0036 0C37     		adds	r7, r7, #12
 2508              	.LCFI132:
 2509              		.cfi_def_cfa_offset 4
 2510 0038 BD46     		mov	sp, r7
 2511              	.LCFI133:
 2512              		.cfi_def_cfa_register 13
 2513              		@ sp needed
 2514 003a 80BC     		pop	{r7}
 2515              	.LCFI134:
 2516              		.cfi_restore 7
 2517              		.cfi_def_cfa_offset 0
 2518 003c 7047     		bx	lr
 2519              		.cfi_endproc
 2520              	.LFE83:
 2522              		.section	.text.fmc_interrupt_flag_get,"ax",%progbits
 2523              		.align	1
 2524              		.global	fmc_interrupt_flag_get
 2525              		.syntax unified
 2526              		.thumb
 2527              		.thumb_func
 2529              	fmc_interrupt_flag_get:
 2530              	.LFB84:
 811:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 812:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 813:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      get FMC interrupt flag state
 814:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to fmc_interrupt_flag_enum
 815:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 816:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 817:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 818:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 819:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 820:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 821:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 822:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 823:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     FlagStatus: SET or RESET
 824:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 825:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** FlagStatus fmc_interrupt_flag_get(fmc_interrupt_flag_enum flag)
 826:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2531              		.loc 1 826 1
 2532              		.cfi_startproc
 2533              		@ args = 0, pretend = 0, frame = 16
 2534              		@ frame_needed = 1, uses_anonymous_args = 0
 2535              		@ link register save eliminated.
 2536 0000 80B4     		push	{r7}
 2537              	.LCFI135:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 59


 2538              		.cfi_def_cfa_offset 4
 2539              		.cfi_offset 7, -4
 2540 0002 85B0     		sub	sp, sp, #20
 2541              	.LCFI136:
 2542              		.cfi_def_cfa_offset 24
 2543 0004 00AF     		add	r7, sp, #0
 2544              	.LCFI137:
 2545              		.cfi_def_cfa_register 7
 2546 0006 7860     		str	r0, [r7, #4]
 827:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     uint32_t ret1 = RESET;
 2547              		.loc 1 827 14
 2548 0008 0023     		movs	r3, #0
 2549 000a FB60     		str	r3, [r7, #12]
 828:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     uint32_t ret2 = RESET;
 2550              		.loc 1 828 14
 2551 000c 0023     		movs	r3, #0
 2552 000e BB60     		str	r3, [r7, #8]
 829:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 830:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_STAT0_REG_OFFSET == FMC_REG_OFFSET_GET(flag)){
 2553              		.loc 1 830 32
 2554 0010 7B68     		ldr	r3, [r7, #4]
 2555 0012 1B0B     		lsrs	r3, r3, #12
 2556              		.loc 1 830 7
 2557 0014 0C2B     		cmp	r3, #12
 2558 0016 1AD1     		bne	.L136
 831:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* get the staus of interrupt flag */
 832:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         ret1 = (uint32_t)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 2559              		.loc 1 832 27
 2560 0018 7B68     		ldr	r3, [r7, #4]
 2561 001a 1B0B     		lsrs	r3, r3, #12
 2562 001c 03F18043 		add	r3, r3, #1073741824
 2563 0020 03F50833 		add	r3, r3, #139264
 2564 0024 1A68     		ldr	r2, [r3]
 2565              		.loc 1 832 48
 2566 0026 7B68     		ldr	r3, [r7, #4]
 2567 0028 9B09     		lsrs	r3, r3, #6
 2568 002a 03F01F03 		and	r3, r3, #31
 2569 002e 0121     		movs	r1, #1
 2570 0030 01FA03F3 		lsl	r3, r1, r3
 2571              		.loc 1 832 14
 2572 0034 1340     		ands	r3, r3, r2
 2573 0036 FB60     		str	r3, [r7, #12]
 833:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* get the staus of interrupt enale bit */
 834:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         ret2 = (uint32_t)(FMC_CTL0 & BIT(FMC_BIT_POS1(flag)));
 2574              		.loc 1 834 27
 2575 0038 194B     		ldr	r3, .L140
 2576 003a 1A68     		ldr	r2, [r3]
 2577              		.loc 1 834 38
 2578 003c 7B68     		ldr	r3, [r7, #4]
 2579 003e 03F01F03 		and	r3, r3, #31
 2580 0042 0121     		movs	r1, #1
 2581 0044 01FA03F3 		lsl	r3, r1, r3
 2582              		.loc 1 834 14
 2583 0048 1340     		ands	r3, r3, r2
 2584 004a BB60     		str	r3, [r7, #8]
 2585 004c 19E0     		b	.L137
 2586              	.L136:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 60


 835:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 836:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* get the staus of interrupt flag */
 837:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         ret1 = (uint32_t)(FMC_REG_VALS(flag) & BIT(FMC_BIT_POS0(flag)));
 2587              		.loc 1 837 27
 2588 004e 7B68     		ldr	r3, [r7, #4]
 2589 0050 1B0B     		lsrs	r3, r3, #12
 2590 0052 03F18043 		add	r3, r3, #1073741824
 2591 0056 03F50833 		add	r3, r3, #139264
 2592 005a 1A68     		ldr	r2, [r3]
 2593              		.loc 1 837 48
 2594 005c 7B68     		ldr	r3, [r7, #4]
 2595 005e 9B09     		lsrs	r3, r3, #6
 2596 0060 03F01F03 		and	r3, r3, #31
 2597 0064 0121     		movs	r1, #1
 2598 0066 01FA03F3 		lsl	r3, r1, r3
 2599              		.loc 1 837 14
 2600 006a 1340     		ands	r3, r3, r2
 2601 006c FB60     		str	r3, [r7, #12]
 838:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* get the staus of interrupt enale bit */
 839:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         ret2 = (uint32_t)(FMC_CTL1 & BIT(FMC_BIT_POS1(flag)));
 2602              		.loc 1 839 27
 2603 006e 0D4B     		ldr	r3, .L140+4
 2604 0070 1A68     		ldr	r2, [r3]
 2605              		.loc 1 839 38
 2606 0072 7B68     		ldr	r3, [r7, #4]
 2607 0074 03F01F03 		and	r3, r3, #31
 2608 0078 0121     		movs	r1, #1
 2609 007a 01FA03F3 		lsl	r3, r1, r3
 2610              		.loc 1 839 14
 2611 007e 1340     		ands	r3, r3, r2
 2612 0080 BB60     		str	r3, [r7, #8]
 2613              	.L137:
 840:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 841:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 842:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(ret1 && ret2){
 2614              		.loc 1 842 7
 2615 0082 FB68     		ldr	r3, [r7, #12]
 2616 0084 002B     		cmp	r3, #0
 2617 0086 04D0     		beq	.L138
 2618              		.loc 1 842 13 discriminator 1
 2619 0088 BB68     		ldr	r3, [r7, #8]
 2620 008a 002B     		cmp	r3, #0
 2621 008c 01D0     		beq	.L138
 843:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         return SET;
 2622              		.loc 1 843 16
 2623 008e 0123     		movs	r3, #1
 2624 0090 00E0     		b	.L139
 2625              	.L138:
 844:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 845:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         return RESET;
 2626              		.loc 1 845 16
 2627 0092 0023     		movs	r3, #0
 2628              	.L139:
 846:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 847:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2629              		.loc 1 847 1
 2630 0094 1846     		mov	r0, r3
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 61


 2631 0096 1437     		adds	r7, r7, #20
 2632              	.LCFI138:
 2633              		.cfi_def_cfa_offset 4
 2634 0098 BD46     		mov	sp, r7
 2635              	.LCFI139:
 2636              		.cfi_def_cfa_register 13
 2637              		@ sp needed
 2638 009a 80BC     		pop	{r7}
 2639              	.LCFI140:
 2640              		.cfi_restore 7
 2641              		.cfi_def_cfa_offset 0
 2642 009c 7047     		bx	lr
 2643              	.L141:
 2644 009e 00BF     		.align	2
 2645              	.L140:
 2646 00a0 10200240 		.word	1073881104
 2647 00a4 50200240 		.word	1073881168
 2648              		.cfi_endproc
 2649              	.LFE84:
 2651              		.section	.text.fmc_interrupt_flag_clear,"ax",%progbits
 2652              		.align	1
 2653              		.global	fmc_interrupt_flag_clear
 2654              		.syntax unified
 2655              		.thumb
 2656              		.thumb_func
 2658              	fmc_interrupt_flag_clear:
 2659              	.LFB85:
 848:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 849:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 850:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      clear FMC interrupt flag state
 851:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  flag: FMC interrupt flags, refer to can_interrupt_flag_enum
 852:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 only one parameter can be selected which is shown as below:
 853:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_PGERR: FMC bank0 operation error interrupt flag bit
 854:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_WPERR: FMC bank0 erase/program protection error interrupt flag
 855:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK0_END: FMC bank0 end of operation interrupt flag bit
 856:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_PGERR: FMC bank1 operation error interrupt flag bit
 857:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_WPERR: FMC bank1 erase/program protection error interrupt flag
 858:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****       \arg        FMC_INT_FLAG_BANK1_END: FMC bank1 end of operation interrupt flag bit
 859:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 860:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     none
 861:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 862:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** void fmc_interrupt_flag_clear(fmc_interrupt_flag_enum flag)
 863:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2660              		.loc 1 863 1
 2661              		.cfi_startproc
 2662              		@ args = 0, pretend = 0, frame = 8
 2663              		@ frame_needed = 1, uses_anonymous_args = 0
 2664              		@ link register save eliminated.
 2665 0000 80B4     		push	{r7}
 2666              	.LCFI141:
 2667              		.cfi_def_cfa_offset 4
 2668              		.cfi_offset 7, -4
 2669 0002 83B0     		sub	sp, sp, #12
 2670              	.LCFI142:
 2671              		.cfi_def_cfa_offset 16
 2672 0004 00AF     		add	r7, sp, #0
 2673              	.LCFI143:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 62


 2674              		.cfi_def_cfa_register 7
 2675 0006 7860     		str	r0, [r7, #4]
 864:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     FMC_REG_VALS(flag) |= BIT(FMC_BIT_POS0(flag));
 2676              		.loc 1 864 5
 2677 0008 7B68     		ldr	r3, [r7, #4]
 2678 000a 1B0B     		lsrs	r3, r3, #12
 2679 000c 03F18043 		add	r3, r3, #1073741824
 2680 0010 03F50833 		add	r3, r3, #139264
 2681 0014 1968     		ldr	r1, [r3]
 2682              		.loc 1 864 27
 2683 0016 7B68     		ldr	r3, [r7, #4]
 2684 0018 9B09     		lsrs	r3, r3, #6
 2685 001a 03F01F03 		and	r3, r3, #31
 2686 001e 0122     		movs	r2, #1
 2687 0020 9A40     		lsls	r2, r2, r3
 2688              		.loc 1 864 5
 2689 0022 7B68     		ldr	r3, [r7, #4]
 2690 0024 1B0B     		lsrs	r3, r3, #12
 2691 0026 03F18043 		add	r3, r3, #1073741824
 2692 002a 03F50833 		add	r3, r3, #139264
 2693 002e 1846     		mov	r0, r3
 2694              		.loc 1 864 24
 2695 0030 41EA0203 		orr	r3, r1, r2
 2696 0034 0360     		str	r3, [r0]
 865:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2697              		.loc 1 865 1
 2698 0036 00BF     		nop
 2699 0038 0C37     		adds	r7, r7, #12
 2700              	.LCFI144:
 2701              		.cfi_def_cfa_offset 4
 2702 003a BD46     		mov	sp, r7
 2703              	.LCFI145:
 2704              		.cfi_def_cfa_register 13
 2705              		@ sp needed
 2706 003c 80BC     		pop	{r7}
 2707              	.LCFI146:
 2708              		.cfi_restore 7
 2709              		.cfi_def_cfa_offset 0
 2710 003e 7047     		bx	lr
 2711              		.cfi_endproc
 2712              	.LFE85:
 2714              		.section	.text.fmc_bank0_state_get,"ax",%progbits
 2715              		.align	1
 2716              		.global	fmc_bank0_state_get
 2717              		.syntax unified
 2718              		.thumb
 2719              		.thumb_func
 2721              	fmc_bank0_state_get:
 2722              	.LFB86:
 866:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 867:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 868:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      get the FMC bank0 state
 869:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 870:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 871:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 872:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 873:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_bank0_state_get(void)
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 63


 874:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2723              		.loc 1 874 1
 2724              		.cfi_startproc
 2725              		@ args = 0, pretend = 0, frame = 8
 2726              		@ frame_needed = 1, uses_anonymous_args = 0
 2727              		@ link register save eliminated.
 2728 0000 80B4     		push	{r7}
 2729              	.LCFI147:
 2730              		.cfi_def_cfa_offset 4
 2731              		.cfi_offset 7, -4
 2732 0002 83B0     		sub	sp, sp, #12
 2733              	.LCFI148:
 2734              		.cfi_def_cfa_offset 16
 2735 0004 00AF     		add	r7, sp, #0
 2736              	.LCFI149:
 2737              		.cfi_def_cfa_register 7
 875:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2738              		.loc 1 875 20
 2739 0006 0023     		movs	r3, #0
 2740 0008 FB71     		strb	r3, [r7, #7]
 876:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 877:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_BUSY)){
 2741              		.loc 1 877 28
 2742 000a 104B     		ldr	r3, .L148
 2743 000c 1B68     		ldr	r3, [r3]
 2744              		.loc 1 877 38
 2745 000e 03F00103 		and	r3, r3, #1
 2746              		.loc 1 877 7
 2747 0012 002B     		cmp	r3, #0
 2748 0014 02D0     		beq	.L144
 878:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = FMC_BUSY;
 2749              		.loc 1 878 19
 2750 0016 0123     		movs	r3, #1
 2751 0018 FB71     		strb	r3, [r7, #7]
 2752 001a 10E0     		b	.L145
 2753              	.L144:
 879:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 880:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT0 & FMC_STAT0_WPERR)){
 2754              		.loc 1 880 32
 2755 001c 0B4B     		ldr	r3, .L148
 2756 001e 1B68     		ldr	r3, [r3]
 2757              		.loc 1 880 42
 2758 0020 03F01003 		and	r3, r3, #16
 2759              		.loc 1 880 11
 2760 0024 002B     		cmp	r3, #0
 2761 0026 02D0     		beq	.L146
 881:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = FMC_WPERR;
 2762              		.loc 1 881 23
 2763 0028 0323     		movs	r3, #3
 2764 002a FB71     		strb	r3, [r7, #7]
 2765 002c 07E0     		b	.L145
 2766              	.L146:
 882:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }else{
 883:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT0 & (FMC_STAT0_PGERR))){
 2767              		.loc 1 883 36
 2768 002e 074B     		ldr	r3, .L148
 2769 0030 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 64


 2770              		.loc 1 883 46
 2771 0032 03F00403 		and	r3, r3, #4
 2772              		.loc 1 883 15
 2773 0036 002B     		cmp	r3, #0
 2774 0038 01D0     		beq	.L145
 884:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 fmc_state = FMC_PGERR; 
 2775              		.loc 1 884 27
 2776 003a 0223     		movs	r3, #2
 2777 003c FB71     		strb	r3, [r7, #7]
 2778              	.L145:
 885:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 886:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 887:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 888:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 889:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 2779              		.loc 1 889 12
 2780 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 890:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2781              		.loc 1 890 1
 2782 0040 1846     		mov	r0, r3
 2783 0042 0C37     		adds	r7, r7, #12
 2784              	.LCFI150:
 2785              		.cfi_def_cfa_offset 4
 2786 0044 BD46     		mov	sp, r7
 2787              	.LCFI151:
 2788              		.cfi_def_cfa_register 13
 2789              		@ sp needed
 2790 0046 80BC     		pop	{r7}
 2791              	.LCFI152:
 2792              		.cfi_restore 7
 2793              		.cfi_def_cfa_offset 0
 2794 0048 7047     		bx	lr
 2795              	.L149:
 2796 004a 00BF     		.align	2
 2797              	.L148:
 2798 004c 0C200240 		.word	1073881100
 2799              		.cfi_endproc
 2800              	.LFE86:
 2802              		.section	.text.fmc_bank1_state_get,"ax",%progbits
 2803              		.align	1
 2804              		.global	fmc_bank1_state_get
 2805              		.syntax unified
 2806              		.thumb
 2807              		.thumb_func
 2809              	fmc_bank1_state_get:
 2810              	.LFB87:
 891:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 892:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 893:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      get the FMC bank1 state
 894:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  none
 895:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 896:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 897:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 898:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_bank1_state_get(void)
 899:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2811              		.loc 1 899 1
 2812              		.cfi_startproc
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 65


 2813              		@ args = 0, pretend = 0, frame = 8
 2814              		@ frame_needed = 1, uses_anonymous_args = 0
 2815              		@ link register save eliminated.
 2816 0000 80B4     		push	{r7}
 2817              	.LCFI153:
 2818              		.cfi_def_cfa_offset 4
 2819              		.cfi_offset 7, -4
 2820 0002 83B0     		sub	sp, sp, #12
 2821              	.LCFI154:
 2822              		.cfi_def_cfa_offset 16
 2823 0004 00AF     		add	r7, sp, #0
 2824              	.LCFI155:
 2825              		.cfi_def_cfa_register 7
 900:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_READY;
 2826              		.loc 1 900 20
 2827 0006 0023     		movs	r3, #0
 2828 0008 FB71     		strb	r3, [r7, #7]
 901:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 902:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_BUSY)){
 2829              		.loc 1 902 28
 2830 000a 104B     		ldr	r3, .L155
 2831 000c 1B68     		ldr	r3, [r3]
 2832              		.loc 1 902 38
 2833 000e 03F00103 		and	r3, r3, #1
 2834              		.loc 1 902 7
 2835 0012 002B     		cmp	r3, #0
 2836 0014 02D0     		beq	.L151
 903:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = FMC_BUSY;
 2837              		.loc 1 903 19
 2838 0016 0123     		movs	r3, #1
 2839 0018 FB71     		strb	r3, [r7, #7]
 2840 001a 10E0     		b	.L152
 2841              	.L151:
 904:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }else{
 905:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_WPERR)){
 2842              		.loc 1 905 32
 2843 001c 0B4B     		ldr	r3, .L155
 2844 001e 1B68     		ldr	r3, [r3]
 2845              		.loc 1 905 42
 2846 0020 03F01003 		and	r3, r3, #16
 2847              		.loc 1 905 11
 2848 0024 002B     		cmp	r3, #0
 2849 0026 02D0     		beq	.L153
 906:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             fmc_state = FMC_WPERR;
 2850              		.loc 1 906 23
 2851 0028 0323     		movs	r3, #3
 2852 002a FB71     		strb	r3, [r7, #7]
 2853 002c 07E0     		b	.L152
 2854              	.L153:
 907:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }else{
 908:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             if((uint32_t)0x00U != (FMC_STAT1 & FMC_STAT1_PGERR)){
 2855              		.loc 1 908 36
 2856 002e 074B     		ldr	r3, .L155
 2857 0030 1B68     		ldr	r3, [r3]
 2858              		.loc 1 908 46
 2859 0032 03F00403 		and	r3, r3, #4
 2860              		.loc 1 908 15
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 66


 2861 0036 002B     		cmp	r3, #0
 2862 0038 01D0     		beq	.L152
 909:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****                 fmc_state = FMC_PGERR; 
 2863              		.loc 1 909 27
 2864 003a 0223     		movs	r3, #2
 2865 003c FB71     		strb	r3, [r7, #7]
 2866              	.L152:
 910:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****             }
 911:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         }
 912:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 913:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 914:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 915:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 2867              		.loc 1 915 12
 2868 003e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 916:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2869              		.loc 1 916 1
 2870 0040 1846     		mov	r0, r3
 2871 0042 0C37     		adds	r7, r7, #12
 2872              	.LCFI156:
 2873              		.cfi_def_cfa_offset 4
 2874 0044 BD46     		mov	sp, r7
 2875              	.LCFI157:
 2876              		.cfi_def_cfa_register 13
 2877              		@ sp needed
 2878 0046 80BC     		pop	{r7}
 2879              	.LCFI158:
 2880              		.cfi_restore 7
 2881              		.cfi_def_cfa_offset 0
 2882 0048 7047     		bx	lr
 2883              	.L156:
 2884 004a 00BF     		.align	2
 2885              	.L155:
 2886 004c 4C200240 		.word	1073881164
 2887              		.cfi_endproc
 2888              	.LFE87:
 2890              		.section	.text.fmc_bank0_ready_wait,"ax",%progbits
 2891              		.align	1
 2892              		.global	fmc_bank0_ready_wait
 2893              		.syntax unified
 2894              		.thumb
 2895              		.thumb_func
 2897              	fmc_bank0_ready_wait:
 2898              	.LFB88:
 917:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 918:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 919:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      check whether FMC bank0 is ready or not
 920:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  timeout: count of loop
 921:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 922:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 923:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 924:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_bank0_ready_wait(uint32_t timeout)
 925:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2899              		.loc 1 925 1
 2900              		.cfi_startproc
 2901              		@ args = 0, pretend = 0, frame = 16
 2902              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 67


 2903 0000 80B5     		push	{r7, lr}
 2904              	.LCFI159:
 2905              		.cfi_def_cfa_offset 8
 2906              		.cfi_offset 7, -8
 2907              		.cfi_offset 14, -4
 2908 0002 84B0     		sub	sp, sp, #16
 2909              	.LCFI160:
 2910              		.cfi_def_cfa_offset 24
 2911 0004 00AF     		add	r7, sp, #0
 2912              	.LCFI161:
 2913              		.cfi_def_cfa_register 7
 2914 0006 7860     		str	r0, [r7, #4]
 926:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 2915              		.loc 1 926 20
 2916 0008 0123     		movs	r3, #1
 2917 000a FB73     		strb	r3, [r7, #15]
 2918              	.L159:
 927:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 928:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* wait for FMC ready */
 929:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     do{
 930:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* get FMC state */
 931:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank0_state_get();
 2919              		.loc 1 931 21
 2920 000c FFF7FEFF 		bl	fmc_bank0_state_get
 2921 0010 0346     		mov	r3, r0
 2922 0012 FB73     		strb	r3, [r7, #15]
 932:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         timeout--;
 2923              		.loc 1 932 16
 2924 0014 7B68     		ldr	r3, [r7, #4]
 2925 0016 013B     		subs	r3, r3, #1
 2926 0018 7B60     		str	r3, [r7, #4]
 933:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 2927              		.loc 1 933 36 discriminator 2
 2928 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2929 001c 012B     		cmp	r3, #1
 2930 001e 02D1     		bne	.L158
 2931              		.loc 1 933 36 is_stmt 0 discriminator 1
 2932 0020 7B68     		ldr	r3, [r7, #4]
 2933 0022 002B     		cmp	r3, #0
 2934 0024 F2D1     		bne	.L159
 2935              	.L158:
 934:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 935:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_BUSY == fmc_state){
 2936              		.loc 1 935 7 is_stmt 1
 2937 0026 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2938 0028 012B     		cmp	r3, #1
 2939 002a 01D1     		bne	.L160
 936:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = FMC_TOERR;
 2940              		.loc 1 936 19
 2941 002c 0423     		movs	r3, #4
 2942 002e FB73     		strb	r3, [r7, #15]
 2943              	.L160:
 937:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 938:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 939:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 2944              		.loc 1 939 12
 2945 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 68


 940:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 2946              		.loc 1 940 1
 2947 0032 1846     		mov	r0, r3
 2948 0034 1037     		adds	r7, r7, #16
 2949              	.LCFI162:
 2950              		.cfi_def_cfa_offset 8
 2951 0036 BD46     		mov	sp, r7
 2952              	.LCFI163:
 2953              		.cfi_def_cfa_register 13
 2954              		@ sp needed
 2955 0038 80BD     		pop	{r7, pc}
 2956              		.cfi_endproc
 2957              	.LFE88:
 2959              		.section	.text.fmc_bank1_ready_wait,"ax",%progbits
 2960              		.align	1
 2961              		.global	fmc_bank1_ready_wait
 2962              		.syntax unified
 2963              		.thumb
 2964              		.thumb_func
 2966              	fmc_bank1_ready_wait:
 2967              	.LFB89:
 941:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** 
 942:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** /*!
 943:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \brief      check whether FMC bank1 is ready or not
 944:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[in]  timeout: count of loop
 945:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \param[out] none
 946:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     \retval     state of FMC, refer to fmc_state_enum
 947:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** */
 948:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** fmc_state_enum fmc_bank1_ready_wait(uint32_t timeout)
 949:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** {
 2968              		.loc 1 949 1
 2969              		.cfi_startproc
 2970              		@ args = 0, pretend = 0, frame = 16
 2971              		@ frame_needed = 1, uses_anonymous_args = 0
 2972 0000 80B5     		push	{r7, lr}
 2973              	.LCFI164:
 2974              		.cfi_def_cfa_offset 8
 2975              		.cfi_offset 7, -8
 2976              		.cfi_offset 14, -4
 2977 0002 84B0     		sub	sp, sp, #16
 2978              	.LCFI165:
 2979              		.cfi_def_cfa_offset 24
 2980 0004 00AF     		add	r7, sp, #0
 2981              	.LCFI166:
 2982              		.cfi_def_cfa_register 7
 2983 0006 7860     		str	r0, [r7, #4]
 950:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     fmc_state_enum fmc_state = FMC_BUSY;
 2984              		.loc 1 950 20
 2985 0008 0123     		movs	r3, #1
 2986 000a FB73     		strb	r3, [r7, #15]
 2987              	.L164:
 951:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****   
 952:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* wait for FMC ready */
 953:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     do{
 954:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         /* get FMC state */
 955:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = fmc_bank1_state_get();
 2988              		.loc 1 955 21
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 69


 2989 000c FFF7FEFF 		bl	fmc_bank1_state_get
 2990 0010 0346     		mov	r3, r0
 2991 0012 FB73     		strb	r3, [r7, #15]
 956:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         timeout--;
 2992              		.loc 1 956 16
 2993 0014 7B68     		ldr	r3, [r7, #4]
 2994 0016 013B     		subs	r3, r3, #1
 2995 0018 7B60     		str	r3, [r7, #4]
 957:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }while((FMC_BUSY == fmc_state) && (0x00U != timeout));
 2996              		.loc 1 957 36 discriminator 2
 2997 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2998 001c 012B     		cmp	r3, #1
 2999 001e 02D1     		bne	.L163
 3000              		.loc 1 957 36 is_stmt 0 discriminator 1
 3001 0020 7B68     		ldr	r3, [r7, #4]
 3002 0022 002B     		cmp	r3, #0
 3003 0024 F2D1     		bne	.L164
 3004              	.L163:
 958:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     
 959:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     if(FMC_BUSY == fmc_state){
 3005              		.loc 1 959 7 is_stmt 1
 3006 0026 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 3007 0028 012B     		cmp	r3, #1
 3008 002a 01D1     		bne	.L165
 960:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****         fmc_state = FMC_TOERR;
 3009              		.loc 1 960 19
 3010 002c 0423     		movs	r3, #4
 3011 002e FB73     		strb	r3, [r7, #15]
 3012              	.L165:
 961:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     }
 962:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     /* return the FMC state */
 963:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c ****     return fmc_state;
 3013              		.loc 1 963 12
 3014 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 964:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_fmc.c **** }
 3015              		.loc 1 964 1
 3016 0032 1846     		mov	r0, r3
 3017 0034 1037     		adds	r7, r7, #16
 3018              	.LCFI167:
 3019              		.cfi_def_cfa_offset 8
 3020 0036 BD46     		mov	sp, r7
 3021              	.LCFI168:
 3022              		.cfi_def_cfa_register 13
 3023              		@ sp needed
 3024 0038 80BD     		pop	{r7, pc}
 3025              		.cfi_endproc
 3026              	.LFE89:
 3028              		.text
 3029              	.Letext0:
 3030              		.file 2 "C:/arm-toolchain/14.3/arm-none-eabi/include/machine/_default_types.h"
 3031              		.file 3 "C:/arm-toolchain/14.3/arm-none-eabi/include/sys/_stdint.h"
 3032              		.file 4 "./Firmware/CMSIS/GD/GD32F10x/Include/gd32f10x.h"
 3033              		.file 5 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_fmc.h"
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 70


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_fmc.c
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:19     .text.fmc_wscnt_set:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:25     .text.fmc_wscnt_set:00000000 fmc_wscnt_set
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:77     .text.fmc_wscnt_set:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:82     .text.fmc_unlock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:88     .text.fmc_unlock:00000000 fmc_unlock
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:160    .text.fmc_unlock:00000048 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:171    .text.fmc_bank0_unlock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:177    .text.fmc_bank0_unlock:00000000 fmc_bank0_unlock
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:224    .text.fmc_bank0_unlock:00000024 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:232    .text.fmc_bank1_unlock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:238    .text.fmc_bank1_unlock:00000000 fmc_bank1_unlock
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:285    .text.fmc_bank1_unlock:00000024 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:293    .text.fmc_lock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:299    .text.fmc_lock:00000000 fmc_lock
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:348    .text.fmc_lock:00000030 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:355    .text.fmc_bank0_lock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:361    .text.fmc_bank0_lock:00000000 fmc_bank0_lock
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:396    .text.fmc_bank0_lock:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:401    .text.fmc_bank1_lock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:407    .text.fmc_bank1_lock:00000000 fmc_bank1_lock
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:442    .text.fmc_bank1_lock:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:447    .text.fmc_page_erase:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:453    .text.fmc_page_erase:00000000 fmc_page_erase
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2897   .text.fmc_bank0_ready_wait:00000000 fmc_bank0_ready_wait
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2966   .text.fmc_bank1_ready_wait:00000000 fmc_bank1_ready_wait
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:636    .text.fmc_page_erase:00000114 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:647    .text.fmc_mass_erase:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:653    .text.fmc_mass_erase:00000000 fmc_mass_erase
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:800    .text.fmc_mass_erase:000000e4 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:807    .text.fmc_bank0_erase:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:813    .text.fmc_bank0_erase:00000000 fmc_bank0_erase
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:884    .text.fmc_bank0_erase:00000058 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:889    .text.fmc_bank1_erase:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:895    .text.fmc_bank1_erase:00000000 fmc_bank1_erase
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:966    .text.fmc_bank1_erase:00000058 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:971    .text.fmc_word_program:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:977    .text.fmc_word_program:00000000 fmc_word_program
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1129   .text.fmc_word_program:000000e4 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1137   .text.fmc_halfword_program:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1143   .text.fmc_halfword_program:00000000 fmc_halfword_program
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1296   .text.fmc_halfword_program:000000e4 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1304   .text.ob_unlock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1310   .text.ob_unlock:00000000 ob_unlock
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1369   .text.ob_unlock:00000034 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1377   .text.ob_lock:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1383   .text.ob_lock:00000000 ob_lock
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1418   .text.ob_lock:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1423   .text.ob_erase:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1429   .text.ob_erase:00000000 ob_erase
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2210   .text.ob_spc_get:00000000 ob_spc_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1555   .text.ob_erase:000000b0 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1561   .text.ob_write_protection_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1567   .text.ob_write_protection_enable:00000000 ob_write_protection_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1731   .text.ob_write_protection_enable:000000dc $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1740   .text.ob_security_protection_config:00000000 $t
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s 			page 71


C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1746   .text.ob_security_protection_config:00000000 ob_security_protection_config
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1863   .text.ob_security_protection_config:000000a4 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1869   .text.ob_user_write:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1875   .text.ob_user_write:00000000 ob_user_write
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1979   .text.ob_user_write:0000008c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1985   .text.ob_data_program:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:1991   .text.ob_data_program:00000000 ob_data_program
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2065   .text.ob_data_program:0000005c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2070   .text.ob_user_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2076   .text.ob_user_get:00000000 ob_user_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2111   .text.ob_user_get:00000014 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2116   .text.ob_data_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2122   .text.ob_data_get:00000000 ob_data_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2157   .text.ob_data_get:00000014 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2162   .text.ob_write_protection_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2168   .text.ob_write_protection_get:00000000 ob_write_protection_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2199   .text.ob_write_protection_get:00000010 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2204   .text.ob_spc_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2266   .text.ob_spc_get:0000002c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2271   .text.fmc_interrupt_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2277   .text.fmc_interrupt_enable:00000000 fmc_interrupt_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2333   .text.fmc_interrupt_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2339   .text.fmc_interrupt_disable:00000000 fmc_interrupt_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2397   .text.fmc_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2403   .text.fmc_flag_get:00000000 fmc_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2461   .text.fmc_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2467   .text.fmc_flag_clear:00000000 fmc_flag_clear
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2523   .text.fmc_interrupt_flag_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2529   .text.fmc_interrupt_flag_get:00000000 fmc_interrupt_flag_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2646   .text.fmc_interrupt_flag_get:000000a0 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2652   .text.fmc_interrupt_flag_clear:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2658   .text.fmc_interrupt_flag_clear:00000000 fmc_interrupt_flag_clear
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2715   .text.fmc_bank0_state_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2721   .text.fmc_bank0_state_get:00000000 fmc_bank0_state_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2798   .text.fmc_bank0_state_get:0000004c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2803   .text.fmc_bank1_state_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2809   .text.fmc_bank1_state_get:00000000 fmc_bank1_state_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2886   .text.fmc_bank1_state_get:0000004c $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2891   .text.fmc_bank0_ready_wait:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccD6oxSb.s:2960   .text.fmc_bank1_ready_wait:00000000 $t

NO UNDEFINED SYMBOLS
