{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621397313296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621397313308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 19 05:08:33 2021 " "Processing started: Wed May 19 05:08:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621397313308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397313308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397313308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621397314012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621397314012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_pos45_rom " "Found entity 1: flap_3_pos45_rom" {  } { { "sprites/flap_3_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_neg45_rom " "Found entity 1: flap_3_neg45_rom" {  } { { "sprites/flap_3_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_pos45_rom " "Found entity 1: flap_2_pos45_rom" {  } { { "sprites/flap_2_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_neg45_rom " "Found entity 1: flap_2_neg45_rom" {  } { { "sprites/flap_2_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_pos45_rom " "Found entity 1: flap_1_pos45_rom" {  } { { "sprites/flap_1_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_neg45_rom " "Found entity 1: flap_1_neg45_rom" {  } { { "sprites/flap_1_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323197 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621397323201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(3) " "Verilog HDL Declaration information at game_FSM.v(3): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621397323225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323232 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pipes.v(12) " "Verilog HDL Declaration warning at pipes.v(12): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621397323235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga flappy_bird.v(19) " "Verilog HDL Declaration information at flappy_bird.v(19): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621397323241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file score_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/hex_to_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_BCD " "Found entity 1: bin_to_BCD" {  } { { "bin_to_BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397323262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappy_bird " "Elaborating entity \"flappy_bird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621397323509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flappy_bird.v(144) " "Verilog HDL assignment warning at flappy_bird.v(144): truncated value with size 32 to match size of target (10)" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323523 "|flappy_bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "flappy_bird.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:GAME " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:GAME\"" {  } { { "flappy_bird.v" "GAME" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "flappy_bird.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "flappy_bird.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(31) " "Verilog HDL assignment warning at vga_gen.v(31): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323558 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(44) " "Verilog HDL assignment warning at vga_gen.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323558 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(56) " "Verilog HDL assignment warning at vga_gen.v(56): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323558 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(57) " "Verilog HDL assignment warning at vga_gen.v(57): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323558 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(58) " "Verilog HDL assignment warning at vga_gen.v(58): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323558 "|flappy_bird|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "flappy_bird.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter keyboard_input:kb\|key_filter:p_edge " "Elaborating entity \"key_filter\" for hierarchy \"keyboard_input:kb\|key_filter:p_edge\"" {  } { { "keyboard_input.v" "p_edge" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "flappy_bird.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323583 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(20) " "Verilog HDL Case Statement information at game_FSM.v(20): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621397323583 "|flappy_bird|game_FSM:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:phys " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:phys\"" {  } { { "flappy_bird.v" "phys" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:coll " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:coll\"" {  } { { "flappy_bird.v" "coll" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "flappy_bird.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323636 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(46) " "Verilog HDL Case Statement information at pipes.v(46): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621397323640 "|flappy_bird|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen pipes:pipe_shift\|random_number_gen:rand " "Elaborating entity \"random_number_gen\" for hierarchy \"pipes:pipe_shift\|random_number_gen:rand\"" {  } { { "pipes.v" "rand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_counter score_counter:scr " "Elaborating entity \"score_counter\" for hierarchy \"score_counter:scr\"" {  } { { "flappy_bird.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323697 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore score_counter.v(16) " "Verilog HDL Always Construct warning at score_counter.v(16): variable \"hiscore\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hiscore score_counter.v(11) " "Verilog HDL Always Construct warning at score_counter.v(11): inferring latch(es) for variable \"hiscore\", which holds its previous value in one or more paths through the always construct" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[0\] score_counter.v(16) " "Inferred latch for \"hiscore\[0\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[1\] score_counter.v(16) " "Inferred latch for \"hiscore\[1\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[2\] score_counter.v(16) " "Inferred latch for \"hiscore\[2\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[3\] score_counter.v(16) " "Inferred latch for \"hiscore\[3\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[4\] score_counter.v(16) " "Inferred latch for \"hiscore\[4\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[5\] score_counter.v(16) " "Inferred latch for \"hiscore\[5\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[6\] score_counter.v(16) " "Inferred latch for \"hiscore\[6\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[7\] score_counter.v(16) " "Inferred latch for \"hiscore\[7\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[8\] score_counter.v(16) " "Inferred latch for \"hiscore\[8\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[9\] score_counter.v(16) " "Inferred latch for \"hiscore\[9\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[10\] score_counter.v(16) " "Inferred latch for \"hiscore\[10\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[11\] score_counter.v(16) " "Inferred latch for \"hiscore\[11\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[12\] score_counter.v(16) " "Inferred latch for \"hiscore\[12\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[13\] score_counter.v(16) " "Inferred latch for \"hiscore\[13\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[14\] score_counter.v(16) " "Inferred latch for \"hiscore\[14\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[15\] score_counter.v(16) " "Inferred latch for \"hiscore\[15\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[16\] score_counter.v(16) " "Inferred latch for \"hiscore\[16\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[17\] score_counter.v(16) " "Inferred latch for \"hiscore\[17\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[18\] score_counter.v(16) " "Inferred latch for \"hiscore\[18\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[19\] score_counter.v(16) " "Inferred latch for \"hiscore\[19\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[20\] score_counter.v(16) " "Inferred latch for \"hiscore\[20\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[21\] score_counter.v(16) " "Inferred latch for \"hiscore\[21\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[22\] score_counter.v(16) " "Inferred latch for \"hiscore\[22\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[23\] score_counter.v(16) " "Inferred latch for \"hiscore\[23\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[24\] score_counter.v(16) " "Inferred latch for \"hiscore\[24\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[25\] score_counter.v(16) " "Inferred latch for \"hiscore\[25\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[26\] score_counter.v(16) " "Inferred latch for \"hiscore\[26\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[27\] score_counter.v(16) " "Inferred latch for \"hiscore\[27\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[28\] score_counter.v(16) " "Inferred latch for \"hiscore\[28\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323712 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[29\] score_counter.v(16) " "Inferred latch for \"hiscore\[29\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323713 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[30\] score_counter.v(16) " "Inferred latch for \"hiscore\[30\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323713 "|flappy_bird|score_counter:scr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[31\] score_counter.v(16) " "Inferred latch for \"hiscore\[31\]\" at score_counter.v(16)" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323713 "|flappy_bird|score_counter:scr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg score_counter:scr\|hex_to_7seg:seven_seg_loop\[0\].display " "Elaborating entity \"hex_to_7seg\" for hierarchy \"score_counter:scr\|hex_to_7seg:seven_seg_loop\[0\].display\"" {  } { { "score_counter.v" "seven_seg_loop\[0\].display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_BCD score_counter:scr\|bin_to_BCD:scr " "Elaborating entity \"bin_to_BCD\" for hierarchy \"score_counter:scr\|bin_to_BCD:scr\"" {  } { { "score_counter.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_BCD.v(19) " "Verilog HDL assignment warning at bin_to_BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin_to_BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323736 "|bin_to_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_renderer image_renderer:display " "Elaborating entity \"image_renderer\" for hierarchy \"image_renderer:display\"" {  } { { "flappy_bird.v" "display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323740 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_colour image_renderer.v(279) " "Verilog HDL warning at image_renderer.v(279): object bg_colour used but never assigned" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1621397323742 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bg0_gfx image_renderer.v(281) " "Verilog HDL or VHDL warning at image_renderer.v(281): object \"bg0_gfx\" assigned a value but never read" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621397323742 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bg1_gfx image_renderer.v(282) " "Verilog HDL or VHDL warning at image_renderer.v(282): object \"bg1_gfx\" assigned a value but never read" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621397323742 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "medal_gfx image_renderer.v(388) " "Verilog HDL or VHDL warning at image_renderer.v(388): object \"medal_gfx\" assigned a value but never read" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621397323743 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_renderer.v(62) " "Verilog HDL Case Statement information at image_renderer.v(62): all case item expressions in this case statement are onehot" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621397323744 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_renderer.v(264) " "Verilog HDL assignment warning at image_renderer.v(264): truncated value with size 32 to match size of target (16)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323751 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_renderer.v(273) " "Verilog HDL assignment warning at image_renderer.v(273): truncated value with size 32 to match size of target (16)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621397323751 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_btm_gfx image_renderer.v(344) " "Verilog HDL Always Construct warning at image_renderer.v(344): variable \"pipe_btm_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323758 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_top_gfx image_renderer.v(348) " "Verilog HDL Always Construct warning at image_renderer.v(348): variable \"pipe_top_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323758 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_row image_renderer.v(335) " "Verilog HDL Always Construct warning at image_renderer.v(335): inferring latch(es) for variable \"pipe_row\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621397323762 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_col image_renderer.v(335) " "Verilog HDL Always Construct warning at image_renderer.v(335): inferring latch(es) for variable \"pipe_col\", which holds its previous value in one or more paths through the always construct" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621397323762 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_state image_renderer.v(413) " "Verilog HDL Always Construct warning at image_renderer.v(413): variable \"game_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323766 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(416) " "Verilog HDL Always Construct warning at image_renderer.v(416): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 416 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323766 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(419) " "Verilog HDL Always Construct warning at image_renderer.v(419): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323767 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(423) " "Verilog HDL Always Construct warning at image_renderer.v(423): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 423 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323767 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(426) " "Verilog HDL Always Construct warning at image_renderer.v(426): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 426 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323767 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(433) " "Verilog HDL Always Construct warning at image_renderer.v(433): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 433 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323768 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(440) " "Verilog HDL Always Construct warning at image_renderer.v(440): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 440 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323768 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(443) " "Verilog HDL Always Construct warning at image_renderer.v(443): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 443 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323768 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(447) " "Verilog HDL Always Construct warning at image_renderer.v(447): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323769 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(450) " "Verilog HDL Always Construct warning at image_renderer.v(450): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 450 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323769 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(457) " "Verilog HDL Always Construct warning at image_renderer.v(457): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 457 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323769 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_renderer.v(462) " "Verilog HDL Always Construct warning at image_renderer.v(462): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 462 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323770 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_renderer.v(465) " "Verilog HDL Always Construct warning at image_renderer.v(465): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 465 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323770 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_renderer.v(470) " "Verilog HDL Always Construct warning at image_renderer.v(470): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323771 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_renderer.v(473) " "Verilog HDL Always Construct warning at image_renderer.v(473): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 473 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323771 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_renderer.v(481) " "Verilog HDL Always Construct warning at image_renderer.v(481): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 481 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323772 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(487) " "Verilog HDL Always Construct warning at image_renderer.v(487): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323772 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_renderer.v(493) " "Verilog HDL Always Construct warning at image_renderer.v(493): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621397323772 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "image_renderer.v(413) " "Verilog HDL Case Statement warning at image_renderer.v(413): incomplete case statement has no default case item" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 413 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1621397323773 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_renderer.v(413) " "Verilog HDL Case Statement information at image_renderer.v(413): all case item expressions in this case statement are onehot" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 413 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621397323773 "|flappy_bird|image_renderer:display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_colour\[1\] 0 image_renderer.v(279) " "Net \"bg_colour\[1\]\" at image_renderer.v(279) has no driver or initial value, using a default initial value '0'" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 279 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1621397323783 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[0\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[0\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323791 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[1\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[1\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323791 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[2\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[2\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323791 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[3\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[3\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323791 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[4\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[4\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323791 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[5\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[5\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323791 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[6\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[6\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323791 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[7\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[7\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323791 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[8\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[8\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[9\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[9\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[10\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[10\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[11\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[11\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[12\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[12\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[13\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[13\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[14\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[14\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[15\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[15\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[16\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[16\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[17\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[17\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[18\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[18\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323792 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[19\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[19\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[20\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[20\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[21\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[21\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[22\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[22\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[23\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[23\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[24\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[24\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[25\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[25\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[26\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[26\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[27\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[27\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[28\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[28\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[29\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[29\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323793 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[30\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[30\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[31\] image_renderer.v(335) " "Inferred latch for \"pipe_col\[31\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[0\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[0\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[1\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[1\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[2\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[2\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[3\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[3\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[4\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[4\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[5\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[5\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[6\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[6\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[7\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[7\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[8\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[8\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[9\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[9\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323794 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[10\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[10\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323795 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[11\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[11\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323795 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[12\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[12\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323795 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[13\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[13\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323795 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[14\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[14\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323795 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[15\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[15\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323795 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[16\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[16\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323795 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[17\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[17\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323795 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[18\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[18\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[19\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[19\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[20\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[20\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[21\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[21\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[22\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[22\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[23\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[23\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[24\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[24\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[25\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[25\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[26\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[26\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[27\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[27\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323796 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[28\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[28\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323797 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[29\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[29\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323797 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[30\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[30\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323797 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[31\] image_renderer.v(335) " "Inferred latch for \"pipe_row\[31\]\" at image_renderer.v(335)" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397323797 "|flappy_bird|image_renderer:display"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bird_colour " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bird_colour\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1621397323843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_rom image_renderer:display\|flap_1_rom:bird1 " "Elaborating entity \"flap_1_rom\" for hierarchy \"image_renderer:display\|flap_1_rom:bird1\"" {  } { { "image_renderer.v" "bird1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_pos45_rom image_renderer:display\|flap_1_pos45_rom:bird1_pos " "Elaborating entity \"flap_1_pos45_rom\" for hierarchy \"image_renderer:display\|flap_1_pos45_rom:bird1_pos\"" {  } { { "image_renderer.v" "bird1_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_neg45_rom image_renderer:display\|flap_1_neg45_rom:bird1_neg " "Elaborating entity \"flap_1_neg45_rom\" for hierarchy \"image_renderer:display\|flap_1_neg45_rom:bird1_neg\"" {  } { { "image_renderer.v" "bird1_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_rom image_renderer:display\|flap_2_rom:bird2 " "Elaborating entity \"flap_2_rom\" for hierarchy \"image_renderer:display\|flap_2_rom:bird2\"" {  } { { "image_renderer.v" "bird2" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_pos45_rom image_renderer:display\|flap_2_pos45_rom:bird2_pos " "Elaborating entity \"flap_2_pos45_rom\" for hierarchy \"image_renderer:display\|flap_2_pos45_rom:bird2_pos\"" {  } { { "image_renderer.v" "bird2_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_neg45_rom image_renderer:display\|flap_2_neg45_rom:bird2_neg " "Elaborating entity \"flap_2_neg45_rom\" for hierarchy \"image_renderer:display\|flap_2_neg45_rom:bird2_neg\"" {  } { { "image_renderer.v" "bird2_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_rom image_renderer:display\|flap_3_rom:bird3 " "Elaborating entity \"flap_3_rom\" for hierarchy \"image_renderer:display\|flap_3_rom:bird3\"" {  } { { "image_renderer.v" "bird3" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_pos45_rom image_renderer:display\|flap_3_pos45_rom:bird3_pos " "Elaborating entity \"flap_3_pos45_rom\" for hierarchy \"image_renderer:display\|flap_3_pos45_rom:bird3_pos\"" {  } { { "image_renderer.v" "bird3_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397323999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_neg45_rom image_renderer:display\|flap_3_neg45_rom:bird3_neg " "Elaborating entity \"flap_3_neg45_rom\" for hierarchy \"image_renderer:display\|flap_3_neg45_rom:bird3_neg\"" {  } { { "image_renderer.v" "bird3_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397324025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_rom image_renderer:display\|pipe_rom:pipe " "Elaborating entity \"pipe_rom\" for hierarchy \"image_renderer:display\|pipe_rom:pipe\"" {  } { { "image_renderer.v" "pipe" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397324051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers_rom image_renderer:display\|numbers_rom:num " "Elaborating entity \"numbers_rom\" for hierarchy \"image_renderer:display\|numbers_rom:num\"" {  } { { "image_renderer.v" "num" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397324065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medals_rom image_renderer:display\|medals_rom:medal " "Elaborating entity \"medals_rom\" for hierarchy \"image_renderer:display\|medals_rom:medal\"" {  } { { "image_renderer.v" "medal" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397324078 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324267 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621397324267 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324268 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621397324268 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324269 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621397324269 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 30 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621397324270 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621397324270 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div47\"" {  } { { "image_renderer.v" "Div47" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 481 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div45\"" {  } { { "image_renderer.v" "Div45" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 473 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div37\"" {  } { { "image_renderer.v" "Div37" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 443 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div41\"" {  } { { "image_renderer.v" "Div41" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 457 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div39\"" {  } { { "image_renderer.v" "Div39" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 450 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div43\"" {  } { { "image_renderer.v" "Div43" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 465 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div33\"" {  } { { "image_renderer.v" "Div33" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div31\"" {  } { { "image_renderer.v" "Div31" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 419 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div35\"" {  } { { "image_renderer.v" "Div35" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 433 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div40\"" {  } { { "image_renderer.v" "Div40" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 456 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div36\"" {  } { { "image_renderer.v" "Div36" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 442 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div38\"" {  } { { "image_renderer.v" "Div38" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 449 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div32\"" {  } { { "image_renderer.v" "Div32" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 425 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div30\"" {  } { { "image_renderer.v" "Div30" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 418 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div34\"" {  } { { "image_renderer.v" "Div34" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 432 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div4\"" {  } { { "image_renderer.v" "Div4" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 172 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div5\"" {  } { { "image_renderer.v" "Div5" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div28\"" {  } { { "image_renderer.v" "Div28" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 349 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div24\"" {  } { { "image_renderer.v" "Div24" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 345 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div25\"" {  } { { "image_renderer.v" "Div25" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 349 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div19\"" {  } { { "image_renderer.v" "Div19" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 349 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div18\"" {  } { { "image_renderer.v" "Div18" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 345 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div21\"" {  } { { "image_renderer.v" "Div21" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 345 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div22\"" {  } { { "image_renderer.v" "Div22" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 349 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div27\"" {  } { { "image_renderer.v" "Div27" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 345 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div29\"" {  } { { "image_renderer.v" "Div29" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div26\"" {  } { { "image_renderer.v" "Div26" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div20\"" {  } { { "image_renderer.v" "Div20" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_renderer:display\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_renderer:display\|Div23\"" {  } { { "image_renderer.v" "Div23" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 350 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621397330487 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621397330487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div47 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div47\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 481 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397330622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div47 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div47\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397330622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397330622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397330622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397330622 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 481 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621397330622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397330691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397330691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397330723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397330723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621397330773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397330773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div40 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div40\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 456 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397330985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div40 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397330985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397330985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397330985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397330985 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 456 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621397330985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div4\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397331121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div4 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397331121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397331121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397331121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397331121 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621397331121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_renderer:display\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"image_renderer:display\|lpm_divide:Div5\"" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397331143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_renderer:display\|lpm_divide:Div5 " "Instantiated megafunction \"image_renderer:display\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397331144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397331144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397331144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621397331144 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621397331144 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621397332921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[6\] " "Latch image_renderer:display\|pipe_row\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 311 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333061 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[0\] " "Latch image_renderer:display\|pipe_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 338 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333061 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[1\] " "Latch image_renderer:display\|pipe_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 311 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333062 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[2\] " "Latch image_renderer:display\|pipe_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 311 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333062 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[0\] " "Latch image_renderer:display\|pipe_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 311 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333062 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[4\] " "Latch image_renderer:display\|pipe_col\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 338 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333062 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[4\] " "Latch image_renderer:display\|pipe_row\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 311 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333062 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[5\] " "Latch image_renderer:display\|pipe_row\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 311 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333062 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_row\[3\] " "Latch image_renderer:display\|pipe_row\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|pipe_btm_gfx\[3\] " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|pipe_btm_gfx\[3\]" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 311 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333062 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[2\] " "Latch image_renderer:display\|pipe_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 338 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333062 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[1\] " "Latch image_renderer:display\|pipe_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 338 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333063 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "image_renderer:display\|pipe_col\[3\] " "Latch image_renderer:display\|pipe_col\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA image_renderer:display\|LessThan14~synth " "Ports D and ENA on the latch are fed by the same signal image_renderer:display\|LessThan14~synth" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 338 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333063 ""}  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 335 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_counter:scr\|hiscore\[31\] " "Latch score_counter:scr\|hiscore\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[31\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[31\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333063 ""}  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_counter:scr\|hiscore\[30\] " "Latch score_counter:scr\|hiscore\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[30\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[30\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333063 ""}  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_counter:scr\|hiscore\[29\] " "Latch score_counter:scr\|hiscore\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[29\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[29\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621397333063 ""}  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621397333063 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[0\] pipes:pipe_shift\|pipeY\[0\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[0\]~1 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~1\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[0\] pipes:pipe_shift\|pipeY\[1\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[0\]~5 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[0\]~5\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[0\] pipes:pipe_shift\|pipeY\[2\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[0\]~9 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[0\]~9\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[0\] pipes:pipe_shift\|pipeY\[3\]\[0\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[0\]~13 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[0\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[0\]~13\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[5\] pipes:pipe_shift\|pipeY\[0\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[5\]~17 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~17\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[6\] pipes:pipe_shift\|pipeY\[0\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[6\]~21 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~21\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[3\] pipes:pipe_shift\|pipeY\[0\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[3\]~25 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~25\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[4\] pipes:pipe_shift\|pipeY\[0\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[4\]~29 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~29\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[5\] pipes:pipe_shift\|pipeY\[1\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[5\]~33 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[5\]~33\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[6\] pipes:pipe_shift\|pipeY\[1\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[6\]~37 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[6\]~37\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[3\] pipes:pipe_shift\|pipeY\[1\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[3\]~41 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[3\]~41\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[4\] pipes:pipe_shift\|pipeY\[1\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[4\]~45 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[4\]~45\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[5\] pipes:pipe_shift\|pipeY\[2\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[5\]~49 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[5\]~49\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[6\] pipes:pipe_shift\|pipeY\[2\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[6\]~53 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[6\]~53\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[3\] pipes:pipe_shift\|pipeY\[2\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[3\]~57 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[3\]~57\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[4\] pipes:pipe_shift\|pipeY\[2\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[4\]~61 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[4\]~61\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[5\] pipes:pipe_shift\|pipeY\[3\]\[5\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[5\]~65 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[5\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[5\]~65\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[6\] pipes:pipe_shift\|pipeY\[3\]\[6\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[6\]~69 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[6\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[6\]~69\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[3\] pipes:pipe_shift\|pipeY\[3\]\[3\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[3\]~73 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[3\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[3\]~73\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[4\] pipes:pipe_shift\|pipeY\[3\]\[4\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[4\]~77 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[4\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[4\]~77\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[2\] pipes:pipe_shift\|pipeY\[0\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[2\]~81 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~81\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[1\] pipes:pipe_shift\|pipeY\[0\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[0\]\[1\]~85 " "Register \"pipes:pipe_shift\|pipeY\[0\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~85\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[2\] pipes:pipe_shift\|pipeY\[1\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[2\]~89 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[2\]~89\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[1\] pipes:pipe_shift\|pipeY\[1\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[1\]\[1\]~93 " "Register \"pipes:pipe_shift\|pipeY\[1\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[1\]~93\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[2\] pipes:pipe_shift\|pipeY\[2\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[2\]~97 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[2\]~97\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[1\] pipes:pipe_shift\|pipeY\[2\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[2\]\[1\]~101 " "Register \"pipes:pipe_shift\|pipeY\[2\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[1\]~101\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[2\] pipes:pipe_shift\|pipeY\[3\]\[2\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[2\]~105 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[2\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[2\]~105\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[1\] pipes:pipe_shift\|pipeY\[3\]\[1\]~_emulated pipes:pipe_shift\|pipeY\[3\]\[1\]~109 " "Register \"pipes:pipe_shift\|pipeY\[3\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[1\]~_emulated\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[1\]~109\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621397333091 "|flappy_bird|pipes:pipe_shift|pipeY[3][1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1621397333091 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[21\] VCC " "Pin \"seven_seg\[21\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[22\] VCC " "Pin \"seven_seg\[22\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[23\] VCC " "Pin \"seven_seg\[23\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[24\] VCC " "Pin \"seven_seg\[24\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[25\] VCC " "Pin \"seven_seg\[25\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[26\] VCC " "Pin \"seven_seg\[26\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[27\] VCC " "Pin \"seven_seg\[27\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[28\] VCC " "Pin \"seven_seg\[28\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[29\] VCC " "Pin \"seven_seg\[29\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[30\] VCC " "Pin \"seven_seg\[30\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[31\] VCC " "Pin \"seven_seg\[31\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[32\] VCC " "Pin \"seven_seg\[32\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[33\] VCC " "Pin \"seven_seg\[33\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[34\] VCC " "Pin \"seven_seg\[34\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[35\] VCC " "Pin \"seven_seg\[35\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[36\] VCC " "Pin \"seven_seg\[36\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[37\] VCC " "Pin \"seven_seg\[37\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[38\] VCC " "Pin \"seven_seg\[38\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[39\] VCC " "Pin \"seven_seg\[39\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[40\] VCC " "Pin \"seven_seg\[40\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[41\] VCC " "Pin \"seven_seg\[41\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621397338213 "|flappy_bird|seven_seg[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621397338213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621397338527 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621397341900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397342082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621397342511 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621397342511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7806 " "Implemented 7806 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621397342902 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621397342902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7721 " "Implemented 7721 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621397342902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621397342902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 256 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 256 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4934 " "Peak virtual memory: 4934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621397342940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 19 05:09:02 2021 " "Processing ended: Wed May 19 05:09:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621397342940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621397342940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621397342940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621397342940 ""}
