Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: archivo_registros.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "archivo_registros.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "archivo_registros"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : archivo_registros
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\iAngelMx\Documents\GitHub\arqCompVHDL\archivo_registros\archivo_registros.vhd" into library work
Parsing entity <archivo_registros>.
Parsing architecture <Behavioral> of entity <archivo_registros>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <archivo_registros> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <archivo_registros>.
    Related source file is "C:\Users\iAngelMx\Documents\GitHub\arqCompVHDL\archivo_registros\archivo_registros.vhd".
        n = 16
    Found 16-bit register for signal <banco<1>>.
    Found 16-bit register for signal <banco<2>>.
    Found 16-bit register for signal <banco<3>>.
    Found 16-bit register for signal <banco<4>>.
    Found 16-bit register for signal <banco<5>>.
    Found 16-bit register for signal <banco<6>>.
    Found 16-bit register for signal <banco<7>>.
    Found 16-bit register for signal <banco<8>>.
    Found 16-bit register for signal <banco<9>>.
    Found 16-bit register for signal <banco<10>>.
    Found 16-bit register for signal <banco<11>>.
    Found 16-bit register for signal <banco<12>>.
    Found 16-bit register for signal <banco<13>>.
    Found 16-bit register for signal <banco<14>>.
    Found 16-bit register for signal <banco<15>>.
    Found 16-bit register for signal <banco<0>>.
    Found 16-bit shifter logical right for signal <readRegister1[3]_SHAMT[3]_shift_right_34_OUT> created at line 110
    Found 16-bit shifter logical left for signal <readRegister1[3]_SHAMT[3]_shift_left_69_OUT> created at line 116
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <banco>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <banco>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <readData1> created at line 123.
    Found 16-bit 16-to-1 multiplexer for signal <readData2> created at line 124.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred  98 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <archivo_registros> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 16
 16-bit register                                       : 16
# Multiplexers                                         : 98
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 96
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256
# Multiplexers                                         : 128
 1-bit 16-to-1 multiplexer                             : 32
 16-bit 2-to-1 multiplexer                             : 96
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <archivo_registros> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block archivo_registros, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : archivo_registros.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 612
#      LUT2                        : 4
#      LUT3                        : 11
#      LUT4                        : 23
#      LUT5                        : 263
#      LUT6                        : 205
#      MUXF7                       : 74
#      MUXF8                       : 32
# FlipFlops/Latches                : 256
#      FDCE                        : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 36
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             256  out of  126800     0%  
 Number of Slice LUTs:                  506  out of  63400     0%  
    Number used as Logic:               506  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    506
   Number with an unused Flip Flop:     250  out of    506    49%  
   Number with an unused LUT:             0  out of    506     0%  
   Number of fully used LUT-FF pairs:   256  out of    506    50%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  69  out of    210    32%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 256   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.734ns (Maximum Frequency: 267.831MHz)
   Minimum input arrival time before clock: 3.618ns
   Maximum output required time after clock: 1.845ns
   Maximum combinational path delay: 1.730ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.734ns (frequency: 267.831MHz)
  Total number of paths / destination ports: 69120 / 256
-------------------------------------------------------------------------
Delay:               3.734ns (Levels of Logic = 7)
  Source:            banco_6_7 (FF)
  Destination:       banco_15_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: banco_6_7 to banco_15_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  banco_6_7 (banco_6_7)
     LUT6:I2->O            1   0.097   0.000  mux13_51 (mux13_51)
     MUXF7:I1->O           1   0.279   0.000  mux13_4_f7 (mux13_4_f7)
     MUXF8:I0->O          11   0.218   0.602  mux13_2_f8 (readData1_7_OBUF)
     LUT6:I2->O            2   0.097   0.561  Sh401 (Sh40)
     LUT6:I2->O            1   0.097   0.295  Mmux_banco[0][15]_banco[0][15]_mux_87_OUT1512 (Mmux_banco[0][15]_banco[0][15]_mux_87_OUT1512)
     LUT6:I5->O           16   0.097   0.364  Mmux_banco[0][15]_banco[0][15]_mux_87_OUT1513 (Mmux_banco[0][15]_banco[0][15]_mux_87_OUT151)
     LUT5:I4->O            1   0.097   0.000  Mmux_banco[0][15]_banco[0][15]_mux_87_OUT152 (banco[0][15]_banco[0][15]_mux_87_OUT<8>)
     FDCE:D                    0.008          banco_0_8
    ----------------------------------------
    Total                      3.734ns (1.351ns logic, 2.383ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 56176 / 768
-------------------------------------------------------------------------
Offset:              3.618ns (Levels of Logic = 8)
  Source:            readRegister1<1> (PAD)
  Destination:       banco_15_8 (FF)
  Destination Clock: clk rising

  Data Path: readRegister1<1> to banco_15_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.001   0.805  readRegister1_1_IBUF (readRegister1_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  mux13_51 (mux13_51)
     MUXF7:I1->O           1   0.279   0.000  mux13_4_f7 (mux13_4_f7)
     MUXF8:I0->O          11   0.218   0.602  mux13_2_f8 (readData1_7_OBUF)
     LUT6:I2->O            2   0.097   0.561  Sh401 (Sh40)
     LUT6:I2->O            1   0.097   0.295  Mmux_banco[0][15]_banco[0][15]_mux_87_OUT1512 (Mmux_banco[0][15]_banco[0][15]_mux_87_OUT1512)
     LUT6:I5->O           16   0.097   0.364  Mmux_banco[0][15]_banco[0][15]_mux_87_OUT1513 (Mmux_banco[0][15]_banco[0][15]_mux_87_OUT151)
     LUT5:I4->O            1   0.097   0.000  Mmux_banco[0][15]_banco[0][15]_mux_87_OUT152 (banco[0][15]_banco[0][15]_mux_87_OUT<8>)
     FDCE:D                    0.008          banco_0_8
    ----------------------------------------
    Total                      3.618ns (0.991ns logic, 2.627ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 512 / 32
-------------------------------------------------------------------------
Offset:              1.845ns (Levels of Logic = 4)
  Source:            banco_6_15 (FF)
  Destination:       readData1<15> (PAD)
  Source Clock:      clk rising

  Data Path: banco_6_15 to readData1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.561  banco_6_15 (banco_6_15)
     LUT6:I2->O            1   0.097   0.000  mux6_51 (mux6_51)
     MUXF7:I1->O           1   0.279   0.000  mux6_4_f7 (mux6_4_f7)
     MUXF8:I0->O          12   0.218   0.330  mux6_2_f8 (readData1_15_OBUF)
     OBUF:I->O                 0.000          readData1_15_OBUF (readData1<15>)
    ----------------------------------------
    Total                      1.845ns (0.955ns logic, 0.890ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 352 / 32
-------------------------------------------------------------------------
Delay:               1.730ns (Levels of Logic = 5)
  Source:            readRegister1<1> (PAD)
  Destination:       readData1<15> (PAD)

  Data Path: readRegister1<1> to readData1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   0.001   0.805  readRegister1_1_IBUF (readRegister1_1_IBUF)
     LUT6:I0->O            1   0.097   0.000  mux5_51 (mux5_51)
     MUXF7:I1->O           1   0.279   0.000  mux5_4_f7 (mux5_4_f7)
     MUXF8:I0->O          12   0.218   0.330  mux5_2_f8 (readData1_14_OBUF)
     OBUF:I->O                 0.000          readData1_14_OBUF (readData1<14>)
    ----------------------------------------
    Total                      1.730ns (0.595ns logic, 1.135ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.734|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.96 secs
 
--> 

Total memory usage is 463796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

