
robot_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cdd4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d8  0800cfb8  0800cfb8  0000dfb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d490  0800d490  0000f1d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800d490  0800d490  0000e490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d498  0800d498  0000f1d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d498  0800d498  0000e498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d49c  0800d49c  0000e49c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  0800d4a0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ec  200001d0  0800d670  0000f1d0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007bc  0800d670  0000f7bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dfdd  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044c8  00000000  00000000  0002d1dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  000316a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001128  00000000  00000000  00032cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029a5e  00000000  00000000  00033e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001edd9  00000000  00000000  0005d87e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001061c7  00000000  00000000  0007c657  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018281e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fb0  00000000  00000000  00182864  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  00189814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d0 	.word	0x200001d0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800cf9c 	.word	0x0800cf9c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d4 	.word	0x200001d4
 800021c:	0800cf9c 	.word	0x0800cf9c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <SystemClock_Config>:




void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b094      	sub	sp, #80	@ 0x50
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	2238      	movs	r2, #56	@ 0x38
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f008 fbc3 	bl	80097ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001056:	2000      	movs	r0, #0
 8001058:	f002 fb02 	bl	8003660 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800105c:	2302      	movs	r3, #2
 800105e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001060:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001066:	2340      	movs	r3, #64	@ 0x40
 8001068:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800106a:	2302      	movs	r3, #2
 800106c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800106e:	2302      	movs	r3, #2
 8001070:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001072:	2304      	movs	r3, #4
 8001074:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001076:	2355      	movs	r3, #85	@ 0x55
 8001078:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800107e:	2302      	movs	r3, #2
 8001080:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001082:	2302      	movs	r3, #2
 8001084:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	4618      	mov	r0, r3
 800108c:	f002 fb9c 	bl	80037c8 <HAL_RCC_OscConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001096:	f001 fbab 	bl	80027f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109a:	230f      	movs	r3, #15
 800109c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800109e:	2303      	movs	r3, #3
 80010a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2104      	movs	r1, #4
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 fe9a 	bl	8003dec <HAL_RCC_ClockConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80010be:	f001 fb97 	bl	80027f0 <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	3750      	adds	r7, #80	@ 0x50
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <MX_GPIO_Init>:

#include "gpio_configuration.h"


void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08a      	sub	sp, #40	@ 0x28
 80010d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
 80010e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	4b2f      	ldr	r3, [pc, #188]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	4a2e      	ldr	r2, [pc, #184]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 80010e8:	f043 0304 	orr.w	r3, r3, #4
 80010ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ee:	4b2c      	ldr	r3, [pc, #176]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fa:	4b29      	ldr	r3, [pc, #164]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a28      	ldr	r2, [pc, #160]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 8001100:	f043 0320 	orr.w	r3, r3, #32
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b26      	ldr	r3, [pc, #152]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0320 	and.w	r3, r3, #32
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b23      	ldr	r3, [pc, #140]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a22      	ldr	r2, [pc, #136]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800111e:	4b20      	ldr	r3, [pc, #128]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112a:	4b1d      	ldr	r3, [pc, #116]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	4a1c      	ldr	r2, [pc, #112]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 8001130:	f043 0302 	orr.w	r3, r3, #2
 8001134:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001136:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <MX_GPIO_Init+0xd4>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	607b      	str	r3, [r7, #4]
 8001140:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|LD2_Pin, GPIO_PIN_RESET);
 8001142:	2200      	movs	r2, #0
 8001144:	2123      	movs	r1, #35	@ 0x23
 8001146:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114a:	f002 fa71 	bl	8003630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800114e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001152:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001154:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001158:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	480f      	ldr	r0, [pc, #60]	@ (80011a4 <MX_GPIO_Init+0xd8>)
 8001166:	f002 f8e1 	bl	800332c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD2_Pin;
 800116a:	2323      	movs	r3, #35	@ 0x23
 800116c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800116e:	2301      	movs	r3, #1
 8001170:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	2300      	movs	r3, #0
 8001174:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001176:	2300      	movs	r3, #0
 8001178:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4619      	mov	r1, r3
 8001180:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001184:	f002 f8d2 	bl	800332c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001188:	2200      	movs	r2, #0
 800118a:	2100      	movs	r1, #0
 800118c:	2028      	movs	r0, #40	@ 0x28
 800118e:	f001 ffe5 	bl	800315c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001192:	2028      	movs	r0, #40	@ 0x28
 8001194:	f001 fffc 	bl	8003190 <HAL_NVIC_EnableIRQ>

}
 8001198:	bf00      	nop
 800119a:	3728      	adds	r7, #40	@ 0x28
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40021000 	.word	0x40021000
 80011a4:	48000800 	.word	0x48000800

080011a8 <MX_TIM1_Init>:




void MX_TIM1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b09c      	sub	sp, #112	@ 0x70
 80011ac:	af00      	add	r7, sp, #0


  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ae:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011c8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
 80011d8:	615a      	str	r2, [r3, #20]
 80011da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	2234      	movs	r2, #52	@ 0x34
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f008 faf3 	bl	80097ce <memset>

  htim1.Instance = TIM1;
 80011e8:	4b57      	ldr	r3, [pc, #348]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 80011ea:	4a58      	ldr	r2, [pc, #352]	@ (800134c <MX_TIM1_Init+0x1a4>)
 80011ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 170000-1;
 80011ee:	4b56      	ldr	r3, [pc, #344]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 80011f0:	4a57      	ldr	r2, [pc, #348]	@ (8001350 <MX_TIM1_Init+0x1a8>)
 80011f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011f4:	4b54      	ldr	r3, [pc, #336]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80011fa:	4b53      	ldr	r3, [pc, #332]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 80011fc:	2263      	movs	r2, #99	@ 0x63
 80011fe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001200:	4b51      	ldr	r3, [pc, #324]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 8001202:	2200      	movs	r2, #0
 8001204:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001206:	4b50      	ldr	r3, [pc, #320]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 8001208:	2200      	movs	r2, #0
 800120a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800120c:	4b4e      	ldr	r3, [pc, #312]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 800120e:	2200      	movs	r2, #0
 8001210:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001212:	484d      	ldr	r0, [pc, #308]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 8001214:	f003 fa86 	bl	8004724 <HAL_TIM_Base_Init>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800121e:	f001 fae7 	bl	80027f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001222:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001226:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001228:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800122c:	4619      	mov	r1, r3
 800122e:	4846      	ldr	r0, [pc, #280]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 8001230:	f004 f8c4 	bl	80053bc <HAL_TIM_ConfigClockSource>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800123a:	f001 fad9 	bl	80027f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800123e:	4842      	ldr	r0, [pc, #264]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 8001240:	f003 fbb0 	bl	80049a4 <HAL_TIM_PWM_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800124a:	f001 fad1 	bl	80027f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800124e:	2300      	movs	r3, #0
 8001250:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001252:	2300      	movs	r3, #0
 8001254:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800125a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800125e:	4619      	mov	r1, r3
 8001260:	4839      	ldr	r0, [pc, #228]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 8001262:	f004 fe89 	bl	8005f78 <HAL_TIMEx_MasterConfigSynchronization>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 800126c:	f001 fac0 	bl	80027f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001270:	2360      	movs	r3, #96	@ 0x60
 8001272:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001278:	2300      	movs	r3, #0
 800127a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800127c:	2300      	movs	r3, #0
 800127e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001280:	2300      	movs	r3, #0
 8001282:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001284:	2300      	movs	r3, #0
 8001286:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001288:	2300      	movs	r3, #0
 800128a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800128c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001290:	2200      	movs	r2, #0
 8001292:	4619      	mov	r1, r3
 8001294:	482c      	ldr	r0, [pc, #176]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 8001296:	f003 ff7d 	bl	8005194 <HAL_TIM_PWM_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80012a0:	f001 faa6 	bl	80027f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012a8:	2204      	movs	r2, #4
 80012aa:	4619      	mov	r1, r3
 80012ac:	4826      	ldr	r0, [pc, #152]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 80012ae:	f003 ff71 	bl	8005194 <HAL_TIM_PWM_ConfigChannel>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80012b8:	f001 fa9a 	bl	80027f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012bc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012c0:	2208      	movs	r2, #8
 80012c2:	4619      	mov	r1, r3
 80012c4:	4820      	ldr	r0, [pc, #128]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 80012c6:	f003 ff65 	bl	8005194 <HAL_TIM_PWM_ConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 80012d0:	f001 fa8e 	bl	80027f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80012d4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012d8:	220c      	movs	r2, #12
 80012da:	4619      	mov	r1, r3
 80012dc:	481a      	ldr	r0, [pc, #104]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 80012de:	f003 ff59 	bl	8005194 <HAL_TIM_PWM_ConfigChannel>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 80012e8:	f001 fa82 	bl	80027f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012ec:	2300      	movs	r3, #0
 80012ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001300:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001304:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800130a:	2300      	movs	r3, #0
 800130c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800130e:	2300      	movs	r3, #0
 8001310:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001312:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001316:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800131c:	2300      	movs	r3, #0
 800131e:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001320:	2300      	movs	r3, #0
 8001322:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	4619      	mov	r1, r3
 8001328:	4807      	ldr	r0, [pc, #28]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 800132a:	f004 febb 	bl	80060a4 <HAL_TIMEx_ConfigBreakDeadTime>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM1_Init+0x190>
  {
    Error_Handler();
 8001334:	f001 fa5c 	bl	80027f0 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8001338:	4803      	ldr	r0, [pc, #12]	@ (8001348 <MX_TIM1_Init+0x1a0>)
 800133a:	f001 fc53 	bl	8002be4 <HAL_TIM_MspPostInit>

}
 800133e:	bf00      	nop
 8001340:	3770      	adds	r7, #112	@ 0x70
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	200001ec 	.word	0x200001ec
 800134c:	40012c00 	.word	0x40012c00
 8001350:	0002980f 	.word	0x0002980f

08001354 <MX_TIM3_Init>:

void MX_TIM3_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08c      	sub	sp, #48	@ 0x30
 8001358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800135a:	f107 030c 	add.w	r3, r7, #12
 800135e:	2224      	movs	r2, #36	@ 0x24
 8001360:	2100      	movs	r1, #0
 8001362:	4618      	mov	r0, r3
 8001364:	f008 fa33 	bl	80097ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001368:	463b      	mov	r3, r7
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001372:	4b21      	ldr	r3, [pc, #132]	@ (80013f8 <MX_TIM3_Init+0xa4>)
 8001374:	4a21      	ldr	r2, [pc, #132]	@ (80013fc <MX_TIM3_Init+0xa8>)
 8001376:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001378:	4b1f      	ldr	r3, [pc, #124]	@ (80013f8 <MX_TIM3_Init+0xa4>)
 800137a:	2200      	movs	r2, #0
 800137c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137e:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <MX_TIM3_Init+0xa4>)
 8001380:	2200      	movs	r2, #0
 8001382:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001384:	4b1c      	ldr	r3, [pc, #112]	@ (80013f8 <MX_TIM3_Init+0xa4>)
 8001386:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800138a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138c:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <MX_TIM3_Init+0xa4>)
 800138e:	2200      	movs	r2, #0
 8001390:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001392:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <MX_TIM3_Init+0xa4>)
 8001394:	2200      	movs	r2, #0
 8001396:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001398:	2303      	movs	r3, #3
 800139a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800139c:	2300      	movs	r3, #0
 800139e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013a0:	2301      	movs	r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013a4:	2300      	movs	r3, #0
 80013a6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013b0:	2301      	movs	r3, #1
 80013b2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013b4:	2300      	movs	r3, #0
 80013b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80013bc:	f107 030c 	add.w	r3, r7, #12
 80013c0:	4619      	mov	r1, r3
 80013c2:	480d      	ldr	r0, [pc, #52]	@ (80013f8 <MX_TIM3_Init+0xa4>)
 80013c4:	f003 fc62 	bl	8004c8c <HAL_TIM_Encoder_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80013ce:	f001 fa0f 	bl	80027f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d2:	2300      	movs	r3, #0
 80013d4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013da:	463b      	mov	r3, r7
 80013dc:	4619      	mov	r1, r3
 80013de:	4806      	ldr	r0, [pc, #24]	@ (80013f8 <MX_TIM3_Init+0xa4>)
 80013e0:	f004 fdca 	bl	8005f78 <HAL_TIMEx_MasterConfigSynchronization>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80013ea:	f001 fa01 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	3730      	adds	r7, #48	@ 0x30
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000238 	.word	0x20000238
 80013fc:	40000400 	.word	0x40000400

08001400 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM4_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b08c      	sub	sp, #48	@ 0x30
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001406:	f107 030c 	add.w	r3, r7, #12
 800140a:	2224      	movs	r2, #36	@ 0x24
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f008 f9dd 	bl	80097ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001414:	463b      	mov	r3, r7
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800141e:	4b21      	ldr	r3, [pc, #132]	@ (80014a4 <MX_TIM4_Init+0xa4>)
 8001420:	4a21      	ldr	r2, [pc, #132]	@ (80014a8 <MX_TIM4_Init+0xa8>)
 8001422:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001424:	4b1f      	ldr	r3, [pc, #124]	@ (80014a4 <MX_TIM4_Init+0xa4>)
 8001426:	2200      	movs	r2, #0
 8001428:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142a:	4b1e      	ldr	r3, [pc, #120]	@ (80014a4 <MX_TIM4_Init+0xa4>)
 800142c:	2200      	movs	r2, #0
 800142e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001430:	4b1c      	ldr	r3, [pc, #112]	@ (80014a4 <MX_TIM4_Init+0xa4>)
 8001432:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001436:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001438:	4b1a      	ldr	r3, [pc, #104]	@ (80014a4 <MX_TIM4_Init+0xa4>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800143e:	4b19      	ldr	r3, [pc, #100]	@ (80014a4 <MX_TIM4_Init+0xa4>)
 8001440:	2280      	movs	r2, #128	@ 0x80
 8001442:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001444:	2303      	movs	r3, #3
 8001446:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001448:	2300      	movs	r3, #0
 800144a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800144c:	2301      	movs	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001454:	230a      	movs	r3, #10
 8001456:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001458:	2300      	movs	r3, #0
 800145a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800145c:	2301      	movs	r3, #1
 800145e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001460:	2300      	movs	r3, #0
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001464:	2300      	movs	r3, #0
 8001466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	4619      	mov	r1, r3
 800146e:	480d      	ldr	r0, [pc, #52]	@ (80014a4 <MX_TIM4_Init+0xa4>)
 8001470:	f003 fc0c 	bl	8004c8c <HAL_TIM_Encoder_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800147a:	f001 f9b9 	bl	80027f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147e:	2300      	movs	r3, #0
 8001480:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001486:	463b      	mov	r3, r7
 8001488:	4619      	mov	r1, r3
 800148a:	4806      	ldr	r0, [pc, #24]	@ (80014a4 <MX_TIM4_Init+0xa4>)
 800148c:	f004 fd74 	bl	8005f78 <HAL_TIMEx_MasterConfigSynchronization>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001496:	f001 f9ab 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800149a:	bf00      	nop
 800149c:	3730      	adds	r7, #48	@ 0x30
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000284 	.word	0x20000284
 80014a8:	40000800 	.word	0x40000800

080014ac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM5_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08c      	sub	sp, #48	@ 0x30
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80014b2:	f107 030c 	add.w	r3, r7, #12
 80014b6:	2224      	movs	r2, #36	@ 0x24
 80014b8:	2100      	movs	r1, #0
 80014ba:	4618      	mov	r0, r3
 80014bc:	f008 f987 	bl	80097ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c0:	463b      	mov	r3, r7
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80014ca:	4b21      	ldr	r3, [pc, #132]	@ (8001550 <MX_TIM5_Init+0xa4>)
 80014cc:	4a21      	ldr	r2, [pc, #132]	@ (8001554 <MX_TIM5_Init+0xa8>)
 80014ce:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80014d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001550 <MX_TIM5_Init+0xa4>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <MX_TIM5_Init+0xa4>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4.294967295E9;
 80014dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001550 <MX_TIM5_Init+0xa4>)
 80014de:	f04f 32ff 	mov.w	r2, #4294967295
 80014e2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001550 <MX_TIM5_Init+0xa4>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ea:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <MX_TIM5_Init+0xa4>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014f0:	2303      	movs	r3, #3
 80014f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014f4:	2300      	movs	r3, #0
 80014f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014f8:	2301      	movs	r3, #1
 80014fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014fc:	2300      	movs	r3, #0
 80014fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001504:	2300      	movs	r3, #0
 8001506:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001508:	2301      	movs	r3, #1
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800150c:	2300      	movs	r3, #0
 800150e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001514:	f107 030c 	add.w	r3, r7, #12
 8001518:	4619      	mov	r1, r3
 800151a:	480d      	ldr	r0, [pc, #52]	@ (8001550 <MX_TIM5_Init+0xa4>)
 800151c:	f003 fbb6 	bl	8004c8c <HAL_TIM_Encoder_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001526:	f001 f963 	bl	80027f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152e:	2300      	movs	r3, #0
 8001530:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001532:	463b      	mov	r3, r7
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	@ (8001550 <MX_TIM5_Init+0xa4>)
 8001538:	f004 fd1e 	bl	8005f78 <HAL_TIMEx_MasterConfigSynchronization>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 8001542:	f001 f955 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3730      	adds	r7, #48	@ 0x30
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200002d0 	.word	0x200002d0
 8001554:	40000c00 	.word	0x40000c00

08001558 <MX_TIM7_Init>:

void MX_TIM7_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001568:	4b14      	ldr	r3, [pc, #80]	@ (80015bc <MX_TIM7_Init+0x64>)
 800156a:	4a15      	ldr	r2, [pc, #84]	@ (80015c0 <MX_TIM7_Init+0x68>)
 800156c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 170-1;
 800156e:	4b13      	ldr	r3, [pc, #76]	@ (80015bc <MX_TIM7_Init+0x64>)
 8001570:	22a9      	movs	r2, #169	@ 0xa9
 8001572:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <MX_TIM7_Init+0x64>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000;
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <MX_TIM7_Init+0x64>)
 800157c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001580:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <MX_TIM7_Init+0x64>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001588:	480c      	ldr	r0, [pc, #48]	@ (80015bc <MX_TIM7_Init+0x64>)
 800158a:	f003 f8cb 	bl	8004724 <HAL_TIM_Base_Init>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001594:	f001 f92c 	bl	80027f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800159c:	2300      	movs	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	4619      	mov	r1, r3
 80015a4:	4805      	ldr	r0, [pc, #20]	@ (80015bc <MX_TIM7_Init+0x64>)
 80015a6:	f004 fce7 	bl	8005f78 <HAL_TIMEx_MasterConfigSynchronization>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80015b0:	f001 f91e 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80015b4:	bf00      	nop
 80015b6:	3710      	adds	r7, #16
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000031c 	.word	0x2000031c
 80015c0:	40001400 	.word	0x40001400

080015c4 <MX_TIM8_Init>:

void MX_TIM8_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b08c      	sub	sp, #48	@ 0x30
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015ca:	f107 030c 	add.w	r3, r7, #12
 80015ce:	2224      	movs	r2, #36	@ 0x24
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f008 f8fb 	bl	80097ce <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015d8:	463b      	mov	r3, r7
 80015da:	2200      	movs	r2, #0
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	605a      	str	r2, [r3, #4]
 80015e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80015e2:	4b23      	ldr	r3, [pc, #140]	@ (8001670 <MX_TIM8_Init+0xac>)
 80015e4:	4a23      	ldr	r2, [pc, #140]	@ (8001674 <MX_TIM8_Init+0xb0>)
 80015e6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80015e8:	4b21      	ldr	r3, [pc, #132]	@ (8001670 <MX_TIM8_Init+0xac>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ee:	4b20      	ldr	r3, [pc, #128]	@ (8001670 <MX_TIM8_Init+0xac>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80015f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001670 <MX_TIM8_Init+0xac>)
 80015f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015fa:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001670 <MX_TIM8_Init+0xac>)
 80015fe:	2200      	movs	r2, #0
 8001600:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001602:	4b1b      	ldr	r3, [pc, #108]	@ (8001670 <MX_TIM8_Init+0xac>)
 8001604:	2200      	movs	r2, #0
 8001606:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001608:	4b19      	ldr	r3, [pc, #100]	@ (8001670 <MX_TIM8_Init+0xac>)
 800160a:	2200      	movs	r2, #0
 800160c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800160e:	2303      	movs	r3, #3
 8001610:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001612:	2300      	movs	r3, #0
 8001614:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001616:	2301      	movs	r3, #1
 8001618:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800161a:	2300      	movs	r3, #0
 800161c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001622:	2300      	movs	r3, #0
 8001624:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001626:	2301      	movs	r3, #1
 8001628:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800162a:	2300      	movs	r3, #0
 800162c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001632:	f107 030c 	add.w	r3, r7, #12
 8001636:	4619      	mov	r1, r3
 8001638:	480d      	ldr	r0, [pc, #52]	@ (8001670 <MX_TIM8_Init+0xac>)
 800163a:	f003 fb27 	bl	8004c8c <HAL_TIM_Encoder_Init>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001644:	f001 f8d4 	bl	80027f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800164c:	2300      	movs	r3, #0
 800164e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001650:	2300      	movs	r3, #0
 8001652:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001654:	463b      	mov	r3, r7
 8001656:	4619      	mov	r1, r3
 8001658:	4805      	ldr	r0, [pc, #20]	@ (8001670 <MX_TIM8_Init+0xac>)
 800165a:	f004 fc8d 	bl	8005f78 <HAL_TIMEx_MasterConfigSynchronization>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001664:	f001 f8c4 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001668:	bf00      	nop
 800166a:	3730      	adds	r7, #48	@ 0x30
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	20000368 	.word	0x20000368
 8001674:	40013400 	.word	0x40013400

08001678 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800167c:	4b21      	ldr	r3, [pc, #132]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 800167e:	4a22      	ldr	r2, [pc, #136]	@ (8001708 <MX_LPUART1_UART_Init+0x90>)
 8001680:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001682:	4b20      	ldr	r3, [pc, #128]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 8001684:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001688:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800168a:	4b1e      	ldr	r3, [pc, #120]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 800168c:	2200      	movs	r2, #0
 800168e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001690:	4b1c      	ldr	r3, [pc, #112]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 8001692:	2200      	movs	r2, #0
 8001694:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001696:	4b1b      	ldr	r3, [pc, #108]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 8001698:	2200      	movs	r2, #0
 800169a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800169c:	4b19      	ldr	r3, [pc, #100]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 800169e:	220c      	movs	r2, #12
 80016a0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016a2:	4b18      	ldr	r3, [pc, #96]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016a8:	4b16      	ldr	r3, [pc, #88]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016ae:	4b15      	ldr	r3, [pc, #84]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016b4:	4b13      	ldr	r3, [pc, #76]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80016ba:	4812      	ldr	r0, [pc, #72]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 80016bc:	f004 fdcc 	bl	8006258 <HAL_UART_Init>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80016c6:	f001 f893 	bl	80027f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ca:	2100      	movs	r1, #0
 80016cc:	480d      	ldr	r0, [pc, #52]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 80016ce:	f006 fe24 	bl	800831a <HAL_UARTEx_SetTxFifoThreshold>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80016d8:	f001 f88a 	bl	80027f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016dc:	2100      	movs	r1, #0
 80016de:	4809      	ldr	r0, [pc, #36]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 80016e0:	f006 fe59 	bl	8008396 <HAL_UARTEx_SetRxFifoThreshold>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80016ea:	f001 f881 	bl	80027f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80016ee:	4805      	ldr	r0, [pc, #20]	@ (8001704 <MX_LPUART1_UART_Init+0x8c>)
 80016f0:	f006 fdda 	bl	80082a8 <HAL_UARTEx_DisableFifoMode>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80016fa:	f001 f879 	bl	80027f0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20000448 	.word	0x20000448
 8001708:	40008000 	.word	0x40008000

0800170c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001710:	4b22      	ldr	r3, [pc, #136]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001712:	4a23      	ldr	r2, [pc, #140]	@ (80017a0 <MX_USART1_UART_Init+0x94>)
 8001714:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001716:	4b21      	ldr	r3, [pc, #132]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001718:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800171c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800171e:	4b1f      	ldr	r3, [pc, #124]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001720:	2200      	movs	r2, #0
 8001722:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001724:	4b1d      	ldr	r3, [pc, #116]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001726:	2200      	movs	r2, #0
 8001728:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800172a:	4b1c      	ldr	r3, [pc, #112]	@ (800179c <MX_USART1_UART_Init+0x90>)
 800172c:	2200      	movs	r2, #0
 800172e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001730:	4b1a      	ldr	r3, [pc, #104]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001732:	220c      	movs	r2, #12
 8001734:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001736:	4b19      	ldr	r3, [pc, #100]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001738:	2200      	movs	r2, #0
 800173a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800173c:	4b17      	ldr	r3, [pc, #92]	@ (800179c <MX_USART1_UART_Init+0x90>)
 800173e:	2200      	movs	r2, #0
 8001740:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001742:	4b16      	ldr	r3, [pc, #88]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001744:	2200      	movs	r2, #0
 8001746:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001748:	4b14      	ldr	r3, [pc, #80]	@ (800179c <MX_USART1_UART_Init+0x90>)
 800174a:	2200      	movs	r2, #0
 800174c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001750:	2200      	movs	r2, #0
 8001752:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001754:	4811      	ldr	r0, [pc, #68]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001756:	f004 fd7f 	bl	8006258 <HAL_UART_Init>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001760:	f001 f846 	bl	80027f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001764:	2100      	movs	r1, #0
 8001766:	480d      	ldr	r0, [pc, #52]	@ (800179c <MX_USART1_UART_Init+0x90>)
 8001768:	f006 fdd7 	bl	800831a <HAL_UARTEx_SetTxFifoThreshold>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001772:	f001 f83d 	bl	80027f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001776:	2100      	movs	r1, #0
 8001778:	4808      	ldr	r0, [pc, #32]	@ (800179c <MX_USART1_UART_Init+0x90>)
 800177a:	f006 fe0c 	bl	8008396 <HAL_UARTEx_SetRxFifoThreshold>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001784:	f001 f834 	bl	80027f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001788:	4804      	ldr	r0, [pc, #16]	@ (800179c <MX_USART1_UART_Init+0x90>)
 800178a:	f006 fd8d 	bl	80082a8 <HAL_UARTEx_DisableFifoMode>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001794:	f001 f82c 	bl	80027f0 <Error_Handler>
  }

}
 8001798:	bf00      	nop
 800179a:	bd80      	pop	{r7, pc}
 800179c:	200003b4 	.word	0x200003b4
 80017a0:	40013800 	.word	0x40013800

080017a4 <L298N_init>:
				TIM_HandleTypeDef* pwm_timer_,
				GPIO_TypeDef* GPIOx_1_,
				uint16_t GPIO_Pin_1_,
				GPIO_TypeDef* GPIOx_2_,
				uint16_t GPIO_Pin_2_)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
 80017b0:	603b      	str	r3, [r7, #0]
	L298N_driver->PWM_count = 0;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2200      	movs	r2, #0
 80017b6:	721a      	strb	r2, [r3, #8]
	L298N_driver->pwm_timer = pwm_timer_;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	605a      	str	r2, [r3, #4]
	L298N_driver->pwm_channel=pwm_channel_;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	68ba      	ldr	r2, [r7, #8]
 80017c2:	601a      	str	r2, [r3, #0]
	L298N_driver->GPIOx_1 =GPIOx_1_;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	60da      	str	r2, [r3, #12]
	L298N_driver->GPIO_Pin_1 = GPIO_Pin_1_;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	8b3a      	ldrh	r2, [r7, #24]
 80017ce:	821a      	strh	r2, [r3, #16]
	L298N_driver->GPIOx_2 = GPIOx_2_;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	69fa      	ldr	r2, [r7, #28]
 80017d4:	615a      	str	r2, [r3, #20]
	L298N_driver->GPIO_Pin_2 = GPIO_Pin_2_;
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	8c3a      	ldrh	r2, [r7, #32]
 80017da:	831a      	strh	r2, [r3, #24]

}
 80017dc:	bf00      	nop
 80017de:	3714      	adds	r7, #20
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <L298N_set_pwm_count>:

void L298N_set_pwm_count(L298N_driver* L298_driver, uint8_t new_pwm_count){
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	70fb      	strb	r3, [r7, #3]

	L298_driver->PWM_count = new_pwm_count;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	78fa      	ldrb	r2, [r7, #3]
 80017f8:	721a      	strb	r2, [r3, #8]
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr

08001806 <L298N_update_pwm>:

void L298N_update_pwm(L298N_driver* L298_driver)
{
 8001806:	b480      	push	{r7}
 8001808:	b083      	sub	sp, #12
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d106      	bne.n	8001824 <L298N_update_pwm+0x1e>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	7a1a      	ldrb	r2, [r3, #8]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8001822:	e036      	b.n	8001892 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b04      	cmp	r3, #4
 800182a:	d107      	bne.n	800183c <L298N_update_pwm+0x36>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	7a19      	ldrb	r1, [r3, #8]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	460b      	mov	r3, r1
 8001838:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800183a:	e02a      	b.n	8001892 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b08      	cmp	r3, #8
 8001842:	d107      	bne.n	8001854 <L298N_update_pwm+0x4e>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	7a19      	ldrb	r1, [r3, #8]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	460b      	mov	r3, r1
 8001850:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001852:	e01e      	b.n	8001892 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b0c      	cmp	r3, #12
 800185a:	d107      	bne.n	800186c <L298N_update_pwm+0x66>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	7a19      	ldrb	r1, [r3, #8]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	460b      	mov	r3, r1
 8001868:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800186a:	e012      	b.n	8001892 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b10      	cmp	r3, #16
 8001872:	d107      	bne.n	8001884 <L298N_update_pwm+0x7e>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	7a19      	ldrb	r1, [r3, #8]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	460b      	mov	r3, r1
 8001880:	6493      	str	r3, [r2, #72]	@ 0x48
}
 8001882:	e006      	b.n	8001892 <L298N_update_pwm+0x8c>
	__HAL_TIM_SetCompare(L298_driver->pwm_timer, L298_driver->pwm_channel, L298_driver->PWM_count);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	7a19      	ldrb	r1, [r3, #8]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	460b      	mov	r3, r1
 8001890:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <L298N_set_input_configuration>:


void L298N_set_input_configuration(L298N_driver* L298_driver, EL298N_MODE l298n_mode)
{
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	460b      	mov	r3, r1
 80018a8:	70fb      	strb	r3, [r7, #3]

	if(l298n_mode == L298N_MODE_BACKWARD)
 80018aa:	78fb      	ldrb	r3, [r7, #3]
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d110      	bne.n	80018d2 <L298N_set_input_configuration+0x34>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_SET);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68d8      	ldr	r0, [r3, #12]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	8a1b      	ldrh	r3, [r3, #16]
 80018b8:	2201      	movs	r2, #1
 80018ba:	4619      	mov	r1, r3
 80018bc:	f001 feb8 	bl	8003630 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6958      	ldr	r0, [r3, #20]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	8b1b      	ldrh	r3, [r3, #24]
 80018c8:	2200      	movs	r2, #0
 80018ca:	4619      	mov	r1, r3
 80018cc:	f001 feb0 	bl	8003630 <HAL_GPIO_WritePin>
	{
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
	}

}
 80018d0:	e026      	b.n	8001920 <L298N_set_input_configuration+0x82>
	}else if(l298n_mode == L298N_MODE_FORWARD)
 80018d2:	78fb      	ldrb	r3, [r7, #3]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d110      	bne.n	80018fa <L298N_set_input_configuration+0x5c>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	68d8      	ldr	r0, [r3, #12]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	8a1b      	ldrh	r3, [r3, #16]
 80018e0:	2200      	movs	r2, #0
 80018e2:	4619      	mov	r1, r3
 80018e4:	f001 fea4 	bl	8003630 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_SET);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6958      	ldr	r0, [r3, #20]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	8b1b      	ldrh	r3, [r3, #24]
 80018f0:	2201      	movs	r2, #1
 80018f2:	4619      	mov	r1, r3
 80018f4:	f001 fe9c 	bl	8003630 <HAL_GPIO_WritePin>
}
 80018f8:	e012      	b.n	8001920 <L298N_set_input_configuration+0x82>
	else if(l298n_mode == L298N_MODE_STOP)
 80018fa:	78fb      	ldrb	r3, [r7, #3]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d10f      	bne.n	8001920 <L298N_set_input_configuration+0x82>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_1, L298_driver->GPIO_Pin_1, GPIO_PIN_RESET);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68d8      	ldr	r0, [r3, #12]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	8a1b      	ldrh	r3, [r3, #16]
 8001908:	2200      	movs	r2, #0
 800190a:	4619      	mov	r1, r3
 800190c:	f001 fe90 	bl	8003630 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(L298_driver->GPIOx_2, L298_driver->GPIO_Pin_2, GPIO_PIN_RESET);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6958      	ldr	r0, [r3, #20]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	8b1b      	ldrh	r3, [r3, #24]
 8001918:	2200      	movs	r2, #0
 800191a:	4619      	mov	r1, r3
 800191c:	f001 fe88 	bl	8003630 <HAL_GPIO_WritePin>
}
 8001920:	bf00      	nop
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <init_driving_system>:

static void add_states_payload_to_state_msg(MotorState* motor_state, uint8_t* offset, uint8_t* state_msg);


void init_driving_system(DrivingSystem* driving_system, MotorStruct* lb_motor, MotorStruct* lf_motor, MotorStruct* rb_motor, MotorStruct* rf_motor)
{
 8001928:	b480      	push	{r7}
 800192a:	b085      	sub	sp, #20
 800192c:	af00      	add	r7, sp, #0
 800192e:	60f8      	str	r0, [r7, #12]
 8001930:	60b9      	str	r1, [r7, #8]
 8001932:	607a      	str	r2, [r7, #4]
 8001934:	603b      	str	r3, [r7, #0]

	driving_system->left_motors_lst[0] = lb_motor;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	68ba      	ldr	r2, [r7, #8]
 800193a:	601a      	str	r2, [r3, #0]
	driving_system->left_motors_lst[1] = lf_motor;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	605a      	str	r2, [r3, #4]
	driving_system->right_motors_lst[0] = rb_motor;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	609a      	str	r2, [r3, #8]
	driving_system->right_motors_lst[1] = rf_motor;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	60da      	str	r2, [r3, #12]
	driving_system->velo_ctrl_flag = 1;
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	2201      	movs	r2, #1
 8001952:	741a      	strb	r2, [r3, #16]
}
 8001954:	bf00      	nop
 8001956:	3714      	adds	r7, #20
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <default_init_driving_system_if>:

void default_init_driving_system_if(DrivingSystemIface* drv_system_if){
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

	drv_system_if->exe_cmd = execute_cmd;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a05      	ldr	r2, [pc, #20]	@ (8001980 <default_init_driving_system_if+0x20>)
 800196c:	601a      	str	r2, [r3, #0]
	drv_system_if->send_state = send_state;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a04      	ldr	r2, [pc, #16]	@ (8001984 <default_init_driving_system_if+0x24>)
 8001972:	605a      	str	r2, [r3, #4]
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	08001a01 	.word	0x08001a01
 8001984:	08001c71 	.word	0x08001c71

08001988 <driving_system_drive>:

// TODO DELETE VELO
void driving_system_drive(DrivingSystem* driving_system, float velo){
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	ed87 0a00 	vstr	s0, [r7]


	// TODO change to NO_OF_SIDE_MOTORS WHEN APPEARS
//	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
	for(int i = 0; i < 1; ++i){
 8001994:	2300      	movs	r3, #0
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	e029      	b.n	80019ee <driving_system_drive+0x66>

    	update_motor_position(driving_system->left_motors_lst[i]->motor_state, driving_system->left_motors_lst[i]->encoder_info);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	4619      	mov	r1, r3
 80019b0:	f000 fa89 	bl	8001ec6 <update_motor_position>
    	update_measured_velocity(driving_system->left_motors_lst[i]);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fb00 	bl	8001fc2 <update_measured_velocity>
//    	motor_state_set_velocity(driving_system->left_motors_lst[i]->motor_state, velo);

		if(driving_system->velo_ctrl_flag){
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	7c1b      	ldrb	r3, [r3, #16]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d006      	beq.n	80019d8 <driving_system_drive+0x50>
			regulate_velocity(driving_system->left_motors_lst[i]);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	68fa      	ldr	r2, [r7, #12]
 80019ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f000 fa4e 	bl	8001e74 <regulate_velocity>
//			regulate_velocity(driving_system->right_motors_lst[i]);
		}

		L298N_update_pwm(driving_system->left_motors_lst[i]->L298N_driver);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff ff0f 	bl	8001806 <L298N_update_pwm>
	for(int i = 0; i < 1; ++i){
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	3301      	adds	r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	ddd2      	ble.n	800199a <driving_system_drive+0x12>


	}


}
 80019f4:	bf00      	nop
 80019f6:	bf00      	nop
 80019f8:	3710      	adds	r7, #16
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <execute_cmd>:


int execute_cmd(DrivingSystem* driving_system, uint8_t* cmd){
 8001a00:	b5b0      	push	{r4, r5, r7, lr}
 8001a02:	b092      	sub	sp, #72	@ 0x48
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]

	uint8_t cmd_id = 0x00;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t cmd_code[] = {0x00};
 8001a10:	2300      	movs	r3, #0
 8001a12:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	uint8_t payload[] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001a16:	4a43      	ldr	r2, [pc, #268]	@ (8001b24 <execute_cmd+0x124>)
 8001a18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a20:	6018      	str	r0, [r3, #0]
 8001a22:	3304      	adds	r3, #4
 8001a24:	8019      	strh	r1, [r3, #0]

	parse_msg_cmd_id(cmd, &cmd_id);
 8001a26:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	6838      	ldr	r0, [r7, #0]
 8001a2e:	f000 fd2a 	bl	8002486 <parse_msg_cmd_id>
	if(cmd_id != MSG_CMD_REQUEST){
 8001a32:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d001      	beq.n	8001a3e <execute_cmd+0x3e>
		return 1;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e06e      	b.n	8001b1c <execute_cmd+0x11c>
	}

    parse_cmd_code(cmd, cmd_code);
 8001a3e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001a42:	4619      	mov	r1, r3
 8001a44:	6838      	ldr	r0, [r7, #0]
 8001a46:	f000 fd2d 	bl	80024a4 <parse_cmd_code>
    if (parse_payload(cmd, payload)) {
 8001a4a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a4e:	4619      	mov	r1, r3
 8001a50:	6838      	ldr	r0, [r7, #0]
 8001a52:	f000 fd37 	bl	80024c4 <parse_payload>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <execute_cmd+0x60>
        return 1;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e05d      	b.n	8001b1c <execute_cmd+0x11c>
    }


	if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_STATE_REQ)
 8001a60:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d103      	bne.n	8001a70 <execute_cmd+0x70>
	{
		send_state(driving_system);
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f000 f901 	bl	8001c70 <send_state>
 8001a6e:	e054      	b.n	8001b1a <execute_cmd+0x11a>

	}else if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_CTRL_VELO_REQ)
 8001a70:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d12b      	bne.n	8001ad0 <execute_cmd+0xd0>
	{
		int whole_number = payload[1];
 8001a78:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001a7c:	643b      	str	r3, [r7, #64]	@ 0x40
		float fractional_part =  payload[2] /100.0;
 8001a7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe fd76 	bl	8000574 <__aeabi_i2d>
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	4b26      	ldr	r3, [pc, #152]	@ (8001b28 <execute_cmd+0x128>)
 8001a8e:	f7fe ff05 	bl	800089c <__aeabi_ddiv>
 8001a92:	4602      	mov	r2, r0
 8001a94:	460b      	mov	r3, r1
 8001a96:	4610      	mov	r0, r2
 8001a98:	4619      	mov	r1, r3
 8001a9a:	f7ff f8cd 	bl	8000c38 <__aeabi_d2f>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
		float vel = fractional_part + whole_number;
 8001aa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aa4:	ee07 3a90 	vmov	s15, r3
 8001aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aac:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ab4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

		drive_velo_dir(driving_system, payload[PAYLOAD_DV_MODE_POS], vel);
 8001ab8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001abc:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 fb8a 	bl	80021dc <drive_velo_dir>
		driving_system->velo_ctrl_flag = 1;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2201      	movs	r2, #1
 8001acc:	741a      	strb	r2, [r3, #16]
 8001ace:	e024      	b.n	8001b1a <execute_cmd+0x11a>


	}else if(cmd_code[CMD_CODE_ID_POS] == CMD_ID_PWM_DRIVING_REQ){
 8001ad0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001ad4:	2b03      	cmp	r3, #3
 8001ad6:	d10f      	bne.n	8001af8 <execute_cmd+0xf8>

	    uint8_t pwm = payload[1];
 8001ad8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001adc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		drive_pwm_dir(driving_system, payload[PAYLOAD_DV_MODE_POS], pwm);
 8001ae0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001ae4:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8001ae8:	4619      	mov	r1, r3
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f000 fbb8 	bl	8002260 <drive_pwm_dir>
		driving_system->velo_ctrl_flag = 0;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	741a      	strb	r2, [r3, #16]
 8001af6:	e010      	b.n	8001b1a <execute_cmd+0x11a>
	}
	else{
		char msg[] = "Undefined First Cmd Literall";
 8001af8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b2c <execute_cmd+0x12c>)
 8001afa:	f107 040c 	add.w	r4, r7, #12
 8001afe:	461d      	mov	r5, r3
 8001b00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b04:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001b08:	c407      	stmia	r4!, {r0, r1, r2}
 8001b0a:	7023      	strb	r3, [r4, #0]
		send_drv_err(msg);
 8001b0c:	f107 030c 	add.w	r3, r7, #12
 8001b10:	4618      	mov	r0, r3
 8001b12:	f000 f80d 	bl	8001b30 <send_drv_err>
		return 1;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e000      	b.n	8001b1c <execute_cmd+0x11c>
	}
	return 0;
 8001b1a:	2300      	movs	r3, #0

}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3748      	adds	r7, #72	@ 0x48
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bdb0      	pop	{r4, r5, r7, pc}
 8001b24:	0800cfb8 	.word	0x0800cfb8
 8001b28:	40590000 	.word	0x40590000
 8001b2c:	0800cfc0 	.word	0x0800cfc0

08001b30 <send_drv_err>:



void send_drv_err(char* msg){
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b09c      	sub	sp, #112	@ 0x70
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

	char err_buffer[100];
	memset(err_buffer, '\0', sizeof(err_buffer));
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	2264      	movs	r2, #100	@ 0x64
 8001b3e:	2100      	movs	r1, #0
 8001b40:	4618      	mov	r0, r3
 8001b42:	f007 fe44 	bl	80097ce <memset>
	strcat(err_buffer, DRIVING_ERR);
 8001b46:	f107 030c 	add.w	r3, r7, #12
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7fe fbb8 	bl	80002c0 <strlen>
 8001b50:	4603      	mov	r3, r0
 8001b52:	461a      	mov	r2, r3
 8001b54:	f107 030c 	add.w	r3, r7, #12
 8001b58:	4413      	add	r3, r2
 8001b5a:	4917      	ldr	r1, [pc, #92]	@ (8001bb8 <send_drv_err+0x88>)
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	460b      	mov	r3, r1
 8001b60:	cb03      	ldmia	r3!, {r0, r1}
 8001b62:	6010      	str	r0, [r2, #0]
 8001b64:	6051      	str	r1, [r2, #4]
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	7213      	strb	r3, [r2, #8]
	strcat(err_buffer, msg);
 8001b6a:	f107 030c 	add.w	r3, r7, #12
 8001b6e:	6879      	ldr	r1, [r7, #4]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f007 fe34 	bl	80097de <strcat>
	strcat(err_buffer, "\n\r");
 8001b76:	f107 030c 	add.w	r3, r7, #12
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fba0 	bl	80002c0 <strlen>
 8001b80:	4603      	mov	r3, r0
 8001b82:	461a      	mov	r2, r3
 8001b84:	f107 030c 	add.w	r3, r7, #12
 8001b88:	4413      	add	r3, r2
 8001b8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001bbc <send_drv_err+0x8c>)
 8001b8c:	8811      	ldrh	r1, [r2, #0]
 8001b8e:	7892      	ldrb	r2, [r2, #2]
 8001b90:	8019      	strh	r1, [r3, #0]
 8001b92:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) err_buffer, strlen(err_buffer), STATE_SENDING_TIMEOUT);
 8001b94:	f107 030c 	add.w	r3, r7, #12
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7fe fb91 	bl	80002c0 <strlen>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	b29a      	uxth	r2, r3
 8001ba2:	f107 010c 	add.w	r1, r7, #12
 8001ba6:	230a      	movs	r3, #10
 8001ba8:	4805      	ldr	r0, [pc, #20]	@ (8001bc0 <send_drv_err+0x90>)
 8001baa:	f004 fba5 	bl	80062f8 <HAL_UART_Transmit>

}
 8001bae:	bf00      	nop
 8001bb0:	3770      	adds	r7, #112	@ 0x70
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	0800cfe0 	.word	0x0800cfe0
 8001bbc:	0800cfec 	.word	0x0800cfec
 8001bc0:	20000448 	.word	0x20000448

08001bc4 <add_states_payload_to_state_msg>:


static void add_states_payload_to_state_msg(MotorState* motor_state, uint8_t* offset, uint8_t* state_msg){
 8001bc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bc8:	b089      	sub	sp, #36	@ 0x24
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	60b9      	str	r1, [r7, #8]
 8001bd0:	607a      	str	r2, [r7, #4]
 8001bd2:	466b      	mov	r3, sp
 8001bd4:	461e      	mov	r6, r3

	uint8_t payload_length = 6;
 8001bd6:	2306      	movs	r3, #6
 8001bd8:	76fb      	strb	r3, [r7, #27]
	uint8_t state_payload[payload_length];
 8001bda:	7ef9      	ldrb	r1, [r7, #27]
 8001bdc:	460b      	mov	r3, r1
 8001bde:	3b01      	subs	r3, #1
 8001be0:	617b      	str	r3, [r7, #20]
 8001be2:	b2cb      	uxtb	r3, r1
 8001be4:	2200      	movs	r2, #0
 8001be6:	4698      	mov	r8, r3
 8001be8:	4691      	mov	r9, r2
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001bf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001bfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001bfe:	b2cb      	uxtb	r3, r1
 8001c00:	2200      	movs	r2, #0
 8001c02:	461c      	mov	r4, r3
 8001c04:	4615      	mov	r5, r2
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	f04f 0300 	mov.w	r3, #0
 8001c0e:	00eb      	lsls	r3, r5, #3
 8001c10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c14:	00e2      	lsls	r2, r4, #3
 8001c16:	460b      	mov	r3, r1
 8001c18:	3307      	adds	r3, #7
 8001c1a:	08db      	lsrs	r3, r3, #3
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	ebad 0d03 	sub.w	sp, sp, r3
 8001c22:	466b      	mov	r3, sp
 8001c24:	3300      	adds	r3, #0
 8001c26:	613b      	str	r3, [r7, #16]
	bytes_motor_state(motor_state, state_payload);
 8001c28:	6939      	ldr	r1, [r7, #16]
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	f000 f8cd 	bl	8001dca <bytes_motor_state>

	for (int i = 0; i < payload_length; i++){
 8001c30:	2300      	movs	r3, #0
 8001c32:	61fb      	str	r3, [r7, #28]
 8001c34:	e012      	b.n	8001c5c <add_states_payload_to_state_msg+0x98>
		state_msg[*offset] = state_payload[i];
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4413      	add	r3, r2
 8001c40:	6939      	ldr	r1, [r7, #16]
 8001c42:	69fa      	ldr	r2, [r7, #28]
 8001c44:	440a      	add	r2, r1
 8001c46:	7812      	ldrb	r2, [r2, #0]
 8001c48:	701a      	strb	r2, [r3, #0]
		*offset += 1;
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < payload_length; i++){
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	61fb      	str	r3, [r7, #28]
 8001c5c:	7efb      	ldrb	r3, [r7, #27]
 8001c5e:	69fa      	ldr	r2, [r7, #28]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	dbe8      	blt.n	8001c36 <add_states_payload_to_state_msg+0x72>
 8001c64:	46b5      	mov	sp, r6
	}

}
 8001c66:	bf00      	nop
 8001c68:	3724      	adds	r7, #36	@ 0x24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001c70 <send_state>:


}


void send_state(DrivingSystem* driving_system){
 8001c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001c74:	b088      	sub	sp, #32
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
 8001c7a:	466b      	mov	r3, sp
 8001c7c:	469a      	mov	sl, r3

	uint8_t state_msg_length = 26;
 8001c7e:	231a      	movs	r3, #26
 8001c80:	76fb      	strb	r3, [r7, #27]
	uint8_t state_msg[state_msg_length];
 8001c82:	7efe      	ldrb	r6, [r7, #27]
 8001c84:	4633      	mov	r3, r6
 8001c86:	3b01      	subs	r3, #1
 8001c88:	617b      	str	r3, [r7, #20]
 8001c8a:	b2f3      	uxtb	r3, r6
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	4698      	mov	r8, r3
 8001c90:	4691      	mov	r9, r2
 8001c92:	f04f 0200 	mov.w	r2, #0
 8001c96:	f04f 0300 	mov.w	r3, #0
 8001c9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ca2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ca6:	b2f3      	uxtb	r3, r6
 8001ca8:	2200      	movs	r2, #0
 8001caa:	461c      	mov	r4, r3
 8001cac:	4615      	mov	r5, r2
 8001cae:	f04f 0200 	mov.w	r2, #0
 8001cb2:	f04f 0300 	mov.w	r3, #0
 8001cb6:	00eb      	lsls	r3, r5, #3
 8001cb8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cbc:	00e2      	lsls	r2, r4, #3
 8001cbe:	4633      	mov	r3, r6
 8001cc0:	3307      	adds	r3, #7
 8001cc2:	08db      	lsrs	r3, r3, #3
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	ebad 0d03 	sub.w	sp, sp, r3
 8001cca:	466b      	mov	r3, sp
 8001ccc:	3300      	adds	r3, #0
 8001cce:	613b      	str	r3, [r7, #16]
	state_msg[0] = MSG_STATE;
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	2203      	movs	r2, #3
 8001cd4:	701a      	strb	r2, [r3, #0]
	uint8_t offset = 1;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	73fb      	strb	r3, [r7, #15]


	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61fb      	str	r3, [r7, #28]
 8001cde:	e019      	b.n	8001d14 <send_state+0xa4>

		add_states_payload_to_state_msg(driving_system->left_motors_lst[i]->motor_state, &offset, state_msg);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69fa      	ldr	r2, [r7, #28]
 8001ce4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f107 010f 	add.w	r1, r7, #15
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff67 	bl	8001bc4 <add_states_payload_to_state_msg>
		add_states_payload_to_state_msg(driving_system->right_motors_lst[i]->motor_state, &offset, state_msg);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	69fa      	ldr	r2, [r7, #28]
 8001cfa:	3202      	adds	r2, #2
 8001cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f107 010f 	add.w	r1, r7, #15
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff ff5b 	bl	8001bc4 <add_states_payload_to_state_msg>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i){
 8001d0e:	69fb      	ldr	r3, [r7, #28]
 8001d10:	3301      	adds	r3, #1
 8001d12:	61fb      	str	r3, [r7, #28]
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	dde2      	ble.n	8001ce0 <send_state+0x70>
	}
	state_msg[state_msg_length-1] = MSG_END_CHAR;
 8001d1a:	7efb      	ldrb	r3, [r7, #27]
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	21fe      	movs	r1, #254	@ 0xfe
 8001d22:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) state_msg, sizeof(state_msg)/sizeof(state_msg[0]),STATE_SENDING_TIMEOUT);
 8001d24:	4632      	mov	r2, r6
 8001d26:	230a      	movs	r3, #10
 8001d28:	6939      	ldr	r1, [r7, #16]
 8001d2a:	4804      	ldr	r0, [pc, #16]	@ (8001d3c <send_state+0xcc>)
 8001d2c:	f004 fae4 	bl	80062f8 <HAL_UART_Transmit>
 8001d30:	46d5      	mov	sp, sl

}
 8001d32:	bf00      	nop
 8001d34:	3720      	adds	r7, #32
 8001d36:	46bd      	mov	sp, r7
 8001d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d3c:	20000448 	.word	0x20000448

08001d40 <init_encoder_info>:
 */

#include "encoder_driver.h"

void init_encoder_info(EncoderInfo* encoder_info, TIM_HandleTypeDef* encoder_timer_)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	6039      	str	r1, [r7, #0]
	encoder_info->encoder_timer=encoder_timer_;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	601a      	str	r2, [r3, #0]

}
 8001d50:	bf00      	nop
 8001d52:	370c      	adds	r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <update_encoder_info>:

void update_encoder_info(EncoderInfo* encoder_info)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]

	encoder_info->last_counter_value = encoder_info->counter_value;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	889a      	ldrh	r2, [r3, #4]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	80da      	strh	r2, [r3, #6]
	encoder_info->counter_value = __HAL_TIM_GET_COUNTER(encoder_info->encoder_timer);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	809a      	strh	r2, [r3, #4]

}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <init_motor>:
		MotorState *motor_state_,
		TIM_HandleTypeDef *updater_tim_,
		EncoderInfo *enc_inf_param_,
		PIDController *pid_controller_,
		L298N_driver *L298N_)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b084      	sub	sp, #16
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	60f8      	str	r0, [r7, #12]
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
 8001d92:	603b      	str	r3, [r7, #0]
	motor_struct->motor_state = motor_state_;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	68ba      	ldr	r2, [r7, #8]
 8001d98:	601a      	str	r2, [r3, #0]
	motor_struct->motor_updater_tim = updater_tim_;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	60da      	str	r2, [r3, #12]
	motor_struct->updater_timer_periods = CountPeriodS(updater_tim_);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f000 fc0b 	bl	80025bc <CountPeriodS>
 8001da6:	eef0 7a40 	vmov.f32	s15, s0
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	edc3 7a04 	vstr	s15, [r3, #16]
	motor_struct->encoder_info = enc_inf_param_;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	683a      	ldr	r2, [r7, #0]
 8001db4:	609a      	str	r2, [r3, #8]
	motor_struct->L298N_driver = L298N_;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	69fa      	ldr	r2, [r7, #28]
 8001dba:	615a      	str	r2, [r3, #20]
	motor_struct->pid_controller = pid_controller_;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	605a      	str	r2, [r3, #4]

}
 8001dc2:	bf00      	nop
 8001dc4:	3710      	adds	r7, #16
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <bytes_motor_state>:
void str_motor_state(MotorState* motor_state, char* state_buffer){

	sprintf(state_buffer, "%d,%.2f,%.2f\n\r", motor_state->motor_id, motor_state->set_velocity, motor_state->measured_velocity);
}

void bytes_motor_state(MotorState* motor_state, uint8_t* state_payload){
 8001dca:	b480      	push	{r7}
 8001dcc:	b087      	sub	sp, #28
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	60f8      	str	r0, [r7, #12]
 8001dd2:	60b9      	str	r1, [r7, #8]

	state_payload[0] = motor_state->motor_id;
 8001dd4:	68f9      	ldr	r1, [r7, #12]
 8001dd6:	7c08      	ldrb	r0, [r1, #16]
 8001dd8:	68b9      	ldr	r1, [r7, #8]
 8001dda:	7008      	strb	r0, [r1, #0]
	state_payload[1]=  (uint8_t)motor_state->measured_velocity;
 8001ddc:	68f9      	ldr	r1, [r7, #12]
 8001dde:	edd1 7a00 	vldr	s15, [r1]
 8001de2:	68b9      	ldr	r1, [r7, #8]
 8001de4:	3101      	adds	r1, #1
 8001de6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dea:	edc7 7a01 	vstr	s15, [r7, #4]
 8001dee:	7938      	ldrb	r0, [r7, #4]
 8001df0:	b2c0      	uxtb	r0, r0
 8001df2:	7008      	strb	r0, [r1, #0]
	uint64_t position_uint = (int32_t)motor_state->position;
 8001df4:	68f9      	ldr	r1, [r7, #12]
 8001df6:	edd1 7a02 	vldr	s15, [r1, #8]
 8001dfa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dfe:	ee17 0a90 	vmov	r0, s15
 8001e02:	17c1      	asrs	r1, r0, #31
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	e9c7 2304 	strd	r2, r3, [r7, #16]

	state_payload[2] = (position_uint >> 24) & (0xFF);
 8001e0c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	0e02      	lsrs	r2, r0, #24
 8001e1a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001e1e:	0e0b      	lsrs	r3, r1, #24
 8001e20:	68b9      	ldr	r1, [r7, #8]
 8001e22:	3102      	adds	r1, #2
 8001e24:	b2d3      	uxtb	r3, r2
 8001e26:	700b      	strb	r3, [r1, #0]
	state_payload[3] = (position_uint >> 16) & (0xFF);
 8001e28:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	0c02      	lsrs	r2, r0, #16
 8001e36:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001e3a:	0c0b      	lsrs	r3, r1, #16
 8001e3c:	68b9      	ldr	r1, [r7, #8]
 8001e3e:	3103      	adds	r1, #3
 8001e40:	b2d3      	uxtb	r3, r2
 8001e42:	700b      	strb	r3, [r1, #0]
	state_payload[4] = (position_uint >> 8) & (0xFF);
 8001e44:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	f04f 0300 	mov.w	r3, #0
 8001e50:	0a02      	lsrs	r2, r0, #8
 8001e52:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001e56:	0a0b      	lsrs	r3, r1, #8
 8001e58:	68b9      	ldr	r1, [r7, #8]
 8001e5a:	3104      	adds	r1, #4
 8001e5c:	b2d3      	uxtb	r3, r2
 8001e5e:	700b      	strb	r3, [r1, #0]
	state_payload[5] = (position_uint >> 0) & (0xFF);
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	3305      	adds	r3, #5
 8001e64:	7c3a      	ldrb	r2, [r7, #16]
 8001e66:	701a      	strb	r2, [r3, #0]



}
 8001e68:	bf00      	nop
 8001e6a:	371c      	adds	r7, #28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <regulate_velocity>:


void regulate_velocity(MotorStruct *motor_struct)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]

	MotorState* current_motor_state = motor_struct->motor_state;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	60fb      	str	r3, [r7, #12]
	uint16_t pwm_value = pid_calculate(	motor_struct->pid_controller,
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685a      	ldr	r2, [r3, #4]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	ed93 7a00 	vldr	s14, [r3]
 8001e92:	eef0 0a47 	vmov.f32	s1, s14
 8001e96:	eeb0 0a67 	vmov.f32	s0, s15
 8001e9a:	4610      	mov	r0, r2
 8001e9c:	f000 f8e6 	bl	800206c <pid_calculate>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	817b      	strh	r3, [r7, #10]
										current_motor_state->set_velocity,
										current_motor_state->measured_velocity);
	uint8_t saturated_pwm_value = saturate_pwm(pwm_value);
 8001ea4:	897b      	ldrh	r3, [r7, #10]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f000 fad6 	bl	8002458 <saturate_pwm>
 8001eac:	4603      	mov	r3, r0
 8001eae:	727b      	strb	r3, [r7, #9]
	L298N_set_pwm_count(motor_struct->L298N_driver, saturated_pwm_value);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	695b      	ldr	r3, [r3, #20]
 8001eb4:	7a7a      	ldrb	r2, [r7, #9]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fc95 	bl	80017e8 <L298N_set_pwm_count>

}
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <update_motor_position>:



void update_motor_position(MotorState* motor_state, EncoderInfo* encoder_info)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b086      	sub	sp, #24
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
 8001ece:	6039      	str	r1, [r7, #0]

	motor_state->last_position = motor_state->position;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	60da      	str	r2, [r3, #12]
	update_encoder_info(encoder_info);
 8001ed8:	6838      	ldr	r0, [r7, #0]
 8001eda:	f7ff ff3f 	bl	8001d5c <update_encoder_info>
	int16_t encoder_diff = encoder_info->counter_value - encoder_info->last_counter_value;
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	889a      	ldrh	r2, [r3, #4]
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	88db      	ldrh	r3, [r3, #6]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	82bb      	strh	r3, [r7, #20]
	int16_t position_change = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	82fb      	strh	r3, [r7, #22]
	//encoder increase
	if (encoder_diff > 0){
 8001ef0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	dd1f      	ble.n	8001f38 <update_motor_position+0x72>

		if (__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder_info->encoder_timer)){
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0310 	and.w	r3, r3, #16
 8001f04:	2b10      	cmp	r3, #16
 8001f06:	d114      	bne.n	8001f32 <update_motor_position+0x6c>

			uint16_t postreload_count = abs(encoder_info->counter_value - __HAL_TIM_GET_AUTORELOAD(encoder_info->encoder_timer));
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	889b      	ldrh	r3, [r3, #4]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f16:	1ad3      	subs	r3, r2, r3
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	bfb8      	it	lt
 8001f1c:	425b      	neglt	r3, r3
 8001f1e:	81fb      	strh	r3, [r7, #14]
			position_change = -(encoder_info->last_counter_value + postreload_count); //- because its decreasing
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	88da      	ldrh	r2, [r3, #6]
 8001f24:	89fb      	ldrh	r3, [r7, #14]
 8001f26:	4413      	add	r3, r2
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	425b      	negs	r3, r3
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	82fb      	strh	r3, [r7, #22]
 8001f30:	e023      	b.n	8001f7a <update_motor_position+0xb4>

		}else{
			position_change = encoder_diff;
 8001f32:	8abb      	ldrh	r3, [r7, #20]
 8001f34:	82fb      	strh	r3, [r7, #22]
 8001f36:	e020      	b.n	8001f7a <update_motor_position+0xb4>
		}
	}else if(encoder_diff < 0) //encoder decrease
 8001f38:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	da1c      	bge.n	8001f7a <update_motor_position+0xb4>
	{
		if (!__HAL_TIM_IS_TIM_COUNTING_DOWN(encoder_info->encoder_timer)){
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0310 	and.w	r3, r3, #16
 8001f4c:	2b10      	cmp	r3, #16
 8001f4e:	d012      	beq.n	8001f76 <update_motor_position+0xb0>

			int16_t postreload_count = encoder_info->counter_value;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	889b      	ldrh	r3, [r3, #4]
 8001f54:	827b      	strh	r3, [r7, #18]
			int16_t prereload_count = __HAL_TIM_GET_AUTORELOAD(encoder_info->encoder_timer) - encoder_info->last_counter_value;
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	88db      	ldrh	r3, [r3, #6]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	823b      	strh	r3, [r7, #16]
			position_change = postreload_count + prereload_count;
 8001f6a:	8a7a      	ldrh	r2, [r7, #18]
 8001f6c:	8a3b      	ldrh	r3, [r7, #16]
 8001f6e:	4413      	add	r3, r2
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	82fb      	strh	r3, [r7, #22]
 8001f74:	e001      	b.n	8001f7a <update_motor_position+0xb4>

		}else{
			position_change = encoder_diff;
 8001f76:	8abb      	ldrh	r3, [r7, #20]
 8001f78:	82fb      	strh	r3, [r7, #22]
		}
	}

	float position_change_rad = convert_to_radians(position_change);
 8001f7a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 fa36 	bl	80023f0 <convert_to_radians>
 8001f84:	ed87 0a02 	vstr	s0, [r7, #8]
	motor_state->position = motor_state->last_position - position_change_rad;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	edc3 7a02 	vstr	s15, [r3, #8]

}
 8001f9c:	bf00      	nop
 8001f9e:	3718      	adds	r7, #24
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <motor_state_set_velocity>:

void motor_state_set_velocity(MotorState *motor_state, float velocity)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	ed87 0a00 	vstr	s0, [r7]
	motor_state->set_velocity = velocity;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	683a      	ldr	r2, [r7, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
}
 8001fb6:	bf00      	nop
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <update_measured_velocity>:

void update_measured_velocity(MotorStruct* motor_struct)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b084      	sub	sp, #16
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
	MotorState *curr_motor_state = motor_struct->motor_state;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	60fb      	str	r3, [r7, #12]
	float rotary_displacement_ = rotary_displacement(curr_motor_state);
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 f810 	bl	8001ff6 <rotary_displacement>
 8001fd6:	ed87 0a02 	vstr	s0, [r7, #8]
	curr_motor_state->measured_velocity = (float)rotary_displacement_ / motor_struct->updater_timer_periods;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	ed93 7a04 	vldr	s14, [r3, #16]
 8001fe0:	edd7 6a02 	vldr	s13, [r7, #8]
 8001fe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	edc3 7a00 	vstr	s15, [r3]

}
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <rotary_displacement>:

float rotary_displacement(MotorState *motor_state){
 8001ff6:	b480      	push	{r7}
 8001ff8:	b083      	sub	sp, #12
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]

	// physically displacement shouldn't be negative value, but this mean it has different direction
	// which will be pointed by position value
	return fabs(motor_state->position - motor_state->last_position);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	ed93 7a02 	vldr	s14, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	edd3 7a03 	vldr	s15, [r3, #12]
 800200a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800200e:	eef0 7ae7 	vabs.f32	s15, s15
}
 8002012:	eeb0 0a67 	vmov.f32	s0, s15
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <pid_init>:
#include "pid_controller.h"
#include "motor_features.h"

void pid_init(PIDController *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 8002020:	b480      	push	{r7}
 8002022:	b087      	sub	sp, #28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6178      	str	r0, [r7, #20]
 8002028:	ed87 0a04 	vstr	s0, [r7, #16]
 800202c:	edc7 0a03 	vstr	s1, [r7, #12]
 8002030:	ed87 1a02 	vstr	s2, [r7, #8]
 8002034:	6079      	str	r1, [r7, #4]
	pid_data->previous_error = 0;
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
	pid_data->total_error = 0;
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	f04f 0200 	mov.w	r2, #0
 8002044:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	68ba      	ldr	r2, [r7, #8]
 8002056:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	687a      	ldr	r2, [r7, #4]
 800205c:	615a      	str	r2, [r3, #20]
}
 800205e:	bf00      	nop
 8002060:	371c      	adds	r7, #28
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <pid_calculate>:
float d_term;
float pid_output;


uint8_t pid_calculate(PIDController *pid_data, float setpoint, float process_variable)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	ed87 0a02 	vstr	s0, [r7, #8]
 8002078:	edc7 0a01 	vstr	s1, [r7, #4]

	error = setpoint - process_variable;
 800207c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002080:	edd7 7a01 	vldr	s15, [r7, #4]
 8002084:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002088:	4b4f      	ldr	r3, [pc, #316]	@ (80021c8 <pid_calculate+0x15c>)
 800208a:	edc3 7a00 	vstr	s15, [r3]
	pid_data->total_error += error;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	ed93 7a01 	vldr	s14, [r3, #4]
 8002094:	4b4c      	ldr	r3, [pc, #304]	@ (80021c8 <pid_calculate+0x15c>)
 8002096:	edd3 7a00 	vldr	s15, [r3]
 800209a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	edc3 7a01 	vstr	s15, [r3, #4]

	p_term = (float)(pid_data->Kp * error);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	ed93 7a02 	vldr	s14, [r3, #8]
 80020aa:	4b47      	ldr	r3, [pc, #284]	@ (80021c8 <pid_calculate+0x15c>)
 80020ac:	edd3 7a00 	vldr	s15, [r3]
 80020b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020b4:	4b45      	ldr	r3, [pc, #276]	@ (80021cc <pid_calculate+0x160>)
 80020b6:	edc3 7a00 	vstr	s15, [r3]
	i_term = (float)(pid_data->Ki * pid_data->total_error);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	ed93 7a03 	vldr	s14, [r3, #12]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80020c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ca:	4b41      	ldr	r3, [pc, #260]	@ (80021d0 <pid_calculate+0x164>)
 80020cc:	edc3 7a00 	vstr	s15, [r3]
	d_term = (float)(pid_data->Kd * (error - pid_data->previous_error));
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	ed93 7a04 	vldr	s14, [r3, #16]
 80020d6:	4b3c      	ldr	r3, [pc, #240]	@ (80021c8 <pid_calculate+0x15c>)
 80020d8:	edd3 6a00 	vldr	s13, [r3]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	edd3 7a00 	vldr	s15, [r3]
 80020e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80020e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ea:	4b3a      	ldr	r3, [pc, #232]	@ (80021d4 <pid_calculate+0x168>)
 80020ec:	edc3 7a00 	vstr	s15, [r3]

	pid_output = p_term + i_term + d_term;
 80020f0:	4b36      	ldr	r3, [pc, #216]	@ (80021cc <pid_calculate+0x160>)
 80020f2:	ed93 7a00 	vldr	s14, [r3]
 80020f6:	4b36      	ldr	r3, [pc, #216]	@ (80021d0 <pid_calculate+0x164>)
 80020f8:	edd3 7a00 	vldr	s15, [r3]
 80020fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002100:	4b34      	ldr	r3, [pc, #208]	@ (80021d4 <pid_calculate+0x168>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	ee77 7a27 	vadd.f32	s15, s14, s15
 800210a:	4b33      	ldr	r3, [pc, #204]	@ (80021d8 <pid_calculate+0x16c>)
 800210c:	edc3 7a00 	vstr	s15, [r3]

    // Anti-windup
    if (pid_output < -pid_data->anti_windup_limit)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	695b      	ldr	r3, [r3, #20]
 8002114:	425b      	negs	r3, r3
 8002116:	ee07 3a90 	vmov	s15, r3
 800211a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800211e:	4b2e      	ldr	r3, [pc, #184]	@ (80021d8 <pid_calculate+0x16c>)
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800212c:	dd15      	ble.n	800215a <pid_calculate+0xee>
    {
        pid_output = -pid_data->anti_windup_limit;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	695b      	ldr	r3, [r3, #20]
 8002132:	425b      	negs	r3, r3
 8002134:	ee07 3a90 	vmov	s15, r3
 8002138:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800213c:	4b26      	ldr	r3, [pc, #152]	@ (80021d8 <pid_calculate+0x16c>)
 800213e:	edc3 7a00 	vstr	s15, [r3]
        pid_data->total_error = pid_data->total_error - error;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	ed93 7a01 	vldr	s14, [r3, #4]
 8002148:	4b1f      	ldr	r3, [pc, #124]	@ (80021c8 <pid_calculate+0x15c>)
 800214a:	edd3 7a00 	vldr	s15, [r3]
 800214e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	edc3 7a01 	vstr	s15, [r3, #4]
 8002158:	e021      	b.n	800219e <pid_calculate+0x132>

    } else if (pid_output > pid_data->anti_windup_limit)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	695b      	ldr	r3, [r3, #20]
 800215e:	ee07 3a90 	vmov	s15, r3
 8002162:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002166:	4b1c      	ldr	r3, [pc, #112]	@ (80021d8 <pid_calculate+0x16c>)
 8002168:	edd3 7a00 	vldr	s15, [r3]
 800216c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002174:	d513      	bpl.n	800219e <pid_calculate+0x132>
    {
        pid_output = pid_data->anti_windup_limit;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002182:	4b15      	ldr	r3, [pc, #84]	@ (80021d8 <pid_calculate+0x16c>)
 8002184:	edc3 7a00 	vstr	s15, [r3]
        pid_data->total_error = pid_data->total_error - error;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	ed93 7a01 	vldr	s14, [r3, #4]
 800218e:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <pid_calculate+0x15c>)
 8002190:	edd3 7a00 	vldr	s15, [r3]
 8002194:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	edc3 7a01 	vstr	s15, [r3, #4]
    }


	pid_data->previous_error = error;
 800219e:	4b0a      	ldr	r3, [pc, #40]	@ (80021c8 <pid_calculate+0x15c>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	601a      	str	r2, [r3, #0]
	uint8_t saturated_pwm_value = saturate_pwm(pid_output);
 80021a6:	4b0c      	ldr	r3, [pc, #48]	@ (80021d8 <pid_calculate+0x16c>)
 80021a8:	edd3 7a00 	vldr	s15, [r3]
 80021ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021b0:	ee17 0a90 	vmov	r0, s15
 80021b4:	f000 f950 	bl	8002458 <saturate_pwm>
 80021b8:	4603      	mov	r3, r0
 80021ba:	75fb      	strb	r3, [r7, #23]
	return saturated_pwm_value;
 80021bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3718      	adds	r7, #24
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200004dc 	.word	0x200004dc
 80021cc:	200004e0 	.word	0x200004e0
 80021d0:	200004e4 	.word	0x200004e4
 80021d4:	200004e8 	.word	0x200004e8
 80021d8:	200004ec 	.word	0x200004ec

080021dc <drive_velo_dir>:

#include "driving_modes.h"



void drive_velo_dir(DrivingSystem* driving_system, EDvDir dv_dir, float velocity){
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60f8      	str	r0, [r7, #12]
 80021e4:	460b      	mov	r3, r1
 80021e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80021ea:	72fb      	strb	r3, [r7, #11]

	if(dv_dir == DV_DIR_STOP){
 80021ec:	7afb      	ldrb	r3, [r7, #11]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d107      	bne.n	8002202 <drive_velo_dir+0x26>
		drive_velo(driving_system, velocity, L298N_MODE_STOP, L298N_MODE_STOP);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2100      	movs	r1, #0
 80021f6:	ed97 0a01 	vldr	s0, [r7, #4]
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f000 f86d 	bl	80022da <drive_velo>
	}else if(dv_dir == DV_DIR_LEFT){
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
	}else if(dv_dir == DV_DIR_RIGHT){
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
	}
}
 8002200:	e02a      	b.n	8002258 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_FORWARD){
 8002202:	7afb      	ldrb	r3, [r7, #11]
 8002204:	2b02      	cmp	r3, #2
 8002206:	d107      	bne.n	8002218 <drive_velo_dir+0x3c>
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_FORWARD);
 8002208:	2201      	movs	r2, #1
 800220a:	2101      	movs	r1, #1
 800220c:	ed97 0a01 	vldr	s0, [r7, #4]
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 f862 	bl	80022da <drive_velo>
}
 8002216:	e01f      	b.n	8002258 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_BACKWARD){
 8002218:	7afb      	ldrb	r3, [r7, #11]
 800221a:	2b03      	cmp	r3, #3
 800221c:	d107      	bne.n	800222e <drive_velo_dir+0x52>
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_BACKWARD);
 800221e:	2202      	movs	r2, #2
 8002220:	2102      	movs	r1, #2
 8002222:	ed97 0a01 	vldr	s0, [r7, #4]
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f000 f857 	bl	80022da <drive_velo>
}
 800222c:	e014      	b.n	8002258 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_LEFT){
 800222e:	7afb      	ldrb	r3, [r7, #11]
 8002230:	2b04      	cmp	r3, #4
 8002232:	d107      	bne.n	8002244 <drive_velo_dir+0x68>
		drive_velo(driving_system, velocity, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
 8002234:	2202      	movs	r2, #2
 8002236:	2101      	movs	r1, #1
 8002238:	ed97 0a01 	vldr	s0, [r7, #4]
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f000 f84c 	bl	80022da <drive_velo>
}
 8002242:	e009      	b.n	8002258 <drive_velo_dir+0x7c>
	}else if(dv_dir == DV_DIR_RIGHT){
 8002244:	7afb      	ldrb	r3, [r7, #11]
 8002246:	2b05      	cmp	r3, #5
 8002248:	d106      	bne.n	8002258 <drive_velo_dir+0x7c>
		drive_velo(driving_system, velocity, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
 800224a:	2201      	movs	r2, #1
 800224c:	2102      	movs	r1, #2
 800224e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002252:	68f8      	ldr	r0, [r7, #12]
 8002254:	f000 f841 	bl	80022da <drive_velo>
}
 8002258:	bf00      	nop
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <drive_pwm_dir>:

void drive_pwm_dir(DrivingSystem* driving_system, EDvDir dv_dir, uint8_t pwm){
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	460b      	mov	r3, r1
 800226a:	70fb      	strb	r3, [r7, #3]
 800226c:	4613      	mov	r3, r2
 800226e:	70bb      	strb	r3, [r7, #2]

	if(dv_dir == DV_DIR_STOP){
 8002270:	78fb      	ldrb	r3, [r7, #3]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d106      	bne.n	8002284 <drive_pwm_dir+0x24>
		drive_pwm(driving_system, pwm, L298N_MODE_STOP, L298N_MODE_STOP);
 8002276:	78b9      	ldrb	r1, [r7, #2]
 8002278:	2300      	movs	r3, #0
 800227a:	2200      	movs	r2, #0
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 f86e 	bl	800235e <drive_pwm>
	}else if(dv_dir == DV_DIR_LEFT){
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
	}else if(dv_dir == DV_DIR_RIGHT){
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
	}
}
 8002282:	e026      	b.n	80022d2 <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_FORWARD){
 8002284:	78fb      	ldrb	r3, [r7, #3]
 8002286:	2b02      	cmp	r3, #2
 8002288:	d106      	bne.n	8002298 <drive_pwm_dir+0x38>
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_FORWARD);
 800228a:	78b9      	ldrb	r1, [r7, #2]
 800228c:	2301      	movs	r3, #1
 800228e:	2201      	movs	r2, #1
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 f864 	bl	800235e <drive_pwm>
}
 8002296:	e01c      	b.n	80022d2 <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_BACKWARD){
 8002298:	78fb      	ldrb	r3, [r7, #3]
 800229a:	2b03      	cmp	r3, #3
 800229c:	d106      	bne.n	80022ac <drive_pwm_dir+0x4c>
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_BACKWARD);
 800229e:	78b9      	ldrb	r1, [r7, #2]
 80022a0:	2302      	movs	r3, #2
 80022a2:	2202      	movs	r2, #2
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f000 f85a 	bl	800235e <drive_pwm>
}
 80022aa:	e012      	b.n	80022d2 <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_LEFT){
 80022ac:	78fb      	ldrb	r3, [r7, #3]
 80022ae:	2b04      	cmp	r3, #4
 80022b0:	d106      	bne.n	80022c0 <drive_pwm_dir+0x60>
		drive_pwm(driving_system, pwm, L298N_MODE_FORWARD, L298N_MODE_BACKWARD);
 80022b2:	78b9      	ldrb	r1, [r7, #2]
 80022b4:	2302      	movs	r3, #2
 80022b6:	2201      	movs	r2, #1
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f000 f850 	bl	800235e <drive_pwm>
}
 80022be:	e008      	b.n	80022d2 <drive_pwm_dir+0x72>
	}else if(dv_dir == DV_DIR_RIGHT){
 80022c0:	78fb      	ldrb	r3, [r7, #3]
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d105      	bne.n	80022d2 <drive_pwm_dir+0x72>
		drive_pwm(driving_system, pwm, L298N_MODE_BACKWARD, L298N_MODE_FORWARD);
 80022c6:	78b9      	ldrb	r1, [r7, #2]
 80022c8:	2301      	movs	r3, #1
 80022ca:	2202      	movs	r2, #2
 80022cc:	6878      	ldr	r0, [r7, #4]
 80022ce:	f000 f846 	bl	800235e <drive_pwm>
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}

080022da <drive_velo>:



void drive_velo(DrivingSystem* driving_system, float velocity, EL298N_MODE left_dir, EL298N_MODE right_dir)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	b086      	sub	sp, #24
 80022de:	af00      	add	r7, sp, #0
 80022e0:	60f8      	str	r0, [r7, #12]
 80022e2:	ed87 0a02 	vstr	s0, [r7, #8]
 80022e6:	460b      	mov	r3, r1
 80022e8:	71fb      	strb	r3, [r7, #7]
 80022ea:	4613      	mov	r3, r2
 80022ec:	71bb      	strb	r3, [r7, #6]

	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	e02c      	b.n	800234e <drive_velo+0x74>
	{
		L298N_set_input_configuration(driving_system->left_motors_lst[i]->L298N_driver, left_dir);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	79fa      	ldrb	r2, [r7, #7]
 8002300:	4611      	mov	r1, r2
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff facb 	bl	800189e <L298N_set_input_configuration>
		L298N_set_input_configuration(driving_system->right_motors_lst[i]->L298N_driver, right_dir);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	697a      	ldr	r2, [r7, #20]
 800230c:	3202      	adds	r2, #2
 800230e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002312:	695b      	ldr	r3, [r3, #20]
 8002314:	79ba      	ldrb	r2, [r7, #6]
 8002316:	4611      	mov	r1, r2
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff fac0 	bl	800189e <L298N_set_input_configuration>
		motor_state_set_velocity(driving_system->left_motors_lst[i]->motor_state, velocity);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	697a      	ldr	r2, [r7, #20]
 8002322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	ed97 0a02 	vldr	s0, [r7, #8]
 800232c:	4618      	mov	r0, r3
 800232e:	f7ff fe39 	bl	8001fa4 <motor_state_set_velocity>
		motor_state_set_velocity(driving_system->right_motors_lst[i]->motor_state, velocity);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	697a      	ldr	r2, [r7, #20]
 8002336:	3202      	adds	r2, #2
 8002338:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	ed97 0a02 	vldr	s0, [r7, #8]
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff fe2e 	bl	8001fa4 <motor_state_set_velocity>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	3301      	adds	r3, #1
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	2b01      	cmp	r3, #1
 8002352:	ddcf      	ble.n	80022f4 <drive_velo+0x1a>

	}
}
 8002354:	bf00      	nop
 8002356:	bf00      	nop
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <drive_pwm>:


void drive_pwm(DrivingSystem* driving_system, uint8_t pwm, EL298N_MODE left_dir, EL298N_MODE right_dir){
 800235e:	b580      	push	{r7, lr}
 8002360:	b084      	sub	sp, #16
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
 8002366:	4608      	mov	r0, r1
 8002368:	4611      	mov	r1, r2
 800236a:	461a      	mov	r2, r3
 800236c:	4603      	mov	r3, r0
 800236e:	70fb      	strb	r3, [r7, #3]
 8002370:	460b      	mov	r3, r1
 8002372:	70bb      	strb	r3, [r7, #2]
 8002374:	4613      	mov	r3, r2
 8002376:	707b      	strb	r3, [r7, #1]
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 8002378:	2300      	movs	r3, #0
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	e02d      	b.n	80023da <drive_pwm+0x7c>
	{
		L298N_set_input_configuration(driving_system->left_motors_lst[i]->L298N_driver, left_dir);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68fa      	ldr	r2, [r7, #12]
 8002382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	78ba      	ldrb	r2, [r7, #2]
 800238a:	4611      	mov	r1, r2
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff fa86 	bl	800189e <L298N_set_input_configuration>
		L298N_set_input_configuration(driving_system->right_motors_lst[i]->L298N_driver, right_dir);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	3202      	adds	r2, #2
 8002398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	787a      	ldrb	r2, [r7, #1]
 80023a0:	4611      	mov	r1, r2
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff fa7b 	bl	800189e <L298N_set_input_configuration>
		L298N_set_pwm_count(driving_system->right_motors_lst[i]->L298N_driver, pwm);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	3202      	adds	r2, #2
 80023ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023b2:	695b      	ldr	r3, [r3, #20]
 80023b4:	78fa      	ldrb	r2, [r7, #3]
 80023b6:	4611      	mov	r1, r2
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff fa15 	bl	80017e8 <L298N_set_pwm_count>
		L298N_set_pwm_count(driving_system->right_motors_lst[i]->L298N_driver, pwm);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	3202      	adds	r2, #2
 80023c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	78fa      	ldrb	r2, [r7, #3]
 80023cc:	4611      	mov	r1, r2
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff fa0a 	bl	80017e8 <L298N_set_pwm_count>
	for(int i = 0; i < NO_OF_SIDE_MOTORS; ++i)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	3301      	adds	r3, #1
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2b01      	cmp	r3, #1
 80023de:	ddce      	ble.n	800237e <drive_pwm+0x20>
	}

}
 80023e0:	bf00      	nop
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	0000      	movs	r0, r0
 80023ec:	0000      	movs	r0, r0
	...

080023f0 <convert_to_radians>:

#include "motor_features.h"



float convert_to_radians(int32_t enc_position){
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]

	return 2* M_PI * (float)enc_position / (float) ONE_ROTATION_TICKS;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	ee07 3a90 	vmov	s15, r3
 80023fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002402:	ee17 0a90 	vmov	r0, s15
 8002406:	f7fe f8c7 	bl	8000598 <__aeabi_f2d>
 800240a:	a30f      	add	r3, pc, #60	@ (adr r3, 8002448 <convert_to_radians+0x58>)
 800240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002410:	f7fe f91a 	bl	8000648 <__aeabi_dmul>
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4610      	mov	r0, r2
 800241a:	4619      	mov	r1, r3
 800241c:	a30c      	add	r3, pc, #48	@ (adr r3, 8002450 <convert_to_radians+0x60>)
 800241e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002422:	f7fe fa3b 	bl	800089c <__aeabi_ddiv>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	4610      	mov	r0, r2
 800242c:	4619      	mov	r1, r3
 800242e:	f7fe fc03 	bl	8000c38 <__aeabi_d2f>
 8002432:	4603      	mov	r3, r0
 8002434:	ee07 3a90 	vmov	s15, r3

}
 8002438:	eeb0 0a67 	vmov.f32	s0, s15
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	f3af 8000 	nop.w
 8002448:	54442d18 	.word	0x54442d18
 800244c:	401921fb 	.word	0x401921fb
 8002450:	00000000 	.word	0x00000000
 8002454:	40ae6400 	.word	0x40ae6400

08002458 <saturate_pwm>:


uint8_t saturate_pwm(int pwm_value){
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]


	if (pwm_value < PWM_MIN_VALUE){
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2b00      	cmp	r3, #0
 8002464:	da02      	bge.n	800246c <saturate_pwm+0x14>
		pwm_value = (uint8_t)PWM_MIN_VALUE;
 8002466:	2300      	movs	r3, #0
 8002468:	607b      	str	r3, [r7, #4]
 800246a:	e004      	b.n	8002476 <saturate_pwm+0x1e>
	}else if(pwm_value > PWM_MAX_VALUE){
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2b62      	cmp	r3, #98	@ 0x62
 8002470:	dd01      	ble.n	8002476 <saturate_pwm+0x1e>
		pwm_value = (uint8_t)PWM_MAX_VALUE;
 8002472:	2362      	movs	r3, #98	@ 0x62
 8002474:	607b      	str	r3, [r7, #4]
	}
	return (uint8_t)pwm_value;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	b2db      	uxtb	r3, r3

}
 800247a:	4618      	mov	r0, r3
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <parse_msg_cmd_id>:
#ifndef SRC_FEATURES_PARSER_FEATURES_C_
#define SRC_FEATURES_PARSER_FEATURES_C_

#include "parser_features.h"

void parse_msg_cmd_id(uint8_t* cmd, uint8_t* msg_cmd_id){
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]

	*msg_cmd_id = cmd[0];
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	781a      	ldrb	r2, [r3, #0]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	701a      	strb	r2, [r3, #0]

}
 8002498:	bf00      	nop
 800249a:	370c      	adds	r7, #12
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <parse_cmd_code>:

void parse_cmd_code(uint8_t* cmd, uint8_t* cmd_code){
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
//		send_parsing_err("cmd[1] wrong format");
//		return 1;
//	}
//	return 0;

	cmd_code[0] = cmd[1];
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	785a      	ldrb	r2, [r3, #1]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	701a      	strb	r2, [r3, #0]
}
 80024b6:	bf00      	nop
 80024b8:	370c      	adds	r7, #12
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
	...

080024c4 <parse_payload>:

int parse_payload(uint8_t* cmd, uint8_t* payload) {
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]

    uint8_t cmd_index = MSG_CMD_PAYLOAD_BEGIN;
 80024ce:	2302      	movs	r3, #2
 80024d0:	73fb      	strb	r3, [r7, #15]
    while (cmd[cmd_index] != MSG_END_CHAR) {
 80024d2:	e013      	b.n	80024fc <parse_payload+0x38>

    	if((cmd_index-MSG_CMD_PAYLOAD_BEGIN) == MSG_PAYLOAD_LENGTH-1){
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
 80024d6:	2b07      	cmp	r3, #7
 80024d8:	d104      	bne.n	80024e4 <parse_payload+0x20>
    		send_parsing_err("cmd end char not received");
 80024da:	4811      	ldr	r0, [pc, #68]	@ (8002520 <parse_payload+0x5c>)
 80024dc:	f000 f822 	bl	8002524 <send_parsing_err>
    		return 1;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e018      	b.n	8002516 <parse_payload+0x52>
    	}
        payload[cmd_index-MSG_CMD_PAYLOAD_BEGIN] = cmd[cmd_index];
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	441a      	add	r2, r3
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	3b02      	subs	r3, #2
 80024ee:	6839      	ldr	r1, [r7, #0]
 80024f0:	440b      	add	r3, r1
 80024f2:	7812      	ldrb	r2, [r2, #0]
 80024f4:	701a      	strb	r2, [r3, #0]
        cmd_index++;
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
 80024f8:	3301      	adds	r3, #1
 80024fa:	73fb      	strb	r3, [r7, #15]
    while (cmd[cmd_index] != MSG_END_CHAR) {
 80024fc:	7bfb      	ldrb	r3, [r7, #15]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	4413      	add	r3, r2
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2bfe      	cmp	r3, #254	@ 0xfe
 8002506:	d1e5      	bne.n	80024d4 <parse_payload+0x10>
    }

    payload[cmd_index-MSG_CMD_PAYLOAD_BEGIN] = '\0';
 8002508:	7bfb      	ldrb	r3, [r7, #15]
 800250a:	3b02      	subs	r3, #2
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	4413      	add	r3, r2
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
    return 0;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	0800cff8 	.word	0x0800cff8

08002524 <send_parsing_err>:

void send_parsing_err(char* msg){
 8002524:	b580      	push	{r7, lr}
 8002526:	b09c      	sub	sp, #112	@ 0x70
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]

	char err_buffer[100];
	memset(err_buffer, '\0', sizeof(err_buffer));
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	2264      	movs	r2, #100	@ 0x64
 8002532:	2100      	movs	r1, #0
 8002534:	4618      	mov	r0, r3
 8002536:	f007 f94a 	bl	80097ce <memset>
	strcat(err_buffer, PARSING_ERR);
 800253a:	f107 030c 	add.w	r3, r7, #12
 800253e:	4618      	mov	r0, r3
 8002540:	f7fd febe 	bl	80002c0 <strlen>
 8002544:	4603      	mov	r3, r0
 8002546:	461a      	mov	r2, r3
 8002548:	f107 030c 	add.w	r3, r7, #12
 800254c:	4413      	add	r3, r2
 800254e:	4918      	ldr	r1, [pc, #96]	@ (80025b0 <send_parsing_err+0x8c>)
 8002550:	461a      	mov	r2, r3
 8002552:	460b      	mov	r3, r1
 8002554:	cb03      	ldmia	r3!, {r0, r1}
 8002556:	6010      	str	r0, [r2, #0]
 8002558:	6051      	str	r1, [r2, #4]
 800255a:	8819      	ldrh	r1, [r3, #0]
 800255c:	789b      	ldrb	r3, [r3, #2]
 800255e:	8111      	strh	r1, [r2, #8]
 8002560:	7293      	strb	r3, [r2, #10]
	strcat(err_buffer, msg);
 8002562:	f107 030c 	add.w	r3, r7, #12
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	4618      	mov	r0, r3
 800256a:	f007 f938 	bl	80097de <strcat>
	strcat(err_buffer, "\n\r");
 800256e:	f107 030c 	add.w	r3, r7, #12
 8002572:	4618      	mov	r0, r3
 8002574:	f7fd fea4 	bl	80002c0 <strlen>
 8002578:	4603      	mov	r3, r0
 800257a:	461a      	mov	r2, r3
 800257c:	f107 030c 	add.w	r3, r7, #12
 8002580:	4413      	add	r3, r2
 8002582:	4a0c      	ldr	r2, [pc, #48]	@ (80025b4 <send_parsing_err+0x90>)
 8002584:	8811      	ldrh	r1, [r2, #0]
 8002586:	7892      	ldrb	r2, [r2, #2]
 8002588:	8019      	strh	r1, [r3, #0]
 800258a:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&hlpuart1,(uint8_t*) err_buffer, strlen(err_buffer), PARSING_ERROR_TIMEOUT);
 800258c:	f107 030c 	add.w	r3, r7, #12
 8002590:	4618      	mov	r0, r3
 8002592:	f7fd fe95 	bl	80002c0 <strlen>
 8002596:	4603      	mov	r3, r0
 8002598:	b29a      	uxth	r2, r3
 800259a:	f107 010c 	add.w	r1, r7, #12
 800259e:	230a      	movs	r3, #10
 80025a0:	4805      	ldr	r0, [pc, #20]	@ (80025b8 <send_parsing_err+0x94>)
 80025a2:	f003 fea9 	bl	80062f8 <HAL_UART_Transmit>

}
 80025a6:	bf00      	nop
 80025a8:	3770      	adds	r7, #112	@ 0x70
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	0800d014 	.word	0x0800d014
 80025b4:	0800d020 	.word	0x0800d020
 80025b8:	20000448 	.word	0x20000448

080025bc <CountPeriodS>:
 */

#include "timers_feature.h"

// Funkcja obliczająca okres w sekundach
float CountPeriodS(TIM_HandleTypeDef *htim) {
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
    uint32_t prescaler = htim->Init.Prescaler;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	617b      	str	r3, [r7, #20]
    uint32_t period = htim->Init.Period;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	613b      	str	r3, [r7, #16]
    uint32_t clock_freq = HAL_RCC_GetHCLKFreq();
 80025d0:	f001 fdaa 	bl	8004128 <HAL_RCC_GetHCLKFreq>
 80025d4:	60f8      	str	r0, [r7, #12]

    float period_seconds = (float)(prescaler * period) / (float)clock_freq;
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	ee07 3a90 	vmov	s15, r3
 80025e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	ee07 3a90 	vmov	s15, r3
 80025ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025f4:	edc7 7a02 	vstr	s15, [r7, #8]

    return period_seconds;
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	ee07 3a90 	vmov	s15, r3
}
 80025fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <main>:
void generate_stair_signal_pwm(void);
void generate_random_signal_velo(void);


int main(void)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af04      	add	r7, sp, #16

  HAL_Init();
 800260e:	f000 fcc8 	bl	8002fa2 <HAL_Init>
  SystemClock_Config();
 8002612:	f7fe fd0f 	bl	8001034 <SystemClock_Config>
  MX_GPIO_Init();
 8002616:	f7fe fd59 	bl	80010cc <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 800261a:	f7ff f82d 	bl	8001678 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 800261e:	f7ff f875 	bl	800170c <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002622:	f7fe fdc1 	bl	80011a8 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002626:	f7fe fe95 	bl	8001354 <MX_TIM3_Init>
  MX_TIM4_Init();
 800262a:	f7fe fee9 	bl	8001400 <MX_TIM4_Init>
  MX_TIM5_Init();
 800262e:	f7fe ff3d 	bl	80014ac <MX_TIM5_Init>
  MX_TIM7_Init();
 8002632:	f7fe ff91 	bl	8001558 <MX_TIM7_Init>
  MX_TIM8_Init();
 8002636:	f7fe ffc5 	bl	80015c4 <MX_TIM8_Init>

  init_encoder_info(&encoder_info, &htim4);
 800263a:	4936      	ldr	r1, [pc, #216]	@ (8002714 <main+0x10c>)
 800263c:	4836      	ldr	r0, [pc, #216]	@ (8002718 <main+0x110>)
 800263e:	f7ff fb7f 	bl	8001d40 <init_encoder_info>
  L298N_init(&L298N_lb, TIM_CHANNEL_1, &htim1, GPIOA, GPIO_PIN_0, GPIOA, GPIO_PIN_1);
 8002642:	2302      	movs	r3, #2
 8002644:	9302      	str	r3, [sp, #8]
 8002646:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800264a:	9301      	str	r3, [sp, #4]
 800264c:	2301      	movs	r3, #1
 800264e:	9300      	str	r3, [sp, #0]
 8002650:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002654:	4a31      	ldr	r2, [pc, #196]	@ (800271c <main+0x114>)
 8002656:	2100      	movs	r1, #0
 8002658:	4831      	ldr	r0, [pc, #196]	@ (8002720 <main+0x118>)
 800265a:	f7ff f8a3 	bl	80017a4 <L298N_init>
  pid_init(&pid_controller, MOTOR_Kp , MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 800265e:	215f      	movs	r1, #95	@ 0x5f
 8002660:	ed9f 1a30 	vldr	s2, [pc, #192]	@ 8002724 <main+0x11c>
 8002664:	eddf 0a30 	vldr	s1, [pc, #192]	@ 8002728 <main+0x120>
 8002668:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 800272c <main+0x124>
 800266c:	4830      	ldr	r0, [pc, #192]	@ (8002730 <main+0x128>)
 800266e:	f7ff fcd7 	bl	8002020 <pid_init>
  init_motor(&lb_motor, &lb_motor_state, &htim7, &encoder_info, &pid_controller, &L298N_lb);
 8002672:	4b2b      	ldr	r3, [pc, #172]	@ (8002720 <main+0x118>)
 8002674:	9301      	str	r3, [sp, #4]
 8002676:	4b2e      	ldr	r3, [pc, #184]	@ (8002730 <main+0x128>)
 8002678:	9300      	str	r3, [sp, #0]
 800267a:	4b27      	ldr	r3, [pc, #156]	@ (8002718 <main+0x110>)
 800267c:	4a2d      	ldr	r2, [pc, #180]	@ (8002734 <main+0x12c>)
 800267e:	492e      	ldr	r1, [pc, #184]	@ (8002738 <main+0x130>)
 8002680:	482e      	ldr	r0, [pc, #184]	@ (800273c <main+0x134>)
 8002682:	f7ff fb80 	bl	8001d86 <init_motor>

  updater_timer_periods = CountPeriodS(lb_motor.motor_updater_tim);
 8002686:	4b2d      	ldr	r3, [pc, #180]	@ (800273c <main+0x134>)
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	4618      	mov	r0, r3
 800268c:	f7ff ff96 	bl	80025bc <CountPeriodS>
 8002690:	eef0 7a40 	vmov.f32	s15, s0
 8002694:	4b2a      	ldr	r3, [pc, #168]	@ (8002740 <main+0x138>)
 8002696:	edc3 7a00 	vstr	s15, [r3]
  L298N_set_input_configuration(&L298N_lb, L298N_MODE_FORWARD);
 800269a:	2101      	movs	r1, #1
 800269c:	4820      	ldr	r0, [pc, #128]	@ (8002720 <main+0x118>)
 800269e:	f7ff f8fe 	bl	800189e <L298N_set_input_configuration>
  init_driving_system(&driving_system ,&lb_motor, &lb_motor,&lb_motor, &lb_motor);
 80026a2:	4b26      	ldr	r3, [pc, #152]	@ (800273c <main+0x134>)
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	4b25      	ldr	r3, [pc, #148]	@ (800273c <main+0x134>)
 80026a8:	4a24      	ldr	r2, [pc, #144]	@ (800273c <main+0x134>)
 80026aa:	4924      	ldr	r1, [pc, #144]	@ (800273c <main+0x134>)
 80026ac:	4825      	ldr	r0, [pc, #148]	@ (8002744 <main+0x13c>)
 80026ae:	f7ff f93b 	bl	8001928 <init_driving_system>
  default_init_driving_system_if(&drv_system_if);
 80026b2:	4825      	ldr	r0, [pc, #148]	@ (8002748 <main+0x140>)
 80026b4:	f7ff f954 	bl	8001960 <default_init_driving_system_if>


  pwm_output = 0;
 80026b8:	4b24      	ldr	r3, [pc, #144]	@ (800274c <main+0x144>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]
  tick = 0;
 80026be:	4924      	ldr	r1, [pc, #144]	@ (8002750 <main+0x148>)
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	f04f 0300 	mov.w	r3, #0
 80026c8:	e9c1 2300 	strd	r2, r3, [r1]
  velo = 0;
 80026cc:	4b21      	ldr	r3, [pc, #132]	@ (8002754 <main+0x14c>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim7);
 80026d2:	4818      	ldr	r0, [pc, #96]	@ (8002734 <main+0x12c>)
 80026d4:	f002 f8ee 	bl	80048b4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim8);
 80026d8:	481f      	ldr	r0, [pc, #124]	@ (8002758 <main+0x150>)
 80026da:	f002 f87b 	bl	80047d4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80026de:	2100      	movs	r1, #0
 80026e0:	480e      	ldr	r0, [pc, #56]	@ (800271c <main+0x114>)
 80026e2:	f002 f9c1 	bl	8004a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80026e6:	2104      	movs	r1, #4
 80026e8:	480c      	ldr	r0, [pc, #48]	@ (800271c <main+0x114>)
 80026ea:	f002 f9bd 	bl	8004a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80026ee:	2108      	movs	r1, #8
 80026f0:	480a      	ldr	r0, [pc, #40]	@ (800271c <main+0x114>)
 80026f2:	f002 f9b9 	bl	8004a68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80026f6:	210c      	movs	r1, #12
 80026f8:	4808      	ldr	r0, [pc, #32]	@ (800271c <main+0x114>)
 80026fa:	f002 f9b5 	bl	8004a68 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80026fe:	213c      	movs	r1, #60	@ 0x3c
 8002700:	4804      	ldr	r0, [pc, #16]	@ (8002714 <main+0x10c>)
 8002702:	f002 fb69 	bl	8004dd8 <HAL_TIM_Encoder_Start>


  /* USER CODE END 2 */

  HAL_UART_Receive_IT(&hlpuart1, cmd_data, CMD_CODE_LENGTH + MSG_PAYLOAD_LENGTH);
 8002706:	2208      	movs	r2, #8
 8002708:	4914      	ldr	r1, [pc, #80]	@ (800275c <main+0x154>)
 800270a:	4815      	ldr	r0, [pc, #84]	@ (8002760 <main+0x158>)
 800270c:	f003 fe82 	bl	8006414 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  driving_system.velo_ctrl_flag = 1;
    while (1)
 8002710:	bf00      	nop
 8002712:	e7fd      	b.n	8002710 <main+0x108>
 8002714:	20000284 	.word	0x20000284
 8002718:	200004f0 	.word	0x200004f0
 800271c:	200001ec 	.word	0x200001ec
 8002720:	20000528 	.word	0x20000528
 8002724:	00000000 	.word	0x00000000
 8002728:	3e4ccccd 	.word	0x3e4ccccd
 800272c:	3c23d70a 	.word	0x3c23d70a
 8002730:	20000510 	.word	0x20000510
 8002734:	2000031c 	.word	0x2000031c
 8002738:	20000544 	.word	0x20000544
 800273c:	200004f8 	.word	0x200004f8
 8002740:	20000574 	.word	0x20000574
 8002744:	20000558 	.word	0x20000558
 8002748:	2000056c 	.word	0x2000056c
 800274c:	20000580 	.word	0x20000580
 8002750:	20000588 	.word	0x20000588
 8002754:	20000581 	.word	0x20000581
 8002758:	20000368 	.word	0x20000368
 800275c:	20000578 	.word	0x20000578
 8002760:	20000448 	.word	0x20000448

08002764 <HAL_UART_RxCpltCallback>:
  }

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]

	drv_system_if.exe_cmd(&driving_system, cmd_data);
 800276c:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <HAL_UART_RxCpltCallback+0x24>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4906      	ldr	r1, [pc, #24]	@ (800278c <HAL_UART_RxCpltCallback+0x28>)
 8002772:	4807      	ldr	r0, [pc, #28]	@ (8002790 <HAL_UART_RxCpltCallback+0x2c>)
 8002774:	4798      	blx	r3
	HAL_UART_Receive_IT(&hlpuart1, cmd_data, CMD_CODE_LENGTH + MSG_PAYLOAD_LENGTH);
 8002776:	2208      	movs	r2, #8
 8002778:	4904      	ldr	r1, [pc, #16]	@ (800278c <HAL_UART_RxCpltCallback+0x28>)
 800277a:	4806      	ldr	r0, [pc, #24]	@ (8002794 <HAL_UART_RxCpltCallback+0x30>)
 800277c:	f003 fe4a 	bl	8006414 <HAL_UART_Receive_IT>

}
 8002780:	bf00      	nop
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	2000056c 	.word	0x2000056c
 800278c:	20000578 	.word	0x20000578
 8002790:	20000558 	.word	0x20000558
 8002794:	20000448 	.word	0x20000448

08002798 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002798:	b5b0      	push	{r4, r5, r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]

    if (htim->Instance == (TIM_TypeDef *)lb_motor.motor_updater_tim->Instance) {
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d113      	bne.n	80027d6 <HAL_TIM_PeriodElapsedCallback+0x3e>
//    	update_motor_position(lb_motor.motor_state, lb_motor.encoder_info);
//    	update_measured_velocity(&lb_motor);
//    	motor_state_set_velocity(&lb_motor_state, velo);
//    	L298N_set_pwm_count(lb_motor.L298N_driver, pwm_output);

    	driving_system_drive(&driving_system, velo);
 80027ae:	4b0d      	ldr	r3, [pc, #52]	@ (80027e4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	ee07 3a90 	vmov	s15, r3
 80027b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ba:	eeb0 0a67 	vmov.f32	s0, s15
 80027be:	480a      	ldr	r0, [pc, #40]	@ (80027e8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80027c0:	f7ff f8e2 	bl	8001988 <driving_system_drive>
    	tick += 1;
 80027c4:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <HAL_TIM_PeriodElapsedCallback+0x54>)
 80027c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ca:	1c54      	adds	r4, r2, #1
 80027cc:	f143 0500 	adc.w	r5, r3, #0
 80027d0:	4b06      	ldr	r3, [pc, #24]	@ (80027ec <HAL_TIM_PeriodElapsedCallback+0x54>)
 80027d2:	e9c3 4500 	strd	r4, r5, [r3]
    }



//  /* USER CODE END Callback 1 */
}
 80027d6:	bf00      	nop
 80027d8:	3708      	adds	r7, #8
 80027da:	46bd      	mov	sp, r7
 80027dc:	bdb0      	pop	{r4, r5, r7, pc}
 80027de:	bf00      	nop
 80027e0:	200004f8 	.word	0x200004f8
 80027e4:	20000581 	.word	0x20000581
 80027e8:	20000558 	.word	0x20000558
 80027ec:	20000588 	.word	0x20000588

080027f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027f4:	b672      	cpsid	i
}
 80027f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027f8:	bf00      	nop
 80027fa:	e7fd      	b.n	80027f8 <Error_Handler+0x8>

080027fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002802:	4b0f      	ldr	r3, [pc, #60]	@ (8002840 <HAL_MspInit+0x44>)
 8002804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002806:	4a0e      	ldr	r2, [pc, #56]	@ (8002840 <HAL_MspInit+0x44>)
 8002808:	f043 0301 	orr.w	r3, r3, #1
 800280c:	6613      	str	r3, [r2, #96]	@ 0x60
 800280e:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <HAL_MspInit+0x44>)
 8002810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	607b      	str	r3, [r7, #4]
 8002818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800281a:	4b09      	ldr	r3, [pc, #36]	@ (8002840 <HAL_MspInit+0x44>)
 800281c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281e:	4a08      	ldr	r2, [pc, #32]	@ (8002840 <HAL_MspInit+0x44>)
 8002820:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002824:	6593      	str	r3, [r2, #88]	@ 0x58
 8002826:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <HAL_MspInit+0x44>)
 8002828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800282a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800282e:	603b      	str	r3, [r7, #0]
 8002830:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8002832:	f000 ffb9 	bl	80037a8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002836:	bf00      	nop
 8002838:	3708      	adds	r7, #8
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	40021000 	.word	0x40021000

08002844 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b0a0      	sub	sp, #128	@ 0x80
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
 800285a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800285c:	f107 0318 	add.w	r3, r7, #24
 8002860:	2254      	movs	r2, #84	@ 0x54
 8002862:	2100      	movs	r1, #0
 8002864:	4618      	mov	r0, r3
 8002866:	f006 ffb2 	bl	80097ce <memset>
  if(huart->Instance==LPUART1)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a41      	ldr	r2, [pc, #260]	@ (8002974 <HAL_UART_MspInit+0x130>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d13f      	bne.n	80028f4 <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002874:	2320      	movs	r3, #32
 8002876:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002878:	2300      	movs	r3, #0
 800287a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800287c:	f107 0318 	add.w	r3, r7, #24
 8002880:	4618      	mov	r0, r3
 8002882:	f001 fd01 	bl	8004288 <HAL_RCCEx_PeriphCLKConfig>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800288c:	f7ff ffb0 	bl	80027f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002890:	4b39      	ldr	r3, [pc, #228]	@ (8002978 <HAL_UART_MspInit+0x134>)
 8002892:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002894:	4a38      	ldr	r2, [pc, #224]	@ (8002978 <HAL_UART_MspInit+0x134>)
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800289c:	4b36      	ldr	r3, [pc, #216]	@ (8002978 <HAL_UART_MspInit+0x134>)
 800289e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	617b      	str	r3, [r7, #20]
 80028a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a8:	4b33      	ldr	r3, [pc, #204]	@ (8002978 <HAL_UART_MspInit+0x134>)
 80028aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028ac:	4a32      	ldr	r2, [pc, #200]	@ (8002978 <HAL_UART_MspInit+0x134>)
 80028ae:	f043 0301 	orr.w	r3, r3, #1
 80028b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028b4:	4b30      	ldr	r3, [pc, #192]	@ (8002978 <HAL_UART_MspInit+0x134>)
 80028b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	613b      	str	r3, [r7, #16]
 80028be:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028c0:	230c      	movs	r3, #12
 80028c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028cc:	2300      	movs	r3, #0
 80028ce:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80028d0:	230c      	movs	r3, #12
 80028d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80028d8:	4619      	mov	r1, r3
 80028da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80028de:	f000 fd25 	bl	800332c <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80028e2:	2200      	movs	r2, #0
 80028e4:	2100      	movs	r1, #0
 80028e6:	205b      	movs	r0, #91	@ 0x5b
 80028e8:	f000 fc38 	bl	800315c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80028ec:	205b      	movs	r0, #91	@ 0x5b
 80028ee:	f000 fc4f 	bl	8003190 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80028f2:	e03a      	b.n	800296a <HAL_UART_MspInit+0x126>
  else if(huart->Instance==USART1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a20      	ldr	r2, [pc, #128]	@ (800297c <HAL_UART_MspInit+0x138>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d135      	bne.n	800296a <HAL_UART_MspInit+0x126>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80028fe:	2301      	movs	r3, #1
 8002900:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002902:	2300      	movs	r3, #0
 8002904:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002906:	f107 0318 	add.w	r3, r7, #24
 800290a:	4618      	mov	r0, r3
 800290c:	f001 fcbc 	bl	8004288 <HAL_RCCEx_PeriphCLKConfig>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8002916:	f7ff ff6b 	bl	80027f0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800291a:	4b17      	ldr	r3, [pc, #92]	@ (8002978 <HAL_UART_MspInit+0x134>)
 800291c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800291e:	4a16      	ldr	r2, [pc, #88]	@ (8002978 <HAL_UART_MspInit+0x134>)
 8002920:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002924:	6613      	str	r3, [r2, #96]	@ 0x60
 8002926:	4b14      	ldr	r3, [pc, #80]	@ (8002978 <HAL_UART_MspInit+0x134>)
 8002928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800292a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002932:	4b11      	ldr	r3, [pc, #68]	@ (8002978 <HAL_UART_MspInit+0x134>)
 8002934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002936:	4a10      	ldr	r2, [pc, #64]	@ (8002978 <HAL_UART_MspInit+0x134>)
 8002938:	f043 0304 	orr.w	r3, r3, #4
 800293c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800293e:	4b0e      	ldr	r3, [pc, #56]	@ (8002978 <HAL_UART_MspInit+0x134>)
 8002940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002942:	f003 0304 	and.w	r3, r3, #4
 8002946:	60bb      	str	r3, [r7, #8]
 8002948:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800294a:	2330      	movs	r3, #48	@ 0x30
 800294c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294e:	2302      	movs	r3, #2
 8002950:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002952:	2300      	movs	r3, #0
 8002954:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002956:	2300      	movs	r3, #0
 8002958:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800295a:	2307      	movs	r3, #7
 800295c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800295e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002962:	4619      	mov	r1, r3
 8002964:	4806      	ldr	r0, [pc, #24]	@ (8002980 <HAL_UART_MspInit+0x13c>)
 8002966:	f000 fce1 	bl	800332c <HAL_GPIO_Init>
}
 800296a:	bf00      	nop
 800296c:	3780      	adds	r7, #128	@ 0x80
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	40008000 	.word	0x40008000
 8002978:	40021000 	.word	0x40021000
 800297c:	40013800 	.word	0x40013800
 8002980:	48000800 	.word	0x48000800

08002984 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a16      	ldr	r2, [pc, #88]	@ (80029ec <HAL_TIM_Base_MspInit+0x68>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d10c      	bne.n	80029b0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002996:	4b16      	ldr	r3, [pc, #88]	@ (80029f0 <HAL_TIM_Base_MspInit+0x6c>)
 8002998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800299a:	4a15      	ldr	r2, [pc, #84]	@ (80029f0 <HAL_TIM_Base_MspInit+0x6c>)
 800299c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80029a2:	4b13      	ldr	r3, [pc, #76]	@ (80029f0 <HAL_TIM_Base_MspInit+0x6c>)
 80029a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80029ae:	e018      	b.n	80029e2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a0f      	ldr	r2, [pc, #60]	@ (80029f4 <HAL_TIM_Base_MspInit+0x70>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d113      	bne.n	80029e2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80029ba:	4b0d      	ldr	r3, [pc, #52]	@ (80029f0 <HAL_TIM_Base_MspInit+0x6c>)
 80029bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029be:	4a0c      	ldr	r2, [pc, #48]	@ (80029f0 <HAL_TIM_Base_MspInit+0x6c>)
 80029c0:	f043 0320 	orr.w	r3, r3, #32
 80029c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80029c6:	4b0a      	ldr	r3, [pc, #40]	@ (80029f0 <HAL_TIM_Base_MspInit+0x6c>)
 80029c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ca:	f003 0320 	and.w	r3, r3, #32
 80029ce:	60bb      	str	r3, [r7, #8]
 80029d0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 80029d2:	2200      	movs	r2, #0
 80029d4:	2100      	movs	r1, #0
 80029d6:	2037      	movs	r0, #55	@ 0x37
 80029d8:	f000 fbc0 	bl	800315c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 80029dc:	2037      	movs	r0, #55	@ 0x37
 80029de:	f000 fbd7 	bl	8003190 <HAL_NVIC_EnableIRQ>
}
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40012c00 	.word	0x40012c00
 80029f0:	40021000 	.word	0x40021000
 80029f4:	40001400 	.word	0x40001400

080029f8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b090      	sub	sp, #64	@ 0x40
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a6c      	ldr	r2, [pc, #432]	@ (8002bc8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d129      	bne.n	8002a6e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a1a:	4b6c      	ldr	r3, [pc, #432]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a1e:	4a6b      	ldr	r2, [pc, #428]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a20:	f043 0302 	orr.w	r3, r3, #2
 8002a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a26:	4b69      	ldr	r3, [pc, #420]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a32:	4b66      	ldr	r3, [pc, #408]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a36:	4a65      	ldr	r2, [pc, #404]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a38:	f043 0301 	orr.w	r3, r3, #1
 8002a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a3e:	4b63      	ldr	r3, [pc, #396]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8002a4a:	2350      	movs	r3, #80	@ 0x50
 8002a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a56:	2300      	movs	r3, #0
 8002a58:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a62:	4619      	mov	r1, r3
 8002a64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a68:	f000 fc60 	bl	800332c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002a6c:	e0a7      	b.n	8002bbe <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM4)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a57      	ldr	r2, [pc, #348]	@ (8002bd0 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d12a      	bne.n	8002ace <HAL_TIM_Encoder_MspInit+0xd6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002a78:	4b54      	ldr	r3, [pc, #336]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7c:	4a53      	ldr	r2, [pc, #332]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a7e:	f043 0304 	orr.w	r3, r3, #4
 8002a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a84:	4b51      	ldr	r3, [pc, #324]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a88:	f003 0304 	and.w	r3, r3, #4
 8002a8c:	623b      	str	r3, [r7, #32]
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a90:	4b4e      	ldr	r3, [pc, #312]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a94:	4a4d      	ldr	r2, [pc, #308]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a9c:	4b4b      	ldr	r3, [pc, #300]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	61fb      	str	r3, [r7, #28]
 8002aa6:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002aa8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aae:	2302      	movs	r3, #2
 8002ab0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002aba:	230a      	movs	r3, #10
 8002abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002abe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ac8:	f000 fc30 	bl	800332c <HAL_GPIO_Init>
}
 8002acc:	e077      	b.n	8002bbe <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM5)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a40      	ldr	r2, [pc, #256]	@ (8002bd4 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d145      	bne.n	8002b64 <HAL_TIM_Encoder_MspInit+0x16c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002ad8:	4b3c      	ldr	r3, [pc, #240]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002adc:	4a3b      	ldr	r2, [pc, #236]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ade:	f043 0308 	orr.w	r3, r3, #8
 8002ae2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ae4:	4b39      	ldr	r3, [pc, #228]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae8:	f003 0308 	and.w	r3, r3, #8
 8002aec:	61bb      	str	r3, [r7, #24]
 8002aee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af0:	4b36      	ldr	r3, [pc, #216]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af4:	4a35      	ldr	r2, [pc, #212]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002af6:	f043 0302 	orr.w	r3, r3, #2
 8002afa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002afc:	4b33      	ldr	r3, [pc, #204]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b00:	f003 0302 	and.w	r3, r3, #2
 8002b04:	617b      	str	r3, [r7, #20]
 8002b06:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b08:	4b30      	ldr	r3, [pc, #192]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	4a2f      	ldr	r2, [pc, #188]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b0e:	f043 0304 	orr.w	r3, r3, #4
 8002b12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b14:	4b2d      	ldr	r3, [pc, #180]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b20:	2304      	movs	r3, #4
 8002b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b24:	2302      	movs	r3, #2
 8002b26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002b30:	2302      	movs	r3, #2
 8002b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4827      	ldr	r0, [pc, #156]	@ (8002bd8 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8002b3c:	f000 fbf6 	bl	800332c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002b40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b46:	2302      	movs	r3, #2
 8002b48:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM5;
 8002b52:	2301      	movs	r3, #1
 8002b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b56:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	481f      	ldr	r0, [pc, #124]	@ (8002bdc <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002b5e:	f000 fbe5 	bl	800332c <HAL_GPIO_Init>
}
 8002b62:	e02c      	b.n	8002bbe <HAL_TIM_Encoder_MspInit+0x1c6>
  else if(htim_encoder->Instance==TIM8)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a1d      	ldr	r2, [pc, #116]	@ (8002be0 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d127      	bne.n	8002bbe <HAL_TIM_Encoder_MspInit+0x1c6>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002b6e:	4b17      	ldr	r3, [pc, #92]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b72:	4a16      	ldr	r2, [pc, #88]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b74:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b78:	6613      	str	r3, [r2, #96]	@ 0x60
 8002b7a:	4b14      	ldr	r3, [pc, #80]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b86:	4b11      	ldr	r3, [pc, #68]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b8a:	4a10      	ldr	r2, [pc, #64]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b8c:	f043 0304 	orr.w	r3, r3, #4
 8002b90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b92:	4b0e      	ldr	r3, [pc, #56]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b96:	f003 0304 	and.w	r3, r3, #4
 8002b9a:	60bb      	str	r3, [r7, #8]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b9e:	23c0      	movs	r3, #192	@ 0xc0
 8002ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002baa:	2300      	movs	r3, #0
 8002bac:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002bae:	2304      	movs	r3, #4
 8002bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	4808      	ldr	r0, [pc, #32]	@ (8002bdc <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002bba:	f000 fbb7 	bl	800332c <HAL_GPIO_Init>
}
 8002bbe:	bf00      	nop
 8002bc0:	3740      	adds	r7, #64	@ 0x40
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40000400 	.word	0x40000400
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	40000800 	.word	0x40000800
 8002bd4:	40000c00 	.word	0x40000c00
 8002bd8:	48000400 	.word	0x48000400
 8002bdc:	48000800 	.word	0x48000800
 8002be0:	40013400 	.word	0x40013400

08002be4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bec:	f107 030c 	add.w	r3, r7, #12
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	60da      	str	r2, [r3, #12]
 8002bfa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a11      	ldr	r2, [pc, #68]	@ (8002c48 <HAL_TIM_MspPostInit+0x64>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d11b      	bne.n	8002c3e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c06:	4b11      	ldr	r3, [pc, #68]	@ (8002c4c <HAL_TIM_MspPostInit+0x68>)
 8002c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0a:	4a10      	ldr	r2, [pc, #64]	@ (8002c4c <HAL_TIM_MspPostInit+0x68>)
 8002c0c:	f043 0304 	orr.w	r3, r3, #4
 8002c10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c12:	4b0e      	ldr	r3, [pc, #56]	@ (8002c4c <HAL_TIM_MspPostInit+0x68>)
 8002c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	60bb      	str	r3, [r7, #8]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002c1e:	230f      	movs	r3, #15
 8002c20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c32:	f107 030c 	add.w	r3, r7, #12
 8002c36:	4619      	mov	r1, r3
 8002c38:	4805      	ldr	r0, [pc, #20]	@ (8002c50 <HAL_TIM_MspPostInit+0x6c>)
 8002c3a:	f000 fb77 	bl	800332c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c3e:	bf00      	nop
 8002c40:	3720      	adds	r7, #32
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40012c00 	.word	0x40012c00
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	48000800 	.word	0x48000800

08002c54 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08c      	sub	sp, #48	@ 0x30
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002c60:	2300      	movs	r3, #0
 8002c62:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002c64:	4b2c      	ldr	r3, [pc, #176]	@ (8002d18 <HAL_InitTick+0xc4>)
 8002c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c68:	4a2b      	ldr	r2, [pc, #172]	@ (8002d18 <HAL_InitTick+0xc4>)
 8002c6a:	f043 0310 	orr.w	r3, r3, #16
 8002c6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c70:	4b29      	ldr	r3, [pc, #164]	@ (8002d18 <HAL_InitTick+0xc4>)
 8002c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c74:	f003 0310 	and.w	r3, r3, #16
 8002c78:	60bb      	str	r3, [r7, #8]
 8002c7a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c7c:	f107 020c 	add.w	r2, r7, #12
 8002c80:	f107 0310 	add.w	r3, r7, #16
 8002c84:	4611      	mov	r1, r2
 8002c86:	4618      	mov	r0, r3
 8002c88:	f001 fa86 	bl	8004198 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002c8c:	f001 fa58 	bl	8004140 <HAL_RCC_GetPCLK1Freq>
 8002c90:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	4a21      	ldr	r2, [pc, #132]	@ (8002d1c <HAL_InitTick+0xc8>)
 8002c96:	fba2 2303 	umull	r2, r3, r2, r3
 8002c9a:	0c9b      	lsrs	r3, r3, #18
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002ca0:	4b1f      	ldr	r3, [pc, #124]	@ (8002d20 <HAL_InitTick+0xcc>)
 8002ca2:	4a20      	ldr	r2, [pc, #128]	@ (8002d24 <HAL_InitTick+0xd0>)
 8002ca4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d20 <HAL_InitTick+0xcc>)
 8002ca8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002cac:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002cae:	4a1c      	ldr	r2, [pc, #112]	@ (8002d20 <HAL_InitTick+0xcc>)
 8002cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d20 <HAL_InitTick+0xcc>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cba:	4b19      	ldr	r3, [pc, #100]	@ (8002d20 <HAL_InitTick+0xcc>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002cc0:	4817      	ldr	r0, [pc, #92]	@ (8002d20 <HAL_InitTick+0xcc>)
 8002cc2:	f001 fd2f 	bl	8004724 <HAL_TIM_Base_Init>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002ccc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d11b      	bne.n	8002d0c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002cd4:	4812      	ldr	r0, [pc, #72]	@ (8002d20 <HAL_InitTick+0xcc>)
 8002cd6:	f001 fded 	bl	80048b4 <HAL_TIM_Base_Start_IT>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002ce0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d111      	bne.n	8002d0c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ce8:	2036      	movs	r0, #54	@ 0x36
 8002cea:	f000 fa51 	bl	8003190 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2b0f      	cmp	r3, #15
 8002cf2:	d808      	bhi.n	8002d06 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	2036      	movs	r0, #54	@ 0x36
 8002cfa:	f000 fa2f 	bl	800315c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8002d28 <HAL_InitTick+0xd4>)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6013      	str	r3, [r2, #0]
 8002d04:	e002      	b.n	8002d0c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002d0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3730      	adds	r7, #48	@ 0x30
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	431bde83 	.word	0x431bde83
 8002d20:	20000590 	.word	0x20000590
 8002d24:	40001000 	.word	0x40001000
 8002d28:	20000004 	.word	0x20000004

08002d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d30:	bf00      	nop
 8002d32:	e7fd      	b.n	8002d30 <NMI_Handler+0x4>

08002d34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d38:	bf00      	nop
 8002d3a:	e7fd      	b.n	8002d38 <HardFault_Handler+0x4>

08002d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d40:	bf00      	nop
 8002d42:	e7fd      	b.n	8002d40 <MemManage_Handler+0x4>

08002d44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d48:	bf00      	nop
 8002d4a:	e7fd      	b.n	8002d48 <BusFault_Handler+0x4>

08002d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d50:	bf00      	nop
 8002d52:	e7fd      	b.n	8002d50 <UsageFault_Handler+0x4>

08002d54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d58:	bf00      	nop
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
	...

08002d64 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002d68:	4802      	ldr	r0, [pc, #8]	@ (8002d74 <TIM6_DAC_IRQHandler+0x10>)
 8002d6a:	f002 f8c3 	bl	8004ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	20000590 	.word	0x20000590

08002d78 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002d7c:	4802      	ldr	r0, [pc, #8]	@ (8002d88 <TIM7_DAC_IRQHandler+0x10>)
 8002d7e:	f002 f8b9 	bl	8004ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8002d82:	bf00      	nop
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	2000031c 	.word	0x2000031c

08002d8c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002d90:	4802      	ldr	r0, [pc, #8]	@ (8002d9c <LPUART1_IRQHandler+0x10>)
 8002d92:	f003 fb8b 	bl	80064ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20000448 	.word	0x20000448

08002da0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
	return 1;
 8002da4:	2301      	movs	r3, #1
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <_kill>:

int _kill(int pid, int sig)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002dba:	f006 fd69 	bl	8009890 <__errno>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2216      	movs	r2, #22
 8002dc2:	601a      	str	r2, [r3, #0]
	return -1;
 8002dc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <_exit>:

void _exit (int status)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f7ff ffe7 	bl	8002db0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002de2:	bf00      	nop
 8002de4:	e7fd      	b.n	8002de2 <_exit+0x12>

08002de6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b086      	sub	sp, #24
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	60f8      	str	r0, [r7, #12]
 8002dee:	60b9      	str	r1, [r7, #8]
 8002df0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002df2:	2300      	movs	r3, #0
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	e00a      	b.n	8002e0e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002df8:	f3af 8000 	nop.w
 8002dfc:	4601      	mov	r1, r0
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	1c5a      	adds	r2, r3, #1
 8002e02:	60ba      	str	r2, [r7, #8]
 8002e04:	b2ca      	uxtb	r2, r1
 8002e06:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	617b      	str	r3, [r7, #20]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	dbf0      	blt.n	8002df8 <_read+0x12>
	}

return len;
 8002e16:	687b      	ldr	r3, [r7, #4]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]
 8002e30:	e009      	b.n	8002e46 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	1c5a      	adds	r2, r3, #1
 8002e36:	60ba      	str	r2, [r7, #8]
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	3301      	adds	r3, #1
 8002e44:	617b      	str	r3, [r7, #20]
 8002e46:	697a      	ldr	r2, [r7, #20]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	dbf1      	blt.n	8002e32 <_write+0x12>
	}
	return len;
 8002e4e:	687b      	ldr	r3, [r7, #4]
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3718      	adds	r7, #24
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <_close>:

int _close(int file)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
	return -1;
 8002e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e80:	605a      	str	r2, [r3, #4]
	return 0;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <_isatty>:

int _isatty(int file)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
	return 1;
 8002e98:	2301      	movs	r3, #1
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b085      	sub	sp, #20
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	60f8      	str	r0, [r7, #12]
 8002eae:	60b9      	str	r1, [r7, #8]
 8002eb0:	607a      	str	r2, [r7, #4]
	return 0;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3714      	adds	r7, #20
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ec8:	4a14      	ldr	r2, [pc, #80]	@ (8002f1c <_sbrk+0x5c>)
 8002eca:	4b15      	ldr	r3, [pc, #84]	@ (8002f20 <_sbrk+0x60>)
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ed4:	4b13      	ldr	r3, [pc, #76]	@ (8002f24 <_sbrk+0x64>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d102      	bne.n	8002ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002edc:	4b11      	ldr	r3, [pc, #68]	@ (8002f24 <_sbrk+0x64>)
 8002ede:	4a12      	ldr	r2, [pc, #72]	@ (8002f28 <_sbrk+0x68>)
 8002ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ee2:	4b10      	ldr	r3, [pc, #64]	@ (8002f24 <_sbrk+0x64>)
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4413      	add	r3, r2
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d207      	bcs.n	8002f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ef0:	f006 fcce 	bl	8009890 <__errno>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	220c      	movs	r2, #12
 8002ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002efa:	f04f 33ff 	mov.w	r3, #4294967295
 8002efe:	e009      	b.n	8002f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f00:	4b08      	ldr	r3, [pc, #32]	@ (8002f24 <_sbrk+0x64>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f06:	4b07      	ldr	r3, [pc, #28]	@ (8002f24 <_sbrk+0x64>)
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4413      	add	r3, r2
 8002f0e:	4a05      	ldr	r2, [pc, #20]	@ (8002f24 <_sbrk+0x64>)
 8002f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f12:	68fb      	ldr	r3, [r7, #12]
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	20020000 	.word	0x20020000
 8002f20:	00000400 	.word	0x00000400
 8002f24:	200005dc 	.word	0x200005dc
 8002f28:	200007c0 	.word	0x200007c0

08002f2c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002f30:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <SystemInit+0x20>)
 8002f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f36:	4a05      	ldr	r2, [pc, #20]	@ (8002f4c <SystemInit+0x20>)
 8002f38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	e000ed00 	.word	0xe000ed00

08002f50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f50:	480d      	ldr	r0, [pc, #52]	@ (8002f88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f52:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f54:	f7ff ffea 	bl	8002f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f58:	480c      	ldr	r0, [pc, #48]	@ (8002f8c <LoopForever+0x6>)
  ldr r1, =_edata
 8002f5a:	490d      	ldr	r1, [pc, #52]	@ (8002f90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f94 <LoopForever+0xe>)
  movs r3, #0
 8002f5e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002f60:	e002      	b.n	8002f68 <LoopCopyDataInit>

08002f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f66:	3304      	adds	r3, #4

08002f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f6c:	d3f9      	bcc.n	8002f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f70:	4c0a      	ldr	r4, [pc, #40]	@ (8002f9c <LoopForever+0x16>)
  movs r3, #0
 8002f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f74:	e001      	b.n	8002f7a <LoopFillZerobss>

08002f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f78:	3204      	adds	r2, #4

08002f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f7c:	d3fb      	bcc.n	8002f76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f7e:	f006 fc8d 	bl	800989c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f82:	f7ff fb41 	bl	8002608 <main>

08002f86 <LoopForever>:

LoopForever:
    b LoopForever
 8002f86:	e7fe      	b.n	8002f86 <LoopForever>
  ldr   r0, =_estack
 8002f88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f90:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8002f94:	0800d4a0 	.word	0x0800d4a0
  ldr r2, =_sbss
 8002f98:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8002f9c:	200007bc 	.word	0x200007bc

08002fa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002fa0:	e7fe      	b.n	8002fa0 <ADC1_2_IRQHandler>

08002fa2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	b082      	sub	sp, #8
 8002fa6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fac:	2003      	movs	r0, #3
 8002fae:	f000 f8ca 	bl	8003146 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fb2:	200f      	movs	r0, #15
 8002fb4:	f7ff fe4e 	bl	8002c54 <HAL_InitTick>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d002      	beq.n	8002fc4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	71fb      	strb	r3, [r7, #7]
 8002fc2:	e001      	b.n	8002fc8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002fc4:	f7ff fc1a 	bl	80027fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002fc8:	79fb      	ldrb	r3, [r7, #7]

}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
	...

08002fd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return uwTick;
 8002fd8:	4b03      	ldr	r3, [pc, #12]	@ (8002fe8 <HAL_GetTick+0x14>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 }
 8002fdc:	4618      	mov	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	200005e0 	.word	0x200005e0

08002fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8003030 <__NVIC_SetPriorityGrouping+0x44>)
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003002:	68ba      	ldr	r2, [r7, #8]
 8003004:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003008:	4013      	ands	r3, r2
 800300a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003014:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800301c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800301e:	4a04      	ldr	r2, [pc, #16]	@ (8003030 <__NVIC_SetPriorityGrouping+0x44>)
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	60d3      	str	r3, [r2, #12]
}
 8003024:	bf00      	nop
 8003026:	3714      	adds	r7, #20
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000ed00 	.word	0xe000ed00

08003034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003034:	b480      	push	{r7}
 8003036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003038:	4b04      	ldr	r3, [pc, #16]	@ (800304c <__NVIC_GetPriorityGrouping+0x18>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	0a1b      	lsrs	r3, r3, #8
 800303e:	f003 0307 	and.w	r3, r3, #7
}
 8003042:	4618      	mov	r0, r3
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	e000ed00 	.word	0xe000ed00

08003050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800305a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305e:	2b00      	cmp	r3, #0
 8003060:	db0b      	blt.n	800307a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	f003 021f 	and.w	r2, r3, #31
 8003068:	4907      	ldr	r1, [pc, #28]	@ (8003088 <__NVIC_EnableIRQ+0x38>)
 800306a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800306e:	095b      	lsrs	r3, r3, #5
 8003070:	2001      	movs	r0, #1
 8003072:	fa00 f202 	lsl.w	r2, r0, r2
 8003076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800307a:	bf00      	nop
 800307c:	370c      	adds	r7, #12
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	e000e100 	.word	0xe000e100

0800308c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	4603      	mov	r3, r0
 8003094:	6039      	str	r1, [r7, #0]
 8003096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309c:	2b00      	cmp	r3, #0
 800309e:	db0a      	blt.n	80030b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	b2da      	uxtb	r2, r3
 80030a4:	490c      	ldr	r1, [pc, #48]	@ (80030d8 <__NVIC_SetPriority+0x4c>)
 80030a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030aa:	0112      	lsls	r2, r2, #4
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	440b      	add	r3, r1
 80030b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030b4:	e00a      	b.n	80030cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	4908      	ldr	r1, [pc, #32]	@ (80030dc <__NVIC_SetPriority+0x50>)
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	3b04      	subs	r3, #4
 80030c4:	0112      	lsls	r2, r2, #4
 80030c6:	b2d2      	uxtb	r2, r2
 80030c8:	440b      	add	r3, r1
 80030ca:	761a      	strb	r2, [r3, #24]
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	e000e100 	.word	0xe000e100
 80030dc:	e000ed00 	.word	0xe000ed00

080030e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b089      	sub	sp, #36	@ 0x24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	f1c3 0307 	rsb	r3, r3, #7
 80030fa:	2b04      	cmp	r3, #4
 80030fc:	bf28      	it	cs
 80030fe:	2304      	movcs	r3, #4
 8003100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	3304      	adds	r3, #4
 8003106:	2b06      	cmp	r3, #6
 8003108:	d902      	bls.n	8003110 <NVIC_EncodePriority+0x30>
 800310a:	69fb      	ldr	r3, [r7, #28]
 800310c:	3b03      	subs	r3, #3
 800310e:	e000      	b.n	8003112 <NVIC_EncodePriority+0x32>
 8003110:	2300      	movs	r3, #0
 8003112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003114:	f04f 32ff 	mov.w	r2, #4294967295
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	fa02 f303 	lsl.w	r3, r2, r3
 800311e:	43da      	mvns	r2, r3
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	401a      	ands	r2, r3
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003128:	f04f 31ff 	mov.w	r1, #4294967295
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	fa01 f303 	lsl.w	r3, r1, r3
 8003132:	43d9      	mvns	r1, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003138:	4313      	orrs	r3, r2
         );
}
 800313a:	4618      	mov	r0, r3
 800313c:	3724      	adds	r7, #36	@ 0x24
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr

08003146 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003146:	b580      	push	{r7, lr}
 8003148:	b082      	sub	sp, #8
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff ff4c 	bl	8002fec <__NVIC_SetPriorityGrouping>
}
 8003154:	bf00      	nop
 8003156:	3708      	adds	r7, #8
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800316a:	f7ff ff63 	bl	8003034 <__NVIC_GetPriorityGrouping>
 800316e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	68b9      	ldr	r1, [r7, #8]
 8003174:	6978      	ldr	r0, [r7, #20]
 8003176:	f7ff ffb3 	bl	80030e0 <NVIC_EncodePriority>
 800317a:	4602      	mov	r2, r0
 800317c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003180:	4611      	mov	r1, r2
 8003182:	4618      	mov	r0, r3
 8003184:	f7ff ff82 	bl	800308c <__NVIC_SetPriority>
}
 8003188:	bf00      	nop
 800318a:	3718      	adds	r7, #24
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	4603      	mov	r3, r0
 8003198:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800319a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319e:	4618      	mov	r0, r3
 80031a0:	f7ff ff56 	bl	8003050 <__NVIC_EnableIRQ>
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d005      	beq.n	80031d0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2204      	movs	r2, #4
 80031c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	73fb      	strb	r3, [r7, #15]
 80031ce:	e037      	b.n	8003240 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 020e 	bic.w	r2, r2, #14
 80031de:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031ee:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0201 	bic.w	r2, r2, #1
 80031fe:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003204:	f003 021f 	and.w	r2, r3, #31
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	2101      	movs	r1, #1
 800320e:	fa01 f202 	lsl.w	r2, r1, r2
 8003212:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800321c:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00c      	beq.n	8003240 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003230:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003234:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800323e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003250:	7bfb      	ldrb	r3, [r7, #15]
}
 8003252:	4618      	mov	r0, r3
 8003254:	3714      	adds	r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr

0800325e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b084      	sub	sp, #16
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d00d      	beq.n	8003292 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2204      	movs	r2, #4
 800327a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	73fb      	strb	r3, [r7, #15]
 8003290:	e047      	b.n	8003322 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f022 020e 	bic.w	r2, r2, #14
 80032a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0201 	bic.w	r2, r2, #1
 80032b0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c6:	f003 021f 	and.w	r2, r3, #31
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ce:	2101      	movs	r1, #1
 80032d0:	fa01 f202 	lsl.w	r2, r1, r2
 80032d4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80032de:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00c      	beq.n	8003302 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032f6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fc:	687a      	ldr	r2, [r7, #4]
 80032fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003300:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	4798      	blx	r3
    }
  }
  return status;
 8003322:	7bfb      	ldrb	r3, [r7, #15]
}
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003336:	2300      	movs	r3, #0
 8003338:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800333a:	e15a      	b.n	80035f2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	2101      	movs	r1, #1
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	fa01 f303 	lsl.w	r3, r1, r3
 8003348:	4013      	ands	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 814c 	beq.w	80035ec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f003 0303 	and.w	r3, r3, #3
 800335c:	2b01      	cmp	r3, #1
 800335e:	d005      	beq.n	800336c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003368:	2b02      	cmp	r3, #2
 800336a:	d130      	bne.n	80033ce <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	2203      	movs	r2, #3
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	43db      	mvns	r3, r3
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	4013      	ands	r3, r2
 8003382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	68da      	ldr	r2, [r3, #12]
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4313      	orrs	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033a2:	2201      	movs	r2, #1
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	fa02 f303 	lsl.w	r3, r2, r3
 80033aa:	43db      	mvns	r3, r3
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	4013      	ands	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	091b      	lsrs	r3, r3, #4
 80033b8:	f003 0201 	and.w	r2, r3, #1
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	4313      	orrs	r3, r2
 80033c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	693a      	ldr	r2, [r7, #16]
 80033cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f003 0303 	and.w	r3, r3, #3
 80033d6:	2b03      	cmp	r3, #3
 80033d8:	d017      	beq.n	800340a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	005b      	lsls	r3, r3, #1
 80033e4:	2203      	movs	r2, #3
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4013      	ands	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	693a      	ldr	r2, [r7, #16]
 8003400:	4313      	orrs	r3, r2
 8003402:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	f003 0303 	and.w	r3, r3, #3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d123      	bne.n	800345e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	08da      	lsrs	r2, r3, #3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3208      	adds	r2, #8
 800341e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003422:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	220f      	movs	r2, #15
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	43db      	mvns	r3, r3
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	4013      	ands	r3, r2
 8003438:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	691a      	ldr	r2, [r3, #16]
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f003 0307 	and.w	r3, r3, #7
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	693a      	ldr	r2, [r7, #16]
 800344c:	4313      	orrs	r3, r2
 800344e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	08da      	lsrs	r2, r3, #3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3208      	adds	r2, #8
 8003458:	6939      	ldr	r1, [r7, #16]
 800345a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	2203      	movs	r2, #3
 800346a:	fa02 f303 	lsl.w	r3, r2, r3
 800346e:	43db      	mvns	r3, r3
 8003470:	693a      	ldr	r2, [r7, #16]
 8003472:	4013      	ands	r3, r2
 8003474:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0203 	and.w	r2, r3, #3
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	fa02 f303 	lsl.w	r3, r2, r3
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800349a:	2b00      	cmp	r3, #0
 800349c:	f000 80a6 	beq.w	80035ec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034a0:	4b5b      	ldr	r3, [pc, #364]	@ (8003610 <HAL_GPIO_Init+0x2e4>)
 80034a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034a4:	4a5a      	ldr	r2, [pc, #360]	@ (8003610 <HAL_GPIO_Init+0x2e4>)
 80034a6:	f043 0301 	orr.w	r3, r3, #1
 80034aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80034ac:	4b58      	ldr	r3, [pc, #352]	@ (8003610 <HAL_GPIO_Init+0x2e4>)
 80034ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	60bb      	str	r3, [r7, #8]
 80034b6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034b8:	4a56      	ldr	r2, [pc, #344]	@ (8003614 <HAL_GPIO_Init+0x2e8>)
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	089b      	lsrs	r3, r3, #2
 80034be:	3302      	adds	r3, #2
 80034c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f003 0303 	and.w	r3, r3, #3
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	220f      	movs	r2, #15
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	43db      	mvns	r3, r3
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	4013      	ands	r3, r2
 80034da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80034e2:	d01f      	beq.n	8003524 <HAL_GPIO_Init+0x1f8>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a4c      	ldr	r2, [pc, #304]	@ (8003618 <HAL_GPIO_Init+0x2ec>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d019      	beq.n	8003520 <HAL_GPIO_Init+0x1f4>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a4b      	ldr	r2, [pc, #300]	@ (800361c <HAL_GPIO_Init+0x2f0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d013      	beq.n	800351c <HAL_GPIO_Init+0x1f0>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a4a      	ldr	r2, [pc, #296]	@ (8003620 <HAL_GPIO_Init+0x2f4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d00d      	beq.n	8003518 <HAL_GPIO_Init+0x1ec>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a49      	ldr	r2, [pc, #292]	@ (8003624 <HAL_GPIO_Init+0x2f8>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d007      	beq.n	8003514 <HAL_GPIO_Init+0x1e8>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a48      	ldr	r2, [pc, #288]	@ (8003628 <HAL_GPIO_Init+0x2fc>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d101      	bne.n	8003510 <HAL_GPIO_Init+0x1e4>
 800350c:	2305      	movs	r3, #5
 800350e:	e00a      	b.n	8003526 <HAL_GPIO_Init+0x1fa>
 8003510:	2306      	movs	r3, #6
 8003512:	e008      	b.n	8003526 <HAL_GPIO_Init+0x1fa>
 8003514:	2304      	movs	r3, #4
 8003516:	e006      	b.n	8003526 <HAL_GPIO_Init+0x1fa>
 8003518:	2303      	movs	r3, #3
 800351a:	e004      	b.n	8003526 <HAL_GPIO_Init+0x1fa>
 800351c:	2302      	movs	r3, #2
 800351e:	e002      	b.n	8003526 <HAL_GPIO_Init+0x1fa>
 8003520:	2301      	movs	r3, #1
 8003522:	e000      	b.n	8003526 <HAL_GPIO_Init+0x1fa>
 8003524:	2300      	movs	r3, #0
 8003526:	697a      	ldr	r2, [r7, #20]
 8003528:	f002 0203 	and.w	r2, r2, #3
 800352c:	0092      	lsls	r2, r2, #2
 800352e:	4093      	lsls	r3, r2
 8003530:	693a      	ldr	r2, [r7, #16]
 8003532:	4313      	orrs	r3, r2
 8003534:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003536:	4937      	ldr	r1, [pc, #220]	@ (8003614 <HAL_GPIO_Init+0x2e8>)
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	089b      	lsrs	r3, r3, #2
 800353c:	3302      	adds	r3, #2
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003544:	4b39      	ldr	r3, [pc, #228]	@ (800362c <HAL_GPIO_Init+0x300>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	43db      	mvns	r3, r3
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	4013      	ands	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003568:	4a30      	ldr	r2, [pc, #192]	@ (800362c <HAL_GPIO_Init+0x300>)
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800356e:	4b2f      	ldr	r3, [pc, #188]	@ (800362c <HAL_GPIO_Init+0x300>)
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	43db      	mvns	r3, r3
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	4013      	ands	r3, r2
 800357c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d003      	beq.n	8003592 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	4313      	orrs	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003592:	4a26      	ldr	r2, [pc, #152]	@ (800362c <HAL_GPIO_Init+0x300>)
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003598:	4b24      	ldr	r3, [pc, #144]	@ (800362c <HAL_GPIO_Init+0x300>)
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	43db      	mvns	r3, r3
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	4013      	ands	r3, r2
 80035a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d003      	beq.n	80035bc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80035b4:	693a      	ldr	r2, [r7, #16]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035bc:	4a1b      	ldr	r2, [pc, #108]	@ (800362c <HAL_GPIO_Init+0x300>)
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80035c2:	4b1a      	ldr	r3, [pc, #104]	@ (800362c <HAL_GPIO_Init+0x300>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	43db      	mvns	r3, r3
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	4013      	ands	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d003      	beq.n	80035e6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80035de:	693a      	ldr	r2, [r7, #16]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035e6:	4a11      	ldr	r2, [pc, #68]	@ (800362c <HAL_GPIO_Init+0x300>)
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	3301      	adds	r3, #1
 80035f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	fa22 f303 	lsr.w	r3, r2, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f47f ae9d 	bne.w	800333c <HAL_GPIO_Init+0x10>
  }
}
 8003602:	bf00      	nop
 8003604:	bf00      	nop
 8003606:	371c      	adds	r7, #28
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	40021000 	.word	0x40021000
 8003614:	40010000 	.word	0x40010000
 8003618:	48000400 	.word	0x48000400
 800361c:	48000800 	.word	0x48000800
 8003620:	48000c00 	.word	0x48000c00
 8003624:	48001000 	.word	0x48001000
 8003628:	48001400 	.word	0x48001400
 800362c:	40010400 	.word	0x40010400

08003630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	460b      	mov	r3, r1
 800363a:	807b      	strh	r3, [r7, #2]
 800363c:	4613      	mov	r3, r2
 800363e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003640:	787b      	ldrb	r3, [r7, #1]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003646:	887a      	ldrh	r2, [r7, #2]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800364c:	e002      	b.n	8003654 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800364e:	887a      	ldrh	r2, [r7, #2]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d141      	bne.n	80036f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800366e:	4b4b      	ldr	r3, [pc, #300]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800367a:	d131      	bne.n	80036e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800367c:	4b47      	ldr	r3, [pc, #284]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800367e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003682:	4a46      	ldr	r2, [pc, #280]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003684:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003688:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800368c:	4b43      	ldr	r3, [pc, #268]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003694:	4a41      	ldr	r2, [pc, #260]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003696:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800369a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800369c:	4b40      	ldr	r3, [pc, #256]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2232      	movs	r2, #50	@ 0x32
 80036a2:	fb02 f303 	mul.w	r3, r2, r3
 80036a6:	4a3f      	ldr	r2, [pc, #252]	@ (80037a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80036a8:	fba2 2303 	umull	r2, r3, r2, r3
 80036ac:	0c9b      	lsrs	r3, r3, #18
 80036ae:	3301      	adds	r3, #1
 80036b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036b2:	e002      	b.n	80036ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	3b01      	subs	r3, #1
 80036b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036ba:	4b38      	ldr	r3, [pc, #224]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036c6:	d102      	bne.n	80036ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d1f2      	bne.n	80036b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036ce:	4b33      	ldr	r3, [pc, #204]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036da:	d158      	bne.n	800378e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e057      	b.n	8003790 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80036e0:	4b2e      	ldr	r3, [pc, #184]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036e6:	4a2d      	ldr	r2, [pc, #180]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036ec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80036f0:	e04d      	b.n	800378e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036f8:	d141      	bne.n	800377e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036fa:	4b28      	ldr	r3, [pc, #160]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003706:	d131      	bne.n	800376c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003708:	4b24      	ldr	r3, [pc, #144]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800370a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800370e:	4a23      	ldr	r2, [pc, #140]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003710:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003714:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003718:	4b20      	ldr	r3, [pc, #128]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003720:	4a1e      	ldr	r2, [pc, #120]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003722:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003726:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003728:	4b1d      	ldr	r3, [pc, #116]	@ (80037a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2232      	movs	r2, #50	@ 0x32
 800372e:	fb02 f303 	mul.w	r3, r2, r3
 8003732:	4a1c      	ldr	r2, [pc, #112]	@ (80037a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003734:	fba2 2303 	umull	r2, r3, r2, r3
 8003738:	0c9b      	lsrs	r3, r3, #18
 800373a:	3301      	adds	r3, #1
 800373c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800373e:	e002      	b.n	8003746 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	3b01      	subs	r3, #1
 8003744:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003746:	4b15      	ldr	r3, [pc, #84]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800374e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003752:	d102      	bne.n	800375a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f2      	bne.n	8003740 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800375a:	4b10      	ldr	r3, [pc, #64]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003766:	d112      	bne.n	800378e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e011      	b.n	8003790 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800376c:	4b0b      	ldr	r3, [pc, #44]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800376e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003772:	4a0a      	ldr	r2, [pc, #40]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003778:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800377c:	e007      	b.n	800378e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800377e:	4b07      	ldr	r3, [pc, #28]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003786:	4a05      	ldr	r2, [pc, #20]	@ (800379c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003788:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800378c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3714      	adds	r7, #20
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	40007000 	.word	0x40007000
 80037a0:	20000000 	.word	0x20000000
 80037a4:	431bde83 	.word	0x431bde83

080037a8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80037ac:	4b05      	ldr	r3, [pc, #20]	@ (80037c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	4a04      	ldr	r2, [pc, #16]	@ (80037c4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037b6:	6093      	str	r3, [r2, #8]
}
 80037b8:	bf00      	nop
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	40007000 	.word	0x40007000

080037c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b088      	sub	sp, #32
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037d6:	2301      	movs	r3, #1
 80037d8:	e2fe      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d075      	beq.n	80038d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037e6:	4b97      	ldr	r3, [pc, #604]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 030c 	and.w	r3, r3, #12
 80037ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037f0:	4b94      	ldr	r3, [pc, #592]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	f003 0303 	and.w	r3, r3, #3
 80037f8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	2b0c      	cmp	r3, #12
 80037fe:	d102      	bne.n	8003806 <HAL_RCC_OscConfig+0x3e>
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	2b03      	cmp	r3, #3
 8003804:	d002      	beq.n	800380c <HAL_RCC_OscConfig+0x44>
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	2b08      	cmp	r3, #8
 800380a:	d10b      	bne.n	8003824 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800380c:	4b8d      	ldr	r3, [pc, #564]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d05b      	beq.n	80038d0 <HAL_RCC_OscConfig+0x108>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d157      	bne.n	80038d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e2d9      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800382c:	d106      	bne.n	800383c <HAL_RCC_OscConfig+0x74>
 800382e:	4b85      	ldr	r3, [pc, #532]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a84      	ldr	r2, [pc, #528]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003834:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003838:	6013      	str	r3, [r2, #0]
 800383a:	e01d      	b.n	8003878 <HAL_RCC_OscConfig+0xb0>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003844:	d10c      	bne.n	8003860 <HAL_RCC_OscConfig+0x98>
 8003846:	4b7f      	ldr	r3, [pc, #508]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800384c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003850:	6013      	str	r3, [r2, #0]
 8003852:	4b7c      	ldr	r3, [pc, #496]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a7b      	ldr	r2, [pc, #492]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800385c:	6013      	str	r3, [r2, #0]
 800385e:	e00b      	b.n	8003878 <HAL_RCC_OscConfig+0xb0>
 8003860:	4b78      	ldr	r3, [pc, #480]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a77      	ldr	r2, [pc, #476]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800386a:	6013      	str	r3, [r2, #0]
 800386c:	4b75      	ldr	r3, [pc, #468]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a74      	ldr	r2, [pc, #464]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003872:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d013      	beq.n	80038a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003880:	f7ff fba8 	bl	8002fd4 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003888:	f7ff fba4 	bl	8002fd4 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b64      	cmp	r3, #100	@ 0x64
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e29e      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800389a:	4b6a      	ldr	r3, [pc, #424]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d0f0      	beq.n	8003888 <HAL_RCC_OscConfig+0xc0>
 80038a6:	e014      	b.n	80038d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038a8:	f7ff fb94 	bl	8002fd4 <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038b0:	f7ff fb90 	bl	8002fd4 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b64      	cmp	r3, #100	@ 0x64
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e28a      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038c2:	4b60      	ldr	r3, [pc, #384]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1f0      	bne.n	80038b0 <HAL_RCC_OscConfig+0xe8>
 80038ce:	e000      	b.n	80038d2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d075      	beq.n	80039ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038de:	4b59      	ldr	r3, [pc, #356]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 030c 	and.w	r3, r3, #12
 80038e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038e8:	4b56      	ldr	r3, [pc, #344]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	2b0c      	cmp	r3, #12
 80038f6:	d102      	bne.n	80038fe <HAL_RCC_OscConfig+0x136>
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d002      	beq.n	8003904 <HAL_RCC_OscConfig+0x13c>
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	2b04      	cmp	r3, #4
 8003902:	d11f      	bne.n	8003944 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003904:	4b4f      	ldr	r3, [pc, #316]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_RCC_OscConfig+0x154>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e25d      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800391c:	4b49      	ldr	r3, [pc, #292]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	061b      	lsls	r3, r3, #24
 800392a:	4946      	ldr	r1, [pc, #280]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800392c:	4313      	orrs	r3, r2
 800392e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003930:	4b45      	ldr	r3, [pc, #276]	@ (8003a48 <HAL_RCC_OscConfig+0x280>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f7ff f98d 	bl	8002c54 <HAL_InitTick>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d043      	beq.n	80039c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e249      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d023      	beq.n	8003994 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800394c:	4b3d      	ldr	r3, [pc, #244]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a3c      	ldr	r2, [pc, #240]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003952:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003956:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003958:	f7ff fb3c 	bl	8002fd4 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003960:	f7ff fb38 	bl	8002fd4 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e232      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003972:	4b34      	ldr	r3, [pc, #208]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0f0      	beq.n	8003960 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397e:	4b31      	ldr	r3, [pc, #196]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	061b      	lsls	r3, r3, #24
 800398c:	492d      	ldr	r1, [pc, #180]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800398e:	4313      	orrs	r3, r2
 8003990:	604b      	str	r3, [r1, #4]
 8003992:	e01a      	b.n	80039ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003994:	4b2b      	ldr	r3, [pc, #172]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a2a      	ldr	r2, [pc, #168]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 800399a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800399e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a0:	f7ff fb18 	bl	8002fd4 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039a6:	e008      	b.n	80039ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039a8:	f7ff fb14 	bl	8002fd4 <HAL_GetTick>
 80039ac:	4602      	mov	r2, r0
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	2b02      	cmp	r3, #2
 80039b4:	d901      	bls.n	80039ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e20e      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039ba:	4b22      	ldr	r3, [pc, #136]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d1f0      	bne.n	80039a8 <HAL_RCC_OscConfig+0x1e0>
 80039c6:	e000      	b.n	80039ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0308 	and.w	r3, r3, #8
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d041      	beq.n	8003a5a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d01c      	beq.n	8003a18 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039de:	4b19      	ldr	r3, [pc, #100]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 80039e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039e4:	4a17      	ldr	r2, [pc, #92]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 80039e6:	f043 0301 	orr.w	r3, r3, #1
 80039ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039ee:	f7ff faf1 	bl	8002fd4 <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80039f4:	e008      	b.n	8003a08 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039f6:	f7ff faed 	bl	8002fd4 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d901      	bls.n	8003a08 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e1e7      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a08:	4b0e      	ldr	r3, [pc, #56]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003a0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0ef      	beq.n	80039f6 <HAL_RCC_OscConfig+0x22e>
 8003a16:	e020      	b.n	8003a5a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a18:	4b0a      	ldr	r3, [pc, #40]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a1e:	4a09      	ldr	r2, [pc, #36]	@ (8003a44 <HAL_RCC_OscConfig+0x27c>)
 8003a20:	f023 0301 	bic.w	r3, r3, #1
 8003a24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a28:	f7ff fad4 	bl	8002fd4 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a2e:	e00d      	b.n	8003a4c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a30:	f7ff fad0 	bl	8002fd4 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d906      	bls.n	8003a4c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e1ca      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
 8003a42:	bf00      	nop
 8003a44:	40021000 	.word	0x40021000
 8003a48:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a4c:	4b8c      	ldr	r3, [pc, #560]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1ea      	bne.n	8003a30 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0304 	and.w	r3, r3, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	f000 80a6 	beq.w	8003bb4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a6c:	4b84      	ldr	r3, [pc, #528]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <HAL_RCC_OscConfig+0x2b4>
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e000      	b.n	8003a7e <HAL_RCC_OscConfig+0x2b6>
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00d      	beq.n	8003a9e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a82:	4b7f      	ldr	r3, [pc, #508]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a86:	4a7e      	ldr	r2, [pc, #504]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003a88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a8e:	4b7c      	ldr	r3, [pc, #496]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a9e:	4b79      	ldr	r3, [pc, #484]	@ (8003c84 <HAL_RCC_OscConfig+0x4bc>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d118      	bne.n	8003adc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aaa:	4b76      	ldr	r3, [pc, #472]	@ (8003c84 <HAL_RCC_OscConfig+0x4bc>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a75      	ldr	r2, [pc, #468]	@ (8003c84 <HAL_RCC_OscConfig+0x4bc>)
 8003ab0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ab6:	f7ff fa8d 	bl	8002fd4 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003abe:	f7ff fa89 	bl	8002fd4 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e183      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ad0:	4b6c      	ldr	r3, [pc, #432]	@ (8003c84 <HAL_RCC_OscConfig+0x4bc>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0f0      	beq.n	8003abe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d108      	bne.n	8003af6 <HAL_RCC_OscConfig+0x32e>
 8003ae4:	4b66      	ldr	r3, [pc, #408]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aea:	4a65      	ldr	r2, [pc, #404]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003aec:	f043 0301 	orr.w	r3, r3, #1
 8003af0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003af4:	e024      	b.n	8003b40 <HAL_RCC_OscConfig+0x378>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	2b05      	cmp	r3, #5
 8003afc:	d110      	bne.n	8003b20 <HAL_RCC_OscConfig+0x358>
 8003afe:	4b60      	ldr	r3, [pc, #384]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b04:	4a5e      	ldr	r2, [pc, #376]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b06:	f043 0304 	orr.w	r3, r3, #4
 8003b0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b0e:	4b5c      	ldr	r3, [pc, #368]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b14:	4a5a      	ldr	r2, [pc, #360]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b16:	f043 0301 	orr.w	r3, r3, #1
 8003b1a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b1e:	e00f      	b.n	8003b40 <HAL_RCC_OscConfig+0x378>
 8003b20:	4b57      	ldr	r3, [pc, #348]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b26:	4a56      	ldr	r2, [pc, #344]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b28:	f023 0301 	bic.w	r3, r3, #1
 8003b2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b30:	4b53      	ldr	r3, [pc, #332]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b36:	4a52      	ldr	r2, [pc, #328]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b38:	f023 0304 	bic.w	r3, r3, #4
 8003b3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d016      	beq.n	8003b76 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b48:	f7ff fa44 	bl	8002fd4 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b4e:	e00a      	b.n	8003b66 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b50:	f7ff fa40 	bl	8002fd4 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e138      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b66:	4b46      	ldr	r3, [pc, #280]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0ed      	beq.n	8003b50 <HAL_RCC_OscConfig+0x388>
 8003b74:	e015      	b.n	8003ba2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b76:	f7ff fa2d 	bl	8002fd4 <HAL_GetTick>
 8003b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b7c:	e00a      	b.n	8003b94 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b7e:	f7ff fa29 	bl	8002fd4 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d901      	bls.n	8003b94 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e121      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b94:	4b3a      	ldr	r3, [pc, #232]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d1ed      	bne.n	8003b7e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ba2:	7ffb      	ldrb	r3, [r7, #31]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d105      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ba8:	4b35      	ldr	r3, [pc, #212]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bac:	4a34      	ldr	r2, [pc, #208]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bb2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0320 	and.w	r3, r3, #32
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d03c      	beq.n	8003c3a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d01c      	beq.n	8003c02 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003bc8:	4b2d      	ldr	r3, [pc, #180]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003bca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bce:	4a2c      	ldr	r2, [pc, #176]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003bd0:	f043 0301 	orr.w	r3, r3, #1
 8003bd4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd8:	f7ff f9fc 	bl	8002fd4 <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003be0:	f7ff f9f8 	bl	8002fd4 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e0f2      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bf2:	4b23      	ldr	r3, [pc, #140]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003bf4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0ef      	beq.n	8003be0 <HAL_RCC_OscConfig+0x418>
 8003c00:	e01b      	b.n	8003c3a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c02:	4b1f      	ldr	r3, [pc, #124]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003c04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c08:	4a1d      	ldr	r2, [pc, #116]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003c0a:	f023 0301 	bic.w	r3, r3, #1
 8003c0e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c12:	f7ff f9df 	bl	8002fd4 <HAL_GetTick>
 8003c16:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c18:	e008      	b.n	8003c2c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c1a:	f7ff f9db 	bl	8002fd4 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d901      	bls.n	8003c2c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003c28:	2303      	movs	r3, #3
 8003c2a:	e0d5      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c2c:	4b14      	ldr	r3, [pc, #80]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003c2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1ef      	bne.n	8003c1a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69db      	ldr	r3, [r3, #28]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	f000 80c9 	beq.w	8003dd6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c44:	4b0e      	ldr	r3, [pc, #56]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	f003 030c 	and.w	r3, r3, #12
 8003c4c:	2b0c      	cmp	r3, #12
 8003c4e:	f000 8083 	beq.w	8003d58 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69db      	ldr	r3, [r3, #28]
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d15e      	bne.n	8003d18 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c5a:	4b09      	ldr	r3, [pc, #36]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a08      	ldr	r2, [pc, #32]	@ (8003c80 <HAL_RCC_OscConfig+0x4b8>)
 8003c60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c66:	f7ff f9b5 	bl	8002fd4 <HAL_GetTick>
 8003c6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c6c:	e00c      	b.n	8003c88 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c6e:	f7ff f9b1 	bl	8002fd4 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d905      	bls.n	8003c88 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e0ab      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
 8003c80:	40021000 	.word	0x40021000
 8003c84:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c88:	4b55      	ldr	r3, [pc, #340]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1ec      	bne.n	8003c6e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c94:	4b52      	ldr	r3, [pc, #328]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003c96:	68da      	ldr	r2, [r3, #12]
 8003c98:	4b52      	ldr	r3, [pc, #328]	@ (8003de4 <HAL_RCC_OscConfig+0x61c>)
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6a11      	ldr	r1, [r2, #32]
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ca4:	3a01      	subs	r2, #1
 8003ca6:	0112      	lsls	r2, r2, #4
 8003ca8:	4311      	orrs	r1, r2
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003cae:	0212      	lsls	r2, r2, #8
 8003cb0:	4311      	orrs	r1, r2
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003cb6:	0852      	lsrs	r2, r2, #1
 8003cb8:	3a01      	subs	r2, #1
 8003cba:	0552      	lsls	r2, r2, #21
 8003cbc:	4311      	orrs	r1, r2
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003cc2:	0852      	lsrs	r2, r2, #1
 8003cc4:	3a01      	subs	r2, #1
 8003cc6:	0652      	lsls	r2, r2, #25
 8003cc8:	4311      	orrs	r1, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003cce:	06d2      	lsls	r2, r2, #27
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	4943      	ldr	r1, [pc, #268]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cd8:	4b41      	ldr	r3, [pc, #260]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a40      	ldr	r2, [pc, #256]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003cde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ce2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ce4:	4b3e      	ldr	r3, [pc, #248]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	4a3d      	ldr	r2, [pc, #244]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003cea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cf0:	f7ff f970 	bl	8002fd4 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf8:	f7ff f96c 	bl	8002fd4 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e066      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d0a:	4b35      	ldr	r3, [pc, #212]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d0f0      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x530>
 8003d16:	e05e      	b.n	8003dd6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d18:	4b31      	ldr	r3, [pc, #196]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a30      	ldr	r2, [pc, #192]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003d1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d24:	f7ff f956 	bl	8002fd4 <HAL_GetTick>
 8003d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d2a:	e008      	b.n	8003d3e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d2c:	f7ff f952 	bl	8002fd4 <HAL_GetTick>
 8003d30:	4602      	mov	r2, r0
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	1ad3      	subs	r3, r2, r3
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d901      	bls.n	8003d3e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e04c      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d3e:	4b28      	ldr	r3, [pc, #160]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d1f0      	bne.n	8003d2c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003d4a:	4b25      	ldr	r3, [pc, #148]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003d4c:	68da      	ldr	r2, [r3, #12]
 8003d4e:	4924      	ldr	r1, [pc, #144]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003d50:	4b25      	ldr	r3, [pc, #148]	@ (8003de8 <HAL_RCC_OscConfig+0x620>)
 8003d52:	4013      	ands	r3, r2
 8003d54:	60cb      	str	r3, [r1, #12]
 8003d56:	e03e      	b.n	8003dd6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d101      	bne.n	8003d64 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e039      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003d64:	4b1e      	ldr	r3, [pc, #120]	@ (8003de0 <HAL_RCC_OscConfig+0x618>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f003 0203 	and.w	r2, r3, #3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a1b      	ldr	r3, [r3, #32]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d12c      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d82:	3b01      	subs	r3, #1
 8003d84:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d123      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d94:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d11b      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d113      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db4:	085b      	lsrs	r3, r3, #1
 8003db6:	3b01      	subs	r3, #1
 8003db8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d109      	bne.n	8003dd2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc8:	085b      	lsrs	r3, r3, #1
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dce:	429a      	cmp	r2, r3
 8003dd0:	d001      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e000      	b.n	8003dd8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3720      	adds	r7, #32
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40021000 	.word	0x40021000
 8003de4:	019f800c 	.word	0x019f800c
 8003de8:	feeefffc 	.word	0xfeeefffc

08003dec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003df6:	2300      	movs	r3, #0
 8003df8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e11e      	b.n	8004042 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e04:	4b91      	ldr	r3, [pc, #580]	@ (800404c <HAL_RCC_ClockConfig+0x260>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 030f 	and.w	r3, r3, #15
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	d910      	bls.n	8003e34 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e12:	4b8e      	ldr	r3, [pc, #568]	@ (800404c <HAL_RCC_ClockConfig+0x260>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f023 020f 	bic.w	r2, r3, #15
 8003e1a:	498c      	ldr	r1, [pc, #560]	@ (800404c <HAL_RCC_ClockConfig+0x260>)
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e22:	4b8a      	ldr	r3, [pc, #552]	@ (800404c <HAL_RCC_ClockConfig+0x260>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 030f 	and.w	r3, r3, #15
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d001      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e106      	b.n	8004042 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0301 	and.w	r3, r3, #1
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d073      	beq.n	8003f28 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	2b03      	cmp	r3, #3
 8003e46:	d129      	bne.n	8003e9c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e48:	4b81      	ldr	r3, [pc, #516]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e0f4      	b.n	8004042 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003e58:	f000 f9d0 	bl	80041fc <RCC_GetSysClockFreqFromPLLSource>
 8003e5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	4a7c      	ldr	r2, [pc, #496]	@ (8004054 <HAL_RCC_ClockConfig+0x268>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d93f      	bls.n	8003ee6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003e66:	4b7a      	ldr	r3, [pc, #488]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d009      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d033      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d12f      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003e86:	4b72      	ldr	r3, [pc, #456]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e8e:	4a70      	ldr	r2, [pc, #448]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003e90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e94:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003e96:	2380      	movs	r3, #128	@ 0x80
 8003e98:	617b      	str	r3, [r7, #20]
 8003e9a:	e024      	b.n	8003ee6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d107      	bne.n	8003eb4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ea4:	4b6a      	ldr	r3, [pc, #424]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d109      	bne.n	8003ec4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e0c6      	b.n	8004042 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eb4:	4b66      	ldr	r3, [pc, #408]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d101      	bne.n	8003ec4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e0be      	b.n	8004042 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003ec4:	f000 f8ce 	bl	8004064 <HAL_RCC_GetSysClockFreq>
 8003ec8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	4a61      	ldr	r2, [pc, #388]	@ (8004054 <HAL_RCC_ClockConfig+0x268>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d909      	bls.n	8003ee6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ed2:	4b5f      	ldr	r3, [pc, #380]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003eda:	4a5d      	ldr	r2, [pc, #372]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003edc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ee0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003ee2:	2380      	movs	r3, #128	@ 0x80
 8003ee4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ee6:	4b5a      	ldr	r3, [pc, #360]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f023 0203 	bic.w	r2, r3, #3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	4957      	ldr	r1, [pc, #348]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef8:	f7ff f86c 	bl	8002fd4 <HAL_GetTick>
 8003efc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efe:	e00a      	b.n	8003f16 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f00:	f7ff f868 	bl	8002fd4 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e095      	b.n	8004042 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f16:	4b4e      	ldr	r3, [pc, #312]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f003 020c 	and.w	r2, r3, #12
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d1eb      	bne.n	8003f00 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0302 	and.w	r3, r3, #2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d023      	beq.n	8003f7c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0304 	and.w	r3, r3, #4
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d005      	beq.n	8003f4c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f40:	4b43      	ldr	r3, [pc, #268]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	4a42      	ldr	r2, [pc, #264]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f46:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f4a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0308 	and.w	r3, r3, #8
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d007      	beq.n	8003f68 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003f58:	4b3d      	ldr	r3, [pc, #244]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003f60:	4a3b      	ldr	r2, [pc, #236]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f68:	4b39      	ldr	r3, [pc, #228]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	4936      	ldr	r1, [pc, #216]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	608b      	str	r3, [r1, #8]
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	2b80      	cmp	r3, #128	@ 0x80
 8003f80:	d105      	bne.n	8003f8e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003f82:	4b33      	ldr	r3, [pc, #204]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	4a32      	ldr	r2, [pc, #200]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003f88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f8c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f8e:	4b2f      	ldr	r3, [pc, #188]	@ (800404c <HAL_RCC_ClockConfig+0x260>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 030f 	and.w	r3, r3, #15
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d21d      	bcs.n	8003fd8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f9c:	4b2b      	ldr	r3, [pc, #172]	@ (800404c <HAL_RCC_ClockConfig+0x260>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f023 020f 	bic.w	r2, r3, #15
 8003fa4:	4929      	ldr	r1, [pc, #164]	@ (800404c <HAL_RCC_ClockConfig+0x260>)
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003fac:	f7ff f812 	bl	8002fd4 <HAL_GetTick>
 8003fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb2:	e00a      	b.n	8003fca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fb4:	f7ff f80e 	bl	8002fd4 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e03b      	b.n	8004042 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fca:	4b20      	ldr	r3, [pc, #128]	@ (800404c <HAL_RCC_ClockConfig+0x260>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d1ed      	bne.n	8003fb4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0304 	and.w	r3, r3, #4
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d008      	beq.n	8003ff6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fe4:	4b1a      	ldr	r3, [pc, #104]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	4917      	ldr	r1, [pc, #92]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0308 	and.w	r3, r3, #8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004002:	4b13      	ldr	r3, [pc, #76]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	00db      	lsls	r3, r3, #3
 8004010:	490f      	ldr	r1, [pc, #60]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 8004012:	4313      	orrs	r3, r2
 8004014:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004016:	f000 f825 	bl	8004064 <HAL_RCC_GetSysClockFreq>
 800401a:	4602      	mov	r2, r0
 800401c:	4b0c      	ldr	r3, [pc, #48]	@ (8004050 <HAL_RCC_ClockConfig+0x264>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	091b      	lsrs	r3, r3, #4
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	490c      	ldr	r1, [pc, #48]	@ (8004058 <HAL_RCC_ClockConfig+0x26c>)
 8004028:	5ccb      	ldrb	r3, [r1, r3]
 800402a:	f003 031f 	and.w	r3, r3, #31
 800402e:	fa22 f303 	lsr.w	r3, r2, r3
 8004032:	4a0a      	ldr	r2, [pc, #40]	@ (800405c <HAL_RCC_ClockConfig+0x270>)
 8004034:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004036:	4b0a      	ldr	r3, [pc, #40]	@ (8004060 <HAL_RCC_ClockConfig+0x274>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4618      	mov	r0, r3
 800403c:	f7fe fe0a 	bl	8002c54 <HAL_InitTick>
 8004040:	4603      	mov	r3, r0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	40022000 	.word	0x40022000
 8004050:	40021000 	.word	0x40021000
 8004054:	04c4b400 	.word	0x04c4b400
 8004058:	0800d024 	.word	0x0800d024
 800405c:	20000000 	.word	0x20000000
 8004060:	20000004 	.word	0x20000004

08004064 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004064:	b480      	push	{r7}
 8004066:	b087      	sub	sp, #28
 8004068:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800406a:	4b2c      	ldr	r3, [pc, #176]	@ (800411c <HAL_RCC_GetSysClockFreq+0xb8>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b04      	cmp	r3, #4
 8004074:	d102      	bne.n	800407c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004076:	4b2a      	ldr	r3, [pc, #168]	@ (8004120 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004078:	613b      	str	r3, [r7, #16]
 800407a:	e047      	b.n	800410c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800407c:	4b27      	ldr	r3, [pc, #156]	@ (800411c <HAL_RCC_GetSysClockFreq+0xb8>)
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	f003 030c 	and.w	r3, r3, #12
 8004084:	2b08      	cmp	r3, #8
 8004086:	d102      	bne.n	800408e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004088:	4b26      	ldr	r3, [pc, #152]	@ (8004124 <HAL_RCC_GetSysClockFreq+0xc0>)
 800408a:	613b      	str	r3, [r7, #16]
 800408c:	e03e      	b.n	800410c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800408e:	4b23      	ldr	r3, [pc, #140]	@ (800411c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 030c 	and.w	r3, r3, #12
 8004096:	2b0c      	cmp	r3, #12
 8004098:	d136      	bne.n	8004108 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800409a:	4b20      	ldr	r3, [pc, #128]	@ (800411c <HAL_RCC_GetSysClockFreq+0xb8>)
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040a4:	4b1d      	ldr	r3, [pc, #116]	@ (800411c <HAL_RCC_GetSysClockFreq+0xb8>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	091b      	lsrs	r3, r3, #4
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	3301      	adds	r3, #1
 80040b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d10c      	bne.n	80040d2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004124 <HAL_RCC_GetSysClockFreq+0xc0>)
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c0:	4a16      	ldr	r2, [pc, #88]	@ (800411c <HAL_RCC_GetSysClockFreq+0xb8>)
 80040c2:	68d2      	ldr	r2, [r2, #12]
 80040c4:	0a12      	lsrs	r2, r2, #8
 80040c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80040ca:	fb02 f303 	mul.w	r3, r2, r3
 80040ce:	617b      	str	r3, [r7, #20]
      break;
 80040d0:	e00c      	b.n	80040ec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80040d2:	4a13      	ldr	r2, [pc, #76]	@ (8004120 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040da:	4a10      	ldr	r2, [pc, #64]	@ (800411c <HAL_RCC_GetSysClockFreq+0xb8>)
 80040dc:	68d2      	ldr	r2, [r2, #12]
 80040de:	0a12      	lsrs	r2, r2, #8
 80040e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80040e4:	fb02 f303 	mul.w	r3, r2, r3
 80040e8:	617b      	str	r3, [r7, #20]
      break;
 80040ea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80040ec:	4b0b      	ldr	r3, [pc, #44]	@ (800411c <HAL_RCC_GetSysClockFreq+0xb8>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	0e5b      	lsrs	r3, r3, #25
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	3301      	adds	r3, #1
 80040f8:	005b      	lsls	r3, r3, #1
 80040fa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	fbb2 f3f3 	udiv	r3, r2, r3
 8004104:	613b      	str	r3, [r7, #16]
 8004106:	e001      	b.n	800410c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800410c:	693b      	ldr	r3, [r7, #16]
}
 800410e:	4618      	mov	r0, r3
 8004110:	371c      	adds	r7, #28
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	40021000 	.word	0x40021000
 8004120:	00f42400 	.word	0x00f42400
 8004124:	016e3600 	.word	0x016e3600

08004128 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800412c:	4b03      	ldr	r3, [pc, #12]	@ (800413c <HAL_RCC_GetHCLKFreq+0x14>)
 800412e:	681b      	ldr	r3, [r3, #0]
}
 8004130:	4618      	mov	r0, r3
 8004132:	46bd      	mov	sp, r7
 8004134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004138:	4770      	bx	lr
 800413a:	bf00      	nop
 800413c:	20000000 	.word	0x20000000

08004140 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004144:	f7ff fff0 	bl	8004128 <HAL_RCC_GetHCLKFreq>
 8004148:	4602      	mov	r2, r0
 800414a:	4b06      	ldr	r3, [pc, #24]	@ (8004164 <HAL_RCC_GetPCLK1Freq+0x24>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	0a1b      	lsrs	r3, r3, #8
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	4904      	ldr	r1, [pc, #16]	@ (8004168 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004156:	5ccb      	ldrb	r3, [r1, r3]
 8004158:	f003 031f 	and.w	r3, r3, #31
 800415c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004160:	4618      	mov	r0, r3
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40021000 	.word	0x40021000
 8004168:	0800d034 	.word	0x0800d034

0800416c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004170:	f7ff ffda 	bl	8004128 <HAL_RCC_GetHCLKFreq>
 8004174:	4602      	mov	r2, r0
 8004176:	4b06      	ldr	r3, [pc, #24]	@ (8004190 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	0adb      	lsrs	r3, r3, #11
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	4904      	ldr	r1, [pc, #16]	@ (8004194 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004182:	5ccb      	ldrb	r3, [r1, r3]
 8004184:	f003 031f 	and.w	r3, r3, #31
 8004188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800418c:	4618      	mov	r0, r3
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000
 8004194:	0800d034 	.word	0x0800d034

08004198 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	220f      	movs	r2, #15
 80041a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80041a8:	4b12      	ldr	r3, [pc, #72]	@ (80041f4 <HAL_RCC_GetClockConfig+0x5c>)
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 0203 	and.w	r2, r3, #3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80041b4:	4b0f      	ldr	r3, [pc, #60]	@ (80041f4 <HAL_RCC_GetClockConfig+0x5c>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80041c0:	4b0c      	ldr	r3, [pc, #48]	@ (80041f4 <HAL_RCC_GetClockConfig+0x5c>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80041cc:	4b09      	ldr	r3, [pc, #36]	@ (80041f4 <HAL_RCC_GetClockConfig+0x5c>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	08db      	lsrs	r3, r3, #3
 80041d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80041da:	4b07      	ldr	r3, [pc, #28]	@ (80041f8 <HAL_RCC_GetClockConfig+0x60>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 020f 	and.w	r2, r3, #15
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	601a      	str	r2, [r3, #0]
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40021000 	.word	0x40021000
 80041f8:	40022000 	.word	0x40022000

080041fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b087      	sub	sp, #28
 8004200:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004202:	4b1e      	ldr	r3, [pc, #120]	@ (800427c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f003 0303 	and.w	r3, r3, #3
 800420a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800420c:	4b1b      	ldr	r3, [pc, #108]	@ (800427c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	091b      	lsrs	r3, r3, #4
 8004212:	f003 030f 	and.w	r3, r3, #15
 8004216:	3301      	adds	r3, #1
 8004218:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	2b03      	cmp	r3, #3
 800421e:	d10c      	bne.n	800423a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004220:	4a17      	ldr	r2, [pc, #92]	@ (8004280 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	fbb2 f3f3 	udiv	r3, r2, r3
 8004228:	4a14      	ldr	r2, [pc, #80]	@ (800427c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800422a:	68d2      	ldr	r2, [r2, #12]
 800422c:	0a12      	lsrs	r2, r2, #8
 800422e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004232:	fb02 f303 	mul.w	r3, r2, r3
 8004236:	617b      	str	r3, [r7, #20]
    break;
 8004238:	e00c      	b.n	8004254 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800423a:	4a12      	ldr	r2, [pc, #72]	@ (8004284 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004242:	4a0e      	ldr	r2, [pc, #56]	@ (800427c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004244:	68d2      	ldr	r2, [r2, #12]
 8004246:	0a12      	lsrs	r2, r2, #8
 8004248:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800424c:	fb02 f303 	mul.w	r3, r2, r3
 8004250:	617b      	str	r3, [r7, #20]
    break;
 8004252:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004254:	4b09      	ldr	r3, [pc, #36]	@ (800427c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	0e5b      	lsrs	r3, r3, #25
 800425a:	f003 0303 	and.w	r3, r3, #3
 800425e:	3301      	adds	r3, #1
 8004260:	005b      	lsls	r3, r3, #1
 8004262:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004264:	697a      	ldr	r2, [r7, #20]
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	fbb2 f3f3 	udiv	r3, r2, r3
 800426c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800426e:	687b      	ldr	r3, [r7, #4]
}
 8004270:	4618      	mov	r0, r3
 8004272:	371c      	adds	r7, #28
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr
 800427c:	40021000 	.word	0x40021000
 8004280:	016e3600 	.word	0x016e3600
 8004284:	00f42400 	.word	0x00f42400

08004288 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b086      	sub	sp, #24
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004290:	2300      	movs	r3, #0
 8004292:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004294:	2300      	movs	r3, #0
 8004296:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	f000 8098 	beq.w	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042a6:	2300      	movs	r3, #0
 80042a8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042aa:	4b43      	ldr	r3, [pc, #268]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d10d      	bne.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042b6:	4b40      	ldr	r3, [pc, #256]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ba:	4a3f      	ldr	r2, [pc, #252]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80042c2:	4b3d      	ldr	r3, [pc, #244]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042ca:	60bb      	str	r3, [r7, #8]
 80042cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ce:	2301      	movs	r3, #1
 80042d0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042d2:	4b3a      	ldr	r3, [pc, #232]	@ (80043bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a39      	ldr	r2, [pc, #228]	@ (80043bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042de:	f7fe fe79 	bl	8002fd4 <HAL_GetTick>
 80042e2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042e4:	e009      	b.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e6:	f7fe fe75 	bl	8002fd4 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d902      	bls.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	74fb      	strb	r3, [r7, #19]
        break;
 80042f8:	e005      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042fa:	4b30      	ldr	r3, [pc, #192]	@ (80043bc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004302:	2b00      	cmp	r3, #0
 8004304:	d0ef      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004306:	7cfb      	ldrb	r3, [r7, #19]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d159      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800430c:	4b2a      	ldr	r3, [pc, #168]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800430e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004312:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004316:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d01e      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004322:	697a      	ldr	r2, [r7, #20]
 8004324:	429a      	cmp	r2, r3
 8004326:	d019      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004328:	4b23      	ldr	r3, [pc, #140]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800432a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800432e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004332:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004334:	4b20      	ldr	r3, [pc, #128]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433a:	4a1f      	ldr	r2, [pc, #124]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800433c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004340:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004344:	4b1c      	ldr	r3, [pc, #112]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004346:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800434a:	4a1b      	ldr	r2, [pc, #108]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800434c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004350:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004354:	4a18      	ldr	r2, [pc, #96]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	2b00      	cmp	r3, #0
 8004364:	d016      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004366:	f7fe fe35 	bl	8002fd4 <HAL_GetTick>
 800436a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800436c:	e00b      	b.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800436e:	f7fe fe31 	bl	8002fd4 <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800437c:	4293      	cmp	r3, r2
 800437e:	d902      	bls.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	74fb      	strb	r3, [r7, #19]
            break;
 8004384:	e006      	b.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004386:	4b0c      	ldr	r3, [pc, #48]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d0ec      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004394:	7cfb      	ldrb	r3, [r7, #19]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10b      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800439a:	4b07      	ldr	r3, [pc, #28]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800439c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043a8:	4903      	ldr	r1, [pc, #12]	@ (80043b8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80043b0:	e008      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80043b2:	7cfb      	ldrb	r3, [r7, #19]
 80043b4:	74bb      	strb	r3, [r7, #18]
 80043b6:	e005      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80043b8:	40021000 	.word	0x40021000
 80043bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c0:	7cfb      	ldrb	r3, [r7, #19]
 80043c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043c4:	7c7b      	ldrb	r3, [r7, #17]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d105      	bne.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ca:	4ba7      	ldr	r3, [pc, #668]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ce:	4aa6      	ldr	r2, [pc, #664]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043d4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00a      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043e2:	4ba1      	ldr	r3, [pc, #644]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e8:	f023 0203 	bic.w	r2, r3, #3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	499d      	ldr	r1, [pc, #628]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00a      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004404:	4b98      	ldr	r3, [pc, #608]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440a:	f023 020c 	bic.w	r2, r3, #12
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	4995      	ldr	r1, [pc, #596]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004414:	4313      	orrs	r3, r2
 8004416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00a      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004426:	4b90      	ldr	r3, [pc, #576]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004428:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800442c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	498c      	ldr	r1, [pc, #560]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004436:	4313      	orrs	r3, r2
 8004438:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0308 	and.w	r3, r3, #8
 8004444:	2b00      	cmp	r3, #0
 8004446:	d00a      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004448:	4b87      	ldr	r3, [pc, #540]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	4984      	ldr	r1, [pc, #528]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00a      	beq.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800446a:	4b7f      	ldr	r3, [pc, #508]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004470:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	695b      	ldr	r3, [r3, #20]
 8004478:	497b      	ldr	r1, [pc, #492]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800447a:	4313      	orrs	r3, r2
 800447c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0320 	and.w	r3, r3, #32
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00a      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800448c:	4b76      	ldr	r3, [pc, #472]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800448e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004492:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	699b      	ldr	r3, [r3, #24]
 800449a:	4973      	ldr	r1, [pc, #460]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449c:	4313      	orrs	r3, r2
 800449e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00a      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044ae:	4b6e      	ldr	r3, [pc, #440]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	69db      	ldr	r3, [r3, #28]
 80044bc:	496a      	ldr	r1, [pc, #424]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044be:	4313      	orrs	r3, r2
 80044c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00a      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044d0:	4b65      	ldr	r3, [pc, #404]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	4962      	ldr	r1, [pc, #392]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00a      	beq.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80044f2:	4b5d      	ldr	r3, [pc, #372]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	4959      	ldr	r1, [pc, #356]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004502:	4313      	orrs	r3, r2
 8004504:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00a      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004514:	4b54      	ldr	r3, [pc, #336]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004516:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800451a:	f023 0203 	bic.w	r2, r3, #3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004522:	4951      	ldr	r1, [pc, #324]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004524:	4313      	orrs	r3, r2
 8004526:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00a      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004536:	4b4c      	ldr	r3, [pc, #304]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800453c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004544:	4948      	ldr	r1, [pc, #288]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004546:	4313      	orrs	r3, r2
 8004548:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004554:	2b00      	cmp	r3, #0
 8004556:	d015      	beq.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004558:	4b43      	ldr	r3, [pc, #268]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800455a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004566:	4940      	ldr	r1, [pc, #256]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004568:	4313      	orrs	r3, r2
 800456a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004572:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004576:	d105      	bne.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004578:	4b3b      	ldr	r3, [pc, #236]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	4a3a      	ldr	r2, [pc, #232]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800457e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004582:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800458c:	2b00      	cmp	r3, #0
 800458e:	d015      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004590:	4b35      	ldr	r3, [pc, #212]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004596:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800459e:	4932      	ldr	r1, [pc, #200]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045ae:	d105      	bne.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	4a2c      	ldr	r2, [pc, #176]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045ba:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d015      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80045c8:	4b27      	ldr	r3, [pc, #156]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ce:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d6:	4924      	ldr	r1, [pc, #144]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045e6:	d105      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e8:	4b1f      	ldr	r3, [pc, #124]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d015      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004600:	4b19      	ldr	r3, [pc, #100]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004606:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800460e:	4916      	ldr	r1, [pc, #88]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800461a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800461e:	d105      	bne.n	800462c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004620:	4b11      	ldr	r3, [pc, #68]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	4a10      	ldr	r2, [pc, #64]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004626:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800462a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d019      	beq.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004638:	4b0b      	ldr	r3, [pc, #44]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800463a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800463e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004646:	4908      	ldr	r1, [pc, #32]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004648:	4313      	orrs	r3, r2
 800464a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004656:	d109      	bne.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004658:	4b03      	ldr	r3, [pc, #12]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	4a02      	ldr	r2, [pc, #8]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800465e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004662:	60d3      	str	r3, [r2, #12]
 8004664:	e002      	b.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004666:	bf00      	nop
 8004668:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d015      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004678:	4b29      	ldr	r3, [pc, #164]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800467a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800467e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004686:	4926      	ldr	r1, [pc, #152]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004688:	4313      	orrs	r3, r2
 800468a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004692:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004696:	d105      	bne.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004698:	4b21      	ldr	r3, [pc, #132]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	4a20      	ldr	r2, [pc, #128]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800469e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046a2:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d015      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80046b0:	4b1b      	ldr	r3, [pc, #108]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046be:	4918      	ldr	r1, [pc, #96]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046c0:	4313      	orrs	r3, r2
 80046c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ce:	d105      	bne.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80046d0:	4b13      	ldr	r3, [pc, #76]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	4a12      	ldr	r2, [pc, #72]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046da:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d015      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80046e8:	4b0d      	ldr	r3, [pc, #52]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f6:	490a      	ldr	r1, [pc, #40]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80046f8:	4313      	orrs	r3, r2
 80046fa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004702:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004706:	d105      	bne.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004708:	4b05      	ldr	r3, [pc, #20]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	4a04      	ldr	r2, [pc, #16]	@ (8004720 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800470e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004712:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004714:	7cbb      	ldrb	r3, [r7, #18]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	40021000 	.word	0x40021000

08004724 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e049      	b.n	80047ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d106      	bne.n	8004750 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7fe f91a 	bl	8002984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2202      	movs	r2, #2
 8004754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	3304      	adds	r3, #4
 8004760:	4619      	mov	r1, r3
 8004762:	4610      	mov	r0, r2
 8004764:	f000 ff68 	bl	8005638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3708      	adds	r7, #8
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}
	...

080047d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d001      	beq.n	80047ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80047e8:	2301      	movs	r3, #1
 80047ea:	e04c      	b.n	8004886 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2202      	movs	r2, #2
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a26      	ldr	r2, [pc, #152]	@ (8004894 <HAL_TIM_Base_Start+0xc0>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d022      	beq.n	8004844 <HAL_TIM_Base_Start+0x70>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004806:	d01d      	beq.n	8004844 <HAL_TIM_Base_Start+0x70>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a22      	ldr	r2, [pc, #136]	@ (8004898 <HAL_TIM_Base_Start+0xc4>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d018      	beq.n	8004844 <HAL_TIM_Base_Start+0x70>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a21      	ldr	r2, [pc, #132]	@ (800489c <HAL_TIM_Base_Start+0xc8>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d013      	beq.n	8004844 <HAL_TIM_Base_Start+0x70>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a1f      	ldr	r2, [pc, #124]	@ (80048a0 <HAL_TIM_Base_Start+0xcc>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00e      	beq.n	8004844 <HAL_TIM_Base_Start+0x70>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a1e      	ldr	r2, [pc, #120]	@ (80048a4 <HAL_TIM_Base_Start+0xd0>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d009      	beq.n	8004844 <HAL_TIM_Base_Start+0x70>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a1c      	ldr	r2, [pc, #112]	@ (80048a8 <HAL_TIM_Base_Start+0xd4>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d004      	beq.n	8004844 <HAL_TIM_Base_Start+0x70>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a1b      	ldr	r2, [pc, #108]	@ (80048ac <HAL_TIM_Base_Start+0xd8>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d115      	bne.n	8004870 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689a      	ldr	r2, [r3, #8]
 800484a:	4b19      	ldr	r3, [pc, #100]	@ (80048b0 <HAL_TIM_Base_Start+0xdc>)
 800484c:	4013      	ands	r3, r2
 800484e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2b06      	cmp	r3, #6
 8004854:	d015      	beq.n	8004882 <HAL_TIM_Base_Start+0xae>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800485c:	d011      	beq.n	8004882 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f042 0201 	orr.w	r2, r2, #1
 800486c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800486e:	e008      	b.n	8004882 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f042 0201 	orr.w	r2, r2, #1
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	e000      	b.n	8004884 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004882:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004884:	2300      	movs	r3, #0
}
 8004886:	4618      	mov	r0, r3
 8004888:	3714      	adds	r7, #20
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	40012c00 	.word	0x40012c00
 8004898:	40000400 	.word	0x40000400
 800489c:	40000800 	.word	0x40000800
 80048a0:	40000c00 	.word	0x40000c00
 80048a4:	40013400 	.word	0x40013400
 80048a8:	40014000 	.word	0x40014000
 80048ac:	40015000 	.word	0x40015000
 80048b0:	00010007 	.word	0x00010007

080048b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b085      	sub	sp, #20
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d001      	beq.n	80048cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e054      	b.n	8004976 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68da      	ldr	r2, [r3, #12]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f042 0201 	orr.w	r2, r2, #1
 80048e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a26      	ldr	r2, [pc, #152]	@ (8004984 <HAL_TIM_Base_Start_IT+0xd0>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d022      	beq.n	8004934 <HAL_TIM_Base_Start_IT+0x80>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048f6:	d01d      	beq.n	8004934 <HAL_TIM_Base_Start_IT+0x80>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a22      	ldr	r2, [pc, #136]	@ (8004988 <HAL_TIM_Base_Start_IT+0xd4>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d018      	beq.n	8004934 <HAL_TIM_Base_Start_IT+0x80>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a21      	ldr	r2, [pc, #132]	@ (800498c <HAL_TIM_Base_Start_IT+0xd8>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d013      	beq.n	8004934 <HAL_TIM_Base_Start_IT+0x80>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a1f      	ldr	r2, [pc, #124]	@ (8004990 <HAL_TIM_Base_Start_IT+0xdc>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d00e      	beq.n	8004934 <HAL_TIM_Base_Start_IT+0x80>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a1e      	ldr	r2, [pc, #120]	@ (8004994 <HAL_TIM_Base_Start_IT+0xe0>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d009      	beq.n	8004934 <HAL_TIM_Base_Start_IT+0x80>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a1c      	ldr	r2, [pc, #112]	@ (8004998 <HAL_TIM_Base_Start_IT+0xe4>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d004      	beq.n	8004934 <HAL_TIM_Base_Start_IT+0x80>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a1b      	ldr	r2, [pc, #108]	@ (800499c <HAL_TIM_Base_Start_IT+0xe8>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d115      	bne.n	8004960 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689a      	ldr	r2, [r3, #8]
 800493a:	4b19      	ldr	r3, [pc, #100]	@ (80049a0 <HAL_TIM_Base_Start_IT+0xec>)
 800493c:	4013      	ands	r3, r2
 800493e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2b06      	cmp	r3, #6
 8004944:	d015      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0xbe>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800494c:	d011      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f042 0201 	orr.w	r2, r2, #1
 800495c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800495e:	e008      	b.n	8004972 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0201 	orr.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	e000      	b.n	8004974 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004972:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3714      	adds	r7, #20
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40012c00 	.word	0x40012c00
 8004988:	40000400 	.word	0x40000400
 800498c:	40000800 	.word	0x40000800
 8004990:	40000c00 	.word	0x40000c00
 8004994:	40013400 	.word	0x40013400
 8004998:	40014000 	.word	0x40014000
 800499c:	40015000 	.word	0x40015000
 80049a0:	00010007 	.word	0x00010007

080049a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d101      	bne.n	80049b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e049      	b.n	8004a4a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d106      	bne.n	80049d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f841 	bl	8004a52 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	3304      	adds	r3, #4
 80049e0:	4619      	mov	r1, r3
 80049e2:	4610      	mov	r0, r2
 80049e4:	f000 fe28 	bl	8005638 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
	...

08004a68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d109      	bne.n	8004a8c <HAL_TIM_PWM_Start+0x24>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	bf14      	ite	ne
 8004a84:	2301      	movne	r3, #1
 8004a86:	2300      	moveq	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	e03c      	b.n	8004b06 <HAL_TIM_PWM_Start+0x9e>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d109      	bne.n	8004aa6 <HAL_TIM_PWM_Start+0x3e>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	bf14      	ite	ne
 8004a9e:	2301      	movne	r3, #1
 8004aa0:	2300      	moveq	r3, #0
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	e02f      	b.n	8004b06 <HAL_TIM_PWM_Start+0x9e>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d109      	bne.n	8004ac0 <HAL_TIM_PWM_Start+0x58>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	bf14      	ite	ne
 8004ab8:	2301      	movne	r3, #1
 8004aba:	2300      	moveq	r3, #0
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	e022      	b.n	8004b06 <HAL_TIM_PWM_Start+0x9e>
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	2b0c      	cmp	r3, #12
 8004ac4:	d109      	bne.n	8004ada <HAL_TIM_PWM_Start+0x72>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	bf14      	ite	ne
 8004ad2:	2301      	movne	r3, #1
 8004ad4:	2300      	moveq	r3, #0
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	e015      	b.n	8004b06 <HAL_TIM_PWM_Start+0x9e>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2b10      	cmp	r3, #16
 8004ade:	d109      	bne.n	8004af4 <HAL_TIM_PWM_Start+0x8c>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	bf14      	ite	ne
 8004aec:	2301      	movne	r3, #1
 8004aee:	2300      	moveq	r3, #0
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	e008      	b.n	8004b06 <HAL_TIM_PWM_Start+0x9e>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	bf14      	ite	ne
 8004b00:	2301      	movne	r3, #1
 8004b02:	2300      	moveq	r3, #0
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d001      	beq.n	8004b0e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e0a6      	b.n	8004c5c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d104      	bne.n	8004b1e <HAL_TIM_PWM_Start+0xb6>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b1c:	e023      	b.n	8004b66 <HAL_TIM_PWM_Start+0xfe>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d104      	bne.n	8004b2e <HAL_TIM_PWM_Start+0xc6>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b2c:	e01b      	b.n	8004b66 <HAL_TIM_PWM_Start+0xfe>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d104      	bne.n	8004b3e <HAL_TIM_PWM_Start+0xd6>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b3c:	e013      	b.n	8004b66 <HAL_TIM_PWM_Start+0xfe>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b0c      	cmp	r3, #12
 8004b42:	d104      	bne.n	8004b4e <HAL_TIM_PWM_Start+0xe6>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b4c:	e00b      	b.n	8004b66 <HAL_TIM_PWM_Start+0xfe>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b10      	cmp	r3, #16
 8004b52:	d104      	bne.n	8004b5e <HAL_TIM_PWM_Start+0xf6>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b5c:	e003      	b.n	8004b66 <HAL_TIM_PWM_Start+0xfe>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2202      	movs	r2, #2
 8004b62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	6839      	ldr	r1, [r7, #0]
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f001 f9dc 	bl	8005f2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a3a      	ldr	r2, [pc, #232]	@ (8004c64 <HAL_TIM_PWM_Start+0x1fc>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d018      	beq.n	8004bb0 <HAL_TIM_PWM_Start+0x148>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a39      	ldr	r2, [pc, #228]	@ (8004c68 <HAL_TIM_PWM_Start+0x200>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d013      	beq.n	8004bb0 <HAL_TIM_PWM_Start+0x148>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a37      	ldr	r2, [pc, #220]	@ (8004c6c <HAL_TIM_PWM_Start+0x204>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d00e      	beq.n	8004bb0 <HAL_TIM_PWM_Start+0x148>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a36      	ldr	r2, [pc, #216]	@ (8004c70 <HAL_TIM_PWM_Start+0x208>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d009      	beq.n	8004bb0 <HAL_TIM_PWM_Start+0x148>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a34      	ldr	r2, [pc, #208]	@ (8004c74 <HAL_TIM_PWM_Start+0x20c>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d004      	beq.n	8004bb0 <HAL_TIM_PWM_Start+0x148>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a33      	ldr	r2, [pc, #204]	@ (8004c78 <HAL_TIM_PWM_Start+0x210>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d101      	bne.n	8004bb4 <HAL_TIM_PWM_Start+0x14c>
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e000      	b.n	8004bb6 <HAL_TIM_PWM_Start+0x14e>
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d007      	beq.n	8004bca <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bc8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a25      	ldr	r2, [pc, #148]	@ (8004c64 <HAL_TIM_PWM_Start+0x1fc>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d022      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x1b2>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bdc:	d01d      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x1b2>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a26      	ldr	r2, [pc, #152]	@ (8004c7c <HAL_TIM_PWM_Start+0x214>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d018      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x1b2>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a24      	ldr	r2, [pc, #144]	@ (8004c80 <HAL_TIM_PWM_Start+0x218>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d013      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x1b2>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a23      	ldr	r2, [pc, #140]	@ (8004c84 <HAL_TIM_PWM_Start+0x21c>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00e      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x1b2>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a19      	ldr	r2, [pc, #100]	@ (8004c68 <HAL_TIM_PWM_Start+0x200>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d009      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x1b2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a18      	ldr	r2, [pc, #96]	@ (8004c6c <HAL_TIM_PWM_Start+0x204>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d004      	beq.n	8004c1a <HAL_TIM_PWM_Start+0x1b2>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a18      	ldr	r2, [pc, #96]	@ (8004c78 <HAL_TIM_PWM_Start+0x210>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d115      	bne.n	8004c46 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	689a      	ldr	r2, [r3, #8]
 8004c20:	4b19      	ldr	r3, [pc, #100]	@ (8004c88 <HAL_TIM_PWM_Start+0x220>)
 8004c22:	4013      	ands	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2b06      	cmp	r3, #6
 8004c2a:	d015      	beq.n	8004c58 <HAL_TIM_PWM_Start+0x1f0>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c32:	d011      	beq.n	8004c58 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f042 0201 	orr.w	r2, r2, #1
 8004c42:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c44:	e008      	b.n	8004c58 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0201 	orr.w	r2, r2, #1
 8004c54:	601a      	str	r2, [r3, #0]
 8004c56:	e000      	b.n	8004c5a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c58:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3710      	adds	r7, #16
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40012c00 	.word	0x40012c00
 8004c68:	40013400 	.word	0x40013400
 8004c6c:	40014000 	.word	0x40014000
 8004c70:	40014400 	.word	0x40014400
 8004c74:	40014800 	.word	0x40014800
 8004c78:	40015000 	.word	0x40015000
 8004c7c:	40000400 	.word	0x40000400
 8004c80:	40000800 	.word	0x40000800
 8004c84:	40000c00 	.word	0x40000c00
 8004c88:	00010007 	.word	0x00010007

08004c8c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d101      	bne.n	8004ca0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e097      	b.n	8004dd0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d106      	bne.n	8004cba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7fd fe9f 	bl	80029f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	6812      	ldr	r2, [r2, #0]
 8004ccc:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004cd0:	f023 0307 	bic.w	r3, r3, #7
 8004cd4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	3304      	adds	r3, #4
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	f000 fca9 	bl	8005638 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	699b      	ldr	r3, [r3, #24]
 8004cf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6a1b      	ldr	r3, [r3, #32]
 8004cfc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d0e:	f023 0303 	bic.w	r3, r3, #3
 8004d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689a      	ldr	r2, [r3, #8]
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	021b      	lsls	r3, r3, #8
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4313      	orrs	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004d2c:	f023 030c 	bic.w	r3, r3, #12
 8004d30:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004d32:	693b      	ldr	r3, [r7, #16]
 8004d34:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	68da      	ldr	r2, [r3, #12]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	69db      	ldr	r3, [r3, #28]
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	011a      	lsls	r2, r3, #4
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	031b      	lsls	r3, r3, #12
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004d6a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004d72:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685a      	ldr	r2, [r3, #4]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	695b      	ldr	r3, [r3, #20]
 8004d7c:	011b      	lsls	r3, r3, #4
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68fa      	ldr	r2, [r7, #12]
 8004d9c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2201      	movs	r2, #1
 8004da2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2201      	movs	r2, #1
 8004daa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3718      	adds	r7, #24
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004de8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004df0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004df8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e00:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d110      	bne.n	8004e2a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d102      	bne.n	8004e14 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e0e:	7b7b      	ldrb	r3, [r7, #13]
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d001      	beq.n	8004e18 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004e14:	2301      	movs	r3, #1
 8004e16:	e069      	b.n	8004eec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e28:	e031      	b.n	8004e8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b04      	cmp	r3, #4
 8004e2e:	d110      	bne.n	8004e52 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e30:	7bbb      	ldrb	r3, [r7, #14]
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d102      	bne.n	8004e3c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e36:	7b3b      	ldrb	r3, [r7, #12]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d001      	beq.n	8004e40 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e055      	b.n	8004eec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e50:	e01d      	b.n	8004e8e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d108      	bne.n	8004e6a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e58:	7bbb      	ldrb	r3, [r7, #14]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d105      	bne.n	8004e6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e5e:	7b7b      	ldrb	r3, [r7, #13]
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d102      	bne.n	8004e6a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e64:	7b3b      	ldrb	r3, [r7, #12]
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d001      	beq.n	8004e6e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e03e      	b.n	8004eec <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2202      	movs	r2, #2
 8004e72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2202      	movs	r2, #2
 8004e7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2202      	movs	r2, #2
 8004e82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2202      	movs	r2, #2
 8004e8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_TIM_Encoder_Start+0xc4>
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	2b04      	cmp	r3, #4
 8004e98:	d008      	beq.n	8004eac <HAL_TIM_Encoder_Start+0xd4>
 8004e9a:	e00f      	b.n	8004ebc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	2100      	movs	r1, #0
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f001 f841 	bl	8005f2c <TIM_CCxChannelCmd>
      break;
 8004eaa:	e016      	b.n	8004eda <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	2104      	movs	r1, #4
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f001 f839 	bl	8005f2c <TIM_CCxChannelCmd>
      break;
 8004eba:	e00e      	b.n	8004eda <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	2100      	movs	r1, #0
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f001 f831 	bl	8005f2c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	2104      	movs	r1, #4
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f001 f82a 	bl	8005f2c <TIM_CCxChannelCmd>
      break;
 8004ed8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681a      	ldr	r2, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f042 0201 	orr.w	r2, r2, #1
 8004ee8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d020      	beq.n	8004f58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d01b      	beq.n	8004f58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f06f 0202 	mvn.w	r2, #2
 8004f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	f003 0303 	and.w	r3, r3, #3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d003      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 fb5c 	bl	80055fc <HAL_TIM_IC_CaptureCallback>
 8004f44:	e005      	b.n	8004f52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 fb4e 	bl	80055e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 fb5f 	bl	8005610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	f003 0304 	and.w	r3, r3, #4
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d020      	beq.n	8004fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	f003 0304 	and.w	r3, r3, #4
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d01b      	beq.n	8004fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f06f 0204 	mvn.w	r2, #4
 8004f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2202      	movs	r2, #2
 8004f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d003      	beq.n	8004f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 fb36 	bl	80055fc <HAL_TIM_IC_CaptureCallback>
 8004f90:	e005      	b.n	8004f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fb28 	bl	80055e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 fb39 	bl	8005610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	f003 0308 	and.w	r3, r3, #8
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d020      	beq.n	8004ff0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f003 0308 	and.w	r3, r3, #8
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d01b      	beq.n	8004ff0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f06f 0208 	mvn.w	r2, #8
 8004fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2204      	movs	r2, #4
 8004fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	69db      	ldr	r3, [r3, #28]
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 fb10 	bl	80055fc <HAL_TIM_IC_CaptureCallback>
 8004fdc:	e005      	b.n	8004fea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fb02 	bl	80055e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 fb13 	bl	8005610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	f003 0310 	and.w	r3, r3, #16
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d020      	beq.n	800503c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f003 0310 	and.w	r3, r3, #16
 8005000:	2b00      	cmp	r3, #0
 8005002:	d01b      	beq.n	800503c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f06f 0210 	mvn.w	r2, #16
 800500c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2208      	movs	r2, #8
 8005012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	69db      	ldr	r3, [r3, #28]
 800501a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800501e:	2b00      	cmp	r3, #0
 8005020:	d003      	beq.n	800502a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 faea 	bl	80055fc <HAL_TIM_IC_CaptureCallback>
 8005028:	e005      	b.n	8005036 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 fadc 	bl	80055e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 faed 	bl	8005610 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f003 0301 	and.w	r3, r3, #1
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00c      	beq.n	8005060 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	d007      	beq.n	8005060 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f06f 0201 	mvn.w	r2, #1
 8005058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f7fd fb9c 	bl	8002798 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005066:	2b00      	cmp	r3, #0
 8005068:	d104      	bne.n	8005074 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00c      	beq.n	800508e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800507a:	2b00      	cmp	r3, #0
 800507c:	d007      	beq.n	800508e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f001 f8a9 	bl	80061e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005094:	2b00      	cmp	r3, #0
 8005096:	d00c      	beq.n	80050b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d007      	beq.n	80050b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80050aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f001 f8a1 	bl	80061f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00c      	beq.n	80050d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d007      	beq.n	80050d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 faa7 	bl	8005624 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	f003 0320 	and.w	r3, r3, #32
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00c      	beq.n	80050fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f003 0320 	and.w	r3, r3, #32
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f06f 0220 	mvn.w	r2, #32
 80050f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f001 f869 	bl	80061cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00c      	beq.n	800511e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d007      	beq.n	800511e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005116:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f001 f875 	bl	8006208 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00c      	beq.n	8005142 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d007      	beq.n	8005142 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800513a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f001 f86d 	bl	800621c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00c      	beq.n	8005166 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d007      	beq.n	8005166 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800515e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f001 f865 	bl	8006230 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00c      	beq.n	800518a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d007      	beq.n	800518a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f001 f85d 	bl	8006244 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800518a:	bf00      	nop
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
	...

08005194 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051a0:	2300      	movs	r3, #0
 80051a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d101      	bne.n	80051b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80051ae:	2302      	movs	r3, #2
 80051b0:	e0ff      	b.n	80053b2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b14      	cmp	r3, #20
 80051be:	f200 80f0 	bhi.w	80053a2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80051c2:	a201      	add	r2, pc, #4	@ (adr r2, 80051c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80051c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c8:	0800521d 	.word	0x0800521d
 80051cc:	080053a3 	.word	0x080053a3
 80051d0:	080053a3 	.word	0x080053a3
 80051d4:	080053a3 	.word	0x080053a3
 80051d8:	0800525d 	.word	0x0800525d
 80051dc:	080053a3 	.word	0x080053a3
 80051e0:	080053a3 	.word	0x080053a3
 80051e4:	080053a3 	.word	0x080053a3
 80051e8:	0800529f 	.word	0x0800529f
 80051ec:	080053a3 	.word	0x080053a3
 80051f0:	080053a3 	.word	0x080053a3
 80051f4:	080053a3 	.word	0x080053a3
 80051f8:	080052df 	.word	0x080052df
 80051fc:	080053a3 	.word	0x080053a3
 8005200:	080053a3 	.word	0x080053a3
 8005204:	080053a3 	.word	0x080053a3
 8005208:	08005321 	.word	0x08005321
 800520c:	080053a3 	.word	0x080053a3
 8005210:	080053a3 	.word	0x080053a3
 8005214:	080053a3 	.word	0x080053a3
 8005218:	08005361 	.word	0x08005361
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68b9      	ldr	r1, [r7, #8]
 8005222:	4618      	mov	r0, r3
 8005224:	f000 fabc 	bl	80057a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	699a      	ldr	r2, [r3, #24]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0208 	orr.w	r2, r2, #8
 8005236:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699a      	ldr	r2, [r3, #24]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f022 0204 	bic.w	r2, r2, #4
 8005246:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6999      	ldr	r1, [r3, #24]
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	691a      	ldr	r2, [r3, #16]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	430a      	orrs	r2, r1
 8005258:	619a      	str	r2, [r3, #24]
      break;
 800525a:	e0a5      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68b9      	ldr	r1, [r7, #8]
 8005262:	4618      	mov	r0, r3
 8005264:	f000 fb36 	bl	80058d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	699a      	ldr	r2, [r3, #24]
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005276:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	699a      	ldr	r2, [r3, #24]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005286:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6999      	ldr	r1, [r3, #24]
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	021a      	lsls	r2, r3, #8
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	430a      	orrs	r2, r1
 800529a:	619a      	str	r2, [r3, #24]
      break;
 800529c:	e084      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	68b9      	ldr	r1, [r7, #8]
 80052a4:	4618      	mov	r0, r3
 80052a6:	f000 fba9 	bl	80059fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69da      	ldr	r2, [r3, #28]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f042 0208 	orr.w	r2, r2, #8
 80052b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	69da      	ldr	r2, [r3, #28]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 0204 	bic.w	r2, r2, #4
 80052c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69d9      	ldr	r1, [r3, #28]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	691a      	ldr	r2, [r3, #16]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	61da      	str	r2, [r3, #28]
      break;
 80052dc:	e064      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68b9      	ldr	r1, [r7, #8]
 80052e4:	4618      	mov	r0, r3
 80052e6:	f000 fc1b 	bl	8005b20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	69da      	ldr	r2, [r3, #28]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	69da      	ldr	r2, [r3, #28]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005308:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	69d9      	ldr	r1, [r3, #28]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	691b      	ldr	r3, [r3, #16]
 8005314:	021a      	lsls	r2, r3, #8
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	61da      	str	r2, [r3, #28]
      break;
 800531e:	e043      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68b9      	ldr	r1, [r7, #8]
 8005326:	4618      	mov	r0, r3
 8005328:	f000 fc8e 	bl	8005c48 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f042 0208 	orr.w	r2, r2, #8
 800533a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f022 0204 	bic.w	r2, r2, #4
 800534a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	691a      	ldr	r2, [r3, #16]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	430a      	orrs	r2, r1
 800535c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800535e:	e023      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	68b9      	ldr	r1, [r7, #8]
 8005366:	4618      	mov	r0, r3
 8005368:	f000 fcd8 	bl	8005d1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800537a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800538a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	021a      	lsls	r2, r3, #8
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	430a      	orrs	r2, r1
 800539e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80053a0:	e002      	b.n	80053a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	75fb      	strb	r3, [r7, #23]
      break;
 80053a6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop

080053bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
 80053c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053c6:	2300      	movs	r3, #0
 80053c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d101      	bne.n	80053d8 <HAL_TIM_ConfigClockSource+0x1c>
 80053d4:	2302      	movs	r3, #2
 80053d6:	e0f6      	b.n	80055c6 <HAL_TIM_ConfigClockSource+0x20a>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2202      	movs	r2, #2
 80053e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80053f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005402:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a6f      	ldr	r2, [pc, #444]	@ (80055d0 <HAL_TIM_ConfigClockSource+0x214>)
 8005412:	4293      	cmp	r3, r2
 8005414:	f000 80c1 	beq.w	800559a <HAL_TIM_ConfigClockSource+0x1de>
 8005418:	4a6d      	ldr	r2, [pc, #436]	@ (80055d0 <HAL_TIM_ConfigClockSource+0x214>)
 800541a:	4293      	cmp	r3, r2
 800541c:	f200 80c6 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 8005420:	4a6c      	ldr	r2, [pc, #432]	@ (80055d4 <HAL_TIM_ConfigClockSource+0x218>)
 8005422:	4293      	cmp	r3, r2
 8005424:	f000 80b9 	beq.w	800559a <HAL_TIM_ConfigClockSource+0x1de>
 8005428:	4a6a      	ldr	r2, [pc, #424]	@ (80055d4 <HAL_TIM_ConfigClockSource+0x218>)
 800542a:	4293      	cmp	r3, r2
 800542c:	f200 80be 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 8005430:	4a69      	ldr	r2, [pc, #420]	@ (80055d8 <HAL_TIM_ConfigClockSource+0x21c>)
 8005432:	4293      	cmp	r3, r2
 8005434:	f000 80b1 	beq.w	800559a <HAL_TIM_ConfigClockSource+0x1de>
 8005438:	4a67      	ldr	r2, [pc, #412]	@ (80055d8 <HAL_TIM_ConfigClockSource+0x21c>)
 800543a:	4293      	cmp	r3, r2
 800543c:	f200 80b6 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 8005440:	4a66      	ldr	r2, [pc, #408]	@ (80055dc <HAL_TIM_ConfigClockSource+0x220>)
 8005442:	4293      	cmp	r3, r2
 8005444:	f000 80a9 	beq.w	800559a <HAL_TIM_ConfigClockSource+0x1de>
 8005448:	4a64      	ldr	r2, [pc, #400]	@ (80055dc <HAL_TIM_ConfigClockSource+0x220>)
 800544a:	4293      	cmp	r3, r2
 800544c:	f200 80ae 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 8005450:	4a63      	ldr	r2, [pc, #396]	@ (80055e0 <HAL_TIM_ConfigClockSource+0x224>)
 8005452:	4293      	cmp	r3, r2
 8005454:	f000 80a1 	beq.w	800559a <HAL_TIM_ConfigClockSource+0x1de>
 8005458:	4a61      	ldr	r2, [pc, #388]	@ (80055e0 <HAL_TIM_ConfigClockSource+0x224>)
 800545a:	4293      	cmp	r3, r2
 800545c:	f200 80a6 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 8005460:	4a60      	ldr	r2, [pc, #384]	@ (80055e4 <HAL_TIM_ConfigClockSource+0x228>)
 8005462:	4293      	cmp	r3, r2
 8005464:	f000 8099 	beq.w	800559a <HAL_TIM_ConfigClockSource+0x1de>
 8005468:	4a5e      	ldr	r2, [pc, #376]	@ (80055e4 <HAL_TIM_ConfigClockSource+0x228>)
 800546a:	4293      	cmp	r3, r2
 800546c:	f200 809e 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 8005470:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005474:	f000 8091 	beq.w	800559a <HAL_TIM_ConfigClockSource+0x1de>
 8005478:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800547c:	f200 8096 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 8005480:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005484:	f000 8089 	beq.w	800559a <HAL_TIM_ConfigClockSource+0x1de>
 8005488:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800548c:	f200 808e 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 8005490:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005494:	d03e      	beq.n	8005514 <HAL_TIM_ConfigClockSource+0x158>
 8005496:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800549a:	f200 8087 	bhi.w	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 800549e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054a2:	f000 8086 	beq.w	80055b2 <HAL_TIM_ConfigClockSource+0x1f6>
 80054a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054aa:	d87f      	bhi.n	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 80054ac:	2b70      	cmp	r3, #112	@ 0x70
 80054ae:	d01a      	beq.n	80054e6 <HAL_TIM_ConfigClockSource+0x12a>
 80054b0:	2b70      	cmp	r3, #112	@ 0x70
 80054b2:	d87b      	bhi.n	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 80054b4:	2b60      	cmp	r3, #96	@ 0x60
 80054b6:	d050      	beq.n	800555a <HAL_TIM_ConfigClockSource+0x19e>
 80054b8:	2b60      	cmp	r3, #96	@ 0x60
 80054ba:	d877      	bhi.n	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 80054bc:	2b50      	cmp	r3, #80	@ 0x50
 80054be:	d03c      	beq.n	800553a <HAL_TIM_ConfigClockSource+0x17e>
 80054c0:	2b50      	cmp	r3, #80	@ 0x50
 80054c2:	d873      	bhi.n	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 80054c4:	2b40      	cmp	r3, #64	@ 0x40
 80054c6:	d058      	beq.n	800557a <HAL_TIM_ConfigClockSource+0x1be>
 80054c8:	2b40      	cmp	r3, #64	@ 0x40
 80054ca:	d86f      	bhi.n	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 80054cc:	2b30      	cmp	r3, #48	@ 0x30
 80054ce:	d064      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x1de>
 80054d0:	2b30      	cmp	r3, #48	@ 0x30
 80054d2:	d86b      	bhi.n	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 80054d4:	2b20      	cmp	r3, #32
 80054d6:	d060      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x1de>
 80054d8:	2b20      	cmp	r3, #32
 80054da:	d867      	bhi.n	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d05c      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x1de>
 80054e0:	2b10      	cmp	r3, #16
 80054e2:	d05a      	beq.n	800559a <HAL_TIM_ConfigClockSource+0x1de>
 80054e4:	e062      	b.n	80055ac <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054f6:	f000 fcf9 	bl	8005eec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005508:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	609a      	str	r2, [r3, #8]
      break;
 8005512:	e04f      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005524:	f000 fce2 	bl	8005eec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	689a      	ldr	r2, [r3, #8]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005536:	609a      	str	r2, [r3, #8]
      break;
 8005538:	e03c      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005546:	461a      	mov	r2, r3
 8005548:	f000 fc54 	bl	8005df4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	2150      	movs	r1, #80	@ 0x50
 8005552:	4618      	mov	r0, r3
 8005554:	f000 fcad 	bl	8005eb2 <TIM_ITRx_SetConfig>
      break;
 8005558:	e02c      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005566:	461a      	mov	r2, r3
 8005568:	f000 fc73 	bl	8005e52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2160      	movs	r1, #96	@ 0x60
 8005572:	4618      	mov	r0, r3
 8005574:	f000 fc9d 	bl	8005eb2 <TIM_ITRx_SetConfig>
      break;
 8005578:	e01c      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005586:	461a      	mov	r2, r3
 8005588:	f000 fc34 	bl	8005df4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2140      	movs	r1, #64	@ 0x40
 8005592:	4618      	mov	r0, r3
 8005594:	f000 fc8d 	bl	8005eb2 <TIM_ITRx_SetConfig>
      break;
 8005598:	e00c      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4619      	mov	r1, r3
 80055a4:	4610      	mov	r0, r2
 80055a6:	f000 fc84 	bl	8005eb2 <TIM_ITRx_SetConfig>
      break;
 80055aa:	e003      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	73fb      	strb	r3, [r7, #15]
      break;
 80055b0:	e000      	b.n	80055b4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80055b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2200      	movs	r2, #0
 80055c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
 80055ce:	bf00      	nop
 80055d0:	00100070 	.word	0x00100070
 80055d4:	00100060 	.word	0x00100060
 80055d8:	00100050 	.word	0x00100050
 80055dc:	00100040 	.word	0x00100040
 80055e0:	00100030 	.word	0x00100030
 80055e4:	00100020 	.word	0x00100020

080055e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055f0:	bf00      	nop
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a4c      	ldr	r2, [pc, #304]	@ (800577c <TIM_Base_SetConfig+0x144>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d017      	beq.n	8005680 <TIM_Base_SetConfig+0x48>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005656:	d013      	beq.n	8005680 <TIM_Base_SetConfig+0x48>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a49      	ldr	r2, [pc, #292]	@ (8005780 <TIM_Base_SetConfig+0x148>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d00f      	beq.n	8005680 <TIM_Base_SetConfig+0x48>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a48      	ldr	r2, [pc, #288]	@ (8005784 <TIM_Base_SetConfig+0x14c>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d00b      	beq.n	8005680 <TIM_Base_SetConfig+0x48>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a47      	ldr	r2, [pc, #284]	@ (8005788 <TIM_Base_SetConfig+0x150>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d007      	beq.n	8005680 <TIM_Base_SetConfig+0x48>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a46      	ldr	r2, [pc, #280]	@ (800578c <TIM_Base_SetConfig+0x154>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d003      	beq.n	8005680 <TIM_Base_SetConfig+0x48>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a45      	ldr	r2, [pc, #276]	@ (8005790 <TIM_Base_SetConfig+0x158>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d108      	bne.n	8005692 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005686:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	4313      	orrs	r3, r2
 8005690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a39      	ldr	r2, [pc, #228]	@ (800577c <TIM_Base_SetConfig+0x144>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d023      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056a0:	d01f      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a36      	ldr	r2, [pc, #216]	@ (8005780 <TIM_Base_SetConfig+0x148>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d01b      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a35      	ldr	r2, [pc, #212]	@ (8005784 <TIM_Base_SetConfig+0x14c>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d017      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a34      	ldr	r2, [pc, #208]	@ (8005788 <TIM_Base_SetConfig+0x150>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d013      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a33      	ldr	r2, [pc, #204]	@ (800578c <TIM_Base_SetConfig+0x154>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d00f      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a33      	ldr	r2, [pc, #204]	@ (8005794 <TIM_Base_SetConfig+0x15c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00b      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a32      	ldr	r2, [pc, #200]	@ (8005798 <TIM_Base_SetConfig+0x160>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d007      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a31      	ldr	r2, [pc, #196]	@ (800579c <TIM_Base_SetConfig+0x164>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d003      	beq.n	80056e2 <TIM_Base_SetConfig+0xaa>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	4a2c      	ldr	r2, [pc, #176]	@ (8005790 <TIM_Base_SetConfig+0x158>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d108      	bne.n	80056f4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	68db      	ldr	r3, [r3, #12]
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	4313      	orrs	r3, r2
 8005700:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a18      	ldr	r2, [pc, #96]	@ (800577c <TIM_Base_SetConfig+0x144>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d013      	beq.n	8005748 <TIM_Base_SetConfig+0x110>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a1a      	ldr	r2, [pc, #104]	@ (800578c <TIM_Base_SetConfig+0x154>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d00f      	beq.n	8005748 <TIM_Base_SetConfig+0x110>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a1a      	ldr	r2, [pc, #104]	@ (8005794 <TIM_Base_SetConfig+0x15c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d00b      	beq.n	8005748 <TIM_Base_SetConfig+0x110>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	4a19      	ldr	r2, [pc, #100]	@ (8005798 <TIM_Base_SetConfig+0x160>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d007      	beq.n	8005748 <TIM_Base_SetConfig+0x110>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a18      	ldr	r2, [pc, #96]	@ (800579c <TIM_Base_SetConfig+0x164>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d003      	beq.n	8005748 <TIM_Base_SetConfig+0x110>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a13      	ldr	r2, [pc, #76]	@ (8005790 <TIM_Base_SetConfig+0x158>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d103      	bne.n	8005750 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	2b01      	cmp	r3, #1
 8005760:	d105      	bne.n	800576e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	691b      	ldr	r3, [r3, #16]
 8005766:	f023 0201 	bic.w	r2, r3, #1
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	611a      	str	r2, [r3, #16]
  }
}
 800576e:	bf00      	nop
 8005770:	3714      	adds	r7, #20
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop
 800577c:	40012c00 	.word	0x40012c00
 8005780:	40000400 	.word	0x40000400
 8005784:	40000800 	.word	0x40000800
 8005788:	40000c00 	.word	0x40000c00
 800578c:	40013400 	.word	0x40013400
 8005790:	40015000 	.word	0x40015000
 8005794:	40014000 	.word	0x40014000
 8005798:	40014400 	.word	0x40014400
 800579c:	40014800 	.word	0x40014800

080057a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6a1b      	ldr	r3, [r3, #32]
 80057b4:	f023 0201 	bic.w	r2, r3, #1
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	f023 0303 	bic.w	r3, r3, #3
 80057da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f023 0302 	bic.w	r3, r3, #2
 80057ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	697a      	ldr	r2, [r7, #20]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a30      	ldr	r2, [pc, #192]	@ (80058bc <TIM_OC1_SetConfig+0x11c>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d013      	beq.n	8005828 <TIM_OC1_SetConfig+0x88>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a2f      	ldr	r2, [pc, #188]	@ (80058c0 <TIM_OC1_SetConfig+0x120>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d00f      	beq.n	8005828 <TIM_OC1_SetConfig+0x88>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a2e      	ldr	r2, [pc, #184]	@ (80058c4 <TIM_OC1_SetConfig+0x124>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d00b      	beq.n	8005828 <TIM_OC1_SetConfig+0x88>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a2d      	ldr	r2, [pc, #180]	@ (80058c8 <TIM_OC1_SetConfig+0x128>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d007      	beq.n	8005828 <TIM_OC1_SetConfig+0x88>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a2c      	ldr	r2, [pc, #176]	@ (80058cc <TIM_OC1_SetConfig+0x12c>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d003      	beq.n	8005828 <TIM_OC1_SetConfig+0x88>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a2b      	ldr	r2, [pc, #172]	@ (80058d0 <TIM_OC1_SetConfig+0x130>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d10c      	bne.n	8005842 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	f023 0308 	bic.w	r3, r3, #8
 800582e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	697a      	ldr	r2, [r7, #20]
 8005836:	4313      	orrs	r3, r2
 8005838:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	f023 0304 	bic.w	r3, r3, #4
 8005840:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a1d      	ldr	r2, [pc, #116]	@ (80058bc <TIM_OC1_SetConfig+0x11c>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d013      	beq.n	8005872 <TIM_OC1_SetConfig+0xd2>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a1c      	ldr	r2, [pc, #112]	@ (80058c0 <TIM_OC1_SetConfig+0x120>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d00f      	beq.n	8005872 <TIM_OC1_SetConfig+0xd2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a1b      	ldr	r2, [pc, #108]	@ (80058c4 <TIM_OC1_SetConfig+0x124>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d00b      	beq.n	8005872 <TIM_OC1_SetConfig+0xd2>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a1a      	ldr	r2, [pc, #104]	@ (80058c8 <TIM_OC1_SetConfig+0x128>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d007      	beq.n	8005872 <TIM_OC1_SetConfig+0xd2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a19      	ldr	r2, [pc, #100]	@ (80058cc <TIM_OC1_SetConfig+0x12c>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d003      	beq.n	8005872 <TIM_OC1_SetConfig+0xd2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a18      	ldr	r2, [pc, #96]	@ (80058d0 <TIM_OC1_SetConfig+0x130>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d111      	bne.n	8005896 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005878:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005880:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	693a      	ldr	r2, [r7, #16]
 8005888:	4313      	orrs	r3, r2
 800588a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	699b      	ldr	r3, [r3, #24]
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	4313      	orrs	r3, r2
 8005894:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	693a      	ldr	r2, [r7, #16]
 800589a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	685a      	ldr	r2, [r3, #4]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	697a      	ldr	r2, [r7, #20]
 80058ae:	621a      	str	r2, [r3, #32]
}
 80058b0:	bf00      	nop
 80058b2:	371c      	adds	r7, #28
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr
 80058bc:	40012c00 	.word	0x40012c00
 80058c0:	40013400 	.word	0x40013400
 80058c4:	40014000 	.word	0x40014000
 80058c8:	40014400 	.word	0x40014400
 80058cc:	40014800 	.word	0x40014800
 80058d0:	40015000 	.word	0x40015000

080058d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b087      	sub	sp, #28
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a1b      	ldr	r3, [r3, #32]
 80058e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a1b      	ldr	r3, [r3, #32]
 80058e8:	f023 0210 	bic.w	r2, r3, #16
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005902:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800590e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	021b      	lsls	r3, r3, #8
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	4313      	orrs	r3, r2
 800591a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	f023 0320 	bic.w	r3, r3, #32
 8005922:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	011b      	lsls	r3, r3, #4
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	4313      	orrs	r3, r2
 800592e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a2c      	ldr	r2, [pc, #176]	@ (80059e4 <TIM_OC2_SetConfig+0x110>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d007      	beq.n	8005948 <TIM_OC2_SetConfig+0x74>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a2b      	ldr	r2, [pc, #172]	@ (80059e8 <TIM_OC2_SetConfig+0x114>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d003      	beq.n	8005948 <TIM_OC2_SetConfig+0x74>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a2a      	ldr	r2, [pc, #168]	@ (80059ec <TIM_OC2_SetConfig+0x118>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d10d      	bne.n	8005964 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800594e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	011b      	lsls	r3, r3, #4
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	4313      	orrs	r3, r2
 800595a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005962:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	4a1f      	ldr	r2, [pc, #124]	@ (80059e4 <TIM_OC2_SetConfig+0x110>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d013      	beq.n	8005994 <TIM_OC2_SetConfig+0xc0>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4a1e      	ldr	r2, [pc, #120]	@ (80059e8 <TIM_OC2_SetConfig+0x114>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d00f      	beq.n	8005994 <TIM_OC2_SetConfig+0xc0>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	4a1e      	ldr	r2, [pc, #120]	@ (80059f0 <TIM_OC2_SetConfig+0x11c>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d00b      	beq.n	8005994 <TIM_OC2_SetConfig+0xc0>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a1d      	ldr	r2, [pc, #116]	@ (80059f4 <TIM_OC2_SetConfig+0x120>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d007      	beq.n	8005994 <TIM_OC2_SetConfig+0xc0>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a1c      	ldr	r2, [pc, #112]	@ (80059f8 <TIM_OC2_SetConfig+0x124>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d003      	beq.n	8005994 <TIM_OC2_SetConfig+0xc0>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a17      	ldr	r2, [pc, #92]	@ (80059ec <TIM_OC2_SetConfig+0x118>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d113      	bne.n	80059bc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800599a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	695b      	ldr	r3, [r3, #20]
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	009b      	lsls	r3, r3, #2
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	4313      	orrs	r3, r2
 80059ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	621a      	str	r2, [r3, #32]
}
 80059d6:	bf00      	nop
 80059d8:	371c      	adds	r7, #28
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	40012c00 	.word	0x40012c00
 80059e8:	40013400 	.word	0x40013400
 80059ec:	40015000 	.word	0x40015000
 80059f0:	40014000 	.word	0x40014000
 80059f4:	40014400 	.word	0x40014400
 80059f8:	40014800 	.word	0x40014800

080059fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b087      	sub	sp, #28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
 8005a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6a1b      	ldr	r3, [r3, #32]
 8005a0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0303 	bic.w	r3, r3, #3
 8005a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	021b      	lsls	r3, r3, #8
 8005a50:	697a      	ldr	r2, [r7, #20]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	4a2b      	ldr	r2, [pc, #172]	@ (8005b08 <TIM_OC3_SetConfig+0x10c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d007      	beq.n	8005a6e <TIM_OC3_SetConfig+0x72>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a2a      	ldr	r2, [pc, #168]	@ (8005b0c <TIM_OC3_SetConfig+0x110>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d003      	beq.n	8005a6e <TIM_OC3_SetConfig+0x72>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a29      	ldr	r2, [pc, #164]	@ (8005b10 <TIM_OC3_SetConfig+0x114>)
 8005a6a:	4293      	cmp	r3, r2
 8005a6c:	d10d      	bne.n	8005a8a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	021b      	lsls	r3, r3, #8
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a1e      	ldr	r2, [pc, #120]	@ (8005b08 <TIM_OC3_SetConfig+0x10c>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d013      	beq.n	8005aba <TIM_OC3_SetConfig+0xbe>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a1d      	ldr	r2, [pc, #116]	@ (8005b0c <TIM_OC3_SetConfig+0x110>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d00f      	beq.n	8005aba <TIM_OC3_SetConfig+0xbe>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b14 <TIM_OC3_SetConfig+0x118>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d00b      	beq.n	8005aba <TIM_OC3_SetConfig+0xbe>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a1c      	ldr	r2, [pc, #112]	@ (8005b18 <TIM_OC3_SetConfig+0x11c>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d007      	beq.n	8005aba <TIM_OC3_SetConfig+0xbe>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a1b      	ldr	r2, [pc, #108]	@ (8005b1c <TIM_OC3_SetConfig+0x120>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d003      	beq.n	8005aba <TIM_OC3_SetConfig+0xbe>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a16      	ldr	r2, [pc, #88]	@ (8005b10 <TIM_OC3_SetConfig+0x114>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d113      	bne.n	8005ae2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005ac0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ac8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	011b      	lsls	r3, r3, #4
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	011b      	lsls	r3, r3, #4
 8005adc:	693a      	ldr	r2, [r7, #16]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	68fa      	ldr	r2, [r7, #12]
 8005aec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	685a      	ldr	r2, [r3, #4]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	621a      	str	r2, [r3, #32]
}
 8005afc:	bf00      	nop
 8005afe:	371c      	adds	r7, #28
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr
 8005b08:	40012c00 	.word	0x40012c00
 8005b0c:	40013400 	.word	0x40013400
 8005b10:	40015000 	.word	0x40015000
 8005b14:	40014000 	.word	0x40014000
 8005b18:	40014400 	.word	0x40014400
 8005b1c:	40014800 	.word	0x40014800

08005b20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b087      	sub	sp, #28
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a1b      	ldr	r3, [r3, #32]
 8005b2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6a1b      	ldr	r3, [r3, #32]
 8005b34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	021b      	lsls	r3, r3, #8
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	031b      	lsls	r3, r3, #12
 8005b76:	697a      	ldr	r2, [r7, #20]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	4a2c      	ldr	r2, [pc, #176]	@ (8005c30 <TIM_OC4_SetConfig+0x110>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d007      	beq.n	8005b94 <TIM_OC4_SetConfig+0x74>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a2b      	ldr	r2, [pc, #172]	@ (8005c34 <TIM_OC4_SetConfig+0x114>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d003      	beq.n	8005b94 <TIM_OC4_SetConfig+0x74>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	4a2a      	ldr	r2, [pc, #168]	@ (8005c38 <TIM_OC4_SetConfig+0x118>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d10d      	bne.n	8005bb0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	031b      	lsls	r3, r3, #12
 8005ba2:	697a      	ldr	r2, [r7, #20]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005bae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	4a1f      	ldr	r2, [pc, #124]	@ (8005c30 <TIM_OC4_SetConfig+0x110>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d013      	beq.n	8005be0 <TIM_OC4_SetConfig+0xc0>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a1e      	ldr	r2, [pc, #120]	@ (8005c34 <TIM_OC4_SetConfig+0x114>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d00f      	beq.n	8005be0 <TIM_OC4_SetConfig+0xc0>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8005c3c <TIM_OC4_SetConfig+0x11c>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d00b      	beq.n	8005be0 <TIM_OC4_SetConfig+0xc0>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a1d      	ldr	r2, [pc, #116]	@ (8005c40 <TIM_OC4_SetConfig+0x120>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d007      	beq.n	8005be0 <TIM_OC4_SetConfig+0xc0>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8005c44 <TIM_OC4_SetConfig+0x124>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d003      	beq.n	8005be0 <TIM_OC4_SetConfig+0xc0>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a17      	ldr	r2, [pc, #92]	@ (8005c38 <TIM_OC4_SetConfig+0x118>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d113      	bne.n	8005c08 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005be6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005bee:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	695b      	ldr	r3, [r3, #20]
 8005bf4:	019b      	lsls	r3, r3, #6
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	019b      	lsls	r3, r3, #6
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	693a      	ldr	r2, [r7, #16]
 8005c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	685a      	ldr	r2, [r3, #4]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	697a      	ldr	r2, [r7, #20]
 8005c20:	621a      	str	r2, [r3, #32]
}
 8005c22:	bf00      	nop
 8005c24:	371c      	adds	r7, #28
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr
 8005c2e:	bf00      	nop
 8005c30:	40012c00 	.word	0x40012c00
 8005c34:	40013400 	.word	0x40013400
 8005c38:	40015000 	.word	0x40015000
 8005c3c:	40014000 	.word	0x40014000
 8005c40:	40014400 	.word	0x40014400
 8005c44:	40014800 	.word	0x40014800

08005c48 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b087      	sub	sp, #28
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
 8005c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68fa      	ldr	r2, [r7, #12]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005c8c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	041b      	lsls	r3, r3, #16
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a19      	ldr	r2, [pc, #100]	@ (8005d04 <TIM_OC5_SetConfig+0xbc>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d013      	beq.n	8005cca <TIM_OC5_SetConfig+0x82>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a18      	ldr	r2, [pc, #96]	@ (8005d08 <TIM_OC5_SetConfig+0xc0>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d00f      	beq.n	8005cca <TIM_OC5_SetConfig+0x82>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a17      	ldr	r2, [pc, #92]	@ (8005d0c <TIM_OC5_SetConfig+0xc4>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d00b      	beq.n	8005cca <TIM_OC5_SetConfig+0x82>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a16      	ldr	r2, [pc, #88]	@ (8005d10 <TIM_OC5_SetConfig+0xc8>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d007      	beq.n	8005cca <TIM_OC5_SetConfig+0x82>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a15      	ldr	r2, [pc, #84]	@ (8005d14 <TIM_OC5_SetConfig+0xcc>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d003      	beq.n	8005cca <TIM_OC5_SetConfig+0x82>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a14      	ldr	r2, [pc, #80]	@ (8005d18 <TIM_OC5_SetConfig+0xd0>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d109      	bne.n	8005cde <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cd0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	695b      	ldr	r3, [r3, #20]
 8005cd6:	021b      	lsls	r3, r3, #8
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	68fa      	ldr	r2, [r7, #12]
 8005ce8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	621a      	str	r2, [r3, #32]
}
 8005cf8:	bf00      	nop
 8005cfa:	371c      	adds	r7, #28
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d02:	4770      	bx	lr
 8005d04:	40012c00 	.word	0x40012c00
 8005d08:	40013400 	.word	0x40013400
 8005d0c:	40014000 	.word	0x40014000
 8005d10:	40014400 	.word	0x40014400
 8005d14:	40014800 	.word	0x40014800
 8005d18:	40015000 	.word	0x40015000

08005d1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b087      	sub	sp, #28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6a1b      	ldr	r3, [r3, #32]
 8005d30:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	021b      	lsls	r3, r3, #8
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005d62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	051b      	lsls	r3, r3, #20
 8005d6a:	693a      	ldr	r2, [r7, #16]
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a1a      	ldr	r2, [pc, #104]	@ (8005ddc <TIM_OC6_SetConfig+0xc0>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d013      	beq.n	8005da0 <TIM_OC6_SetConfig+0x84>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a19      	ldr	r2, [pc, #100]	@ (8005de0 <TIM_OC6_SetConfig+0xc4>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d00f      	beq.n	8005da0 <TIM_OC6_SetConfig+0x84>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a18      	ldr	r2, [pc, #96]	@ (8005de4 <TIM_OC6_SetConfig+0xc8>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d00b      	beq.n	8005da0 <TIM_OC6_SetConfig+0x84>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a17      	ldr	r2, [pc, #92]	@ (8005de8 <TIM_OC6_SetConfig+0xcc>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d007      	beq.n	8005da0 <TIM_OC6_SetConfig+0x84>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a16      	ldr	r2, [pc, #88]	@ (8005dec <TIM_OC6_SetConfig+0xd0>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d003      	beq.n	8005da0 <TIM_OC6_SetConfig+0x84>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a15      	ldr	r2, [pc, #84]	@ (8005df0 <TIM_OC6_SetConfig+0xd4>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d109      	bne.n	8005db4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005da6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	695b      	ldr	r3, [r3, #20]
 8005dac:	029b      	lsls	r3, r3, #10
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	685a      	ldr	r2, [r3, #4]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	693a      	ldr	r2, [r7, #16]
 8005dcc:	621a      	str	r2, [r3, #32]
}
 8005dce:	bf00      	nop
 8005dd0:	371c      	adds	r7, #28
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	40012c00 	.word	0x40012c00
 8005de0:	40013400 	.word	0x40013400
 8005de4:	40014000 	.word	0x40014000
 8005de8:	40014400 	.word	0x40014400
 8005dec:	40014800 	.word	0x40014800
 8005df0:	40015000 	.word	0x40015000

08005df4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b087      	sub	sp, #28
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
 8005e0a:	f023 0201 	bic.w	r2, r3, #1
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	699b      	ldr	r3, [r3, #24]
 8005e16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	011b      	lsls	r3, r3, #4
 8005e24:	693a      	ldr	r2, [r7, #16]
 8005e26:	4313      	orrs	r3, r2
 8005e28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f023 030a 	bic.w	r3, r3, #10
 8005e30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	697a      	ldr	r2, [r7, #20]
 8005e44:	621a      	str	r2, [r3, #32]
}
 8005e46:	bf00      	nop
 8005e48:	371c      	adds	r7, #28
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr

08005e52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e52:	b480      	push	{r7}
 8005e54:	b087      	sub	sp, #28
 8005e56:	af00      	add	r7, sp, #0
 8005e58:	60f8      	str	r0, [r7, #12]
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6a1b      	ldr	r3, [r3, #32]
 8005e62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1b      	ldr	r3, [r3, #32]
 8005e68:	f023 0210 	bic.w	r2, r3, #16
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	699b      	ldr	r3, [r3, #24]
 8005e74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	031b      	lsls	r3, r3, #12
 8005e82:	693a      	ldr	r2, [r7, #16]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e8e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	011b      	lsls	r3, r3, #4
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	693a      	ldr	r2, [r7, #16]
 8005e9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	621a      	str	r2, [r3, #32]
}
 8005ea6:	bf00      	nop
 8005ea8:	371c      	adds	r7, #28
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr

08005eb2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005eb2:	b480      	push	{r7}
 8005eb4:	b085      	sub	sp, #20
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
 8005eba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005ec8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ecc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	f043 0307 	orr.w	r3, r3, #7
 8005ed8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	68fa      	ldr	r2, [r7, #12]
 8005ede:	609a      	str	r2, [r3, #8]
}
 8005ee0:	bf00      	nop
 8005ee2:	3714      	adds	r7, #20
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eea:	4770      	bx	lr

08005eec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
 8005ef8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	021a      	lsls	r2, r3, #8
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	431a      	orrs	r2, r3
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	697a      	ldr	r2, [r7, #20]
 8005f1e:	609a      	str	r2, [r3, #8]
}
 8005f20:	bf00      	nop
 8005f22:	371c      	adds	r7, #28
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b087      	sub	sp, #28
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	f003 031f 	and.w	r3, r3, #31
 8005f3e:	2201      	movs	r2, #1
 8005f40:	fa02 f303 	lsl.w	r3, r2, r3
 8005f44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6a1a      	ldr	r2, [r3, #32]
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	43db      	mvns	r3, r3
 8005f4e:	401a      	ands	r2, r3
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6a1a      	ldr	r2, [r3, #32]
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	f003 031f 	and.w	r3, r3, #31
 8005f5e:	6879      	ldr	r1, [r7, #4]
 8005f60:	fa01 f303 	lsl.w	r3, r1, r3
 8005f64:	431a      	orrs	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	621a      	str	r2, [r3, #32]
}
 8005f6a:	bf00      	nop
 8005f6c:	371c      	adds	r7, #28
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr
	...

08005f78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b085      	sub	sp, #20
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d101      	bne.n	8005f90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f8c:	2302      	movs	r3, #2
 8005f8e:	e074      	b.n	800607a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	2201      	movs	r2, #1
 8005f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2202      	movs	r2, #2
 8005f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a34      	ldr	r2, [pc, #208]	@ (8006088 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d009      	beq.n	8005fce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a33      	ldr	r2, [pc, #204]	@ (800608c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d004      	beq.n	8005fce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a31      	ldr	r2, [pc, #196]	@ (8006090 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d108      	bne.n	8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005fd4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a21      	ldr	r2, [pc, #132]	@ (8006088 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d022      	beq.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006010:	d01d      	beq.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a1f      	ldr	r2, [pc, #124]	@ (8006094 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d018      	beq.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a1d      	ldr	r2, [pc, #116]	@ (8006098 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d013      	beq.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a1c      	ldr	r2, [pc, #112]	@ (800609c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d00e      	beq.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a15      	ldr	r2, [pc, #84]	@ (800608c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d009      	beq.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a18      	ldr	r2, [pc, #96]	@ (80060a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d004      	beq.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a11      	ldr	r2, [pc, #68]	@ (8006090 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d10c      	bne.n	8006068 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006054:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	68ba      	ldr	r2, [r7, #8]
 800605c:	4313      	orrs	r3, r2
 800605e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68ba      	ldr	r2, [r7, #8]
 8006066:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3714      	adds	r7, #20
 800607e:	46bd      	mov	sp, r7
 8006080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006084:	4770      	bx	lr
 8006086:	bf00      	nop
 8006088:	40012c00 	.word	0x40012c00
 800608c:	40013400 	.word	0x40013400
 8006090:	40015000 	.word	0x40015000
 8006094:	40000400 	.word	0x40000400
 8006098:	40000800 	.word	0x40000800
 800609c:	40000c00 	.word	0x40000c00
 80060a0:	40014000 	.word	0x40014000

080060a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80060ae:	2300      	movs	r3, #0
 80060b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d101      	bne.n	80060c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80060bc:	2302      	movs	r3, #2
 80060be:	e078      	b.n	80061b2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	685b      	ldr	r3, [r3, #4]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	4313      	orrs	r3, r2
 800610c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	695b      	ldr	r3, [r3, #20]
 8006118:	4313      	orrs	r3, r2
 800611a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006126:	4313      	orrs	r3, r2
 8006128:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	041b      	lsls	r3, r3, #16
 8006136:	4313      	orrs	r3, r2
 8006138:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	69db      	ldr	r3, [r3, #28]
 8006144:	4313      	orrs	r3, r2
 8006146:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4a1c      	ldr	r2, [pc, #112]	@ (80061c0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d009      	beq.n	8006166 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1b      	ldr	r2, [pc, #108]	@ (80061c4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d004      	beq.n	8006166 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a19      	ldr	r2, [pc, #100]	@ (80061c8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d11c      	bne.n	80061a0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006170:	051b      	lsls	r3, r3, #20
 8006172:	4313      	orrs	r3, r2
 8006174:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	6a1b      	ldr	r3, [r3, #32]
 8006180:	4313      	orrs	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618e:	4313      	orrs	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800619c:	4313      	orrs	r3, r2
 800619e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40012c00 	.word	0x40012c00
 80061c4:	40013400 	.word	0x40013400
 80061c8:	40015000 	.word	0x40015000

080061cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b083      	sub	sp, #12
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061d4:	bf00      	nop
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006208:	b480      	push	{r7}
 800620a:	b083      	sub	sp, #12
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr

0800621c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006224:	bf00      	nop
 8006226:	370c      	adds	r7, #12
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006238:	bf00      	nop
 800623a:	370c      	adds	r7, #12
 800623c:	46bd      	mov	sp, r7
 800623e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006242:	4770      	bx	lr

08006244 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800624c:	bf00      	nop
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e042      	b.n	80062f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006270:	2b00      	cmp	r3, #0
 8006272:	d106      	bne.n	8006282 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2200      	movs	r2, #0
 8006278:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f7fc fae1 	bl	8002844 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2224      	movs	r2, #36	@ 0x24
 8006286:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f022 0201 	bic.w	r2, r2, #1
 8006298:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d002      	beq.n	80062a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 ff42 	bl	800712c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f000 fc43 	bl	8006b34 <UART_SetConfig>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d101      	bne.n	80062b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e01b      	b.n	80062f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	685a      	ldr	r2, [r3, #4]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80062c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	689a      	ldr	r2, [r3, #8]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80062d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f042 0201 	orr.w	r2, r2, #1
 80062e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 ffc1 	bl	8007270 <UART_CheckIdleState>
 80062ee:	4603      	mov	r3, r0
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3708      	adds	r7, #8
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bd80      	pop	{r7, pc}

080062f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b08a      	sub	sp, #40	@ 0x28
 80062fc:	af02      	add	r7, sp, #8
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	603b      	str	r3, [r7, #0]
 8006304:	4613      	mov	r3, r2
 8006306:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800630e:	2b20      	cmp	r3, #32
 8006310:	d17b      	bne.n	800640a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <HAL_UART_Transmit+0x26>
 8006318:	88fb      	ldrh	r3, [r7, #6]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d101      	bne.n	8006322 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e074      	b.n	800640c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2221      	movs	r2, #33	@ 0x21
 800632e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006332:	f7fc fe4f 	bl	8002fd4 <HAL_GetTick>
 8006336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	88fa      	ldrh	r2, [r7, #6]
 800633c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	88fa      	ldrh	r2, [r7, #6]
 8006344:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006350:	d108      	bne.n	8006364 <HAL_UART_Transmit+0x6c>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d104      	bne.n	8006364 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800635a:	2300      	movs	r3, #0
 800635c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	61bb      	str	r3, [r7, #24]
 8006362:	e003      	b.n	800636c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006368:	2300      	movs	r3, #0
 800636a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800636c:	e030      	b.n	80063d0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	2200      	movs	r2, #0
 8006376:	2180      	movs	r1, #128	@ 0x80
 8006378:	68f8      	ldr	r0, [r7, #12]
 800637a:	f001 f823 	bl	80073c4 <UART_WaitOnFlagUntilTimeout>
 800637e:	4603      	mov	r3, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d005      	beq.n	8006390 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2220      	movs	r2, #32
 8006388:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e03d      	b.n	800640c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d10b      	bne.n	80063ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	881b      	ldrh	r3, [r3, #0]
 800639a:	461a      	mov	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80063a4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	3302      	adds	r3, #2
 80063aa:	61bb      	str	r3, [r7, #24]
 80063ac:	e007      	b.n	80063be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	781a      	ldrb	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	3301      	adds	r3, #1
 80063bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	3b01      	subs	r3, #1
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1c8      	bne.n	800636e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	9300      	str	r3, [sp, #0]
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	2200      	movs	r2, #0
 80063e4:	2140      	movs	r1, #64	@ 0x40
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 ffec 	bl	80073c4 <UART_WaitOnFlagUntilTimeout>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d005      	beq.n	80063fe <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2220      	movs	r2, #32
 80063f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80063fa:	2303      	movs	r3, #3
 80063fc:	e006      	b.n	800640c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2220      	movs	r2, #32
 8006402:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006406:	2300      	movs	r3, #0
 8006408:	e000      	b.n	800640c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800640a:	2302      	movs	r3, #2
  }
}
 800640c:	4618      	mov	r0, r3
 800640e:	3720      	adds	r7, #32
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}

08006414 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b08a      	sub	sp, #40	@ 0x28
 8006418:	af00      	add	r7, sp, #0
 800641a:	60f8      	str	r0, [r7, #12]
 800641c:	60b9      	str	r1, [r7, #8]
 800641e:	4613      	mov	r3, r2
 8006420:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006428:	2b20      	cmp	r3, #32
 800642a:	d137      	bne.n	800649c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <HAL_UART_Receive_IT+0x24>
 8006432:	88fb      	ldrh	r3, [r7, #6]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d101      	bne.n	800643c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e030      	b.n	800649e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a18      	ldr	r2, [pc, #96]	@ (80064a8 <HAL_UART_Receive_IT+0x94>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d01f      	beq.n	800648c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d018      	beq.n	800648c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	e853 3f00 	ldrex	r3, [r3]
 8006466:	613b      	str	r3, [r7, #16]
   return(result);
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800646e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	461a      	mov	r2, r3
 8006476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006478:	623b      	str	r3, [r7, #32]
 800647a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800647c:	69f9      	ldr	r1, [r7, #28]
 800647e:	6a3a      	ldr	r2, [r7, #32]
 8006480:	e841 2300 	strex	r3, r2, [r1]
 8006484:	61bb      	str	r3, [r7, #24]
   return(result);
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d1e6      	bne.n	800645a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800648c:	88fb      	ldrh	r3, [r7, #6]
 800648e:	461a      	mov	r2, r3
 8006490:	68b9      	ldr	r1, [r7, #8]
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f001 f804 	bl	80074a0 <UART_Start_Receive_IT>
 8006498:	4603      	mov	r3, r0
 800649a:	e000      	b.n	800649e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800649c:	2302      	movs	r3, #2
  }
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3728      	adds	r7, #40	@ 0x28
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}
 80064a6:	bf00      	nop
 80064a8:	40008000 	.word	0x40008000

080064ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b0ba      	sub	sp, #232	@ 0xe8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	689b      	ldr	r3, [r3, #8]
 80064ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80064d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80064d6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80064da:	4013      	ands	r3, r2
 80064dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80064e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d11b      	bne.n	8006520 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80064e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ec:	f003 0320 	and.w	r3, r3, #32
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d015      	beq.n	8006520 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80064f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064f8:	f003 0320 	and.w	r3, r3, #32
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d105      	bne.n	800650c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006504:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d009      	beq.n	8006520 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 82e3 	beq.w	8006adc <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	4798      	blx	r3
      }
      return;
 800651e:	e2dd      	b.n	8006adc <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006520:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006524:	2b00      	cmp	r3, #0
 8006526:	f000 8123 	beq.w	8006770 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800652a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800652e:	4b8d      	ldr	r3, [pc, #564]	@ (8006764 <HAL_UART_IRQHandler+0x2b8>)
 8006530:	4013      	ands	r3, r2
 8006532:	2b00      	cmp	r3, #0
 8006534:	d106      	bne.n	8006544 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006536:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800653a:	4b8b      	ldr	r3, [pc, #556]	@ (8006768 <HAL_UART_IRQHandler+0x2bc>)
 800653c:	4013      	ands	r3, r2
 800653e:	2b00      	cmp	r3, #0
 8006540:	f000 8116 	beq.w	8006770 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	2b00      	cmp	r3, #0
 800654e:	d011      	beq.n	8006574 <HAL_UART_IRQHandler+0xc8>
 8006550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00b      	beq.n	8006574 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2201      	movs	r2, #1
 8006562:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800656a:	f043 0201 	orr.w	r2, r3, #1
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006578:	f003 0302 	and.w	r3, r3, #2
 800657c:	2b00      	cmp	r3, #0
 800657e:	d011      	beq.n	80065a4 <HAL_UART_IRQHandler+0xf8>
 8006580:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006584:	f003 0301 	and.w	r3, r3, #1
 8006588:	2b00      	cmp	r3, #0
 800658a:	d00b      	beq.n	80065a4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2202      	movs	r2, #2
 8006592:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800659a:	f043 0204 	orr.w	r2, r3, #4
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065a8:	f003 0304 	and.w	r3, r3, #4
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d011      	beq.n	80065d4 <HAL_UART_IRQHandler+0x128>
 80065b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065b4:	f003 0301 	and.w	r3, r3, #1
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d00b      	beq.n	80065d4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	2204      	movs	r2, #4
 80065c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ca:	f043 0202 	orr.w	r2, r3, #2
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80065d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065d8:	f003 0308 	and.w	r3, r3, #8
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d017      	beq.n	8006610 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80065e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065e4:	f003 0320 	and.w	r3, r3, #32
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d105      	bne.n	80065f8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80065ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80065f0:	4b5c      	ldr	r3, [pc, #368]	@ (8006764 <HAL_UART_IRQHandler+0x2b8>)
 80065f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00b      	beq.n	8006610 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	2208      	movs	r2, #8
 80065fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006606:	f043 0208 	orr.w	r2, r3, #8
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006610:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006614:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006618:	2b00      	cmp	r3, #0
 800661a:	d012      	beq.n	8006642 <HAL_UART_IRQHandler+0x196>
 800661c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006620:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00c      	beq.n	8006642 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006630:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006638:	f043 0220 	orr.w	r2, r3, #32
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 8249 	beq.w	8006ae0 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800664e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006652:	f003 0320 	and.w	r3, r3, #32
 8006656:	2b00      	cmp	r3, #0
 8006658:	d013      	beq.n	8006682 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800665a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800665e:	f003 0320 	and.w	r3, r3, #32
 8006662:	2b00      	cmp	r3, #0
 8006664:	d105      	bne.n	8006672 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006666:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800666a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d007      	beq.n	8006682 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006676:	2b00      	cmp	r3, #0
 8006678:	d003      	beq.n	8006682 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006688:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006696:	2b40      	cmp	r3, #64	@ 0x40
 8006698:	d005      	beq.n	80066a6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800669a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800669e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d054      	beq.n	8006750 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f001 f81c 	bl	80076e4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066b6:	2b40      	cmp	r3, #64	@ 0x40
 80066b8:	d146      	bne.n	8006748 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	3308      	adds	r3, #8
 80066c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80066c8:	e853 3f00 	ldrex	r3, [r3]
 80066cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80066d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	3308      	adds	r3, #8
 80066e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066f6:	e841 2300 	strex	r3, r2, [r1]
 80066fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1d9      	bne.n	80066ba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800670c:	2b00      	cmp	r3, #0
 800670e:	d017      	beq.n	8006740 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006716:	4a15      	ldr	r2, [pc, #84]	@ (800676c <HAL_UART_IRQHandler+0x2c0>)
 8006718:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006720:	4618      	mov	r0, r3
 8006722:	f7fc fd9c 	bl	800325e <HAL_DMA_Abort_IT>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d019      	beq.n	8006760 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800673a:	4610      	mov	r0, r2
 800673c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800673e:	e00f      	b.n	8006760 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f000 f9e1 	bl	8006b08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006746:	e00b      	b.n	8006760 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 f9dd 	bl	8006b08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800674e:	e007      	b.n	8006760 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 f9d9 	bl	8006b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800675e:	e1bf      	b.n	8006ae0 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006760:	bf00      	nop
    return;
 8006762:	e1bd      	b.n	8006ae0 <HAL_UART_IRQHandler+0x634>
 8006764:	10000001 	.word	0x10000001
 8006768:	04000120 	.word	0x04000120
 800676c:	080077b1 	.word	0x080077b1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006774:	2b01      	cmp	r3, #1
 8006776:	f040 8153 	bne.w	8006a20 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800677a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800677e:	f003 0310 	and.w	r3, r3, #16
 8006782:	2b00      	cmp	r3, #0
 8006784:	f000 814c 	beq.w	8006a20 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800678c:	f003 0310 	and.w	r3, r3, #16
 8006790:	2b00      	cmp	r3, #0
 8006792:	f000 8145 	beq.w	8006a20 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2210      	movs	r2, #16
 800679c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067a8:	2b40      	cmp	r3, #64	@ 0x40
 80067aa:	f040 80bb 	bne.w	8006924 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80067bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f000 818f 	beq.w	8006ae4 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067d0:	429a      	cmp	r2, r3
 80067d2:	f080 8187 	bcs.w	8006ae4 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80067dc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 0320 	and.w	r3, r3, #32
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	f040 8087 	bne.w	8006902 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006800:	e853 3f00 	ldrex	r3, [r3]
 8006804:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006808:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800680c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006810:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	461a      	mov	r2, r3
 800681a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800681e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006822:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006826:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800682a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800682e:	e841 2300 	strex	r3, r2, [r1]
 8006832:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006836:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1da      	bne.n	80067f4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	3308      	adds	r3, #8
 8006844:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006846:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006848:	e853 3f00 	ldrex	r3, [r3]
 800684c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800684e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006850:	f023 0301 	bic.w	r3, r3, #1
 8006854:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	3308      	adds	r3, #8
 800685e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006862:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006866:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006868:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800686a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800686e:	e841 2300 	strex	r3, r2, [r1]
 8006872:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006874:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1e1      	bne.n	800683e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	3308      	adds	r3, #8
 8006880:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006882:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006884:	e853 3f00 	ldrex	r3, [r3]
 8006888:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800688a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800688c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006890:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	3308      	adds	r3, #8
 800689a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800689e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80068a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80068a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80068a6:	e841 2300 	strex	r3, r2, [r1]
 80068aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80068ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1e3      	bne.n	800687a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2220      	movs	r2, #32
 80068b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068c8:	e853 3f00 	ldrex	r3, [r3]
 80068cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80068ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068d0:	f023 0310 	bic.w	r3, r3, #16
 80068d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	461a      	mov	r2, r3
 80068de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80068e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068e4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068ea:	e841 2300 	strex	r3, r2, [r1]
 80068ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d1e4      	bne.n	80068c0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7fc fc55 	bl	80031ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2202      	movs	r2, #2
 8006906:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006914:	b29b      	uxth	r3, r3
 8006916:	1ad3      	subs	r3, r2, r3
 8006918:	b29b      	uxth	r3, r3
 800691a:	4619      	mov	r1, r3
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 f8fd 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006922:	e0df      	b.n	8006ae4 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006930:	b29b      	uxth	r3, r3
 8006932:	1ad3      	subs	r3, r2, r3
 8006934:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800693e:	b29b      	uxth	r3, r3
 8006940:	2b00      	cmp	r3, #0
 8006942:	f000 80d1 	beq.w	8006ae8 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8006946:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800694a:	2b00      	cmp	r3, #0
 800694c:	f000 80cc 	beq.w	8006ae8 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006958:	e853 3f00 	ldrex	r3, [r3]
 800695c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800695e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006960:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006964:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	461a      	mov	r2, r3
 800696e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006972:	647b      	str	r3, [r7, #68]	@ 0x44
 8006974:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006976:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006978:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800697a:	e841 2300 	strex	r3, r2, [r1]
 800697e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1e4      	bne.n	8006950 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3308      	adds	r3, #8
 800698c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006990:	e853 3f00 	ldrex	r3, [r3]
 8006994:	623b      	str	r3, [r7, #32]
   return(result);
 8006996:	6a3b      	ldr	r3, [r7, #32]
 8006998:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800699c:	f023 0301 	bic.w	r3, r3, #1
 80069a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	3308      	adds	r3, #8
 80069aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80069ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80069b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80069b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069b6:	e841 2300 	strex	r3, r2, [r1]
 80069ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80069bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d1e1      	bne.n	8006986 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2220      	movs	r2, #32
 80069c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2200      	movs	r2, #0
 80069d4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	e853 3f00 	ldrex	r3, [r3]
 80069e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 0310 	bic.w	r3, r3, #16
 80069ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	461a      	mov	r2, r3
 80069f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80069f8:	61fb      	str	r3, [r7, #28]
 80069fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069fc:	69b9      	ldr	r1, [r7, #24]
 80069fe:	69fa      	ldr	r2, [r7, #28]
 8006a00:	e841 2300 	strex	r3, r2, [r1]
 8006a04:	617b      	str	r3, [r7, #20]
   return(result);
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d1e4      	bne.n	80069d6 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2202      	movs	r2, #2
 8006a10:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006a12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a16:	4619      	mov	r1, r3
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 f87f 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006a1e:	e063      	b.n	8006ae8 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00e      	beq.n	8006a4a <HAL_UART_IRQHandler+0x59e>
 8006a2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d008      	beq.n	8006a4a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006a40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f001 fc12 	bl	800826c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006a48:	e051      	b.n	8006aee <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d014      	beq.n	8006a80 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d105      	bne.n	8006a6e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006a62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d008      	beq.n	8006a80 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d03a      	beq.n	8006aec <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	4798      	blx	r3
    }
    return;
 8006a7e:	e035      	b.n	8006aec <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006a80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d009      	beq.n	8006aa0 <HAL_UART_IRQHandler+0x5f4>
 8006a8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d003      	beq.n	8006aa0 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fe9f 	bl	80077dc <UART_EndTransmit_IT>
    return;
 8006a9e:	e026      	b.n	8006aee <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006aa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006aa4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d009      	beq.n	8006ac0 <HAL_UART_IRQHandler+0x614>
 8006aac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ab0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d003      	beq.n	8006ac0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f001 fbeb 	bl	8008294 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006abe:	e016      	b.n	8006aee <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006ac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ac4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d010      	beq.n	8006aee <HAL_UART_IRQHandler+0x642>
 8006acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	da0c      	bge.n	8006aee <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	f001 fbd3 	bl	8008280 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ada:	e008      	b.n	8006aee <HAL_UART_IRQHandler+0x642>
      return;
 8006adc:	bf00      	nop
 8006ade:	e006      	b.n	8006aee <HAL_UART_IRQHandler+0x642>
    return;
 8006ae0:	bf00      	nop
 8006ae2:	e004      	b.n	8006aee <HAL_UART_IRQHandler+0x642>
      return;
 8006ae4:	bf00      	nop
 8006ae6:	e002      	b.n	8006aee <HAL_UART_IRQHandler+0x642>
      return;
 8006ae8:	bf00      	nop
 8006aea:	e000      	b.n	8006aee <HAL_UART_IRQHandler+0x642>
    return;
 8006aec:	bf00      	nop
  }
}
 8006aee:	37e8      	adds	r7, #232	@ 0xe8
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}

08006af4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b10:	bf00      	nop
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b28:	bf00      	nop
 8006b2a:	370c      	adds	r7, #12
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b38:	b08c      	sub	sp, #48	@ 0x30
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	689a      	ldr	r2, [r3, #8]
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	431a      	orrs	r2, r3
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	69db      	ldr	r3, [r3, #28]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	4baa      	ldr	r3, [pc, #680]	@ (8006e0c <UART_SetConfig+0x2d8>)
 8006b64:	4013      	ands	r3, r2
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	6812      	ldr	r2, [r2, #0]
 8006b6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b6c:	430b      	orrs	r3, r1
 8006b6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	68da      	ldr	r2, [r3, #12]
 8006b7e:	697b      	ldr	r3, [r7, #20]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	699b      	ldr	r3, [r3, #24]
 8006b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a9f      	ldr	r2, [pc, #636]	@ (8006e10 <UART_SetConfig+0x2dc>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d004      	beq.n	8006ba0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	689b      	ldr	r3, [r3, #8]
 8006ba6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006baa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	6812      	ldr	r2, [r2, #0]
 8006bb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bb4:	430b      	orrs	r3, r1
 8006bb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bbe:	f023 010f 	bic.w	r1, r3, #15
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	430a      	orrs	r2, r1
 8006bcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a90      	ldr	r2, [pc, #576]	@ (8006e14 <UART_SetConfig+0x2e0>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d125      	bne.n	8006c24 <UART_SetConfig+0xf0>
 8006bd8:	4b8f      	ldr	r3, [pc, #572]	@ (8006e18 <UART_SetConfig+0x2e4>)
 8006bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bde:	f003 0303 	and.w	r3, r3, #3
 8006be2:	2b03      	cmp	r3, #3
 8006be4:	d81a      	bhi.n	8006c1c <UART_SetConfig+0xe8>
 8006be6:	a201      	add	r2, pc, #4	@ (adr r2, 8006bec <UART_SetConfig+0xb8>)
 8006be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bec:	08006bfd 	.word	0x08006bfd
 8006bf0:	08006c0d 	.word	0x08006c0d
 8006bf4:	08006c05 	.word	0x08006c05
 8006bf8:	08006c15 	.word	0x08006c15
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c02:	e116      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c04:	2302      	movs	r3, #2
 8006c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c0a:	e112      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c0c:	2304      	movs	r3, #4
 8006c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c12:	e10e      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c14:	2308      	movs	r3, #8
 8006c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c1a:	e10a      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c1c:	2310      	movs	r3, #16
 8006c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c22:	e106      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a7c      	ldr	r2, [pc, #496]	@ (8006e1c <UART_SetConfig+0x2e8>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d138      	bne.n	8006ca0 <UART_SetConfig+0x16c>
 8006c2e:	4b7a      	ldr	r3, [pc, #488]	@ (8006e18 <UART_SetConfig+0x2e4>)
 8006c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c34:	f003 030c 	and.w	r3, r3, #12
 8006c38:	2b0c      	cmp	r3, #12
 8006c3a:	d82d      	bhi.n	8006c98 <UART_SetConfig+0x164>
 8006c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8006c44 <UART_SetConfig+0x110>)
 8006c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c42:	bf00      	nop
 8006c44:	08006c79 	.word	0x08006c79
 8006c48:	08006c99 	.word	0x08006c99
 8006c4c:	08006c99 	.word	0x08006c99
 8006c50:	08006c99 	.word	0x08006c99
 8006c54:	08006c89 	.word	0x08006c89
 8006c58:	08006c99 	.word	0x08006c99
 8006c5c:	08006c99 	.word	0x08006c99
 8006c60:	08006c99 	.word	0x08006c99
 8006c64:	08006c81 	.word	0x08006c81
 8006c68:	08006c99 	.word	0x08006c99
 8006c6c:	08006c99 	.word	0x08006c99
 8006c70:	08006c99 	.word	0x08006c99
 8006c74:	08006c91 	.word	0x08006c91
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c7e:	e0d8      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c80:	2302      	movs	r3, #2
 8006c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c86:	e0d4      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c88:	2304      	movs	r3, #4
 8006c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c8e:	e0d0      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c90:	2308      	movs	r3, #8
 8006c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c96:	e0cc      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006c98:	2310      	movs	r3, #16
 8006c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c9e:	e0c8      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a5e      	ldr	r2, [pc, #376]	@ (8006e20 <UART_SetConfig+0x2ec>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d125      	bne.n	8006cf6 <UART_SetConfig+0x1c2>
 8006caa:	4b5b      	ldr	r3, [pc, #364]	@ (8006e18 <UART_SetConfig+0x2e4>)
 8006cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006cb4:	2b30      	cmp	r3, #48	@ 0x30
 8006cb6:	d016      	beq.n	8006ce6 <UART_SetConfig+0x1b2>
 8006cb8:	2b30      	cmp	r3, #48	@ 0x30
 8006cba:	d818      	bhi.n	8006cee <UART_SetConfig+0x1ba>
 8006cbc:	2b20      	cmp	r3, #32
 8006cbe:	d00a      	beq.n	8006cd6 <UART_SetConfig+0x1a2>
 8006cc0:	2b20      	cmp	r3, #32
 8006cc2:	d814      	bhi.n	8006cee <UART_SetConfig+0x1ba>
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d002      	beq.n	8006cce <UART_SetConfig+0x19a>
 8006cc8:	2b10      	cmp	r3, #16
 8006cca:	d008      	beq.n	8006cde <UART_SetConfig+0x1aa>
 8006ccc:	e00f      	b.n	8006cee <UART_SetConfig+0x1ba>
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cd4:	e0ad      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006cd6:	2302      	movs	r3, #2
 8006cd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cdc:	e0a9      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006cde:	2304      	movs	r3, #4
 8006ce0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ce4:	e0a5      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006ce6:	2308      	movs	r3, #8
 8006ce8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cec:	e0a1      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006cee:	2310      	movs	r3, #16
 8006cf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cf4:	e09d      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006cf6:	697b      	ldr	r3, [r7, #20]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a4a      	ldr	r2, [pc, #296]	@ (8006e24 <UART_SetConfig+0x2f0>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d125      	bne.n	8006d4c <UART_SetConfig+0x218>
 8006d00:	4b45      	ldr	r3, [pc, #276]	@ (8006e18 <UART_SetConfig+0x2e4>)
 8006d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d06:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006d0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d0c:	d016      	beq.n	8006d3c <UART_SetConfig+0x208>
 8006d0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d10:	d818      	bhi.n	8006d44 <UART_SetConfig+0x210>
 8006d12:	2b80      	cmp	r3, #128	@ 0x80
 8006d14:	d00a      	beq.n	8006d2c <UART_SetConfig+0x1f8>
 8006d16:	2b80      	cmp	r3, #128	@ 0x80
 8006d18:	d814      	bhi.n	8006d44 <UART_SetConfig+0x210>
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d002      	beq.n	8006d24 <UART_SetConfig+0x1f0>
 8006d1e:	2b40      	cmp	r3, #64	@ 0x40
 8006d20:	d008      	beq.n	8006d34 <UART_SetConfig+0x200>
 8006d22:	e00f      	b.n	8006d44 <UART_SetConfig+0x210>
 8006d24:	2300      	movs	r3, #0
 8006d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d2a:	e082      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006d2c:	2302      	movs	r3, #2
 8006d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d32:	e07e      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006d34:	2304      	movs	r3, #4
 8006d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d3a:	e07a      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006d3c:	2308      	movs	r3, #8
 8006d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d42:	e076      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006d44:	2310      	movs	r3, #16
 8006d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d4a:	e072      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a35      	ldr	r2, [pc, #212]	@ (8006e28 <UART_SetConfig+0x2f4>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d12a      	bne.n	8006dac <UART_SetConfig+0x278>
 8006d56:	4b30      	ldr	r3, [pc, #192]	@ (8006e18 <UART_SetConfig+0x2e4>)
 8006d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d64:	d01a      	beq.n	8006d9c <UART_SetConfig+0x268>
 8006d66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d6a:	d81b      	bhi.n	8006da4 <UART_SetConfig+0x270>
 8006d6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d70:	d00c      	beq.n	8006d8c <UART_SetConfig+0x258>
 8006d72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d76:	d815      	bhi.n	8006da4 <UART_SetConfig+0x270>
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d003      	beq.n	8006d84 <UART_SetConfig+0x250>
 8006d7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d80:	d008      	beq.n	8006d94 <UART_SetConfig+0x260>
 8006d82:	e00f      	b.n	8006da4 <UART_SetConfig+0x270>
 8006d84:	2300      	movs	r3, #0
 8006d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d8a:	e052      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006d8c:	2302      	movs	r3, #2
 8006d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d92:	e04e      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006d94:	2304      	movs	r3, #4
 8006d96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d9a:	e04a      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006d9c:	2308      	movs	r3, #8
 8006d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006da2:	e046      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006da4:	2310      	movs	r3, #16
 8006da6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006daa:	e042      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006dac:	697b      	ldr	r3, [r7, #20]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a17      	ldr	r2, [pc, #92]	@ (8006e10 <UART_SetConfig+0x2dc>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d13a      	bne.n	8006e2c <UART_SetConfig+0x2f8>
 8006db6:	4b18      	ldr	r3, [pc, #96]	@ (8006e18 <UART_SetConfig+0x2e4>)
 8006db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006dbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006dc0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dc4:	d01a      	beq.n	8006dfc <UART_SetConfig+0x2c8>
 8006dc6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dca:	d81b      	bhi.n	8006e04 <UART_SetConfig+0x2d0>
 8006dcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dd0:	d00c      	beq.n	8006dec <UART_SetConfig+0x2b8>
 8006dd2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006dd6:	d815      	bhi.n	8006e04 <UART_SetConfig+0x2d0>
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d003      	beq.n	8006de4 <UART_SetConfig+0x2b0>
 8006ddc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006de0:	d008      	beq.n	8006df4 <UART_SetConfig+0x2c0>
 8006de2:	e00f      	b.n	8006e04 <UART_SetConfig+0x2d0>
 8006de4:	2300      	movs	r3, #0
 8006de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dea:	e022      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006dec:	2302      	movs	r3, #2
 8006dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006df2:	e01e      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006df4:	2304      	movs	r3, #4
 8006df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dfa:	e01a      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006dfc:	2308      	movs	r3, #8
 8006dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e02:	e016      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006e04:	2310      	movs	r3, #16
 8006e06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e0a:	e012      	b.n	8006e32 <UART_SetConfig+0x2fe>
 8006e0c:	cfff69f3 	.word	0xcfff69f3
 8006e10:	40008000 	.word	0x40008000
 8006e14:	40013800 	.word	0x40013800
 8006e18:	40021000 	.word	0x40021000
 8006e1c:	40004400 	.word	0x40004400
 8006e20:	40004800 	.word	0x40004800
 8006e24:	40004c00 	.word	0x40004c00
 8006e28:	40005000 	.word	0x40005000
 8006e2c:	2310      	movs	r3, #16
 8006e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4aae      	ldr	r2, [pc, #696]	@ (80070f0 <UART_SetConfig+0x5bc>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	f040 8097 	bne.w	8006f6c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006e3e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e42:	2b08      	cmp	r3, #8
 8006e44:	d823      	bhi.n	8006e8e <UART_SetConfig+0x35a>
 8006e46:	a201      	add	r2, pc, #4	@ (adr r2, 8006e4c <UART_SetConfig+0x318>)
 8006e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e4c:	08006e71 	.word	0x08006e71
 8006e50:	08006e8f 	.word	0x08006e8f
 8006e54:	08006e79 	.word	0x08006e79
 8006e58:	08006e8f 	.word	0x08006e8f
 8006e5c:	08006e7f 	.word	0x08006e7f
 8006e60:	08006e8f 	.word	0x08006e8f
 8006e64:	08006e8f 	.word	0x08006e8f
 8006e68:	08006e8f 	.word	0x08006e8f
 8006e6c:	08006e87 	.word	0x08006e87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e70:	f7fd f966 	bl	8004140 <HAL_RCC_GetPCLK1Freq>
 8006e74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e76:	e010      	b.n	8006e9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e78:	4b9e      	ldr	r3, [pc, #632]	@ (80070f4 <UART_SetConfig+0x5c0>)
 8006e7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e7c:	e00d      	b.n	8006e9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e7e:	f7fd f8f1 	bl	8004064 <HAL_RCC_GetSysClockFreq>
 8006e82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e84:	e009      	b.n	8006e9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e8c:	e005      	b.n	8006e9a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006e98:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	f000 8130 	beq.w	8007102 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea6:	4a94      	ldr	r2, [pc, #592]	@ (80070f8 <UART_SetConfig+0x5c4>)
 8006ea8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006eac:	461a      	mov	r2, r3
 8006eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eb4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	685a      	ldr	r2, [r3, #4]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	005b      	lsls	r3, r3, #1
 8006ebe:	4413      	add	r3, r2
 8006ec0:	69ba      	ldr	r2, [r7, #24]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d305      	bcc.n	8006ed2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006ec6:	697b      	ldr	r3, [r7, #20]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ecc:	69ba      	ldr	r2, [r7, #24]
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d903      	bls.n	8006eda <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006ed2:	2301      	movs	r3, #1
 8006ed4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006ed8:	e113      	b.n	8007102 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006edc:	2200      	movs	r2, #0
 8006ede:	60bb      	str	r3, [r7, #8]
 8006ee0:	60fa      	str	r2, [r7, #12]
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ee6:	4a84      	ldr	r2, [pc, #528]	@ (80070f8 <UART_SetConfig+0x5c4>)
 8006ee8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006eec:	b29b      	uxth	r3, r3
 8006eee:	2200      	movs	r2, #0
 8006ef0:	603b      	str	r3, [r7, #0]
 8006ef2:	607a      	str	r2, [r7, #4]
 8006ef4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ef8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006efc:	f7f9 feec 	bl	8000cd8 <__aeabi_uldivmod>
 8006f00:	4602      	mov	r2, r0
 8006f02:	460b      	mov	r3, r1
 8006f04:	4610      	mov	r0, r2
 8006f06:	4619      	mov	r1, r3
 8006f08:	f04f 0200 	mov.w	r2, #0
 8006f0c:	f04f 0300 	mov.w	r3, #0
 8006f10:	020b      	lsls	r3, r1, #8
 8006f12:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f16:	0202      	lsls	r2, r0, #8
 8006f18:	6979      	ldr	r1, [r7, #20]
 8006f1a:	6849      	ldr	r1, [r1, #4]
 8006f1c:	0849      	lsrs	r1, r1, #1
 8006f1e:	2000      	movs	r0, #0
 8006f20:	460c      	mov	r4, r1
 8006f22:	4605      	mov	r5, r0
 8006f24:	eb12 0804 	adds.w	r8, r2, r4
 8006f28:	eb43 0905 	adc.w	r9, r3, r5
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	469a      	mov	sl, r3
 8006f34:	4693      	mov	fp, r2
 8006f36:	4652      	mov	r2, sl
 8006f38:	465b      	mov	r3, fp
 8006f3a:	4640      	mov	r0, r8
 8006f3c:	4649      	mov	r1, r9
 8006f3e:	f7f9 fecb 	bl	8000cd8 <__aeabi_uldivmod>
 8006f42:	4602      	mov	r2, r0
 8006f44:	460b      	mov	r3, r1
 8006f46:	4613      	mov	r3, r2
 8006f48:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f4a:	6a3b      	ldr	r3, [r7, #32]
 8006f4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f50:	d308      	bcc.n	8006f64 <UART_SetConfig+0x430>
 8006f52:	6a3b      	ldr	r3, [r7, #32]
 8006f54:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f58:	d204      	bcs.n	8006f64 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6a3a      	ldr	r2, [r7, #32]
 8006f60:	60da      	str	r2, [r3, #12]
 8006f62:	e0ce      	b.n	8007102 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006f6a:	e0ca      	b.n	8007102 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	69db      	ldr	r3, [r3, #28]
 8006f70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f74:	d166      	bne.n	8007044 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006f76:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006f7a:	2b08      	cmp	r3, #8
 8006f7c:	d827      	bhi.n	8006fce <UART_SetConfig+0x49a>
 8006f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f84 <UART_SetConfig+0x450>)
 8006f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f84:	08006fa9 	.word	0x08006fa9
 8006f88:	08006fb1 	.word	0x08006fb1
 8006f8c:	08006fb9 	.word	0x08006fb9
 8006f90:	08006fcf 	.word	0x08006fcf
 8006f94:	08006fbf 	.word	0x08006fbf
 8006f98:	08006fcf 	.word	0x08006fcf
 8006f9c:	08006fcf 	.word	0x08006fcf
 8006fa0:	08006fcf 	.word	0x08006fcf
 8006fa4:	08006fc7 	.word	0x08006fc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fa8:	f7fd f8ca 	bl	8004140 <HAL_RCC_GetPCLK1Freq>
 8006fac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fae:	e014      	b.n	8006fda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fb0:	f7fd f8dc 	bl	800416c <HAL_RCC_GetPCLK2Freq>
 8006fb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fb6:	e010      	b.n	8006fda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fb8:	4b4e      	ldr	r3, [pc, #312]	@ (80070f4 <UART_SetConfig+0x5c0>)
 8006fba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fbc:	e00d      	b.n	8006fda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fbe:	f7fd f851 	bl	8004064 <HAL_RCC_GetSysClockFreq>
 8006fc2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fc4:	e009      	b.n	8006fda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fc6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fcc:	e005      	b.n	8006fda <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006fd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	f000 8090 	beq.w	8007102 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe6:	4a44      	ldr	r2, [pc, #272]	@ (80070f8 <UART_SetConfig+0x5c4>)
 8006fe8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fec:	461a      	mov	r2, r3
 8006fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ff4:	005a      	lsls	r2, r3, #1
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	085b      	lsrs	r3, r3, #1
 8006ffc:	441a      	add	r2, r3
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	fbb2 f3f3 	udiv	r3, r2, r3
 8007006:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007008:	6a3b      	ldr	r3, [r7, #32]
 800700a:	2b0f      	cmp	r3, #15
 800700c:	d916      	bls.n	800703c <UART_SetConfig+0x508>
 800700e:	6a3b      	ldr	r3, [r7, #32]
 8007010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007014:	d212      	bcs.n	800703c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007016:	6a3b      	ldr	r3, [r7, #32]
 8007018:	b29b      	uxth	r3, r3
 800701a:	f023 030f 	bic.w	r3, r3, #15
 800701e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007020:	6a3b      	ldr	r3, [r7, #32]
 8007022:	085b      	lsrs	r3, r3, #1
 8007024:	b29b      	uxth	r3, r3
 8007026:	f003 0307 	and.w	r3, r3, #7
 800702a:	b29a      	uxth	r2, r3
 800702c:	8bfb      	ldrh	r3, [r7, #30]
 800702e:	4313      	orrs	r3, r2
 8007030:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	8bfa      	ldrh	r2, [r7, #30]
 8007038:	60da      	str	r2, [r3, #12]
 800703a:	e062      	b.n	8007102 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007042:	e05e      	b.n	8007102 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007044:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007048:	2b08      	cmp	r3, #8
 800704a:	d828      	bhi.n	800709e <UART_SetConfig+0x56a>
 800704c:	a201      	add	r2, pc, #4	@ (adr r2, 8007054 <UART_SetConfig+0x520>)
 800704e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007052:	bf00      	nop
 8007054:	08007079 	.word	0x08007079
 8007058:	08007081 	.word	0x08007081
 800705c:	08007089 	.word	0x08007089
 8007060:	0800709f 	.word	0x0800709f
 8007064:	0800708f 	.word	0x0800708f
 8007068:	0800709f 	.word	0x0800709f
 800706c:	0800709f 	.word	0x0800709f
 8007070:	0800709f 	.word	0x0800709f
 8007074:	08007097 	.word	0x08007097
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007078:	f7fd f862 	bl	8004140 <HAL_RCC_GetPCLK1Freq>
 800707c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800707e:	e014      	b.n	80070aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007080:	f7fd f874 	bl	800416c <HAL_RCC_GetPCLK2Freq>
 8007084:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007086:	e010      	b.n	80070aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007088:	4b1a      	ldr	r3, [pc, #104]	@ (80070f4 <UART_SetConfig+0x5c0>)
 800708a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800708c:	e00d      	b.n	80070aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800708e:	f7fc ffe9 	bl	8004064 <HAL_RCC_GetSysClockFreq>
 8007092:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007094:	e009      	b.n	80070aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007096:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800709a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800709c:	e005      	b.n	80070aa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800709e:	2300      	movs	r3, #0
 80070a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80070a8:	bf00      	nop
    }

    if (pclk != 0U)
 80070aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d028      	beq.n	8007102 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070b0:	697b      	ldr	r3, [r7, #20]
 80070b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070b4:	4a10      	ldr	r2, [pc, #64]	@ (80070f8 <UART_SetConfig+0x5c4>)
 80070b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070ba:	461a      	mov	r2, r3
 80070bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070be:	fbb3 f2f2 	udiv	r2, r3, r2
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	085b      	lsrs	r3, r3, #1
 80070c8:	441a      	add	r2, r3
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80070d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070d4:	6a3b      	ldr	r3, [r7, #32]
 80070d6:	2b0f      	cmp	r3, #15
 80070d8:	d910      	bls.n	80070fc <UART_SetConfig+0x5c8>
 80070da:	6a3b      	ldr	r3, [r7, #32]
 80070dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070e0:	d20c      	bcs.n	80070fc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070e2:	6a3b      	ldr	r3, [r7, #32]
 80070e4:	b29a      	uxth	r2, r3
 80070e6:	697b      	ldr	r3, [r7, #20]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	60da      	str	r2, [r3, #12]
 80070ec:	e009      	b.n	8007102 <UART_SetConfig+0x5ce>
 80070ee:	bf00      	nop
 80070f0:	40008000 	.word	0x40008000
 80070f4:	00f42400 	.word	0x00f42400
 80070f8:	0800d03c 	.word	0x0800d03c
      }
      else
      {
        ret = HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	2201      	movs	r2, #1
 8007106:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	2201      	movs	r2, #1
 800710e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	2200      	movs	r2, #0
 8007116:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	2200      	movs	r2, #0
 800711c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800711e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007122:	4618      	mov	r0, r3
 8007124:	3730      	adds	r7, #48	@ 0x30
 8007126:	46bd      	mov	sp, r7
 8007128:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800712c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800712c:	b480      	push	{r7}
 800712e:	b083      	sub	sp, #12
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007138:	f003 0308 	and.w	r3, r3, #8
 800713c:	2b00      	cmp	r3, #0
 800713e:	d00a      	beq.n	8007156 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	430a      	orrs	r2, r1
 8007154:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800715a:	f003 0301 	and.w	r3, r3, #1
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00a      	beq.n	8007178 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	430a      	orrs	r2, r1
 8007176:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800717c:	f003 0302 	and.w	r3, r3, #2
 8007180:	2b00      	cmp	r3, #0
 8007182:	d00a      	beq.n	800719a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	685b      	ldr	r3, [r3, #4]
 800718a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	430a      	orrs	r2, r1
 8007198:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719e:	f003 0304 	and.w	r3, r3, #4
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d00a      	beq.n	80071bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	430a      	orrs	r2, r1
 80071ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c0:	f003 0310 	and.w	r3, r3, #16
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d00a      	beq.n	80071de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	430a      	orrs	r2, r1
 80071dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e2:	f003 0320 	and.w	r3, r3, #32
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00a      	beq.n	8007200 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	430a      	orrs	r2, r1
 80071fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007204:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007208:	2b00      	cmp	r3, #0
 800720a:	d01a      	beq.n	8007242 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	430a      	orrs	r2, r1
 8007220:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007226:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800722a:	d10a      	bne.n	8007242 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	430a      	orrs	r2, r1
 8007240:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800724a:	2b00      	cmp	r3, #0
 800724c:	d00a      	beq.n	8007264 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	430a      	orrs	r2, r1
 8007262:	605a      	str	r2, [r3, #4]
  }
}
 8007264:	bf00      	nop
 8007266:	370c      	adds	r7, #12
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr

08007270 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b098      	sub	sp, #96	@ 0x60
 8007274:	af02      	add	r7, sp, #8
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007280:	f7fb fea8 	bl	8002fd4 <HAL_GetTick>
 8007284:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 0308 	and.w	r3, r3, #8
 8007290:	2b08      	cmp	r3, #8
 8007292:	d12f      	bne.n	80072f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007294:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800729c:	2200      	movs	r2, #0
 800729e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 f88e 	bl	80073c4 <UART_WaitOnFlagUntilTimeout>
 80072a8:	4603      	mov	r3, r0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d022      	beq.n	80072f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072b6:	e853 3f00 	ldrex	r3, [r3]
 80072ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	461a      	mov	r2, r3
 80072ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80072ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072d4:	e841 2300 	strex	r3, r2, [r1]
 80072d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1e6      	bne.n	80072ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2220      	movs	r2, #32
 80072e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072f0:	2303      	movs	r3, #3
 80072f2:	e063      	b.n	80073bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0304 	and.w	r3, r3, #4
 80072fe:	2b04      	cmp	r3, #4
 8007300:	d149      	bne.n	8007396 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007302:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007306:	9300      	str	r3, [sp, #0]
 8007308:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800730a:	2200      	movs	r2, #0
 800730c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 f857 	bl	80073c4 <UART_WaitOnFlagUntilTimeout>
 8007316:	4603      	mov	r3, r0
 8007318:	2b00      	cmp	r3, #0
 800731a:	d03c      	beq.n	8007396 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007324:	e853 3f00 	ldrex	r3, [r3]
 8007328:	623b      	str	r3, [r7, #32]
   return(result);
 800732a:	6a3b      	ldr	r3, [r7, #32]
 800732c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007330:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	461a      	mov	r2, r3
 8007338:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800733a:	633b      	str	r3, [r7, #48]	@ 0x30
 800733c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007342:	e841 2300 	strex	r3, r2, [r1]
 8007346:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1e6      	bne.n	800731c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	3308      	adds	r3, #8
 8007354:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	e853 3f00 	ldrex	r3, [r3]
 800735c:	60fb      	str	r3, [r7, #12]
   return(result);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	f023 0301 	bic.w	r3, r3, #1
 8007364:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	3308      	adds	r3, #8
 800736c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800736e:	61fa      	str	r2, [r7, #28]
 8007370:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007372:	69b9      	ldr	r1, [r7, #24]
 8007374:	69fa      	ldr	r2, [r7, #28]
 8007376:	e841 2300 	strex	r3, r2, [r1]
 800737a:	617b      	str	r3, [r7, #20]
   return(result);
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1e5      	bne.n	800734e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2220      	movs	r2, #32
 8007386:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007392:	2303      	movs	r3, #3
 8007394:	e012      	b.n	80073bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2220      	movs	r2, #32
 800739a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073ba:	2300      	movs	r3, #0
}
 80073bc:	4618      	mov	r0, r3
 80073be:	3758      	adds	r7, #88	@ 0x58
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	603b      	str	r3, [r7, #0]
 80073d0:	4613      	mov	r3, r2
 80073d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073d4:	e04f      	b.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073d6:	69bb      	ldr	r3, [r7, #24]
 80073d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073dc:	d04b      	beq.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073de:	f7fb fdf9 	bl	8002fd4 <HAL_GetTick>
 80073e2:	4602      	mov	r2, r0
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	1ad3      	subs	r3, r2, r3
 80073e8:	69ba      	ldr	r2, [r7, #24]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d302      	bcc.n	80073f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d101      	bne.n	80073f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e04e      	b.n	8007496 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f003 0304 	and.w	r3, r3, #4
 8007402:	2b00      	cmp	r3, #0
 8007404:	d037      	beq.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b80      	cmp	r3, #128	@ 0x80
 800740a:	d034      	beq.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb2>
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	2b40      	cmp	r3, #64	@ 0x40
 8007410:	d031      	beq.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69db      	ldr	r3, [r3, #28]
 8007418:	f003 0308 	and.w	r3, r3, #8
 800741c:	2b08      	cmp	r3, #8
 800741e:	d110      	bne.n	8007442 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2208      	movs	r2, #8
 8007426:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f000 f95b 	bl	80076e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2208      	movs	r2, #8
 8007432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	2200      	movs	r2, #0
 800743a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800743e:	2301      	movs	r3, #1
 8007440:	e029      	b.n	8007496 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	69db      	ldr	r3, [r3, #28]
 8007448:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800744c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007450:	d111      	bne.n	8007476 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800745a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800745c:	68f8      	ldr	r0, [r7, #12]
 800745e:	f000 f941 	bl	80076e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2220      	movs	r2, #32
 8007466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e00f      	b.n	8007496 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	69da      	ldr	r2, [r3, #28]
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	4013      	ands	r3, r2
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	429a      	cmp	r2, r3
 8007484:	bf0c      	ite	eq
 8007486:	2301      	moveq	r3, #1
 8007488:	2300      	movne	r3, #0
 800748a:	b2db      	uxtb	r3, r3
 800748c:	461a      	mov	r2, r3
 800748e:	79fb      	ldrb	r3, [r7, #7]
 8007490:	429a      	cmp	r2, r3
 8007492:	d0a0      	beq.n	80073d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007494:	2300      	movs	r3, #0
}
 8007496:	4618      	mov	r0, r3
 8007498:	3710      	adds	r7, #16
 800749a:	46bd      	mov	sp, r7
 800749c:	bd80      	pop	{r7, pc}
	...

080074a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b0a3      	sub	sp, #140	@ 0x8c
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	60f8      	str	r0, [r7, #12]
 80074a8:	60b9      	str	r1, [r7, #8]
 80074aa:	4613      	mov	r3, r2
 80074ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	88fa      	ldrh	r2, [r7, #6]
 80074b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	88fa      	ldrh	r2, [r7, #6]
 80074c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074d2:	d10e      	bne.n	80074f2 <UART_Start_Receive_IT+0x52>
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	691b      	ldr	r3, [r3, #16]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d105      	bne.n	80074e8 <UART_Start_Receive_IT+0x48>
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80074e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80074e6:	e02d      	b.n	8007544 <UART_Start_Receive_IT+0xa4>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	22ff      	movs	r2, #255	@ 0xff
 80074ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80074f0:	e028      	b.n	8007544 <UART_Start_Receive_IT+0xa4>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	689b      	ldr	r3, [r3, #8]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10d      	bne.n	8007516 <UART_Start_Receive_IT+0x76>
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d104      	bne.n	800750c <UART_Start_Receive_IT+0x6c>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	22ff      	movs	r2, #255	@ 0xff
 8007506:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800750a:	e01b      	b.n	8007544 <UART_Start_Receive_IT+0xa4>
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	227f      	movs	r2, #127	@ 0x7f
 8007510:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007514:	e016      	b.n	8007544 <UART_Start_Receive_IT+0xa4>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	689b      	ldr	r3, [r3, #8]
 800751a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800751e:	d10d      	bne.n	800753c <UART_Start_Receive_IT+0x9c>
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d104      	bne.n	8007532 <UART_Start_Receive_IT+0x92>
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	227f      	movs	r2, #127	@ 0x7f
 800752c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007530:	e008      	b.n	8007544 <UART_Start_Receive_IT+0xa4>
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	223f      	movs	r2, #63	@ 0x3f
 8007536:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800753a:	e003      	b.n	8007544 <UART_Start_Receive_IT+0xa4>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2200      	movs	r2, #0
 8007548:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	2222      	movs	r2, #34	@ 0x22
 8007550:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	3308      	adds	r3, #8
 800755a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800755e:	e853 3f00 	ldrex	r3, [r3]
 8007562:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007564:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007566:	f043 0301 	orr.w	r3, r3, #1
 800756a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3308      	adds	r3, #8
 8007574:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007578:	673a      	str	r2, [r7, #112]	@ 0x70
 800757a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800757e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007580:	e841 2300 	strex	r3, r2, [r1]
 8007584:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007586:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1e3      	bne.n	8007554 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007590:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007594:	d14f      	bne.n	8007636 <UART_Start_Receive_IT+0x196>
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800759c:	88fa      	ldrh	r2, [r7, #6]
 800759e:	429a      	cmp	r2, r3
 80075a0:	d349      	bcc.n	8007636 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075aa:	d107      	bne.n	80075bc <UART_Start_Receive_IT+0x11c>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d103      	bne.n	80075bc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4a47      	ldr	r2, [pc, #284]	@ (80076d4 <UART_Start_Receive_IT+0x234>)
 80075b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80075ba:	e002      	b.n	80075c2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	4a46      	ldr	r2, [pc, #280]	@ (80076d8 <UART_Start_Receive_IT+0x238>)
 80075c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d01a      	beq.n	8007600 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075d2:	e853 3f00 	ldrex	r3, [r3]
 80075d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80075d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	461a      	mov	r2, r3
 80075e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80075ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80075ee:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80075f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80075f4:	e841 2300 	strex	r3, r2, [r1]
 80075f8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80075fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d1e4      	bne.n	80075ca <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	3308      	adds	r3, #8
 8007606:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800760a:	e853 3f00 	ldrex	r3, [r3]
 800760e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007610:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007612:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007616:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	3308      	adds	r3, #8
 800761e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007620:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007622:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007624:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007626:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007628:	e841 2300 	strex	r3, r2, [r1]
 800762c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800762e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1e5      	bne.n	8007600 <UART_Start_Receive_IT+0x160>
 8007634:	e046      	b.n	80076c4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800763e:	d107      	bne.n	8007650 <UART_Start_Receive_IT+0x1b0>
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	691b      	ldr	r3, [r3, #16]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d103      	bne.n	8007650 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	4a24      	ldr	r2, [pc, #144]	@ (80076dc <UART_Start_Receive_IT+0x23c>)
 800764c:	675a      	str	r2, [r3, #116]	@ 0x74
 800764e:	e002      	b.n	8007656 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4a23      	ldr	r2, [pc, #140]	@ (80076e0 <UART_Start_Receive_IT+0x240>)
 8007654:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d019      	beq.n	8007692 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007666:	e853 3f00 	ldrex	r3, [r3]
 800766a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800766c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800766e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007672:	677b      	str	r3, [r7, #116]	@ 0x74
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	461a      	mov	r2, r3
 800767a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800767c:	637b      	str	r3, [r7, #52]	@ 0x34
 800767e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007680:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007682:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007684:	e841 2300 	strex	r3, r2, [r1]
 8007688:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800768a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800768c:	2b00      	cmp	r3, #0
 800768e:	d1e6      	bne.n	800765e <UART_Start_Receive_IT+0x1be>
 8007690:	e018      	b.n	80076c4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	e853 3f00 	ldrex	r3, [r3]
 800769e:	613b      	str	r3, [r7, #16]
   return(result);
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	f043 0320 	orr.w	r3, r3, #32
 80076a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	461a      	mov	r2, r3
 80076ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076b0:	623b      	str	r3, [r7, #32]
 80076b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	69f9      	ldr	r1, [r7, #28]
 80076b6:	6a3a      	ldr	r2, [r7, #32]
 80076b8:	e841 2300 	strex	r3, r2, [r1]
 80076bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e6      	bne.n	8007692 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	378c      	adds	r7, #140	@ 0x8c
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr
 80076d2:	bf00      	nop
 80076d4:	08007f05 	.word	0x08007f05
 80076d8:	08007ba5 	.word	0x08007ba5
 80076dc:	080079ed 	.word	0x080079ed
 80076e0:	08007835 	.word	0x08007835

080076e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b095      	sub	sp, #84	@ 0x54
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076f4:	e853 3f00 	ldrex	r3, [r3]
 80076f8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007700:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	461a      	mov	r2, r3
 8007708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800770a:	643b      	str	r3, [r7, #64]	@ 0x40
 800770c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007710:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1e6      	bne.n	80076ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3308      	adds	r3, #8
 8007724:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	e853 3f00 	ldrex	r3, [r3]
 800772c:	61fb      	str	r3, [r7, #28]
   return(result);
 800772e:	69fb      	ldr	r3, [r7, #28]
 8007730:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007734:	f023 0301 	bic.w	r3, r3, #1
 8007738:	64bb      	str	r3, [r7, #72]	@ 0x48
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	3308      	adds	r3, #8
 8007740:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007742:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007744:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007746:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007748:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800774a:	e841 2300 	strex	r3, r2, [r1]
 800774e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1e3      	bne.n	800771e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800775a:	2b01      	cmp	r3, #1
 800775c:	d118      	bne.n	8007790 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	e853 3f00 	ldrex	r3, [r3]
 800776a:	60bb      	str	r3, [r7, #8]
   return(result);
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	f023 0310 	bic.w	r3, r3, #16
 8007772:	647b      	str	r3, [r7, #68]	@ 0x44
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	461a      	mov	r2, r3
 800777a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800777c:	61bb      	str	r3, [r7, #24]
 800777e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007780:	6979      	ldr	r1, [r7, #20]
 8007782:	69ba      	ldr	r2, [r7, #24]
 8007784:	e841 2300 	strex	r3, r2, [r1]
 8007788:	613b      	str	r3, [r7, #16]
   return(result);
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d1e6      	bne.n	800775e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2220      	movs	r2, #32
 8007794:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80077a4:	bf00      	nop
 80077a6:	3754      	adds	r7, #84	@ 0x54
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077ce:	68f8      	ldr	r0, [r7, #12]
 80077d0:	f7ff f99a 	bl	8006b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077d4:	bf00      	nop
 80077d6:	3710      	adds	r7, #16
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}

080077dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b088      	sub	sp, #32
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	e853 3f00 	ldrex	r3, [r3]
 80077f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077f8:	61fb      	str	r3, [r7, #28]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	461a      	mov	r2, r3
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	61bb      	str	r3, [r7, #24]
 8007804:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007806:	6979      	ldr	r1, [r7, #20]
 8007808:	69ba      	ldr	r2, [r7, #24]
 800780a:	e841 2300 	strex	r3, r2, [r1]
 800780e:	613b      	str	r3, [r7, #16]
   return(result);
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1e6      	bne.n	80077e4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2220      	movs	r2, #32
 800781a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f7ff f965 	bl	8006af4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800782a:	bf00      	nop
 800782c:	3720      	adds	r7, #32
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
	...

08007834 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b09c      	sub	sp, #112	@ 0x70
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007842:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800784c:	2b22      	cmp	r3, #34	@ 0x22
 800784e:	f040 80be 	bne.w	80079ce <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007858:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800785c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007860:	b2d9      	uxtb	r1, r3
 8007862:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007866:	b2da      	uxtb	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800786c:	400a      	ands	r2, r1
 800786e:	b2d2      	uxtb	r2, r2
 8007870:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007876:	1c5a      	adds	r2, r3, #1
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007882:	b29b      	uxth	r3, r3
 8007884:	3b01      	subs	r3, #1
 8007886:	b29a      	uxth	r2, r3
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007894:	b29b      	uxth	r3, r3
 8007896:	2b00      	cmp	r3, #0
 8007898:	f040 80a1 	bne.w	80079de <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078a4:	e853 3f00 	ldrex	r3, [r3]
 80078a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	461a      	mov	r2, r3
 80078b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078c2:	e841 2300 	strex	r3, r2, [r1]
 80078c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d1e6      	bne.n	800789c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	3308      	adds	r3, #8
 80078d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d8:	e853 3f00 	ldrex	r3, [r3]
 80078dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80078de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078e0:	f023 0301 	bic.w	r3, r3, #1
 80078e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	3308      	adds	r3, #8
 80078ec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80078ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80078f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80078f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078f6:	e841 2300 	strex	r3, r2, [r1]
 80078fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80078fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d1e5      	bne.n	80078ce <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2220      	movs	r2, #32
 8007906:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a33      	ldr	r2, [pc, #204]	@ (80079e8 <UART_RxISR_8BIT+0x1b4>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d01f      	beq.n	8007960 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800792a:	2b00      	cmp	r3, #0
 800792c:	d018      	beq.n	8007960 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007936:	e853 3f00 	ldrex	r3, [r3]
 800793a:	623b      	str	r3, [r7, #32]
   return(result);
 800793c:	6a3b      	ldr	r3, [r7, #32]
 800793e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007942:	663b      	str	r3, [r7, #96]	@ 0x60
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	461a      	mov	r2, r3
 800794a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800794c:	633b      	str	r3, [r7, #48]	@ 0x30
 800794e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007950:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007954:	e841 2300 	strex	r3, r2, [r1]
 8007958:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800795a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1e6      	bne.n	800792e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007964:	2b01      	cmp	r3, #1
 8007966:	d12e      	bne.n	80079c6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	e853 3f00 	ldrex	r3, [r3]
 800797a:	60fb      	str	r3, [r7, #12]
   return(result);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f023 0310 	bic.w	r3, r3, #16
 8007982:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	461a      	mov	r2, r3
 800798a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800798c:	61fb      	str	r3, [r7, #28]
 800798e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007990:	69b9      	ldr	r1, [r7, #24]
 8007992:	69fa      	ldr	r2, [r7, #28]
 8007994:	e841 2300 	strex	r3, r2, [r1]
 8007998:	617b      	str	r3, [r7, #20]
   return(result);
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d1e6      	bne.n	800796e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	69db      	ldr	r3, [r3, #28]
 80079a6:	f003 0310 	and.w	r3, r3, #16
 80079aa:	2b10      	cmp	r3, #16
 80079ac:	d103      	bne.n	80079b6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	2210      	movs	r2, #16
 80079b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079bc:	4619      	mov	r1, r3
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f7ff f8ac 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80079c4:	e00b      	b.n	80079de <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f7fa fecc 	bl	8002764 <HAL_UART_RxCpltCallback>
}
 80079cc:	e007      	b.n	80079de <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	699a      	ldr	r2, [r3, #24]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f042 0208 	orr.w	r2, r2, #8
 80079dc:	619a      	str	r2, [r3, #24]
}
 80079de:	bf00      	nop
 80079e0:	3770      	adds	r7, #112	@ 0x70
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	40008000 	.word	0x40008000

080079ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b09c      	sub	sp, #112	@ 0x70
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80079fa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a04:	2b22      	cmp	r3, #34	@ 0x22
 8007a06:	f040 80be 	bne.w	8007b86 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a10:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a18:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007a1a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007a1e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007a22:	4013      	ands	r3, r2
 8007a24:	b29a      	uxth	r2, r3
 8007a26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a28:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a2e:	1c9a      	adds	r2, r3, #2
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	3b01      	subs	r3, #1
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	f040 80a1 	bne.w	8007b96 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a5c:	e853 3f00 	ldrex	r3, [r3]
 8007a60:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007a62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a68:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	461a      	mov	r2, r3
 8007a70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a72:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a74:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a76:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a7a:	e841 2300 	strex	r3, r2, [r1]
 8007a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007a80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d1e6      	bne.n	8007a54 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	3308      	adds	r3, #8
 8007a8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a90:	e853 3f00 	ldrex	r3, [r3]
 8007a94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a98:	f023 0301 	bic.w	r3, r3, #1
 8007a9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	3308      	adds	r3, #8
 8007aa4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007aa6:	643a      	str	r2, [r7, #64]	@ 0x40
 8007aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aaa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007aac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007aae:	e841 2300 	strex	r3, r2, [r1]
 8007ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d1e5      	bne.n	8007a86 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2220      	movs	r2, #32
 8007abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a33      	ldr	r2, [pc, #204]	@ (8007ba0 <UART_RxISR_16BIT+0x1b4>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d01f      	beq.n	8007b18 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d018      	beq.n	8007b18 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aec:	6a3b      	ldr	r3, [r7, #32]
 8007aee:	e853 3f00 	ldrex	r3, [r3]
 8007af2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007afa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	461a      	mov	r2, r3
 8007b02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b06:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b0c:	e841 2300 	strex	r3, r2, [r1]
 8007b10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d1e6      	bne.n	8007ae6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d12e      	bne.n	8007b7e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	e853 3f00 	ldrex	r3, [r3]
 8007b32:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	f023 0310 	bic.w	r3, r3, #16
 8007b3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	461a      	mov	r2, r3
 8007b42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007b44:	61bb      	str	r3, [r7, #24]
 8007b46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b48:	6979      	ldr	r1, [r7, #20]
 8007b4a:	69ba      	ldr	r2, [r7, #24]
 8007b4c:	e841 2300 	strex	r3, r2, [r1]
 8007b50:	613b      	str	r3, [r7, #16]
   return(result);
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d1e6      	bne.n	8007b26 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	69db      	ldr	r3, [r3, #28]
 8007b5e:	f003 0310 	and.w	r3, r3, #16
 8007b62:	2b10      	cmp	r3, #16
 8007b64:	d103      	bne.n	8007b6e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2210      	movs	r2, #16
 8007b6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b74:	4619      	mov	r1, r3
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f7fe ffd0 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007b7c:	e00b      	b.n	8007b96 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f7fa fdf0 	bl	8002764 <HAL_UART_RxCpltCallback>
}
 8007b84:	e007      	b.n	8007b96 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	699a      	ldr	r2, [r3, #24]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f042 0208 	orr.w	r2, r2, #8
 8007b94:	619a      	str	r2, [r3, #24]
}
 8007b96:	bf00      	nop
 8007b98:	3770      	adds	r7, #112	@ 0x70
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	40008000 	.word	0x40008000

08007ba4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b0ac      	sub	sp, #176	@ 0xb0
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007bb2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	69db      	ldr	r3, [r3, #28]
 8007bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bda:	2b22      	cmp	r3, #34	@ 0x22
 8007bdc:	f040 8182 	bne.w	8007ee4 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007be6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007bea:	e125      	b.n	8007e38 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bf2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007bf6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007bfa:	b2d9      	uxtb	r1, r3
 8007bfc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007c00:	b2da      	uxtb	r2, r3
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c06:	400a      	ands	r2, r1
 8007c08:	b2d2      	uxtb	r2, r2
 8007c0a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c10:	1c5a      	adds	r2, r3, #1
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	b29a      	uxth	r2, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	69db      	ldr	r3, [r3, #28]
 8007c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c36:	f003 0307 	and.w	r3, r3, #7
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d053      	beq.n	8007ce6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c42:	f003 0301 	and.w	r3, r3, #1
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d011      	beq.n	8007c6e <UART_RxISR_8BIT_FIFOEN+0xca>
 8007c4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00b      	beq.n	8007c6e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c64:	f043 0201 	orr.w	r2, r3, #1
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c72:	f003 0302 	and.w	r3, r3, #2
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d011      	beq.n	8007c9e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8007c7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c7e:	f003 0301 	and.w	r3, r3, #1
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00b      	beq.n	8007c9e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c94:	f043 0204 	orr.w	r2, r3, #4
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007ca2:	f003 0304 	and.w	r3, r3, #4
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d011      	beq.n	8007cce <UART_RxISR_8BIT_FIFOEN+0x12a>
 8007caa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007cae:	f003 0301 	and.w	r3, r3, #1
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d00b      	beq.n	8007cce <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	2204      	movs	r2, #4
 8007cbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cc4:	f043 0202 	orr.w	r2, r3, #2
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d006      	beq.n	8007ce6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f7fe ff15 	bl	8006b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	f040 80a2 	bne.w	8007e38 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007cfc:	e853 3f00 	ldrex	r3, [r3]
 8007d00:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007d02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	461a      	mov	r2, r3
 8007d12:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007d16:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007d18:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d1a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8007d1c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007d1e:	e841 2300 	strex	r3, r2, [r1]
 8007d22:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007d24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d1e4      	bne.n	8007cf4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	3308      	adds	r3, #8
 8007d30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d34:	e853 3f00 	ldrex	r3, [r3]
 8007d38:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8007d3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d40:	f023 0301 	bic.w	r3, r3, #1
 8007d44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	3308      	adds	r3, #8
 8007d4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d52:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007d54:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d56:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007d58:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007d5a:	e841 2300 	strex	r3, r2, [r1]
 8007d5e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007d60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1e1      	bne.n	8007d2a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2220      	movs	r2, #32
 8007d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2200      	movs	r2, #0
 8007d72:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a5f      	ldr	r2, [pc, #380]	@ (8007efc <UART_RxISR_8BIT_FIFOEN+0x358>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d021      	beq.n	8007dc8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d01a      	beq.n	8007dc8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007d9a:	e853 3f00 	ldrex	r3, [r3]
 8007d9e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007da0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007da2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007da6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	461a      	mov	r2, r3
 8007db0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007db4:	657b      	str	r3, [r7, #84]	@ 0x54
 8007db6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007dba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007dbc:	e841 2300 	strex	r3, r2, [r1]
 8007dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007dc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d1e4      	bne.n	8007d92 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d130      	bne.n	8007e32 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dde:	e853 3f00 	ldrex	r3, [r3]
 8007de2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de6:	f023 0310 	bic.w	r3, r3, #16
 8007dea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	461a      	mov	r2, r3
 8007df4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007df8:	643b      	str	r3, [r7, #64]	@ 0x40
 8007dfa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dfc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007dfe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e00:	e841 2300 	strex	r3, r2, [r1]
 8007e04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1e4      	bne.n	8007dd6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	69db      	ldr	r3, [r3, #28]
 8007e12:	f003 0310 	and.w	r3, r3, #16
 8007e16:	2b10      	cmp	r3, #16
 8007e18:	d103      	bne.n	8007e22 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2210      	movs	r2, #16
 8007e20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e28:	4619      	mov	r1, r3
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7fe fe76 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
 8007e30:	e002      	b.n	8007e38 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f7fa fc96 	bl	8002764 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e38:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d006      	beq.n	8007e4e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8007e40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e44:	f003 0320 	and.w	r3, r3, #32
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	f47f aecf 	bne.w	8007bec <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e54:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e58:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d049      	beq.n	8007ef4 <UART_RxISR_8BIT_FIFOEN+0x350>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e66:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	d242      	bcs.n	8007ef4 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	3308      	adds	r3, #8
 8007e74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e76:	6a3b      	ldr	r3, [r7, #32]
 8007e78:	e853 3f00 	ldrex	r3, [r3]
 8007e7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	3308      	adds	r3, #8
 8007e8e:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007e92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e9a:	e841 2300 	strex	r3, r2, [r1]
 8007e9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d1e3      	bne.n	8007e6e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	4a15      	ldr	r2, [pc, #84]	@ (8007f00 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007eaa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	e853 3f00 	ldrex	r3, [r3]
 8007eb8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	f043 0320 	orr.w	r3, r3, #32
 8007ec0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	461a      	mov	r2, r3
 8007eca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ece:	61bb      	str	r3, [r7, #24]
 8007ed0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ed2:	6979      	ldr	r1, [r7, #20]
 8007ed4:	69ba      	ldr	r2, [r7, #24]
 8007ed6:	e841 2300 	strex	r3, r2, [r1]
 8007eda:	613b      	str	r3, [r7, #16]
   return(result);
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1e4      	bne.n	8007eac <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ee2:	e007      	b.n	8007ef4 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	699a      	ldr	r2, [r3, #24]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0208 	orr.w	r2, r2, #8
 8007ef2:	619a      	str	r2, [r3, #24]
}
 8007ef4:	bf00      	nop
 8007ef6:	37b0      	adds	r7, #176	@ 0xb0
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}
 8007efc:	40008000 	.word	0x40008000
 8007f00:	08007835 	.word	0x08007835

08007f04 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b0ae      	sub	sp, #184	@ 0xb8
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007f12:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	69db      	ldr	r3, [r3, #28]
 8007f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f3a:	2b22      	cmp	r3, #34	@ 0x22
 8007f3c:	f040 8186 	bne.w	800824c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007f46:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007f4a:	e129      	b.n	80081a0 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f52:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007f5e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8007f62:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8007f66:	4013      	ands	r3, r2
 8007f68:	b29a      	uxth	r2, r3
 8007f6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007f6e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f74:	1c9a      	adds	r2, r3, #2
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007f80:	b29b      	uxth	r3, r3
 8007f82:	3b01      	subs	r3, #1
 8007f84:	b29a      	uxth	r2, r3
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	69db      	ldr	r3, [r3, #28]
 8007f92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007f96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007f9a:	f003 0307 	and.w	r3, r3, #7
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d053      	beq.n	800804a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007fa2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d011      	beq.n	8007fd2 <UART_RxISR_16BIT_FIFOEN+0xce>
 8007fae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00b      	beq.n	8007fd2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fc8:	f043 0201 	orr.w	r2, r3, #1
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007fd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007fd6:	f003 0302 	and.w	r3, r3, #2
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d011      	beq.n	8008002 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8007fde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007fe2:	f003 0301 	and.w	r3, r3, #1
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00b      	beq.n	8008002 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ff8:	f043 0204 	orr.w	r2, r3, #4
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008002:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008006:	f003 0304 	and.w	r3, r3, #4
 800800a:	2b00      	cmp	r3, #0
 800800c:	d011      	beq.n	8008032 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800800e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008012:	f003 0301 	and.w	r3, r3, #1
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00b      	beq.n	8008032 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2204      	movs	r2, #4
 8008020:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008028:	f043 0202 	orr.w	r2, r3, #2
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008038:	2b00      	cmp	r3, #0
 800803a:	d006      	beq.n	800804a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800803c:	6878      	ldr	r0, [r7, #4]
 800803e:	f7fe fd63 	bl	8006b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008050:	b29b      	uxth	r3, r3
 8008052:	2b00      	cmp	r3, #0
 8008054:	f040 80a4 	bne.w	80081a0 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800805e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008060:	e853 3f00 	ldrex	r3, [r3]
 8008064:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008066:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800806c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	461a      	mov	r2, r3
 8008076:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800807a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800807e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008080:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008082:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008086:	e841 2300 	strex	r3, r2, [r1]
 800808a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800808c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800808e:	2b00      	cmp	r3, #0
 8008090:	d1e2      	bne.n	8008058 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3308      	adds	r3, #8
 8008098:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800809c:	e853 3f00 	ldrex	r3, [r3]
 80080a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80080a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080a8:	f023 0301 	bic.w	r3, r3, #1
 80080ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	3308      	adds	r3, #8
 80080b6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80080ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80080bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80080c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80080c2:	e841 2300 	strex	r3, r2, [r1]
 80080c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80080c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d1e1      	bne.n	8008092 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2220      	movs	r2, #32
 80080d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2200      	movs	r2, #0
 80080e0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a5f      	ldr	r2, [pc, #380]	@ (8008264 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d021      	beq.n	8008130 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d01a      	beq.n	8008130 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008102:	e853 3f00 	ldrex	r3, [r3]
 8008106:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800810a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800810e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	461a      	mov	r2, r3
 8008118:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800811c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800811e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008120:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008122:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008124:	e841 2300 	strex	r3, r2, [r1]
 8008128:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800812a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800812c:	2b00      	cmp	r3, #0
 800812e:	d1e4      	bne.n	80080fa <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008134:	2b01      	cmp	r3, #1
 8008136:	d130      	bne.n	800819a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800814c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800814e:	f023 0310 	bic.w	r3, r3, #16
 8008152:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	461a      	mov	r2, r3
 800815c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008160:	647b      	str	r3, [r7, #68]	@ 0x44
 8008162:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008164:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008166:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008168:	e841 2300 	strex	r3, r2, [r1]
 800816c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800816e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1e4      	bne.n	800813e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	69db      	ldr	r3, [r3, #28]
 800817a:	f003 0310 	and.w	r3, r3, #16
 800817e:	2b10      	cmp	r3, #16
 8008180:	d103      	bne.n	800818a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	2210      	movs	r2, #16
 8008188:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008190:	4619      	mov	r1, r3
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f7fe fcc2 	bl	8006b1c <HAL_UARTEx_RxEventCallback>
 8008198:	e002      	b.n	80081a0 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f7fa fae2 	bl	8002764 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80081a0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d006      	beq.n	80081b6 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80081a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80081ac:	f003 0320 	and.w	r3, r3, #32
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f47f aecb 	bne.w	8007f4c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081bc:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80081c0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d049      	beq.n	800825c <UART_RxISR_16BIT_FIFOEN+0x358>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80081ce:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d242      	bcs.n	800825c <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	3308      	adds	r3, #8
 80081dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e0:	e853 3f00 	ldrex	r3, [r3]
 80081e4:	623b      	str	r3, [r7, #32]
   return(result);
 80081e6:	6a3b      	ldr	r3, [r7, #32]
 80081e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80081ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	3308      	adds	r3, #8
 80081f6:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80081fa:	633a      	str	r2, [r7, #48]	@ 0x30
 80081fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008200:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008202:	e841 2300 	strex	r3, r2, [r1]
 8008206:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1e3      	bne.n	80081d6 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	4a15      	ldr	r2, [pc, #84]	@ (8008268 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008212:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821a:	693b      	ldr	r3, [r7, #16]
 800821c:	e853 3f00 	ldrex	r3, [r3]
 8008220:	60fb      	str	r3, [r7, #12]
   return(result);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	f043 0320 	orr.w	r3, r3, #32
 8008228:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	461a      	mov	r2, r3
 8008232:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008236:	61fb      	str	r3, [r7, #28]
 8008238:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823a:	69b9      	ldr	r1, [r7, #24]
 800823c:	69fa      	ldr	r2, [r7, #28]
 800823e:	e841 2300 	strex	r3, r2, [r1]
 8008242:	617b      	str	r3, [r7, #20]
   return(result);
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d1e4      	bne.n	8008214 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800824a:	e007      	b.n	800825c <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	699a      	ldr	r2, [r3, #24]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f042 0208 	orr.w	r2, r2, #8
 800825a:	619a      	str	r2, [r3, #24]
}
 800825c:	bf00      	nop
 800825e:	37b8      	adds	r7, #184	@ 0xb8
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}
 8008264:	40008000 	.word	0x40008000
 8008268:	080079ed 	.word	0x080079ed

0800826c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008274:	bf00      	nop
 8008276:	370c      	adds	r7, #12
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008288:	bf00      	nop
 800828a:	370c      	adds	r7, #12
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80082b6:	2b01      	cmp	r3, #1
 80082b8:	d101      	bne.n	80082be <HAL_UARTEx_DisableFifoMode+0x16>
 80082ba:	2302      	movs	r3, #2
 80082bc:	e027      	b.n	800830e <HAL_UARTEx_DisableFifoMode+0x66>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2201      	movs	r2, #1
 80082c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2224      	movs	r2, #36	@ 0x24
 80082ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	681a      	ldr	r2, [r3, #0]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f022 0201 	bic.w	r2, r2, #1
 80082e4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80082ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2220      	movs	r2, #32
 8008300:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	3714      	adds	r7, #20
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr

0800831a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800831a:	b580      	push	{r7, lr}
 800831c:	b084      	sub	sp, #16
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
 8008322:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800832a:	2b01      	cmp	r3, #1
 800832c:	d101      	bne.n	8008332 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800832e:	2302      	movs	r3, #2
 8008330:	e02d      	b.n	800838e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2224      	movs	r2, #36	@ 0x24
 800833e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f022 0201 	bic.w	r2, r2, #1
 8008358:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	683a      	ldr	r2, [r7, #0]
 800836a:	430a      	orrs	r2, r1
 800836c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 f850 	bl	8008414 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	68fa      	ldr	r2, [r7, #12]
 800837a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2220      	movs	r2, #32
 8008380:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2200      	movs	r2, #0
 8008388:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}

08008396 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008396:	b580      	push	{r7, lr}
 8008398:	b084      	sub	sp, #16
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
 800839e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80083a6:	2b01      	cmp	r3, #1
 80083a8:	d101      	bne.n	80083ae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80083aa:	2302      	movs	r3, #2
 80083ac:	e02d      	b.n	800840a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2201      	movs	r2, #1
 80083b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2224      	movs	r2, #36	@ 0x24
 80083ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f022 0201 	bic.w	r2, r2, #1
 80083d4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	683a      	ldr	r2, [r7, #0]
 80083e6:	430a      	orrs	r2, r1
 80083e8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 f812 	bl	8008414 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	68fa      	ldr	r2, [r7, #12]
 80083f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2220      	movs	r2, #32
 80083fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3710      	adds	r7, #16
 800840e:	46bd      	mov	sp, r7
 8008410:	bd80      	pop	{r7, pc}
	...

08008414 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008414:	b480      	push	{r7}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008420:	2b00      	cmp	r3, #0
 8008422:	d108      	bne.n	8008436 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008434:	e031      	b.n	800849a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008436:	2308      	movs	r3, #8
 8008438:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800843a:	2308      	movs	r3, #8
 800843c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	0e5b      	lsrs	r3, r3, #25
 8008446:	b2db      	uxtb	r3, r3
 8008448:	f003 0307 	and.w	r3, r3, #7
 800844c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	0f5b      	lsrs	r3, r3, #29
 8008456:	b2db      	uxtb	r3, r3
 8008458:	f003 0307 	and.w	r3, r3, #7
 800845c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800845e:	7bbb      	ldrb	r3, [r7, #14]
 8008460:	7b3a      	ldrb	r2, [r7, #12]
 8008462:	4911      	ldr	r1, [pc, #68]	@ (80084a8 <UARTEx_SetNbDataToProcess+0x94>)
 8008464:	5c8a      	ldrb	r2, [r1, r2]
 8008466:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800846a:	7b3a      	ldrb	r2, [r7, #12]
 800846c:	490f      	ldr	r1, [pc, #60]	@ (80084ac <UARTEx_SetNbDataToProcess+0x98>)
 800846e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008470:	fb93 f3f2 	sdiv	r3, r3, r2
 8008474:	b29a      	uxth	r2, r3
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800847c:	7bfb      	ldrb	r3, [r7, #15]
 800847e:	7b7a      	ldrb	r2, [r7, #13]
 8008480:	4909      	ldr	r1, [pc, #36]	@ (80084a8 <UARTEx_SetNbDataToProcess+0x94>)
 8008482:	5c8a      	ldrb	r2, [r1, r2]
 8008484:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008488:	7b7a      	ldrb	r2, [r7, #13]
 800848a:	4908      	ldr	r1, [pc, #32]	@ (80084ac <UARTEx_SetNbDataToProcess+0x98>)
 800848c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800848e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008492:	b29a      	uxth	r2, r3
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800849a:	bf00      	nop
 800849c:	3714      	adds	r7, #20
 800849e:	46bd      	mov	sp, r7
 80084a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a4:	4770      	bx	lr
 80084a6:	bf00      	nop
 80084a8:	0800d054 	.word	0x0800d054
 80084ac:	0800d05c 	.word	0x0800d05c

080084b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b08a      	sub	sp, #40	@ 0x28
 80084b4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80084b6:	2300      	movs	r3, #0
 80084b8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80084ba:	4b7e      	ldr	r3, [pc, #504]	@ (80086b4 <xTaskIncrementTick+0x204>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f040 80ed 	bne.w	800869e <xTaskIncrementTick+0x1ee>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80084c4:	4b7c      	ldr	r3, [pc, #496]	@ (80086b8 <xTaskIncrementTick+0x208>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	3301      	adds	r3, #1
 80084ca:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80084cc:	4a7a      	ldr	r2, [pc, #488]	@ (80086b8 <xTaskIncrementTick+0x208>)
 80084ce:	6a3b      	ldr	r3, [r7, #32]
 80084d0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80084d2:	6a3b      	ldr	r3, [r7, #32]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d121      	bne.n	800851c <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80084d8:	4b78      	ldr	r3, [pc, #480]	@ (80086bc <xTaskIncrementTick+0x20c>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d00b      	beq.n	80084fa <xTaskIncrementTick+0x4a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80084e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop
 80084f8:	e7fd      	b.n	80084f6 <xTaskIncrementTick+0x46>
 80084fa:	4b70      	ldr	r3, [pc, #448]	@ (80086bc <xTaskIncrementTick+0x20c>)
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	61fb      	str	r3, [r7, #28]
 8008500:	4b6f      	ldr	r3, [pc, #444]	@ (80086c0 <xTaskIncrementTick+0x210>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a6d      	ldr	r2, [pc, #436]	@ (80086bc <xTaskIncrementTick+0x20c>)
 8008506:	6013      	str	r3, [r2, #0]
 8008508:	4a6d      	ldr	r2, [pc, #436]	@ (80086c0 <xTaskIncrementTick+0x210>)
 800850a:	69fb      	ldr	r3, [r7, #28]
 800850c:	6013      	str	r3, [r2, #0]
 800850e:	4b6d      	ldr	r3, [pc, #436]	@ (80086c4 <xTaskIncrementTick+0x214>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	3301      	adds	r3, #1
 8008514:	4a6b      	ldr	r2, [pc, #428]	@ (80086c4 <xTaskIncrementTick+0x214>)
 8008516:	6013      	str	r3, [r2, #0]
 8008518:	f000 f93e 	bl	8008798 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800851c:	4b6a      	ldr	r3, [pc, #424]	@ (80086c8 <xTaskIncrementTick+0x218>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6a3a      	ldr	r2, [r7, #32]
 8008522:	429a      	cmp	r2, r3
 8008524:	f0c0 80a6 	bcc.w	8008674 <xTaskIncrementTick+0x1c4>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008528:	4b64      	ldr	r3, [pc, #400]	@ (80086bc <xTaskIncrementTick+0x20c>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d104      	bne.n	800853c <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008532:	4b65      	ldr	r3, [pc, #404]	@ (80086c8 <xTaskIncrementTick+0x218>)
 8008534:	f04f 32ff 	mov.w	r2, #4294967295
 8008538:	601a      	str	r2, [r3, #0]
                    break;
 800853a:	e09b      	b.n	8008674 <xTaskIncrementTick+0x1c4>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800853c:	4b5f      	ldr	r3, [pc, #380]	@ (80086bc <xTaskIncrementTick+0x20c>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	68db      	ldr	r3, [r3, #12]
 8008544:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800854c:	6a3a      	ldr	r2, [r7, #32]
 800854e:	697b      	ldr	r3, [r7, #20]
 8008550:	429a      	cmp	r2, r3
 8008552:	d203      	bcs.n	800855c <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8008554:	4a5c      	ldr	r2, [pc, #368]	@ (80086c8 <xTaskIncrementTick+0x218>)
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800855a:	e08b      	b.n	8008674 <xTaskIncrementTick+0x1c4>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800855c:	69bb      	ldr	r3, [r7, #24]
 800855e:	695b      	ldr	r3, [r3, #20]
 8008560:	613b      	str	r3, [r7, #16]
 8008562:	69bb      	ldr	r3, [r7, #24]
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	69ba      	ldr	r2, [r7, #24]
 8008568:	68d2      	ldr	r2, [r2, #12]
 800856a:	609a      	str	r2, [r3, #8]
 800856c:	69bb      	ldr	r3, [r7, #24]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	69ba      	ldr	r2, [r7, #24]
 8008572:	6892      	ldr	r2, [r2, #8]
 8008574:	605a      	str	r2, [r3, #4]
 8008576:	693b      	ldr	r3, [r7, #16]
 8008578:	685a      	ldr	r2, [r3, #4]
 800857a:	69bb      	ldr	r3, [r7, #24]
 800857c:	3304      	adds	r3, #4
 800857e:	429a      	cmp	r2, r3
 8008580:	d103      	bne.n	800858a <xTaskIncrementTick+0xda>
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	68da      	ldr	r2, [r3, #12]
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	605a      	str	r2, [r3, #4]
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	2200      	movs	r2, #0
 800858e:	615a      	str	r2, [r3, #20]
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	1e5a      	subs	r2, r3, #1
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800859a:	69bb      	ldr	r3, [r7, #24]
 800859c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d01e      	beq.n	80085e0 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a6:	60fb      	str	r3, [r7, #12]
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	69db      	ldr	r3, [r3, #28]
 80085ac:	69ba      	ldr	r2, [r7, #24]
 80085ae:	6a12      	ldr	r2, [r2, #32]
 80085b0:	609a      	str	r2, [r3, #8]
 80085b2:	69bb      	ldr	r3, [r7, #24]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	69ba      	ldr	r2, [r7, #24]
 80085b8:	69d2      	ldr	r2, [r2, #28]
 80085ba:	605a      	str	r2, [r3, #4]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	685a      	ldr	r2, [r3, #4]
 80085c0:	69bb      	ldr	r3, [r7, #24]
 80085c2:	3318      	adds	r3, #24
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d103      	bne.n	80085d0 <xTaskIncrementTick+0x120>
 80085c8:	69bb      	ldr	r3, [r7, #24]
 80085ca:	6a1a      	ldr	r2, [r3, #32]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	605a      	str	r2, [r3, #4]
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	2200      	movs	r2, #0
 80085d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	1e5a      	subs	r2, r3, #1
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80085e0:	69bb      	ldr	r3, [r7, #24]
 80085e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085e4:	2201      	movs	r2, #1
 80085e6:	409a      	lsls	r2, r3
 80085e8:	4b38      	ldr	r3, [pc, #224]	@ (80086cc <xTaskIncrementTick+0x21c>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4313      	orrs	r3, r2
 80085ee:	4a37      	ldr	r2, [pc, #220]	@ (80086cc <xTaskIncrementTick+0x21c>)
 80085f0:	6013      	str	r3, [r2, #0]
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f6:	4936      	ldr	r1, [pc, #216]	@ (80086d0 <xTaskIncrementTick+0x220>)
 80085f8:	4613      	mov	r3, r2
 80085fa:	009b      	lsls	r3, r3, #2
 80085fc:	4413      	add	r3, r2
 80085fe:	009b      	lsls	r3, r3, #2
 8008600:	440b      	add	r3, r1
 8008602:	3304      	adds	r3, #4
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	60bb      	str	r3, [r7, #8]
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	68ba      	ldr	r2, [r7, #8]
 800860c:	609a      	str	r2, [r3, #8]
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	689a      	ldr	r2, [r3, #8]
 8008612:	69bb      	ldr	r3, [r7, #24]
 8008614:	60da      	str	r2, [r3, #12]
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	69ba      	ldr	r2, [r7, #24]
 800861c:	3204      	adds	r2, #4
 800861e:	605a      	str	r2, [r3, #4]
 8008620:	69bb      	ldr	r3, [r7, #24]
 8008622:	1d1a      	adds	r2, r3, #4
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	609a      	str	r2, [r3, #8]
 8008628:	69bb      	ldr	r3, [r7, #24]
 800862a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800862c:	4613      	mov	r3, r2
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	4413      	add	r3, r2
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	4a26      	ldr	r2, [pc, #152]	@ (80086d0 <xTaskIncrementTick+0x220>)
 8008636:	441a      	add	r2, r3
 8008638:	69bb      	ldr	r3, [r7, #24]
 800863a:	615a      	str	r2, [r3, #20]
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008640:	4923      	ldr	r1, [pc, #140]	@ (80086d0 <xTaskIncrementTick+0x220>)
 8008642:	4613      	mov	r3, r2
 8008644:	009b      	lsls	r3, r3, #2
 8008646:	4413      	add	r3, r2
 8008648:	009b      	lsls	r3, r3, #2
 800864a:	440b      	add	r3, r1
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	1c59      	adds	r1, r3, #1
 8008650:	481f      	ldr	r0, [pc, #124]	@ (80086d0 <xTaskIncrementTick+0x220>)
 8008652:	4613      	mov	r3, r2
 8008654:	009b      	lsls	r3, r3, #2
 8008656:	4413      	add	r3, r2
 8008658:	009b      	lsls	r3, r3, #2
 800865a:	4403      	add	r3, r0
 800865c:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800865e:	69bb      	ldr	r3, [r7, #24]
 8008660:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008662:	4b1c      	ldr	r3, [pc, #112]	@ (80086d4 <xTaskIncrementTick+0x224>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008668:	429a      	cmp	r2, r3
 800866a:	f67f af5d 	bls.w	8008528 <xTaskIncrementTick+0x78>
                        {
                            xSwitchRequired = pdTRUE;
 800866e:	2301      	movs	r3, #1
 8008670:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008672:	e759      	b.n	8008528 <xTaskIncrementTick+0x78>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008674:	4b17      	ldr	r3, [pc, #92]	@ (80086d4 <xTaskIncrementTick+0x224>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800867a:	4915      	ldr	r1, [pc, #84]	@ (80086d0 <xTaskIncrementTick+0x220>)
 800867c:	4613      	mov	r3, r2
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	4413      	add	r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	440b      	add	r3, r1
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d901      	bls.n	8008690 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 800868c:	2301      	movs	r3, #1
 800868e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8008690:	4b11      	ldr	r3, [pc, #68]	@ (80086d8 <xTaskIncrementTick+0x228>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d007      	beq.n	80086a8 <xTaskIncrementTick+0x1f8>
            {
                xSwitchRequired = pdTRUE;
 8008698:	2301      	movs	r3, #1
 800869a:	627b      	str	r3, [r7, #36]	@ 0x24
 800869c:	e004      	b.n	80086a8 <xTaskIncrementTick+0x1f8>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800869e:	4b0f      	ldr	r3, [pc, #60]	@ (80086dc <xTaskIncrementTick+0x22c>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	3301      	adds	r3, #1
 80086a4:	4a0d      	ldr	r2, [pc, #52]	@ (80086dc <xTaskIncrementTick+0x22c>)
 80086a6:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80086a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80086aa:	4618      	mov	r0, r3
 80086ac:	3728      	adds	r7, #40	@ 0x28
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bd80      	pop	{r7, pc}
 80086b2:	bf00      	nop
 80086b4:	2000066c 	.word	0x2000066c
 80086b8:	20000654 	.word	0x20000654
 80086bc:	2000064c 	.word	0x2000064c
 80086c0:	20000650 	.word	0x20000650
 80086c4:	20000664 	.word	0x20000664
 80086c8:	20000668 	.word	0x20000668
 80086cc:	20000658 	.word	0x20000658
 80086d0:	200005e8 	.word	0x200005e8
 80086d4:	200005e4 	.word	0x200005e4
 80086d8:	20000660 	.word	0x20000660
 80086dc:	2000065c 	.word	0x2000065c

080086e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80086e0:	b480      	push	{r7}
 80086e2:	b087      	sub	sp, #28
 80086e4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80086e6:	4b27      	ldr	r3, [pc, #156]	@ (8008784 <vTaskSwitchContext+0xa4>)
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d003      	beq.n	80086f6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80086ee:	4b26      	ldr	r3, [pc, #152]	@ (8008788 <vTaskSwitchContext+0xa8>)
 80086f0:	2201      	movs	r2, #1
 80086f2:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80086f4:	e040      	b.n	8008778 <vTaskSwitchContext+0x98>
        xYieldPending = pdFALSE;
 80086f6:	4b24      	ldr	r3, [pc, #144]	@ (8008788 <vTaskSwitchContext+0xa8>)
 80086f8:	2200      	movs	r2, #0
 80086fa:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086fc:	4b23      	ldr	r3, [pc, #140]	@ (800878c <vTaskSwitchContext+0xac>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	fab3 f383 	clz	r3, r3
 8008708:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800870a:	7afb      	ldrb	r3, [r7, #11]
 800870c:	f1c3 031f 	rsb	r3, r3, #31
 8008710:	617b      	str	r3, [r7, #20]
 8008712:	491f      	ldr	r1, [pc, #124]	@ (8008790 <vTaskSwitchContext+0xb0>)
 8008714:	697a      	ldr	r2, [r7, #20]
 8008716:	4613      	mov	r3, r2
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	4413      	add	r3, r2
 800871c:	009b      	lsls	r3, r3, #2
 800871e:	440b      	add	r3, r1
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d10b      	bne.n	800873e <vTaskSwitchContext+0x5e>
        __asm volatile
 8008726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800872a:	f383 8811 	msr	BASEPRI, r3
 800872e:	f3bf 8f6f 	isb	sy
 8008732:	f3bf 8f4f 	dsb	sy
 8008736:	607b      	str	r3, [r7, #4]
    }
 8008738:	bf00      	nop
 800873a:	bf00      	nop
 800873c:	e7fd      	b.n	800873a <vTaskSwitchContext+0x5a>
 800873e:	697a      	ldr	r2, [r7, #20]
 8008740:	4613      	mov	r3, r2
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	4413      	add	r3, r2
 8008746:	009b      	lsls	r3, r3, #2
 8008748:	4a11      	ldr	r2, [pc, #68]	@ (8008790 <vTaskSwitchContext+0xb0>)
 800874a:	4413      	add	r3, r2
 800874c:	613b      	str	r3, [r7, #16]
 800874e:	693b      	ldr	r3, [r7, #16]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	685a      	ldr	r2, [r3, #4]
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	605a      	str	r2, [r3, #4]
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	685a      	ldr	r2, [r3, #4]
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	3308      	adds	r3, #8
 8008760:	429a      	cmp	r2, r3
 8008762:	d104      	bne.n	800876e <vTaskSwitchContext+0x8e>
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	685a      	ldr	r2, [r3, #4]
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	605a      	str	r2, [r3, #4]
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	4a07      	ldr	r2, [pc, #28]	@ (8008794 <vTaskSwitchContext+0xb4>)
 8008776:	6013      	str	r3, [r2, #0]
}
 8008778:	bf00      	nop
 800877a:	371c      	adds	r7, #28
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr
 8008784:	2000066c 	.word	0x2000066c
 8008788:	20000660 	.word	0x20000660
 800878c:	20000658 	.word	0x20000658
 8008790:	200005e8 	.word	0x200005e8
 8008794:	200005e4 	.word	0x200005e4

08008798 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008798:	b480      	push	{r7}
 800879a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800879c:	4b0a      	ldr	r3, [pc, #40]	@ (80087c8 <prvResetNextTaskUnblockTime+0x30>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d104      	bne.n	80087b0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80087a6:	4b09      	ldr	r3, [pc, #36]	@ (80087cc <prvResetNextTaskUnblockTime+0x34>)
 80087a8:	f04f 32ff 	mov.w	r2, #4294967295
 80087ac:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80087ae:	e005      	b.n	80087bc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80087b0:	4b05      	ldr	r3, [pc, #20]	@ (80087c8 <prvResetNextTaskUnblockTime+0x30>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	68db      	ldr	r3, [r3, #12]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	4a04      	ldr	r2, [pc, #16]	@ (80087cc <prvResetNextTaskUnblockTime+0x34>)
 80087ba:	6013      	str	r3, [r2, #0]
}
 80087bc:	bf00      	nop
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	2000064c 	.word	0x2000064c
 80087cc:	20000668 	.word	0x20000668

080087d0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80087d0:	4b07      	ldr	r3, [pc, #28]	@ (80087f0 <pxCurrentTCBConst2>)
 80087d2:	6819      	ldr	r1, [r3, #0]
 80087d4:	6808      	ldr	r0, [r1, #0]
 80087d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087da:	f380 8809 	msr	PSP, r0
 80087de:	f3bf 8f6f 	isb	sy
 80087e2:	f04f 0000 	mov.w	r0, #0
 80087e6:	f380 8811 	msr	BASEPRI, r0
 80087ea:	4770      	bx	lr
 80087ec:	f3af 8000 	nop.w

080087f0 <pxCurrentTCBConst2>:
 80087f0:	200005e4 	.word	0x200005e4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80087f4:	bf00      	nop
 80087f6:	bf00      	nop
	...

08008800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008800:	f3ef 8009 	mrs	r0, PSP
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	4b15      	ldr	r3, [pc, #84]	@ (8008860 <pxCurrentTCBConst>)
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	f01e 0f10 	tst.w	lr, #16
 8008810:	bf08      	it	eq
 8008812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800881a:	6010      	str	r0, [r2, #0]
 800881c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008820:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008824:	f380 8811 	msr	BASEPRI, r0
 8008828:	f3bf 8f4f 	dsb	sy
 800882c:	f3bf 8f6f 	isb	sy
 8008830:	f7ff ff56 	bl	80086e0 <vTaskSwitchContext>
 8008834:	f04f 0000 	mov.w	r0, #0
 8008838:	f380 8811 	msr	BASEPRI, r0
 800883c:	bc09      	pop	{r0, r3}
 800883e:	6819      	ldr	r1, [r3, #0]
 8008840:	6808      	ldr	r0, [r1, #0]
 8008842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008846:	f01e 0f10 	tst.w	lr, #16
 800884a:	bf08      	it	eq
 800884c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008850:	f380 8809 	msr	PSP, r0
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	4770      	bx	lr
 800885a:	bf00      	nop
 800885c:	f3af 8000 	nop.w

08008860 <pxCurrentTCBConst>:
 8008860:	200005e4 	.word	0x200005e4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008864:	bf00      	nop
 8008866:	bf00      	nop

08008868 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
        __asm volatile
 800886e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008872:	f383 8811 	msr	BASEPRI, r3
 8008876:	f3bf 8f6f 	isb	sy
 800887a:	f3bf 8f4f 	dsb	sy
 800887e:	607b      	str	r3, [r7, #4]
    }
 8008880:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008882:	f7ff fe15 	bl	80084b0 <xTaskIncrementTick>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d003      	beq.n	8008894 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800888c:	4b06      	ldr	r3, [pc, #24]	@ (80088a8 <SysTick_Handler+0x40>)
 800888e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008892:	601a      	str	r2, [r3, #0]
 8008894:	2300      	movs	r3, #0
 8008896:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800889e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80088a0:	bf00      	nop
 80088a2:	3708      	adds	r7, #8
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	e000ed04 	.word	0xe000ed04

080088ac <__cvt>:
 80088ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088b0:	ec57 6b10 	vmov	r6, r7, d0
 80088b4:	2f00      	cmp	r7, #0
 80088b6:	460c      	mov	r4, r1
 80088b8:	4619      	mov	r1, r3
 80088ba:	463b      	mov	r3, r7
 80088bc:	bfbb      	ittet	lt
 80088be:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80088c2:	461f      	movlt	r7, r3
 80088c4:	2300      	movge	r3, #0
 80088c6:	232d      	movlt	r3, #45	@ 0x2d
 80088c8:	700b      	strb	r3, [r1, #0]
 80088ca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088cc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80088d0:	4691      	mov	r9, r2
 80088d2:	f023 0820 	bic.w	r8, r3, #32
 80088d6:	bfbc      	itt	lt
 80088d8:	4632      	movlt	r2, r6
 80088da:	4616      	movlt	r6, r2
 80088dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80088e0:	d005      	beq.n	80088ee <__cvt+0x42>
 80088e2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80088e6:	d100      	bne.n	80088ea <__cvt+0x3e>
 80088e8:	3401      	adds	r4, #1
 80088ea:	2102      	movs	r1, #2
 80088ec:	e000      	b.n	80088f0 <__cvt+0x44>
 80088ee:	2103      	movs	r1, #3
 80088f0:	ab03      	add	r3, sp, #12
 80088f2:	9301      	str	r3, [sp, #4]
 80088f4:	ab02      	add	r3, sp, #8
 80088f6:	9300      	str	r3, [sp, #0]
 80088f8:	ec47 6b10 	vmov	d0, r6, r7
 80088fc:	4653      	mov	r3, sl
 80088fe:	4622      	mov	r2, r4
 8008900:	f001 f892 	bl	8009a28 <_dtoa_r>
 8008904:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008908:	4605      	mov	r5, r0
 800890a:	d119      	bne.n	8008940 <__cvt+0x94>
 800890c:	f019 0f01 	tst.w	r9, #1
 8008910:	d00e      	beq.n	8008930 <__cvt+0x84>
 8008912:	eb00 0904 	add.w	r9, r0, r4
 8008916:	2200      	movs	r2, #0
 8008918:	2300      	movs	r3, #0
 800891a:	4630      	mov	r0, r6
 800891c:	4639      	mov	r1, r7
 800891e:	f7f8 f8fb 	bl	8000b18 <__aeabi_dcmpeq>
 8008922:	b108      	cbz	r0, 8008928 <__cvt+0x7c>
 8008924:	f8cd 900c 	str.w	r9, [sp, #12]
 8008928:	2230      	movs	r2, #48	@ 0x30
 800892a:	9b03      	ldr	r3, [sp, #12]
 800892c:	454b      	cmp	r3, r9
 800892e:	d31e      	bcc.n	800896e <__cvt+0xc2>
 8008930:	9b03      	ldr	r3, [sp, #12]
 8008932:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008934:	1b5b      	subs	r3, r3, r5
 8008936:	4628      	mov	r0, r5
 8008938:	6013      	str	r3, [r2, #0]
 800893a:	b004      	add	sp, #16
 800893c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008940:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008944:	eb00 0904 	add.w	r9, r0, r4
 8008948:	d1e5      	bne.n	8008916 <__cvt+0x6a>
 800894a:	7803      	ldrb	r3, [r0, #0]
 800894c:	2b30      	cmp	r3, #48	@ 0x30
 800894e:	d10a      	bne.n	8008966 <__cvt+0xba>
 8008950:	2200      	movs	r2, #0
 8008952:	2300      	movs	r3, #0
 8008954:	4630      	mov	r0, r6
 8008956:	4639      	mov	r1, r7
 8008958:	f7f8 f8de 	bl	8000b18 <__aeabi_dcmpeq>
 800895c:	b918      	cbnz	r0, 8008966 <__cvt+0xba>
 800895e:	f1c4 0401 	rsb	r4, r4, #1
 8008962:	f8ca 4000 	str.w	r4, [sl]
 8008966:	f8da 3000 	ldr.w	r3, [sl]
 800896a:	4499      	add	r9, r3
 800896c:	e7d3      	b.n	8008916 <__cvt+0x6a>
 800896e:	1c59      	adds	r1, r3, #1
 8008970:	9103      	str	r1, [sp, #12]
 8008972:	701a      	strb	r2, [r3, #0]
 8008974:	e7d9      	b.n	800892a <__cvt+0x7e>

08008976 <__exponent>:
 8008976:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008978:	2900      	cmp	r1, #0
 800897a:	bfba      	itte	lt
 800897c:	4249      	neglt	r1, r1
 800897e:	232d      	movlt	r3, #45	@ 0x2d
 8008980:	232b      	movge	r3, #43	@ 0x2b
 8008982:	2909      	cmp	r1, #9
 8008984:	7002      	strb	r2, [r0, #0]
 8008986:	7043      	strb	r3, [r0, #1]
 8008988:	dd29      	ble.n	80089de <__exponent+0x68>
 800898a:	f10d 0307 	add.w	r3, sp, #7
 800898e:	461d      	mov	r5, r3
 8008990:	270a      	movs	r7, #10
 8008992:	461a      	mov	r2, r3
 8008994:	fbb1 f6f7 	udiv	r6, r1, r7
 8008998:	fb07 1416 	mls	r4, r7, r6, r1
 800899c:	3430      	adds	r4, #48	@ 0x30
 800899e:	f802 4c01 	strb.w	r4, [r2, #-1]
 80089a2:	460c      	mov	r4, r1
 80089a4:	2c63      	cmp	r4, #99	@ 0x63
 80089a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80089aa:	4631      	mov	r1, r6
 80089ac:	dcf1      	bgt.n	8008992 <__exponent+0x1c>
 80089ae:	3130      	adds	r1, #48	@ 0x30
 80089b0:	1e94      	subs	r4, r2, #2
 80089b2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80089b6:	1c41      	adds	r1, r0, #1
 80089b8:	4623      	mov	r3, r4
 80089ba:	42ab      	cmp	r3, r5
 80089bc:	d30a      	bcc.n	80089d4 <__exponent+0x5e>
 80089be:	f10d 0309 	add.w	r3, sp, #9
 80089c2:	1a9b      	subs	r3, r3, r2
 80089c4:	42ac      	cmp	r4, r5
 80089c6:	bf88      	it	hi
 80089c8:	2300      	movhi	r3, #0
 80089ca:	3302      	adds	r3, #2
 80089cc:	4403      	add	r3, r0
 80089ce:	1a18      	subs	r0, r3, r0
 80089d0:	b003      	add	sp, #12
 80089d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089d4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80089d8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80089dc:	e7ed      	b.n	80089ba <__exponent+0x44>
 80089de:	2330      	movs	r3, #48	@ 0x30
 80089e0:	3130      	adds	r1, #48	@ 0x30
 80089e2:	7083      	strb	r3, [r0, #2]
 80089e4:	70c1      	strb	r1, [r0, #3]
 80089e6:	1d03      	adds	r3, r0, #4
 80089e8:	e7f1      	b.n	80089ce <__exponent+0x58>
	...

080089ec <_printf_float>:
 80089ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f0:	b08d      	sub	sp, #52	@ 0x34
 80089f2:	460c      	mov	r4, r1
 80089f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80089f8:	4616      	mov	r6, r2
 80089fa:	461f      	mov	r7, r3
 80089fc:	4605      	mov	r5, r0
 80089fe:	f000 fefd 	bl	80097fc <_localeconv_r>
 8008a02:	6803      	ldr	r3, [r0, #0]
 8008a04:	9304      	str	r3, [sp, #16]
 8008a06:	4618      	mov	r0, r3
 8008a08:	f7f7 fc5a 	bl	80002c0 <strlen>
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008a10:	f8d8 3000 	ldr.w	r3, [r8]
 8008a14:	9005      	str	r0, [sp, #20]
 8008a16:	3307      	adds	r3, #7
 8008a18:	f023 0307 	bic.w	r3, r3, #7
 8008a1c:	f103 0208 	add.w	r2, r3, #8
 8008a20:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008a24:	f8d4 b000 	ldr.w	fp, [r4]
 8008a28:	f8c8 2000 	str.w	r2, [r8]
 8008a2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008a34:	9307      	str	r3, [sp, #28]
 8008a36:	f8cd 8018 	str.w	r8, [sp, #24]
 8008a3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008a3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a42:	4b9c      	ldr	r3, [pc, #624]	@ (8008cb4 <_printf_float+0x2c8>)
 8008a44:	f04f 32ff 	mov.w	r2, #4294967295
 8008a48:	f7f8 f898 	bl	8000b7c <__aeabi_dcmpun>
 8008a4c:	bb70      	cbnz	r0, 8008aac <_printf_float+0xc0>
 8008a4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a52:	4b98      	ldr	r3, [pc, #608]	@ (8008cb4 <_printf_float+0x2c8>)
 8008a54:	f04f 32ff 	mov.w	r2, #4294967295
 8008a58:	f7f8 f872 	bl	8000b40 <__aeabi_dcmple>
 8008a5c:	bb30      	cbnz	r0, 8008aac <_printf_float+0xc0>
 8008a5e:	2200      	movs	r2, #0
 8008a60:	2300      	movs	r3, #0
 8008a62:	4640      	mov	r0, r8
 8008a64:	4649      	mov	r1, r9
 8008a66:	f7f8 f861 	bl	8000b2c <__aeabi_dcmplt>
 8008a6a:	b110      	cbz	r0, 8008a72 <_printf_float+0x86>
 8008a6c:	232d      	movs	r3, #45	@ 0x2d
 8008a6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a72:	4a91      	ldr	r2, [pc, #580]	@ (8008cb8 <_printf_float+0x2cc>)
 8008a74:	4b91      	ldr	r3, [pc, #580]	@ (8008cbc <_printf_float+0x2d0>)
 8008a76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008a7a:	bf94      	ite	ls
 8008a7c:	4690      	movls	r8, r2
 8008a7e:	4698      	movhi	r8, r3
 8008a80:	2303      	movs	r3, #3
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	f02b 0304 	bic.w	r3, fp, #4
 8008a88:	6023      	str	r3, [r4, #0]
 8008a8a:	f04f 0900 	mov.w	r9, #0
 8008a8e:	9700      	str	r7, [sp, #0]
 8008a90:	4633      	mov	r3, r6
 8008a92:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008a94:	4621      	mov	r1, r4
 8008a96:	4628      	mov	r0, r5
 8008a98:	f000 f9d2 	bl	8008e40 <_printf_common>
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	f040 808d 	bne.w	8008bbc <_printf_float+0x1d0>
 8008aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa6:	b00d      	add	sp, #52	@ 0x34
 8008aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aac:	4642      	mov	r2, r8
 8008aae:	464b      	mov	r3, r9
 8008ab0:	4640      	mov	r0, r8
 8008ab2:	4649      	mov	r1, r9
 8008ab4:	f7f8 f862 	bl	8000b7c <__aeabi_dcmpun>
 8008ab8:	b140      	cbz	r0, 8008acc <_printf_float+0xe0>
 8008aba:	464b      	mov	r3, r9
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	bfbc      	itt	lt
 8008ac0:	232d      	movlt	r3, #45	@ 0x2d
 8008ac2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008ac6:	4a7e      	ldr	r2, [pc, #504]	@ (8008cc0 <_printf_float+0x2d4>)
 8008ac8:	4b7e      	ldr	r3, [pc, #504]	@ (8008cc4 <_printf_float+0x2d8>)
 8008aca:	e7d4      	b.n	8008a76 <_printf_float+0x8a>
 8008acc:	6863      	ldr	r3, [r4, #4]
 8008ace:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008ad2:	9206      	str	r2, [sp, #24]
 8008ad4:	1c5a      	adds	r2, r3, #1
 8008ad6:	d13b      	bne.n	8008b50 <_printf_float+0x164>
 8008ad8:	2306      	movs	r3, #6
 8008ada:	6063      	str	r3, [r4, #4]
 8008adc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	6022      	str	r2, [r4, #0]
 8008ae4:	9303      	str	r3, [sp, #12]
 8008ae6:	ab0a      	add	r3, sp, #40	@ 0x28
 8008ae8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008aec:	ab09      	add	r3, sp, #36	@ 0x24
 8008aee:	9300      	str	r3, [sp, #0]
 8008af0:	6861      	ldr	r1, [r4, #4]
 8008af2:	ec49 8b10 	vmov	d0, r8, r9
 8008af6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008afa:	4628      	mov	r0, r5
 8008afc:	f7ff fed6 	bl	80088ac <__cvt>
 8008b00:	9b06      	ldr	r3, [sp, #24]
 8008b02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b04:	2b47      	cmp	r3, #71	@ 0x47
 8008b06:	4680      	mov	r8, r0
 8008b08:	d129      	bne.n	8008b5e <_printf_float+0x172>
 8008b0a:	1cc8      	adds	r0, r1, #3
 8008b0c:	db02      	blt.n	8008b14 <_printf_float+0x128>
 8008b0e:	6863      	ldr	r3, [r4, #4]
 8008b10:	4299      	cmp	r1, r3
 8008b12:	dd41      	ble.n	8008b98 <_printf_float+0x1ac>
 8008b14:	f1aa 0a02 	sub.w	sl, sl, #2
 8008b18:	fa5f fa8a 	uxtb.w	sl, sl
 8008b1c:	3901      	subs	r1, #1
 8008b1e:	4652      	mov	r2, sl
 8008b20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008b24:	9109      	str	r1, [sp, #36]	@ 0x24
 8008b26:	f7ff ff26 	bl	8008976 <__exponent>
 8008b2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008b2c:	1813      	adds	r3, r2, r0
 8008b2e:	2a01      	cmp	r2, #1
 8008b30:	4681      	mov	r9, r0
 8008b32:	6123      	str	r3, [r4, #16]
 8008b34:	dc02      	bgt.n	8008b3c <_printf_float+0x150>
 8008b36:	6822      	ldr	r2, [r4, #0]
 8008b38:	07d2      	lsls	r2, r2, #31
 8008b3a:	d501      	bpl.n	8008b40 <_printf_float+0x154>
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	6123      	str	r3, [r4, #16]
 8008b40:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d0a2      	beq.n	8008a8e <_printf_float+0xa2>
 8008b48:	232d      	movs	r3, #45	@ 0x2d
 8008b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b4e:	e79e      	b.n	8008a8e <_printf_float+0xa2>
 8008b50:	9a06      	ldr	r2, [sp, #24]
 8008b52:	2a47      	cmp	r2, #71	@ 0x47
 8008b54:	d1c2      	bne.n	8008adc <_printf_float+0xf0>
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d1c0      	bne.n	8008adc <_printf_float+0xf0>
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e7bd      	b.n	8008ada <_printf_float+0xee>
 8008b5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008b62:	d9db      	bls.n	8008b1c <_printf_float+0x130>
 8008b64:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008b68:	d118      	bne.n	8008b9c <_printf_float+0x1b0>
 8008b6a:	2900      	cmp	r1, #0
 8008b6c:	6863      	ldr	r3, [r4, #4]
 8008b6e:	dd0b      	ble.n	8008b88 <_printf_float+0x19c>
 8008b70:	6121      	str	r1, [r4, #16]
 8008b72:	b913      	cbnz	r3, 8008b7a <_printf_float+0x18e>
 8008b74:	6822      	ldr	r2, [r4, #0]
 8008b76:	07d0      	lsls	r0, r2, #31
 8008b78:	d502      	bpl.n	8008b80 <_printf_float+0x194>
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	440b      	add	r3, r1
 8008b7e:	6123      	str	r3, [r4, #16]
 8008b80:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008b82:	f04f 0900 	mov.w	r9, #0
 8008b86:	e7db      	b.n	8008b40 <_printf_float+0x154>
 8008b88:	b913      	cbnz	r3, 8008b90 <_printf_float+0x1a4>
 8008b8a:	6822      	ldr	r2, [r4, #0]
 8008b8c:	07d2      	lsls	r2, r2, #31
 8008b8e:	d501      	bpl.n	8008b94 <_printf_float+0x1a8>
 8008b90:	3302      	adds	r3, #2
 8008b92:	e7f4      	b.n	8008b7e <_printf_float+0x192>
 8008b94:	2301      	movs	r3, #1
 8008b96:	e7f2      	b.n	8008b7e <_printf_float+0x192>
 8008b98:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008b9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b9e:	4299      	cmp	r1, r3
 8008ba0:	db05      	blt.n	8008bae <_printf_float+0x1c2>
 8008ba2:	6823      	ldr	r3, [r4, #0]
 8008ba4:	6121      	str	r1, [r4, #16]
 8008ba6:	07d8      	lsls	r0, r3, #31
 8008ba8:	d5ea      	bpl.n	8008b80 <_printf_float+0x194>
 8008baa:	1c4b      	adds	r3, r1, #1
 8008bac:	e7e7      	b.n	8008b7e <_printf_float+0x192>
 8008bae:	2900      	cmp	r1, #0
 8008bb0:	bfd4      	ite	le
 8008bb2:	f1c1 0202 	rsble	r2, r1, #2
 8008bb6:	2201      	movgt	r2, #1
 8008bb8:	4413      	add	r3, r2
 8008bba:	e7e0      	b.n	8008b7e <_printf_float+0x192>
 8008bbc:	6823      	ldr	r3, [r4, #0]
 8008bbe:	055a      	lsls	r2, r3, #21
 8008bc0:	d407      	bmi.n	8008bd2 <_printf_float+0x1e6>
 8008bc2:	6923      	ldr	r3, [r4, #16]
 8008bc4:	4642      	mov	r2, r8
 8008bc6:	4631      	mov	r1, r6
 8008bc8:	4628      	mov	r0, r5
 8008bca:	47b8      	blx	r7
 8008bcc:	3001      	adds	r0, #1
 8008bce:	d12b      	bne.n	8008c28 <_printf_float+0x23c>
 8008bd0:	e767      	b.n	8008aa2 <_printf_float+0xb6>
 8008bd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008bd6:	f240 80dd 	bls.w	8008d94 <_printf_float+0x3a8>
 8008bda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008bde:	2200      	movs	r2, #0
 8008be0:	2300      	movs	r3, #0
 8008be2:	f7f7 ff99 	bl	8000b18 <__aeabi_dcmpeq>
 8008be6:	2800      	cmp	r0, #0
 8008be8:	d033      	beq.n	8008c52 <_printf_float+0x266>
 8008bea:	4a37      	ldr	r2, [pc, #220]	@ (8008cc8 <_printf_float+0x2dc>)
 8008bec:	2301      	movs	r3, #1
 8008bee:	4631      	mov	r1, r6
 8008bf0:	4628      	mov	r0, r5
 8008bf2:	47b8      	blx	r7
 8008bf4:	3001      	adds	r0, #1
 8008bf6:	f43f af54 	beq.w	8008aa2 <_printf_float+0xb6>
 8008bfa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008bfe:	4543      	cmp	r3, r8
 8008c00:	db02      	blt.n	8008c08 <_printf_float+0x21c>
 8008c02:	6823      	ldr	r3, [r4, #0]
 8008c04:	07d8      	lsls	r0, r3, #31
 8008c06:	d50f      	bpl.n	8008c28 <_printf_float+0x23c>
 8008c08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c0c:	4631      	mov	r1, r6
 8008c0e:	4628      	mov	r0, r5
 8008c10:	47b8      	blx	r7
 8008c12:	3001      	adds	r0, #1
 8008c14:	f43f af45 	beq.w	8008aa2 <_printf_float+0xb6>
 8008c18:	f04f 0900 	mov.w	r9, #0
 8008c1c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008c20:	f104 0a1a 	add.w	sl, r4, #26
 8008c24:	45c8      	cmp	r8, r9
 8008c26:	dc09      	bgt.n	8008c3c <_printf_float+0x250>
 8008c28:	6823      	ldr	r3, [r4, #0]
 8008c2a:	079b      	lsls	r3, r3, #30
 8008c2c:	f100 8103 	bmi.w	8008e36 <_printf_float+0x44a>
 8008c30:	68e0      	ldr	r0, [r4, #12]
 8008c32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008c34:	4298      	cmp	r0, r3
 8008c36:	bfb8      	it	lt
 8008c38:	4618      	movlt	r0, r3
 8008c3a:	e734      	b.n	8008aa6 <_printf_float+0xba>
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	4652      	mov	r2, sl
 8008c40:	4631      	mov	r1, r6
 8008c42:	4628      	mov	r0, r5
 8008c44:	47b8      	blx	r7
 8008c46:	3001      	adds	r0, #1
 8008c48:	f43f af2b 	beq.w	8008aa2 <_printf_float+0xb6>
 8008c4c:	f109 0901 	add.w	r9, r9, #1
 8008c50:	e7e8      	b.n	8008c24 <_printf_float+0x238>
 8008c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	dc39      	bgt.n	8008ccc <_printf_float+0x2e0>
 8008c58:	4a1b      	ldr	r2, [pc, #108]	@ (8008cc8 <_printf_float+0x2dc>)
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	4631      	mov	r1, r6
 8008c5e:	4628      	mov	r0, r5
 8008c60:	47b8      	blx	r7
 8008c62:	3001      	adds	r0, #1
 8008c64:	f43f af1d 	beq.w	8008aa2 <_printf_float+0xb6>
 8008c68:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008c6c:	ea59 0303 	orrs.w	r3, r9, r3
 8008c70:	d102      	bne.n	8008c78 <_printf_float+0x28c>
 8008c72:	6823      	ldr	r3, [r4, #0]
 8008c74:	07d9      	lsls	r1, r3, #31
 8008c76:	d5d7      	bpl.n	8008c28 <_printf_float+0x23c>
 8008c78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c7c:	4631      	mov	r1, r6
 8008c7e:	4628      	mov	r0, r5
 8008c80:	47b8      	blx	r7
 8008c82:	3001      	adds	r0, #1
 8008c84:	f43f af0d 	beq.w	8008aa2 <_printf_float+0xb6>
 8008c88:	f04f 0a00 	mov.w	sl, #0
 8008c8c:	f104 0b1a 	add.w	fp, r4, #26
 8008c90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c92:	425b      	negs	r3, r3
 8008c94:	4553      	cmp	r3, sl
 8008c96:	dc01      	bgt.n	8008c9c <_printf_float+0x2b0>
 8008c98:	464b      	mov	r3, r9
 8008c9a:	e793      	b.n	8008bc4 <_printf_float+0x1d8>
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	465a      	mov	r2, fp
 8008ca0:	4631      	mov	r1, r6
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	47b8      	blx	r7
 8008ca6:	3001      	adds	r0, #1
 8008ca8:	f43f aefb 	beq.w	8008aa2 <_printf_float+0xb6>
 8008cac:	f10a 0a01 	add.w	sl, sl, #1
 8008cb0:	e7ee      	b.n	8008c90 <_printf_float+0x2a4>
 8008cb2:	bf00      	nop
 8008cb4:	7fefffff 	.word	0x7fefffff
 8008cb8:	0800d064 	.word	0x0800d064
 8008cbc:	0800d068 	.word	0x0800d068
 8008cc0:	0800d06c 	.word	0x0800d06c
 8008cc4:	0800d070 	.word	0x0800d070
 8008cc8:	0800d074 	.word	0x0800d074
 8008ccc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008cce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008cd2:	4553      	cmp	r3, sl
 8008cd4:	bfa8      	it	ge
 8008cd6:	4653      	movge	r3, sl
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	4699      	mov	r9, r3
 8008cdc:	dc36      	bgt.n	8008d4c <_printf_float+0x360>
 8008cde:	f04f 0b00 	mov.w	fp, #0
 8008ce2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ce6:	f104 021a 	add.w	r2, r4, #26
 8008cea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008cec:	9306      	str	r3, [sp, #24]
 8008cee:	eba3 0309 	sub.w	r3, r3, r9
 8008cf2:	455b      	cmp	r3, fp
 8008cf4:	dc31      	bgt.n	8008d5a <_printf_float+0x36e>
 8008cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cf8:	459a      	cmp	sl, r3
 8008cfa:	dc3a      	bgt.n	8008d72 <_printf_float+0x386>
 8008cfc:	6823      	ldr	r3, [r4, #0]
 8008cfe:	07da      	lsls	r2, r3, #31
 8008d00:	d437      	bmi.n	8008d72 <_printf_float+0x386>
 8008d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d04:	ebaa 0903 	sub.w	r9, sl, r3
 8008d08:	9b06      	ldr	r3, [sp, #24]
 8008d0a:	ebaa 0303 	sub.w	r3, sl, r3
 8008d0e:	4599      	cmp	r9, r3
 8008d10:	bfa8      	it	ge
 8008d12:	4699      	movge	r9, r3
 8008d14:	f1b9 0f00 	cmp.w	r9, #0
 8008d18:	dc33      	bgt.n	8008d82 <_printf_float+0x396>
 8008d1a:	f04f 0800 	mov.w	r8, #0
 8008d1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d22:	f104 0b1a 	add.w	fp, r4, #26
 8008d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d28:	ebaa 0303 	sub.w	r3, sl, r3
 8008d2c:	eba3 0309 	sub.w	r3, r3, r9
 8008d30:	4543      	cmp	r3, r8
 8008d32:	f77f af79 	ble.w	8008c28 <_printf_float+0x23c>
 8008d36:	2301      	movs	r3, #1
 8008d38:	465a      	mov	r2, fp
 8008d3a:	4631      	mov	r1, r6
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	47b8      	blx	r7
 8008d40:	3001      	adds	r0, #1
 8008d42:	f43f aeae 	beq.w	8008aa2 <_printf_float+0xb6>
 8008d46:	f108 0801 	add.w	r8, r8, #1
 8008d4a:	e7ec      	b.n	8008d26 <_printf_float+0x33a>
 8008d4c:	4642      	mov	r2, r8
 8008d4e:	4631      	mov	r1, r6
 8008d50:	4628      	mov	r0, r5
 8008d52:	47b8      	blx	r7
 8008d54:	3001      	adds	r0, #1
 8008d56:	d1c2      	bne.n	8008cde <_printf_float+0x2f2>
 8008d58:	e6a3      	b.n	8008aa2 <_printf_float+0xb6>
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	4631      	mov	r1, r6
 8008d5e:	4628      	mov	r0, r5
 8008d60:	9206      	str	r2, [sp, #24]
 8008d62:	47b8      	blx	r7
 8008d64:	3001      	adds	r0, #1
 8008d66:	f43f ae9c 	beq.w	8008aa2 <_printf_float+0xb6>
 8008d6a:	9a06      	ldr	r2, [sp, #24]
 8008d6c:	f10b 0b01 	add.w	fp, fp, #1
 8008d70:	e7bb      	b.n	8008cea <_printf_float+0x2fe>
 8008d72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d76:	4631      	mov	r1, r6
 8008d78:	4628      	mov	r0, r5
 8008d7a:	47b8      	blx	r7
 8008d7c:	3001      	adds	r0, #1
 8008d7e:	d1c0      	bne.n	8008d02 <_printf_float+0x316>
 8008d80:	e68f      	b.n	8008aa2 <_printf_float+0xb6>
 8008d82:	9a06      	ldr	r2, [sp, #24]
 8008d84:	464b      	mov	r3, r9
 8008d86:	4442      	add	r2, r8
 8008d88:	4631      	mov	r1, r6
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	47b8      	blx	r7
 8008d8e:	3001      	adds	r0, #1
 8008d90:	d1c3      	bne.n	8008d1a <_printf_float+0x32e>
 8008d92:	e686      	b.n	8008aa2 <_printf_float+0xb6>
 8008d94:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008d98:	f1ba 0f01 	cmp.w	sl, #1
 8008d9c:	dc01      	bgt.n	8008da2 <_printf_float+0x3b6>
 8008d9e:	07db      	lsls	r3, r3, #31
 8008da0:	d536      	bpl.n	8008e10 <_printf_float+0x424>
 8008da2:	2301      	movs	r3, #1
 8008da4:	4642      	mov	r2, r8
 8008da6:	4631      	mov	r1, r6
 8008da8:	4628      	mov	r0, r5
 8008daa:	47b8      	blx	r7
 8008dac:	3001      	adds	r0, #1
 8008dae:	f43f ae78 	beq.w	8008aa2 <_printf_float+0xb6>
 8008db2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008db6:	4631      	mov	r1, r6
 8008db8:	4628      	mov	r0, r5
 8008dba:	47b8      	blx	r7
 8008dbc:	3001      	adds	r0, #1
 8008dbe:	f43f ae70 	beq.w	8008aa2 <_printf_float+0xb6>
 8008dc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	2300      	movs	r3, #0
 8008dca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008dce:	f7f7 fea3 	bl	8000b18 <__aeabi_dcmpeq>
 8008dd2:	b9c0      	cbnz	r0, 8008e06 <_printf_float+0x41a>
 8008dd4:	4653      	mov	r3, sl
 8008dd6:	f108 0201 	add.w	r2, r8, #1
 8008dda:	4631      	mov	r1, r6
 8008ddc:	4628      	mov	r0, r5
 8008dde:	47b8      	blx	r7
 8008de0:	3001      	adds	r0, #1
 8008de2:	d10c      	bne.n	8008dfe <_printf_float+0x412>
 8008de4:	e65d      	b.n	8008aa2 <_printf_float+0xb6>
 8008de6:	2301      	movs	r3, #1
 8008de8:	465a      	mov	r2, fp
 8008dea:	4631      	mov	r1, r6
 8008dec:	4628      	mov	r0, r5
 8008dee:	47b8      	blx	r7
 8008df0:	3001      	adds	r0, #1
 8008df2:	f43f ae56 	beq.w	8008aa2 <_printf_float+0xb6>
 8008df6:	f108 0801 	add.w	r8, r8, #1
 8008dfa:	45d0      	cmp	r8, sl
 8008dfc:	dbf3      	blt.n	8008de6 <_printf_float+0x3fa>
 8008dfe:	464b      	mov	r3, r9
 8008e00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008e04:	e6df      	b.n	8008bc6 <_printf_float+0x1da>
 8008e06:	f04f 0800 	mov.w	r8, #0
 8008e0a:	f104 0b1a 	add.w	fp, r4, #26
 8008e0e:	e7f4      	b.n	8008dfa <_printf_float+0x40e>
 8008e10:	2301      	movs	r3, #1
 8008e12:	4642      	mov	r2, r8
 8008e14:	e7e1      	b.n	8008dda <_printf_float+0x3ee>
 8008e16:	2301      	movs	r3, #1
 8008e18:	464a      	mov	r2, r9
 8008e1a:	4631      	mov	r1, r6
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	47b8      	blx	r7
 8008e20:	3001      	adds	r0, #1
 8008e22:	f43f ae3e 	beq.w	8008aa2 <_printf_float+0xb6>
 8008e26:	f108 0801 	add.w	r8, r8, #1
 8008e2a:	68e3      	ldr	r3, [r4, #12]
 8008e2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008e2e:	1a5b      	subs	r3, r3, r1
 8008e30:	4543      	cmp	r3, r8
 8008e32:	dcf0      	bgt.n	8008e16 <_printf_float+0x42a>
 8008e34:	e6fc      	b.n	8008c30 <_printf_float+0x244>
 8008e36:	f04f 0800 	mov.w	r8, #0
 8008e3a:	f104 0919 	add.w	r9, r4, #25
 8008e3e:	e7f4      	b.n	8008e2a <_printf_float+0x43e>

08008e40 <_printf_common>:
 8008e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e44:	4616      	mov	r6, r2
 8008e46:	4698      	mov	r8, r3
 8008e48:	688a      	ldr	r2, [r1, #8]
 8008e4a:	690b      	ldr	r3, [r1, #16]
 8008e4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e50:	4293      	cmp	r3, r2
 8008e52:	bfb8      	it	lt
 8008e54:	4613      	movlt	r3, r2
 8008e56:	6033      	str	r3, [r6, #0]
 8008e58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008e5c:	4607      	mov	r7, r0
 8008e5e:	460c      	mov	r4, r1
 8008e60:	b10a      	cbz	r2, 8008e66 <_printf_common+0x26>
 8008e62:	3301      	adds	r3, #1
 8008e64:	6033      	str	r3, [r6, #0]
 8008e66:	6823      	ldr	r3, [r4, #0]
 8008e68:	0699      	lsls	r1, r3, #26
 8008e6a:	bf42      	ittt	mi
 8008e6c:	6833      	ldrmi	r3, [r6, #0]
 8008e6e:	3302      	addmi	r3, #2
 8008e70:	6033      	strmi	r3, [r6, #0]
 8008e72:	6825      	ldr	r5, [r4, #0]
 8008e74:	f015 0506 	ands.w	r5, r5, #6
 8008e78:	d106      	bne.n	8008e88 <_printf_common+0x48>
 8008e7a:	f104 0a19 	add.w	sl, r4, #25
 8008e7e:	68e3      	ldr	r3, [r4, #12]
 8008e80:	6832      	ldr	r2, [r6, #0]
 8008e82:	1a9b      	subs	r3, r3, r2
 8008e84:	42ab      	cmp	r3, r5
 8008e86:	dc26      	bgt.n	8008ed6 <_printf_common+0x96>
 8008e88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008e8c:	6822      	ldr	r2, [r4, #0]
 8008e8e:	3b00      	subs	r3, #0
 8008e90:	bf18      	it	ne
 8008e92:	2301      	movne	r3, #1
 8008e94:	0692      	lsls	r2, r2, #26
 8008e96:	d42b      	bmi.n	8008ef0 <_printf_common+0xb0>
 8008e98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008e9c:	4641      	mov	r1, r8
 8008e9e:	4638      	mov	r0, r7
 8008ea0:	47c8      	blx	r9
 8008ea2:	3001      	adds	r0, #1
 8008ea4:	d01e      	beq.n	8008ee4 <_printf_common+0xa4>
 8008ea6:	6823      	ldr	r3, [r4, #0]
 8008ea8:	6922      	ldr	r2, [r4, #16]
 8008eaa:	f003 0306 	and.w	r3, r3, #6
 8008eae:	2b04      	cmp	r3, #4
 8008eb0:	bf02      	ittt	eq
 8008eb2:	68e5      	ldreq	r5, [r4, #12]
 8008eb4:	6833      	ldreq	r3, [r6, #0]
 8008eb6:	1aed      	subeq	r5, r5, r3
 8008eb8:	68a3      	ldr	r3, [r4, #8]
 8008eba:	bf0c      	ite	eq
 8008ebc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ec0:	2500      	movne	r5, #0
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	bfc4      	itt	gt
 8008ec6:	1a9b      	subgt	r3, r3, r2
 8008ec8:	18ed      	addgt	r5, r5, r3
 8008eca:	2600      	movs	r6, #0
 8008ecc:	341a      	adds	r4, #26
 8008ece:	42b5      	cmp	r5, r6
 8008ed0:	d11a      	bne.n	8008f08 <_printf_common+0xc8>
 8008ed2:	2000      	movs	r0, #0
 8008ed4:	e008      	b.n	8008ee8 <_printf_common+0xa8>
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	4652      	mov	r2, sl
 8008eda:	4641      	mov	r1, r8
 8008edc:	4638      	mov	r0, r7
 8008ede:	47c8      	blx	r9
 8008ee0:	3001      	adds	r0, #1
 8008ee2:	d103      	bne.n	8008eec <_printf_common+0xac>
 8008ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eec:	3501      	adds	r5, #1
 8008eee:	e7c6      	b.n	8008e7e <_printf_common+0x3e>
 8008ef0:	18e1      	adds	r1, r4, r3
 8008ef2:	1c5a      	adds	r2, r3, #1
 8008ef4:	2030      	movs	r0, #48	@ 0x30
 8008ef6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008efa:	4422      	add	r2, r4
 8008efc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008f00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008f04:	3302      	adds	r3, #2
 8008f06:	e7c7      	b.n	8008e98 <_printf_common+0x58>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	4622      	mov	r2, r4
 8008f0c:	4641      	mov	r1, r8
 8008f0e:	4638      	mov	r0, r7
 8008f10:	47c8      	blx	r9
 8008f12:	3001      	adds	r0, #1
 8008f14:	d0e6      	beq.n	8008ee4 <_printf_common+0xa4>
 8008f16:	3601      	adds	r6, #1
 8008f18:	e7d9      	b.n	8008ece <_printf_common+0x8e>
	...

08008f1c <_printf_i>:
 8008f1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f20:	7e0f      	ldrb	r7, [r1, #24]
 8008f22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f24:	2f78      	cmp	r7, #120	@ 0x78
 8008f26:	4691      	mov	r9, r2
 8008f28:	4680      	mov	r8, r0
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	469a      	mov	sl, r3
 8008f2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f32:	d807      	bhi.n	8008f44 <_printf_i+0x28>
 8008f34:	2f62      	cmp	r7, #98	@ 0x62
 8008f36:	d80a      	bhi.n	8008f4e <_printf_i+0x32>
 8008f38:	2f00      	cmp	r7, #0
 8008f3a:	f000 80d2 	beq.w	80090e2 <_printf_i+0x1c6>
 8008f3e:	2f58      	cmp	r7, #88	@ 0x58
 8008f40:	f000 80b9 	beq.w	80090b6 <_printf_i+0x19a>
 8008f44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f4c:	e03a      	b.n	8008fc4 <_printf_i+0xa8>
 8008f4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f52:	2b15      	cmp	r3, #21
 8008f54:	d8f6      	bhi.n	8008f44 <_printf_i+0x28>
 8008f56:	a101      	add	r1, pc, #4	@ (adr r1, 8008f5c <_printf_i+0x40>)
 8008f58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f5c:	08008fb5 	.word	0x08008fb5
 8008f60:	08008fc9 	.word	0x08008fc9
 8008f64:	08008f45 	.word	0x08008f45
 8008f68:	08008f45 	.word	0x08008f45
 8008f6c:	08008f45 	.word	0x08008f45
 8008f70:	08008f45 	.word	0x08008f45
 8008f74:	08008fc9 	.word	0x08008fc9
 8008f78:	08008f45 	.word	0x08008f45
 8008f7c:	08008f45 	.word	0x08008f45
 8008f80:	08008f45 	.word	0x08008f45
 8008f84:	08008f45 	.word	0x08008f45
 8008f88:	080090c9 	.word	0x080090c9
 8008f8c:	08008ff3 	.word	0x08008ff3
 8008f90:	08009083 	.word	0x08009083
 8008f94:	08008f45 	.word	0x08008f45
 8008f98:	08008f45 	.word	0x08008f45
 8008f9c:	080090eb 	.word	0x080090eb
 8008fa0:	08008f45 	.word	0x08008f45
 8008fa4:	08008ff3 	.word	0x08008ff3
 8008fa8:	08008f45 	.word	0x08008f45
 8008fac:	08008f45 	.word	0x08008f45
 8008fb0:	0800908b 	.word	0x0800908b
 8008fb4:	6833      	ldr	r3, [r6, #0]
 8008fb6:	1d1a      	adds	r2, r3, #4
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	6032      	str	r2, [r6, #0]
 8008fbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008fc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e09d      	b.n	8009104 <_printf_i+0x1e8>
 8008fc8:	6833      	ldr	r3, [r6, #0]
 8008fca:	6820      	ldr	r0, [r4, #0]
 8008fcc:	1d19      	adds	r1, r3, #4
 8008fce:	6031      	str	r1, [r6, #0]
 8008fd0:	0606      	lsls	r6, r0, #24
 8008fd2:	d501      	bpl.n	8008fd8 <_printf_i+0xbc>
 8008fd4:	681d      	ldr	r5, [r3, #0]
 8008fd6:	e003      	b.n	8008fe0 <_printf_i+0xc4>
 8008fd8:	0645      	lsls	r5, r0, #25
 8008fda:	d5fb      	bpl.n	8008fd4 <_printf_i+0xb8>
 8008fdc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008fe0:	2d00      	cmp	r5, #0
 8008fe2:	da03      	bge.n	8008fec <_printf_i+0xd0>
 8008fe4:	232d      	movs	r3, #45	@ 0x2d
 8008fe6:	426d      	negs	r5, r5
 8008fe8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008fec:	4859      	ldr	r0, [pc, #356]	@ (8009154 <_printf_i+0x238>)
 8008fee:	230a      	movs	r3, #10
 8008ff0:	e011      	b.n	8009016 <_printf_i+0xfa>
 8008ff2:	6821      	ldr	r1, [r4, #0]
 8008ff4:	6833      	ldr	r3, [r6, #0]
 8008ff6:	0608      	lsls	r0, r1, #24
 8008ff8:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ffc:	d402      	bmi.n	8009004 <_printf_i+0xe8>
 8008ffe:	0649      	lsls	r1, r1, #25
 8009000:	bf48      	it	mi
 8009002:	b2ad      	uxthmi	r5, r5
 8009004:	2f6f      	cmp	r7, #111	@ 0x6f
 8009006:	4853      	ldr	r0, [pc, #332]	@ (8009154 <_printf_i+0x238>)
 8009008:	6033      	str	r3, [r6, #0]
 800900a:	bf14      	ite	ne
 800900c:	230a      	movne	r3, #10
 800900e:	2308      	moveq	r3, #8
 8009010:	2100      	movs	r1, #0
 8009012:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009016:	6866      	ldr	r6, [r4, #4]
 8009018:	60a6      	str	r6, [r4, #8]
 800901a:	2e00      	cmp	r6, #0
 800901c:	bfa2      	ittt	ge
 800901e:	6821      	ldrge	r1, [r4, #0]
 8009020:	f021 0104 	bicge.w	r1, r1, #4
 8009024:	6021      	strge	r1, [r4, #0]
 8009026:	b90d      	cbnz	r5, 800902c <_printf_i+0x110>
 8009028:	2e00      	cmp	r6, #0
 800902a:	d04b      	beq.n	80090c4 <_printf_i+0x1a8>
 800902c:	4616      	mov	r6, r2
 800902e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009032:	fb03 5711 	mls	r7, r3, r1, r5
 8009036:	5dc7      	ldrb	r7, [r0, r7]
 8009038:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800903c:	462f      	mov	r7, r5
 800903e:	42bb      	cmp	r3, r7
 8009040:	460d      	mov	r5, r1
 8009042:	d9f4      	bls.n	800902e <_printf_i+0x112>
 8009044:	2b08      	cmp	r3, #8
 8009046:	d10b      	bne.n	8009060 <_printf_i+0x144>
 8009048:	6823      	ldr	r3, [r4, #0]
 800904a:	07df      	lsls	r7, r3, #31
 800904c:	d508      	bpl.n	8009060 <_printf_i+0x144>
 800904e:	6923      	ldr	r3, [r4, #16]
 8009050:	6861      	ldr	r1, [r4, #4]
 8009052:	4299      	cmp	r1, r3
 8009054:	bfde      	ittt	le
 8009056:	2330      	movle	r3, #48	@ 0x30
 8009058:	f806 3c01 	strble.w	r3, [r6, #-1]
 800905c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009060:	1b92      	subs	r2, r2, r6
 8009062:	6122      	str	r2, [r4, #16]
 8009064:	f8cd a000 	str.w	sl, [sp]
 8009068:	464b      	mov	r3, r9
 800906a:	aa03      	add	r2, sp, #12
 800906c:	4621      	mov	r1, r4
 800906e:	4640      	mov	r0, r8
 8009070:	f7ff fee6 	bl	8008e40 <_printf_common>
 8009074:	3001      	adds	r0, #1
 8009076:	d14a      	bne.n	800910e <_printf_i+0x1f2>
 8009078:	f04f 30ff 	mov.w	r0, #4294967295
 800907c:	b004      	add	sp, #16
 800907e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009082:	6823      	ldr	r3, [r4, #0]
 8009084:	f043 0320 	orr.w	r3, r3, #32
 8009088:	6023      	str	r3, [r4, #0]
 800908a:	4833      	ldr	r0, [pc, #204]	@ (8009158 <_printf_i+0x23c>)
 800908c:	2778      	movs	r7, #120	@ 0x78
 800908e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009092:	6823      	ldr	r3, [r4, #0]
 8009094:	6831      	ldr	r1, [r6, #0]
 8009096:	061f      	lsls	r7, r3, #24
 8009098:	f851 5b04 	ldr.w	r5, [r1], #4
 800909c:	d402      	bmi.n	80090a4 <_printf_i+0x188>
 800909e:	065f      	lsls	r7, r3, #25
 80090a0:	bf48      	it	mi
 80090a2:	b2ad      	uxthmi	r5, r5
 80090a4:	6031      	str	r1, [r6, #0]
 80090a6:	07d9      	lsls	r1, r3, #31
 80090a8:	bf44      	itt	mi
 80090aa:	f043 0320 	orrmi.w	r3, r3, #32
 80090ae:	6023      	strmi	r3, [r4, #0]
 80090b0:	b11d      	cbz	r5, 80090ba <_printf_i+0x19e>
 80090b2:	2310      	movs	r3, #16
 80090b4:	e7ac      	b.n	8009010 <_printf_i+0xf4>
 80090b6:	4827      	ldr	r0, [pc, #156]	@ (8009154 <_printf_i+0x238>)
 80090b8:	e7e9      	b.n	800908e <_printf_i+0x172>
 80090ba:	6823      	ldr	r3, [r4, #0]
 80090bc:	f023 0320 	bic.w	r3, r3, #32
 80090c0:	6023      	str	r3, [r4, #0]
 80090c2:	e7f6      	b.n	80090b2 <_printf_i+0x196>
 80090c4:	4616      	mov	r6, r2
 80090c6:	e7bd      	b.n	8009044 <_printf_i+0x128>
 80090c8:	6833      	ldr	r3, [r6, #0]
 80090ca:	6825      	ldr	r5, [r4, #0]
 80090cc:	6961      	ldr	r1, [r4, #20]
 80090ce:	1d18      	adds	r0, r3, #4
 80090d0:	6030      	str	r0, [r6, #0]
 80090d2:	062e      	lsls	r6, r5, #24
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	d501      	bpl.n	80090dc <_printf_i+0x1c0>
 80090d8:	6019      	str	r1, [r3, #0]
 80090da:	e002      	b.n	80090e2 <_printf_i+0x1c6>
 80090dc:	0668      	lsls	r0, r5, #25
 80090de:	d5fb      	bpl.n	80090d8 <_printf_i+0x1bc>
 80090e0:	8019      	strh	r1, [r3, #0]
 80090e2:	2300      	movs	r3, #0
 80090e4:	6123      	str	r3, [r4, #16]
 80090e6:	4616      	mov	r6, r2
 80090e8:	e7bc      	b.n	8009064 <_printf_i+0x148>
 80090ea:	6833      	ldr	r3, [r6, #0]
 80090ec:	1d1a      	adds	r2, r3, #4
 80090ee:	6032      	str	r2, [r6, #0]
 80090f0:	681e      	ldr	r6, [r3, #0]
 80090f2:	6862      	ldr	r2, [r4, #4]
 80090f4:	2100      	movs	r1, #0
 80090f6:	4630      	mov	r0, r6
 80090f8:	f7f7 f892 	bl	8000220 <memchr>
 80090fc:	b108      	cbz	r0, 8009102 <_printf_i+0x1e6>
 80090fe:	1b80      	subs	r0, r0, r6
 8009100:	6060      	str	r0, [r4, #4]
 8009102:	6863      	ldr	r3, [r4, #4]
 8009104:	6123      	str	r3, [r4, #16]
 8009106:	2300      	movs	r3, #0
 8009108:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800910c:	e7aa      	b.n	8009064 <_printf_i+0x148>
 800910e:	6923      	ldr	r3, [r4, #16]
 8009110:	4632      	mov	r2, r6
 8009112:	4649      	mov	r1, r9
 8009114:	4640      	mov	r0, r8
 8009116:	47d0      	blx	sl
 8009118:	3001      	adds	r0, #1
 800911a:	d0ad      	beq.n	8009078 <_printf_i+0x15c>
 800911c:	6823      	ldr	r3, [r4, #0]
 800911e:	079b      	lsls	r3, r3, #30
 8009120:	d413      	bmi.n	800914a <_printf_i+0x22e>
 8009122:	68e0      	ldr	r0, [r4, #12]
 8009124:	9b03      	ldr	r3, [sp, #12]
 8009126:	4298      	cmp	r0, r3
 8009128:	bfb8      	it	lt
 800912a:	4618      	movlt	r0, r3
 800912c:	e7a6      	b.n	800907c <_printf_i+0x160>
 800912e:	2301      	movs	r3, #1
 8009130:	4632      	mov	r2, r6
 8009132:	4649      	mov	r1, r9
 8009134:	4640      	mov	r0, r8
 8009136:	47d0      	blx	sl
 8009138:	3001      	adds	r0, #1
 800913a:	d09d      	beq.n	8009078 <_printf_i+0x15c>
 800913c:	3501      	adds	r5, #1
 800913e:	68e3      	ldr	r3, [r4, #12]
 8009140:	9903      	ldr	r1, [sp, #12]
 8009142:	1a5b      	subs	r3, r3, r1
 8009144:	42ab      	cmp	r3, r5
 8009146:	dcf2      	bgt.n	800912e <_printf_i+0x212>
 8009148:	e7eb      	b.n	8009122 <_printf_i+0x206>
 800914a:	2500      	movs	r5, #0
 800914c:	f104 0619 	add.w	r6, r4, #25
 8009150:	e7f5      	b.n	800913e <_printf_i+0x222>
 8009152:	bf00      	nop
 8009154:	0800d076 	.word	0x0800d076
 8009158:	0800d087 	.word	0x0800d087

0800915c <_scanf_float>:
 800915c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009160:	b087      	sub	sp, #28
 8009162:	4617      	mov	r7, r2
 8009164:	9303      	str	r3, [sp, #12]
 8009166:	688b      	ldr	r3, [r1, #8]
 8009168:	1e5a      	subs	r2, r3, #1
 800916a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800916e:	bf81      	itttt	hi
 8009170:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009174:	eb03 0b05 	addhi.w	fp, r3, r5
 8009178:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800917c:	608b      	strhi	r3, [r1, #8]
 800917e:	680b      	ldr	r3, [r1, #0]
 8009180:	460a      	mov	r2, r1
 8009182:	f04f 0500 	mov.w	r5, #0
 8009186:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800918a:	f842 3b1c 	str.w	r3, [r2], #28
 800918e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009192:	4680      	mov	r8, r0
 8009194:	460c      	mov	r4, r1
 8009196:	bf98      	it	ls
 8009198:	f04f 0b00 	movls.w	fp, #0
 800919c:	9201      	str	r2, [sp, #4]
 800919e:	4616      	mov	r6, r2
 80091a0:	46aa      	mov	sl, r5
 80091a2:	46a9      	mov	r9, r5
 80091a4:	9502      	str	r5, [sp, #8]
 80091a6:	68a2      	ldr	r2, [r4, #8]
 80091a8:	b152      	cbz	r2, 80091c0 <_scanf_float+0x64>
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	2b4e      	cmp	r3, #78	@ 0x4e
 80091b0:	d864      	bhi.n	800927c <_scanf_float+0x120>
 80091b2:	2b40      	cmp	r3, #64	@ 0x40
 80091b4:	d83c      	bhi.n	8009230 <_scanf_float+0xd4>
 80091b6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80091ba:	b2c8      	uxtb	r0, r1
 80091bc:	280e      	cmp	r0, #14
 80091be:	d93a      	bls.n	8009236 <_scanf_float+0xda>
 80091c0:	f1b9 0f00 	cmp.w	r9, #0
 80091c4:	d003      	beq.n	80091ce <_scanf_float+0x72>
 80091c6:	6823      	ldr	r3, [r4, #0]
 80091c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091cc:	6023      	str	r3, [r4, #0]
 80091ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80091d2:	f1ba 0f01 	cmp.w	sl, #1
 80091d6:	f200 8117 	bhi.w	8009408 <_scanf_float+0x2ac>
 80091da:	9b01      	ldr	r3, [sp, #4]
 80091dc:	429e      	cmp	r6, r3
 80091de:	f200 8108 	bhi.w	80093f2 <_scanf_float+0x296>
 80091e2:	2001      	movs	r0, #1
 80091e4:	b007      	add	sp, #28
 80091e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ea:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80091ee:	2a0d      	cmp	r2, #13
 80091f0:	d8e6      	bhi.n	80091c0 <_scanf_float+0x64>
 80091f2:	a101      	add	r1, pc, #4	@ (adr r1, 80091f8 <_scanf_float+0x9c>)
 80091f4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80091f8:	0800933f 	.word	0x0800933f
 80091fc:	080091c1 	.word	0x080091c1
 8009200:	080091c1 	.word	0x080091c1
 8009204:	080091c1 	.word	0x080091c1
 8009208:	0800939f 	.word	0x0800939f
 800920c:	08009377 	.word	0x08009377
 8009210:	080091c1 	.word	0x080091c1
 8009214:	080091c1 	.word	0x080091c1
 8009218:	0800934d 	.word	0x0800934d
 800921c:	080091c1 	.word	0x080091c1
 8009220:	080091c1 	.word	0x080091c1
 8009224:	080091c1 	.word	0x080091c1
 8009228:	080091c1 	.word	0x080091c1
 800922c:	08009305 	.word	0x08009305
 8009230:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009234:	e7db      	b.n	80091ee <_scanf_float+0x92>
 8009236:	290e      	cmp	r1, #14
 8009238:	d8c2      	bhi.n	80091c0 <_scanf_float+0x64>
 800923a:	a001      	add	r0, pc, #4	@ (adr r0, 8009240 <_scanf_float+0xe4>)
 800923c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009240:	080092f5 	.word	0x080092f5
 8009244:	080091c1 	.word	0x080091c1
 8009248:	080092f5 	.word	0x080092f5
 800924c:	0800938b 	.word	0x0800938b
 8009250:	080091c1 	.word	0x080091c1
 8009254:	0800929d 	.word	0x0800929d
 8009258:	080092db 	.word	0x080092db
 800925c:	080092db 	.word	0x080092db
 8009260:	080092db 	.word	0x080092db
 8009264:	080092db 	.word	0x080092db
 8009268:	080092db 	.word	0x080092db
 800926c:	080092db 	.word	0x080092db
 8009270:	080092db 	.word	0x080092db
 8009274:	080092db 	.word	0x080092db
 8009278:	080092db 	.word	0x080092db
 800927c:	2b6e      	cmp	r3, #110	@ 0x6e
 800927e:	d809      	bhi.n	8009294 <_scanf_float+0x138>
 8009280:	2b60      	cmp	r3, #96	@ 0x60
 8009282:	d8b2      	bhi.n	80091ea <_scanf_float+0x8e>
 8009284:	2b54      	cmp	r3, #84	@ 0x54
 8009286:	d07b      	beq.n	8009380 <_scanf_float+0x224>
 8009288:	2b59      	cmp	r3, #89	@ 0x59
 800928a:	d199      	bne.n	80091c0 <_scanf_float+0x64>
 800928c:	2d07      	cmp	r5, #7
 800928e:	d197      	bne.n	80091c0 <_scanf_float+0x64>
 8009290:	2508      	movs	r5, #8
 8009292:	e02c      	b.n	80092ee <_scanf_float+0x192>
 8009294:	2b74      	cmp	r3, #116	@ 0x74
 8009296:	d073      	beq.n	8009380 <_scanf_float+0x224>
 8009298:	2b79      	cmp	r3, #121	@ 0x79
 800929a:	e7f6      	b.n	800928a <_scanf_float+0x12e>
 800929c:	6821      	ldr	r1, [r4, #0]
 800929e:	05c8      	lsls	r0, r1, #23
 80092a0:	d51b      	bpl.n	80092da <_scanf_float+0x17e>
 80092a2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80092a6:	6021      	str	r1, [r4, #0]
 80092a8:	f109 0901 	add.w	r9, r9, #1
 80092ac:	f1bb 0f00 	cmp.w	fp, #0
 80092b0:	d003      	beq.n	80092ba <_scanf_float+0x15e>
 80092b2:	3201      	adds	r2, #1
 80092b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80092b8:	60a2      	str	r2, [r4, #8]
 80092ba:	68a3      	ldr	r3, [r4, #8]
 80092bc:	3b01      	subs	r3, #1
 80092be:	60a3      	str	r3, [r4, #8]
 80092c0:	6923      	ldr	r3, [r4, #16]
 80092c2:	3301      	adds	r3, #1
 80092c4:	6123      	str	r3, [r4, #16]
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	3b01      	subs	r3, #1
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	607b      	str	r3, [r7, #4]
 80092ce:	f340 8087 	ble.w	80093e0 <_scanf_float+0x284>
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	3301      	adds	r3, #1
 80092d6:	603b      	str	r3, [r7, #0]
 80092d8:	e765      	b.n	80091a6 <_scanf_float+0x4a>
 80092da:	eb1a 0105 	adds.w	r1, sl, r5
 80092de:	f47f af6f 	bne.w	80091c0 <_scanf_float+0x64>
 80092e2:	6822      	ldr	r2, [r4, #0]
 80092e4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80092e8:	6022      	str	r2, [r4, #0]
 80092ea:	460d      	mov	r5, r1
 80092ec:	468a      	mov	sl, r1
 80092ee:	f806 3b01 	strb.w	r3, [r6], #1
 80092f2:	e7e2      	b.n	80092ba <_scanf_float+0x15e>
 80092f4:	6822      	ldr	r2, [r4, #0]
 80092f6:	0610      	lsls	r0, r2, #24
 80092f8:	f57f af62 	bpl.w	80091c0 <_scanf_float+0x64>
 80092fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009300:	6022      	str	r2, [r4, #0]
 8009302:	e7f4      	b.n	80092ee <_scanf_float+0x192>
 8009304:	f1ba 0f00 	cmp.w	sl, #0
 8009308:	d10e      	bne.n	8009328 <_scanf_float+0x1cc>
 800930a:	f1b9 0f00 	cmp.w	r9, #0
 800930e:	d10e      	bne.n	800932e <_scanf_float+0x1d2>
 8009310:	6822      	ldr	r2, [r4, #0]
 8009312:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009316:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800931a:	d108      	bne.n	800932e <_scanf_float+0x1d2>
 800931c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009320:	6022      	str	r2, [r4, #0]
 8009322:	f04f 0a01 	mov.w	sl, #1
 8009326:	e7e2      	b.n	80092ee <_scanf_float+0x192>
 8009328:	f1ba 0f02 	cmp.w	sl, #2
 800932c:	d055      	beq.n	80093da <_scanf_float+0x27e>
 800932e:	2d01      	cmp	r5, #1
 8009330:	d002      	beq.n	8009338 <_scanf_float+0x1dc>
 8009332:	2d04      	cmp	r5, #4
 8009334:	f47f af44 	bne.w	80091c0 <_scanf_float+0x64>
 8009338:	3501      	adds	r5, #1
 800933a:	b2ed      	uxtb	r5, r5
 800933c:	e7d7      	b.n	80092ee <_scanf_float+0x192>
 800933e:	f1ba 0f01 	cmp.w	sl, #1
 8009342:	f47f af3d 	bne.w	80091c0 <_scanf_float+0x64>
 8009346:	f04f 0a02 	mov.w	sl, #2
 800934a:	e7d0      	b.n	80092ee <_scanf_float+0x192>
 800934c:	b97d      	cbnz	r5, 800936e <_scanf_float+0x212>
 800934e:	f1b9 0f00 	cmp.w	r9, #0
 8009352:	f47f af38 	bne.w	80091c6 <_scanf_float+0x6a>
 8009356:	6822      	ldr	r2, [r4, #0]
 8009358:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800935c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009360:	f040 8108 	bne.w	8009574 <_scanf_float+0x418>
 8009364:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009368:	6022      	str	r2, [r4, #0]
 800936a:	2501      	movs	r5, #1
 800936c:	e7bf      	b.n	80092ee <_scanf_float+0x192>
 800936e:	2d03      	cmp	r5, #3
 8009370:	d0e2      	beq.n	8009338 <_scanf_float+0x1dc>
 8009372:	2d05      	cmp	r5, #5
 8009374:	e7de      	b.n	8009334 <_scanf_float+0x1d8>
 8009376:	2d02      	cmp	r5, #2
 8009378:	f47f af22 	bne.w	80091c0 <_scanf_float+0x64>
 800937c:	2503      	movs	r5, #3
 800937e:	e7b6      	b.n	80092ee <_scanf_float+0x192>
 8009380:	2d06      	cmp	r5, #6
 8009382:	f47f af1d 	bne.w	80091c0 <_scanf_float+0x64>
 8009386:	2507      	movs	r5, #7
 8009388:	e7b1      	b.n	80092ee <_scanf_float+0x192>
 800938a:	6822      	ldr	r2, [r4, #0]
 800938c:	0591      	lsls	r1, r2, #22
 800938e:	f57f af17 	bpl.w	80091c0 <_scanf_float+0x64>
 8009392:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009396:	6022      	str	r2, [r4, #0]
 8009398:	f8cd 9008 	str.w	r9, [sp, #8]
 800939c:	e7a7      	b.n	80092ee <_scanf_float+0x192>
 800939e:	6822      	ldr	r2, [r4, #0]
 80093a0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80093a4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80093a8:	d006      	beq.n	80093b8 <_scanf_float+0x25c>
 80093aa:	0550      	lsls	r0, r2, #21
 80093ac:	f57f af08 	bpl.w	80091c0 <_scanf_float+0x64>
 80093b0:	f1b9 0f00 	cmp.w	r9, #0
 80093b4:	f000 80de 	beq.w	8009574 <_scanf_float+0x418>
 80093b8:	0591      	lsls	r1, r2, #22
 80093ba:	bf58      	it	pl
 80093bc:	9902      	ldrpl	r1, [sp, #8]
 80093be:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80093c2:	bf58      	it	pl
 80093c4:	eba9 0101 	subpl.w	r1, r9, r1
 80093c8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80093cc:	bf58      	it	pl
 80093ce:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80093d2:	6022      	str	r2, [r4, #0]
 80093d4:	f04f 0900 	mov.w	r9, #0
 80093d8:	e789      	b.n	80092ee <_scanf_float+0x192>
 80093da:	f04f 0a03 	mov.w	sl, #3
 80093de:	e786      	b.n	80092ee <_scanf_float+0x192>
 80093e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80093e4:	4639      	mov	r1, r7
 80093e6:	4640      	mov	r0, r8
 80093e8:	4798      	blx	r3
 80093ea:	2800      	cmp	r0, #0
 80093ec:	f43f aedb 	beq.w	80091a6 <_scanf_float+0x4a>
 80093f0:	e6e6      	b.n	80091c0 <_scanf_float+0x64>
 80093f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80093f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80093fa:	463a      	mov	r2, r7
 80093fc:	4640      	mov	r0, r8
 80093fe:	4798      	blx	r3
 8009400:	6923      	ldr	r3, [r4, #16]
 8009402:	3b01      	subs	r3, #1
 8009404:	6123      	str	r3, [r4, #16]
 8009406:	e6e8      	b.n	80091da <_scanf_float+0x7e>
 8009408:	1e6b      	subs	r3, r5, #1
 800940a:	2b06      	cmp	r3, #6
 800940c:	d824      	bhi.n	8009458 <_scanf_float+0x2fc>
 800940e:	2d02      	cmp	r5, #2
 8009410:	d836      	bhi.n	8009480 <_scanf_float+0x324>
 8009412:	9b01      	ldr	r3, [sp, #4]
 8009414:	429e      	cmp	r6, r3
 8009416:	f67f aee4 	bls.w	80091e2 <_scanf_float+0x86>
 800941a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800941e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009422:	463a      	mov	r2, r7
 8009424:	4640      	mov	r0, r8
 8009426:	4798      	blx	r3
 8009428:	6923      	ldr	r3, [r4, #16]
 800942a:	3b01      	subs	r3, #1
 800942c:	6123      	str	r3, [r4, #16]
 800942e:	e7f0      	b.n	8009412 <_scanf_float+0x2b6>
 8009430:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009434:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009438:	463a      	mov	r2, r7
 800943a:	4640      	mov	r0, r8
 800943c:	4798      	blx	r3
 800943e:	6923      	ldr	r3, [r4, #16]
 8009440:	3b01      	subs	r3, #1
 8009442:	6123      	str	r3, [r4, #16]
 8009444:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009448:	fa5f fa8a 	uxtb.w	sl, sl
 800944c:	f1ba 0f02 	cmp.w	sl, #2
 8009450:	d1ee      	bne.n	8009430 <_scanf_float+0x2d4>
 8009452:	3d03      	subs	r5, #3
 8009454:	b2ed      	uxtb	r5, r5
 8009456:	1b76      	subs	r6, r6, r5
 8009458:	6823      	ldr	r3, [r4, #0]
 800945a:	05da      	lsls	r2, r3, #23
 800945c:	d530      	bpl.n	80094c0 <_scanf_float+0x364>
 800945e:	055b      	lsls	r3, r3, #21
 8009460:	d511      	bpl.n	8009486 <_scanf_float+0x32a>
 8009462:	9b01      	ldr	r3, [sp, #4]
 8009464:	429e      	cmp	r6, r3
 8009466:	f67f aebc 	bls.w	80091e2 <_scanf_float+0x86>
 800946a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800946e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009472:	463a      	mov	r2, r7
 8009474:	4640      	mov	r0, r8
 8009476:	4798      	blx	r3
 8009478:	6923      	ldr	r3, [r4, #16]
 800947a:	3b01      	subs	r3, #1
 800947c:	6123      	str	r3, [r4, #16]
 800947e:	e7f0      	b.n	8009462 <_scanf_float+0x306>
 8009480:	46aa      	mov	sl, r5
 8009482:	46b3      	mov	fp, r6
 8009484:	e7de      	b.n	8009444 <_scanf_float+0x2e8>
 8009486:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800948a:	6923      	ldr	r3, [r4, #16]
 800948c:	2965      	cmp	r1, #101	@ 0x65
 800948e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009492:	f106 35ff 	add.w	r5, r6, #4294967295
 8009496:	6123      	str	r3, [r4, #16]
 8009498:	d00c      	beq.n	80094b4 <_scanf_float+0x358>
 800949a:	2945      	cmp	r1, #69	@ 0x45
 800949c:	d00a      	beq.n	80094b4 <_scanf_float+0x358>
 800949e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80094a2:	463a      	mov	r2, r7
 80094a4:	4640      	mov	r0, r8
 80094a6:	4798      	blx	r3
 80094a8:	6923      	ldr	r3, [r4, #16]
 80094aa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80094ae:	3b01      	subs	r3, #1
 80094b0:	1eb5      	subs	r5, r6, #2
 80094b2:	6123      	str	r3, [r4, #16]
 80094b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80094b8:	463a      	mov	r2, r7
 80094ba:	4640      	mov	r0, r8
 80094bc:	4798      	blx	r3
 80094be:	462e      	mov	r6, r5
 80094c0:	6822      	ldr	r2, [r4, #0]
 80094c2:	f012 0210 	ands.w	r2, r2, #16
 80094c6:	d001      	beq.n	80094cc <_scanf_float+0x370>
 80094c8:	2000      	movs	r0, #0
 80094ca:	e68b      	b.n	80091e4 <_scanf_float+0x88>
 80094cc:	7032      	strb	r2, [r6, #0]
 80094ce:	6823      	ldr	r3, [r4, #0]
 80094d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80094d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094d8:	d11c      	bne.n	8009514 <_scanf_float+0x3b8>
 80094da:	9b02      	ldr	r3, [sp, #8]
 80094dc:	454b      	cmp	r3, r9
 80094de:	eba3 0209 	sub.w	r2, r3, r9
 80094e2:	d123      	bne.n	800952c <_scanf_float+0x3d0>
 80094e4:	9901      	ldr	r1, [sp, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	4640      	mov	r0, r8
 80094ea:	f002 fc15 	bl	800bd18 <_strtod_r>
 80094ee:	9b03      	ldr	r3, [sp, #12]
 80094f0:	6821      	ldr	r1, [r4, #0]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f011 0f02 	tst.w	r1, #2
 80094f8:	ec57 6b10 	vmov	r6, r7, d0
 80094fc:	f103 0204 	add.w	r2, r3, #4
 8009500:	d01f      	beq.n	8009542 <_scanf_float+0x3e6>
 8009502:	9903      	ldr	r1, [sp, #12]
 8009504:	600a      	str	r2, [r1, #0]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	e9c3 6700 	strd	r6, r7, [r3]
 800950c:	68e3      	ldr	r3, [r4, #12]
 800950e:	3301      	adds	r3, #1
 8009510:	60e3      	str	r3, [r4, #12]
 8009512:	e7d9      	b.n	80094c8 <_scanf_float+0x36c>
 8009514:	9b04      	ldr	r3, [sp, #16]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d0e4      	beq.n	80094e4 <_scanf_float+0x388>
 800951a:	9905      	ldr	r1, [sp, #20]
 800951c:	230a      	movs	r3, #10
 800951e:	3101      	adds	r1, #1
 8009520:	4640      	mov	r0, r8
 8009522:	f002 fc79 	bl	800be18 <_strtol_r>
 8009526:	9b04      	ldr	r3, [sp, #16]
 8009528:	9e05      	ldr	r6, [sp, #20]
 800952a:	1ac2      	subs	r2, r0, r3
 800952c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8009530:	429e      	cmp	r6, r3
 8009532:	bf28      	it	cs
 8009534:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009538:	4910      	ldr	r1, [pc, #64]	@ (800957c <_scanf_float+0x420>)
 800953a:	4630      	mov	r0, r6
 800953c:	f000 f8e4 	bl	8009708 <siprintf>
 8009540:	e7d0      	b.n	80094e4 <_scanf_float+0x388>
 8009542:	f011 0f04 	tst.w	r1, #4
 8009546:	9903      	ldr	r1, [sp, #12]
 8009548:	600a      	str	r2, [r1, #0]
 800954a:	d1dc      	bne.n	8009506 <_scanf_float+0x3aa>
 800954c:	681d      	ldr	r5, [r3, #0]
 800954e:	4632      	mov	r2, r6
 8009550:	463b      	mov	r3, r7
 8009552:	4630      	mov	r0, r6
 8009554:	4639      	mov	r1, r7
 8009556:	f7f7 fb11 	bl	8000b7c <__aeabi_dcmpun>
 800955a:	b128      	cbz	r0, 8009568 <_scanf_float+0x40c>
 800955c:	4808      	ldr	r0, [pc, #32]	@ (8009580 <_scanf_float+0x424>)
 800955e:	f000 f9d3 	bl	8009908 <nanf>
 8009562:	ed85 0a00 	vstr	s0, [r5]
 8009566:	e7d1      	b.n	800950c <_scanf_float+0x3b0>
 8009568:	4630      	mov	r0, r6
 800956a:	4639      	mov	r1, r7
 800956c:	f7f7 fb64 	bl	8000c38 <__aeabi_d2f>
 8009570:	6028      	str	r0, [r5, #0]
 8009572:	e7cb      	b.n	800950c <_scanf_float+0x3b0>
 8009574:	f04f 0900 	mov.w	r9, #0
 8009578:	e629      	b.n	80091ce <_scanf_float+0x72>
 800957a:	bf00      	nop
 800957c:	0800d098 	.word	0x0800d098
 8009580:	0800d42d 	.word	0x0800d42d

08009584 <std>:
 8009584:	2300      	movs	r3, #0
 8009586:	b510      	push	{r4, lr}
 8009588:	4604      	mov	r4, r0
 800958a:	e9c0 3300 	strd	r3, r3, [r0]
 800958e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009592:	6083      	str	r3, [r0, #8]
 8009594:	8181      	strh	r1, [r0, #12]
 8009596:	6643      	str	r3, [r0, #100]	@ 0x64
 8009598:	81c2      	strh	r2, [r0, #14]
 800959a:	6183      	str	r3, [r0, #24]
 800959c:	4619      	mov	r1, r3
 800959e:	2208      	movs	r2, #8
 80095a0:	305c      	adds	r0, #92	@ 0x5c
 80095a2:	f000 f914 	bl	80097ce <memset>
 80095a6:	4b0d      	ldr	r3, [pc, #52]	@ (80095dc <std+0x58>)
 80095a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80095aa:	4b0d      	ldr	r3, [pc, #52]	@ (80095e0 <std+0x5c>)
 80095ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80095ae:	4b0d      	ldr	r3, [pc, #52]	@ (80095e4 <std+0x60>)
 80095b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80095b2:	4b0d      	ldr	r3, [pc, #52]	@ (80095e8 <std+0x64>)
 80095b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80095b6:	4b0d      	ldr	r3, [pc, #52]	@ (80095ec <std+0x68>)
 80095b8:	6224      	str	r4, [r4, #32]
 80095ba:	429c      	cmp	r4, r3
 80095bc:	d006      	beq.n	80095cc <std+0x48>
 80095be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80095c2:	4294      	cmp	r4, r2
 80095c4:	d002      	beq.n	80095cc <std+0x48>
 80095c6:	33d0      	adds	r3, #208	@ 0xd0
 80095c8:	429c      	cmp	r4, r3
 80095ca:	d105      	bne.n	80095d8 <std+0x54>
 80095cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80095d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095d4:	f000 b986 	b.w	80098e4 <__retarget_lock_init_recursive>
 80095d8:	bd10      	pop	{r4, pc}
 80095da:	bf00      	nop
 80095dc:	08009749 	.word	0x08009749
 80095e0:	0800976b 	.word	0x0800976b
 80095e4:	080097a3 	.word	0x080097a3
 80095e8:	080097c7 	.word	0x080097c7
 80095ec:	20000670 	.word	0x20000670

080095f0 <stdio_exit_handler>:
 80095f0:	4a02      	ldr	r2, [pc, #8]	@ (80095fc <stdio_exit_handler+0xc>)
 80095f2:	4903      	ldr	r1, [pc, #12]	@ (8009600 <stdio_exit_handler+0x10>)
 80095f4:	4803      	ldr	r0, [pc, #12]	@ (8009604 <stdio_exit_handler+0x14>)
 80095f6:	f000 b869 	b.w	80096cc <_fwalk_sglue>
 80095fa:	bf00      	nop
 80095fc:	20000008 	.word	0x20000008
 8009600:	0800c1d5 	.word	0x0800c1d5
 8009604:	20000018 	.word	0x20000018

08009608 <cleanup_stdio>:
 8009608:	6841      	ldr	r1, [r0, #4]
 800960a:	4b0c      	ldr	r3, [pc, #48]	@ (800963c <cleanup_stdio+0x34>)
 800960c:	4299      	cmp	r1, r3
 800960e:	b510      	push	{r4, lr}
 8009610:	4604      	mov	r4, r0
 8009612:	d001      	beq.n	8009618 <cleanup_stdio+0x10>
 8009614:	f002 fdde 	bl	800c1d4 <_fflush_r>
 8009618:	68a1      	ldr	r1, [r4, #8]
 800961a:	4b09      	ldr	r3, [pc, #36]	@ (8009640 <cleanup_stdio+0x38>)
 800961c:	4299      	cmp	r1, r3
 800961e:	d002      	beq.n	8009626 <cleanup_stdio+0x1e>
 8009620:	4620      	mov	r0, r4
 8009622:	f002 fdd7 	bl	800c1d4 <_fflush_r>
 8009626:	68e1      	ldr	r1, [r4, #12]
 8009628:	4b06      	ldr	r3, [pc, #24]	@ (8009644 <cleanup_stdio+0x3c>)
 800962a:	4299      	cmp	r1, r3
 800962c:	d004      	beq.n	8009638 <cleanup_stdio+0x30>
 800962e:	4620      	mov	r0, r4
 8009630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009634:	f002 bdce 	b.w	800c1d4 <_fflush_r>
 8009638:	bd10      	pop	{r4, pc}
 800963a:	bf00      	nop
 800963c:	20000670 	.word	0x20000670
 8009640:	200006d8 	.word	0x200006d8
 8009644:	20000740 	.word	0x20000740

08009648 <global_stdio_init.part.0>:
 8009648:	b510      	push	{r4, lr}
 800964a:	4b0b      	ldr	r3, [pc, #44]	@ (8009678 <global_stdio_init.part.0+0x30>)
 800964c:	4c0b      	ldr	r4, [pc, #44]	@ (800967c <global_stdio_init.part.0+0x34>)
 800964e:	4a0c      	ldr	r2, [pc, #48]	@ (8009680 <global_stdio_init.part.0+0x38>)
 8009650:	601a      	str	r2, [r3, #0]
 8009652:	4620      	mov	r0, r4
 8009654:	2200      	movs	r2, #0
 8009656:	2104      	movs	r1, #4
 8009658:	f7ff ff94 	bl	8009584 <std>
 800965c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009660:	2201      	movs	r2, #1
 8009662:	2109      	movs	r1, #9
 8009664:	f7ff ff8e 	bl	8009584 <std>
 8009668:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800966c:	2202      	movs	r2, #2
 800966e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009672:	2112      	movs	r1, #18
 8009674:	f7ff bf86 	b.w	8009584 <std>
 8009678:	200007a8 	.word	0x200007a8
 800967c:	20000670 	.word	0x20000670
 8009680:	080095f1 	.word	0x080095f1

08009684 <__sfp_lock_acquire>:
 8009684:	4801      	ldr	r0, [pc, #4]	@ (800968c <__sfp_lock_acquire+0x8>)
 8009686:	f000 b92e 	b.w	80098e6 <__retarget_lock_acquire_recursive>
 800968a:	bf00      	nop
 800968c:	200007b1 	.word	0x200007b1

08009690 <__sfp_lock_release>:
 8009690:	4801      	ldr	r0, [pc, #4]	@ (8009698 <__sfp_lock_release+0x8>)
 8009692:	f000 b929 	b.w	80098e8 <__retarget_lock_release_recursive>
 8009696:	bf00      	nop
 8009698:	200007b1 	.word	0x200007b1

0800969c <__sinit>:
 800969c:	b510      	push	{r4, lr}
 800969e:	4604      	mov	r4, r0
 80096a0:	f7ff fff0 	bl	8009684 <__sfp_lock_acquire>
 80096a4:	6a23      	ldr	r3, [r4, #32]
 80096a6:	b11b      	cbz	r3, 80096b0 <__sinit+0x14>
 80096a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096ac:	f7ff bff0 	b.w	8009690 <__sfp_lock_release>
 80096b0:	4b04      	ldr	r3, [pc, #16]	@ (80096c4 <__sinit+0x28>)
 80096b2:	6223      	str	r3, [r4, #32]
 80096b4:	4b04      	ldr	r3, [pc, #16]	@ (80096c8 <__sinit+0x2c>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d1f5      	bne.n	80096a8 <__sinit+0xc>
 80096bc:	f7ff ffc4 	bl	8009648 <global_stdio_init.part.0>
 80096c0:	e7f2      	b.n	80096a8 <__sinit+0xc>
 80096c2:	bf00      	nop
 80096c4:	08009609 	.word	0x08009609
 80096c8:	200007a8 	.word	0x200007a8

080096cc <_fwalk_sglue>:
 80096cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096d0:	4607      	mov	r7, r0
 80096d2:	4688      	mov	r8, r1
 80096d4:	4614      	mov	r4, r2
 80096d6:	2600      	movs	r6, #0
 80096d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096dc:	f1b9 0901 	subs.w	r9, r9, #1
 80096e0:	d505      	bpl.n	80096ee <_fwalk_sglue+0x22>
 80096e2:	6824      	ldr	r4, [r4, #0]
 80096e4:	2c00      	cmp	r4, #0
 80096e6:	d1f7      	bne.n	80096d8 <_fwalk_sglue+0xc>
 80096e8:	4630      	mov	r0, r6
 80096ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096ee:	89ab      	ldrh	r3, [r5, #12]
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d907      	bls.n	8009704 <_fwalk_sglue+0x38>
 80096f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80096f8:	3301      	adds	r3, #1
 80096fa:	d003      	beq.n	8009704 <_fwalk_sglue+0x38>
 80096fc:	4629      	mov	r1, r5
 80096fe:	4638      	mov	r0, r7
 8009700:	47c0      	blx	r8
 8009702:	4306      	orrs	r6, r0
 8009704:	3568      	adds	r5, #104	@ 0x68
 8009706:	e7e9      	b.n	80096dc <_fwalk_sglue+0x10>

08009708 <siprintf>:
 8009708:	b40e      	push	{r1, r2, r3}
 800970a:	b500      	push	{lr}
 800970c:	b09c      	sub	sp, #112	@ 0x70
 800970e:	ab1d      	add	r3, sp, #116	@ 0x74
 8009710:	9002      	str	r0, [sp, #8]
 8009712:	9006      	str	r0, [sp, #24]
 8009714:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009718:	4809      	ldr	r0, [pc, #36]	@ (8009740 <siprintf+0x38>)
 800971a:	9107      	str	r1, [sp, #28]
 800971c:	9104      	str	r1, [sp, #16]
 800971e:	4909      	ldr	r1, [pc, #36]	@ (8009744 <siprintf+0x3c>)
 8009720:	f853 2b04 	ldr.w	r2, [r3], #4
 8009724:	9105      	str	r1, [sp, #20]
 8009726:	6800      	ldr	r0, [r0, #0]
 8009728:	9301      	str	r3, [sp, #4]
 800972a:	a902      	add	r1, sp, #8
 800972c:	f002 fbd2 	bl	800bed4 <_svfiprintf_r>
 8009730:	9b02      	ldr	r3, [sp, #8]
 8009732:	2200      	movs	r2, #0
 8009734:	701a      	strb	r2, [r3, #0]
 8009736:	b01c      	add	sp, #112	@ 0x70
 8009738:	f85d eb04 	ldr.w	lr, [sp], #4
 800973c:	b003      	add	sp, #12
 800973e:	4770      	bx	lr
 8009740:	20000014 	.word	0x20000014
 8009744:	ffff0208 	.word	0xffff0208

08009748 <__sread>:
 8009748:	b510      	push	{r4, lr}
 800974a:	460c      	mov	r4, r1
 800974c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009750:	f000 f87a 	bl	8009848 <_read_r>
 8009754:	2800      	cmp	r0, #0
 8009756:	bfab      	itete	ge
 8009758:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800975a:	89a3      	ldrhlt	r3, [r4, #12]
 800975c:	181b      	addge	r3, r3, r0
 800975e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009762:	bfac      	ite	ge
 8009764:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009766:	81a3      	strhlt	r3, [r4, #12]
 8009768:	bd10      	pop	{r4, pc}

0800976a <__swrite>:
 800976a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800976e:	461f      	mov	r7, r3
 8009770:	898b      	ldrh	r3, [r1, #12]
 8009772:	05db      	lsls	r3, r3, #23
 8009774:	4605      	mov	r5, r0
 8009776:	460c      	mov	r4, r1
 8009778:	4616      	mov	r6, r2
 800977a:	d505      	bpl.n	8009788 <__swrite+0x1e>
 800977c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009780:	2302      	movs	r3, #2
 8009782:	2200      	movs	r2, #0
 8009784:	f000 f84e 	bl	8009824 <_lseek_r>
 8009788:	89a3      	ldrh	r3, [r4, #12]
 800978a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800978e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009792:	81a3      	strh	r3, [r4, #12]
 8009794:	4632      	mov	r2, r6
 8009796:	463b      	mov	r3, r7
 8009798:	4628      	mov	r0, r5
 800979a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800979e:	f000 b865 	b.w	800986c <_write_r>

080097a2 <__sseek>:
 80097a2:	b510      	push	{r4, lr}
 80097a4:	460c      	mov	r4, r1
 80097a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097aa:	f000 f83b 	bl	8009824 <_lseek_r>
 80097ae:	1c43      	adds	r3, r0, #1
 80097b0:	89a3      	ldrh	r3, [r4, #12]
 80097b2:	bf15      	itete	ne
 80097b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80097b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80097ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80097be:	81a3      	strheq	r3, [r4, #12]
 80097c0:	bf18      	it	ne
 80097c2:	81a3      	strhne	r3, [r4, #12]
 80097c4:	bd10      	pop	{r4, pc}

080097c6 <__sclose>:
 80097c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097ca:	f000 b81b 	b.w	8009804 <_close_r>

080097ce <memset>:
 80097ce:	4402      	add	r2, r0
 80097d0:	4603      	mov	r3, r0
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d100      	bne.n	80097d8 <memset+0xa>
 80097d6:	4770      	bx	lr
 80097d8:	f803 1b01 	strb.w	r1, [r3], #1
 80097dc:	e7f9      	b.n	80097d2 <memset+0x4>

080097de <strcat>:
 80097de:	b510      	push	{r4, lr}
 80097e0:	4602      	mov	r2, r0
 80097e2:	7814      	ldrb	r4, [r2, #0]
 80097e4:	4613      	mov	r3, r2
 80097e6:	3201      	adds	r2, #1
 80097e8:	2c00      	cmp	r4, #0
 80097ea:	d1fa      	bne.n	80097e2 <strcat+0x4>
 80097ec:	3b01      	subs	r3, #1
 80097ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097f6:	2a00      	cmp	r2, #0
 80097f8:	d1f9      	bne.n	80097ee <strcat+0x10>
 80097fa:	bd10      	pop	{r4, pc}

080097fc <_localeconv_r>:
 80097fc:	4800      	ldr	r0, [pc, #0]	@ (8009800 <_localeconv_r+0x4>)
 80097fe:	4770      	bx	lr
 8009800:	20000154 	.word	0x20000154

08009804 <_close_r>:
 8009804:	b538      	push	{r3, r4, r5, lr}
 8009806:	4d06      	ldr	r5, [pc, #24]	@ (8009820 <_close_r+0x1c>)
 8009808:	2300      	movs	r3, #0
 800980a:	4604      	mov	r4, r0
 800980c:	4608      	mov	r0, r1
 800980e:	602b      	str	r3, [r5, #0]
 8009810:	f7f9 fb22 	bl	8002e58 <_close>
 8009814:	1c43      	adds	r3, r0, #1
 8009816:	d102      	bne.n	800981e <_close_r+0x1a>
 8009818:	682b      	ldr	r3, [r5, #0]
 800981a:	b103      	cbz	r3, 800981e <_close_r+0x1a>
 800981c:	6023      	str	r3, [r4, #0]
 800981e:	bd38      	pop	{r3, r4, r5, pc}
 8009820:	200007ac 	.word	0x200007ac

08009824 <_lseek_r>:
 8009824:	b538      	push	{r3, r4, r5, lr}
 8009826:	4d07      	ldr	r5, [pc, #28]	@ (8009844 <_lseek_r+0x20>)
 8009828:	4604      	mov	r4, r0
 800982a:	4608      	mov	r0, r1
 800982c:	4611      	mov	r1, r2
 800982e:	2200      	movs	r2, #0
 8009830:	602a      	str	r2, [r5, #0]
 8009832:	461a      	mov	r2, r3
 8009834:	f7f9 fb37 	bl	8002ea6 <_lseek>
 8009838:	1c43      	adds	r3, r0, #1
 800983a:	d102      	bne.n	8009842 <_lseek_r+0x1e>
 800983c:	682b      	ldr	r3, [r5, #0]
 800983e:	b103      	cbz	r3, 8009842 <_lseek_r+0x1e>
 8009840:	6023      	str	r3, [r4, #0]
 8009842:	bd38      	pop	{r3, r4, r5, pc}
 8009844:	200007ac 	.word	0x200007ac

08009848 <_read_r>:
 8009848:	b538      	push	{r3, r4, r5, lr}
 800984a:	4d07      	ldr	r5, [pc, #28]	@ (8009868 <_read_r+0x20>)
 800984c:	4604      	mov	r4, r0
 800984e:	4608      	mov	r0, r1
 8009850:	4611      	mov	r1, r2
 8009852:	2200      	movs	r2, #0
 8009854:	602a      	str	r2, [r5, #0]
 8009856:	461a      	mov	r2, r3
 8009858:	f7f9 fac5 	bl	8002de6 <_read>
 800985c:	1c43      	adds	r3, r0, #1
 800985e:	d102      	bne.n	8009866 <_read_r+0x1e>
 8009860:	682b      	ldr	r3, [r5, #0]
 8009862:	b103      	cbz	r3, 8009866 <_read_r+0x1e>
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	bd38      	pop	{r3, r4, r5, pc}
 8009868:	200007ac 	.word	0x200007ac

0800986c <_write_r>:
 800986c:	b538      	push	{r3, r4, r5, lr}
 800986e:	4d07      	ldr	r5, [pc, #28]	@ (800988c <_write_r+0x20>)
 8009870:	4604      	mov	r4, r0
 8009872:	4608      	mov	r0, r1
 8009874:	4611      	mov	r1, r2
 8009876:	2200      	movs	r2, #0
 8009878:	602a      	str	r2, [r5, #0]
 800987a:	461a      	mov	r2, r3
 800987c:	f7f9 fad0 	bl	8002e20 <_write>
 8009880:	1c43      	adds	r3, r0, #1
 8009882:	d102      	bne.n	800988a <_write_r+0x1e>
 8009884:	682b      	ldr	r3, [r5, #0]
 8009886:	b103      	cbz	r3, 800988a <_write_r+0x1e>
 8009888:	6023      	str	r3, [r4, #0]
 800988a:	bd38      	pop	{r3, r4, r5, pc}
 800988c:	200007ac 	.word	0x200007ac

08009890 <__errno>:
 8009890:	4b01      	ldr	r3, [pc, #4]	@ (8009898 <__errno+0x8>)
 8009892:	6818      	ldr	r0, [r3, #0]
 8009894:	4770      	bx	lr
 8009896:	bf00      	nop
 8009898:	20000014 	.word	0x20000014

0800989c <__libc_init_array>:
 800989c:	b570      	push	{r4, r5, r6, lr}
 800989e:	4d0d      	ldr	r5, [pc, #52]	@ (80098d4 <__libc_init_array+0x38>)
 80098a0:	4c0d      	ldr	r4, [pc, #52]	@ (80098d8 <__libc_init_array+0x3c>)
 80098a2:	1b64      	subs	r4, r4, r5
 80098a4:	10a4      	asrs	r4, r4, #2
 80098a6:	2600      	movs	r6, #0
 80098a8:	42a6      	cmp	r6, r4
 80098aa:	d109      	bne.n	80098c0 <__libc_init_array+0x24>
 80098ac:	4d0b      	ldr	r5, [pc, #44]	@ (80098dc <__libc_init_array+0x40>)
 80098ae:	4c0c      	ldr	r4, [pc, #48]	@ (80098e0 <__libc_init_array+0x44>)
 80098b0:	f003 fb74 	bl	800cf9c <_init>
 80098b4:	1b64      	subs	r4, r4, r5
 80098b6:	10a4      	asrs	r4, r4, #2
 80098b8:	2600      	movs	r6, #0
 80098ba:	42a6      	cmp	r6, r4
 80098bc:	d105      	bne.n	80098ca <__libc_init_array+0x2e>
 80098be:	bd70      	pop	{r4, r5, r6, pc}
 80098c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80098c4:	4798      	blx	r3
 80098c6:	3601      	adds	r6, #1
 80098c8:	e7ee      	b.n	80098a8 <__libc_init_array+0xc>
 80098ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80098ce:	4798      	blx	r3
 80098d0:	3601      	adds	r6, #1
 80098d2:	e7f2      	b.n	80098ba <__libc_init_array+0x1e>
 80098d4:	0800d498 	.word	0x0800d498
 80098d8:	0800d498 	.word	0x0800d498
 80098dc:	0800d498 	.word	0x0800d498
 80098e0:	0800d49c 	.word	0x0800d49c

080098e4 <__retarget_lock_init_recursive>:
 80098e4:	4770      	bx	lr

080098e6 <__retarget_lock_acquire_recursive>:
 80098e6:	4770      	bx	lr

080098e8 <__retarget_lock_release_recursive>:
 80098e8:	4770      	bx	lr

080098ea <memcpy>:
 80098ea:	440a      	add	r2, r1
 80098ec:	4291      	cmp	r1, r2
 80098ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80098f2:	d100      	bne.n	80098f6 <memcpy+0xc>
 80098f4:	4770      	bx	lr
 80098f6:	b510      	push	{r4, lr}
 80098f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009900:	4291      	cmp	r1, r2
 8009902:	d1f9      	bne.n	80098f8 <memcpy+0xe>
 8009904:	bd10      	pop	{r4, pc}
	...

08009908 <nanf>:
 8009908:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009910 <nanf+0x8>
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	7fc00000 	.word	0x7fc00000

08009914 <quorem>:
 8009914:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009918:	6903      	ldr	r3, [r0, #16]
 800991a:	690c      	ldr	r4, [r1, #16]
 800991c:	42a3      	cmp	r3, r4
 800991e:	4607      	mov	r7, r0
 8009920:	db7e      	blt.n	8009a20 <quorem+0x10c>
 8009922:	3c01      	subs	r4, #1
 8009924:	f101 0814 	add.w	r8, r1, #20
 8009928:	00a3      	lsls	r3, r4, #2
 800992a:	f100 0514 	add.w	r5, r0, #20
 800992e:	9300      	str	r3, [sp, #0]
 8009930:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009934:	9301      	str	r3, [sp, #4]
 8009936:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800993a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800993e:	3301      	adds	r3, #1
 8009940:	429a      	cmp	r2, r3
 8009942:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009946:	fbb2 f6f3 	udiv	r6, r2, r3
 800994a:	d32e      	bcc.n	80099aa <quorem+0x96>
 800994c:	f04f 0a00 	mov.w	sl, #0
 8009950:	46c4      	mov	ip, r8
 8009952:	46ae      	mov	lr, r5
 8009954:	46d3      	mov	fp, sl
 8009956:	f85c 3b04 	ldr.w	r3, [ip], #4
 800995a:	b298      	uxth	r0, r3
 800995c:	fb06 a000 	mla	r0, r6, r0, sl
 8009960:	0c02      	lsrs	r2, r0, #16
 8009962:	0c1b      	lsrs	r3, r3, #16
 8009964:	fb06 2303 	mla	r3, r6, r3, r2
 8009968:	f8de 2000 	ldr.w	r2, [lr]
 800996c:	b280      	uxth	r0, r0
 800996e:	b292      	uxth	r2, r2
 8009970:	1a12      	subs	r2, r2, r0
 8009972:	445a      	add	r2, fp
 8009974:	f8de 0000 	ldr.w	r0, [lr]
 8009978:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800997c:	b29b      	uxth	r3, r3
 800997e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009982:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009986:	b292      	uxth	r2, r2
 8009988:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800998c:	45e1      	cmp	r9, ip
 800998e:	f84e 2b04 	str.w	r2, [lr], #4
 8009992:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009996:	d2de      	bcs.n	8009956 <quorem+0x42>
 8009998:	9b00      	ldr	r3, [sp, #0]
 800999a:	58eb      	ldr	r3, [r5, r3]
 800999c:	b92b      	cbnz	r3, 80099aa <quorem+0x96>
 800999e:	9b01      	ldr	r3, [sp, #4]
 80099a0:	3b04      	subs	r3, #4
 80099a2:	429d      	cmp	r5, r3
 80099a4:	461a      	mov	r2, r3
 80099a6:	d32f      	bcc.n	8009a08 <quorem+0xf4>
 80099a8:	613c      	str	r4, [r7, #16]
 80099aa:	4638      	mov	r0, r7
 80099ac:	f001 f9c4 	bl	800ad38 <__mcmp>
 80099b0:	2800      	cmp	r0, #0
 80099b2:	db25      	blt.n	8009a00 <quorem+0xec>
 80099b4:	4629      	mov	r1, r5
 80099b6:	2000      	movs	r0, #0
 80099b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80099bc:	f8d1 c000 	ldr.w	ip, [r1]
 80099c0:	fa1f fe82 	uxth.w	lr, r2
 80099c4:	fa1f f38c 	uxth.w	r3, ip
 80099c8:	eba3 030e 	sub.w	r3, r3, lr
 80099cc:	4403      	add	r3, r0
 80099ce:	0c12      	lsrs	r2, r2, #16
 80099d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80099d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80099d8:	b29b      	uxth	r3, r3
 80099da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099de:	45c1      	cmp	r9, r8
 80099e0:	f841 3b04 	str.w	r3, [r1], #4
 80099e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80099e8:	d2e6      	bcs.n	80099b8 <quorem+0xa4>
 80099ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80099ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80099f2:	b922      	cbnz	r2, 80099fe <quorem+0xea>
 80099f4:	3b04      	subs	r3, #4
 80099f6:	429d      	cmp	r5, r3
 80099f8:	461a      	mov	r2, r3
 80099fa:	d30b      	bcc.n	8009a14 <quorem+0x100>
 80099fc:	613c      	str	r4, [r7, #16]
 80099fe:	3601      	adds	r6, #1
 8009a00:	4630      	mov	r0, r6
 8009a02:	b003      	add	sp, #12
 8009a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a08:	6812      	ldr	r2, [r2, #0]
 8009a0a:	3b04      	subs	r3, #4
 8009a0c:	2a00      	cmp	r2, #0
 8009a0e:	d1cb      	bne.n	80099a8 <quorem+0x94>
 8009a10:	3c01      	subs	r4, #1
 8009a12:	e7c6      	b.n	80099a2 <quorem+0x8e>
 8009a14:	6812      	ldr	r2, [r2, #0]
 8009a16:	3b04      	subs	r3, #4
 8009a18:	2a00      	cmp	r2, #0
 8009a1a:	d1ef      	bne.n	80099fc <quorem+0xe8>
 8009a1c:	3c01      	subs	r4, #1
 8009a1e:	e7ea      	b.n	80099f6 <quorem+0xe2>
 8009a20:	2000      	movs	r0, #0
 8009a22:	e7ee      	b.n	8009a02 <quorem+0xee>
 8009a24:	0000      	movs	r0, r0
	...

08009a28 <_dtoa_r>:
 8009a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a2c:	69c7      	ldr	r7, [r0, #28]
 8009a2e:	b099      	sub	sp, #100	@ 0x64
 8009a30:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009a34:	ec55 4b10 	vmov	r4, r5, d0
 8009a38:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009a3a:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a3c:	4683      	mov	fp, r0
 8009a3e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009a40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009a42:	b97f      	cbnz	r7, 8009a64 <_dtoa_r+0x3c>
 8009a44:	2010      	movs	r0, #16
 8009a46:	f000 fdfd 	bl	800a644 <malloc>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009a50:	b920      	cbnz	r0, 8009a5c <_dtoa_r+0x34>
 8009a52:	4ba7      	ldr	r3, [pc, #668]	@ (8009cf0 <_dtoa_r+0x2c8>)
 8009a54:	21ef      	movs	r1, #239	@ 0xef
 8009a56:	48a7      	ldr	r0, [pc, #668]	@ (8009cf4 <_dtoa_r+0x2cc>)
 8009a58:	f002 fc2a 	bl	800c2b0 <__assert_func>
 8009a5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009a60:	6007      	str	r7, [r0, #0]
 8009a62:	60c7      	str	r7, [r0, #12]
 8009a64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009a68:	6819      	ldr	r1, [r3, #0]
 8009a6a:	b159      	cbz	r1, 8009a84 <_dtoa_r+0x5c>
 8009a6c:	685a      	ldr	r2, [r3, #4]
 8009a6e:	604a      	str	r2, [r1, #4]
 8009a70:	2301      	movs	r3, #1
 8009a72:	4093      	lsls	r3, r2
 8009a74:	608b      	str	r3, [r1, #8]
 8009a76:	4658      	mov	r0, fp
 8009a78:	f000 feda 	bl	800a830 <_Bfree>
 8009a7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009a80:	2200      	movs	r2, #0
 8009a82:	601a      	str	r2, [r3, #0]
 8009a84:	1e2b      	subs	r3, r5, #0
 8009a86:	bfb9      	ittee	lt
 8009a88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009a8c:	9303      	strlt	r3, [sp, #12]
 8009a8e:	2300      	movge	r3, #0
 8009a90:	6033      	strge	r3, [r6, #0]
 8009a92:	9f03      	ldr	r7, [sp, #12]
 8009a94:	4b98      	ldr	r3, [pc, #608]	@ (8009cf8 <_dtoa_r+0x2d0>)
 8009a96:	bfbc      	itt	lt
 8009a98:	2201      	movlt	r2, #1
 8009a9a:	6032      	strlt	r2, [r6, #0]
 8009a9c:	43bb      	bics	r3, r7
 8009a9e:	d112      	bne.n	8009ac6 <_dtoa_r+0x9e>
 8009aa0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009aa2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009aa6:	6013      	str	r3, [r2, #0]
 8009aa8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009aac:	4323      	orrs	r3, r4
 8009aae:	f000 854d 	beq.w	800a54c <_dtoa_r+0xb24>
 8009ab2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ab4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009d0c <_dtoa_r+0x2e4>
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	f000 854f 	beq.w	800a55c <_dtoa_r+0xb34>
 8009abe:	f10a 0303 	add.w	r3, sl, #3
 8009ac2:	f000 bd49 	b.w	800a558 <_dtoa_r+0xb30>
 8009ac6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009aca:	2200      	movs	r2, #0
 8009acc:	ec51 0b17 	vmov	r0, r1, d7
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009ad6:	f7f7 f81f 	bl	8000b18 <__aeabi_dcmpeq>
 8009ada:	4680      	mov	r8, r0
 8009adc:	b158      	cbz	r0, 8009af6 <_dtoa_r+0xce>
 8009ade:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	6013      	str	r3, [r2, #0]
 8009ae4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ae6:	b113      	cbz	r3, 8009aee <_dtoa_r+0xc6>
 8009ae8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009aea:	4b84      	ldr	r3, [pc, #528]	@ (8009cfc <_dtoa_r+0x2d4>)
 8009aec:	6013      	str	r3, [r2, #0]
 8009aee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009d10 <_dtoa_r+0x2e8>
 8009af2:	f000 bd33 	b.w	800a55c <_dtoa_r+0xb34>
 8009af6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009afa:	aa16      	add	r2, sp, #88	@ 0x58
 8009afc:	a917      	add	r1, sp, #92	@ 0x5c
 8009afe:	4658      	mov	r0, fp
 8009b00:	f001 fa3a 	bl	800af78 <__d2b>
 8009b04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009b08:	4681      	mov	r9, r0
 8009b0a:	2e00      	cmp	r6, #0
 8009b0c:	d077      	beq.n	8009bfe <_dtoa_r+0x1d6>
 8009b0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b10:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009b14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009b20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009b24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009b28:	4619      	mov	r1, r3
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	4b74      	ldr	r3, [pc, #464]	@ (8009d00 <_dtoa_r+0x2d8>)
 8009b2e:	f7f6 fbd3 	bl	80002d8 <__aeabi_dsub>
 8009b32:	a369      	add	r3, pc, #420	@ (adr r3, 8009cd8 <_dtoa_r+0x2b0>)
 8009b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b38:	f7f6 fd86 	bl	8000648 <__aeabi_dmul>
 8009b3c:	a368      	add	r3, pc, #416	@ (adr r3, 8009ce0 <_dtoa_r+0x2b8>)
 8009b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b42:	f7f6 fbcb 	bl	80002dc <__adddf3>
 8009b46:	4604      	mov	r4, r0
 8009b48:	4630      	mov	r0, r6
 8009b4a:	460d      	mov	r5, r1
 8009b4c:	f7f6 fd12 	bl	8000574 <__aeabi_i2d>
 8009b50:	a365      	add	r3, pc, #404	@ (adr r3, 8009ce8 <_dtoa_r+0x2c0>)
 8009b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b56:	f7f6 fd77 	bl	8000648 <__aeabi_dmul>
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	460b      	mov	r3, r1
 8009b5e:	4620      	mov	r0, r4
 8009b60:	4629      	mov	r1, r5
 8009b62:	f7f6 fbbb 	bl	80002dc <__adddf3>
 8009b66:	4604      	mov	r4, r0
 8009b68:	460d      	mov	r5, r1
 8009b6a:	f7f7 f81d 	bl	8000ba8 <__aeabi_d2iz>
 8009b6e:	2200      	movs	r2, #0
 8009b70:	4607      	mov	r7, r0
 8009b72:	2300      	movs	r3, #0
 8009b74:	4620      	mov	r0, r4
 8009b76:	4629      	mov	r1, r5
 8009b78:	f7f6 ffd8 	bl	8000b2c <__aeabi_dcmplt>
 8009b7c:	b140      	cbz	r0, 8009b90 <_dtoa_r+0x168>
 8009b7e:	4638      	mov	r0, r7
 8009b80:	f7f6 fcf8 	bl	8000574 <__aeabi_i2d>
 8009b84:	4622      	mov	r2, r4
 8009b86:	462b      	mov	r3, r5
 8009b88:	f7f6 ffc6 	bl	8000b18 <__aeabi_dcmpeq>
 8009b8c:	b900      	cbnz	r0, 8009b90 <_dtoa_r+0x168>
 8009b8e:	3f01      	subs	r7, #1
 8009b90:	2f16      	cmp	r7, #22
 8009b92:	d851      	bhi.n	8009c38 <_dtoa_r+0x210>
 8009b94:	4b5b      	ldr	r3, [pc, #364]	@ (8009d04 <_dtoa_r+0x2dc>)
 8009b96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ba2:	f7f6 ffc3 	bl	8000b2c <__aeabi_dcmplt>
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	d048      	beq.n	8009c3c <_dtoa_r+0x214>
 8009baa:	3f01      	subs	r7, #1
 8009bac:	2300      	movs	r3, #0
 8009bae:	9312      	str	r3, [sp, #72]	@ 0x48
 8009bb0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009bb2:	1b9b      	subs	r3, r3, r6
 8009bb4:	1e5a      	subs	r2, r3, #1
 8009bb6:	bf44      	itt	mi
 8009bb8:	f1c3 0801 	rsbmi	r8, r3, #1
 8009bbc:	2300      	movmi	r3, #0
 8009bbe:	9208      	str	r2, [sp, #32]
 8009bc0:	bf54      	ite	pl
 8009bc2:	f04f 0800 	movpl.w	r8, #0
 8009bc6:	9308      	strmi	r3, [sp, #32]
 8009bc8:	2f00      	cmp	r7, #0
 8009bca:	db39      	blt.n	8009c40 <_dtoa_r+0x218>
 8009bcc:	9b08      	ldr	r3, [sp, #32]
 8009bce:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009bd0:	443b      	add	r3, r7
 8009bd2:	9308      	str	r3, [sp, #32]
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bda:	2b09      	cmp	r3, #9
 8009bdc:	d864      	bhi.n	8009ca8 <_dtoa_r+0x280>
 8009bde:	2b05      	cmp	r3, #5
 8009be0:	bfc4      	itt	gt
 8009be2:	3b04      	subgt	r3, #4
 8009be4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009be8:	f1a3 0302 	sub.w	r3, r3, #2
 8009bec:	bfcc      	ite	gt
 8009bee:	2400      	movgt	r4, #0
 8009bf0:	2401      	movle	r4, #1
 8009bf2:	2b03      	cmp	r3, #3
 8009bf4:	d863      	bhi.n	8009cbe <_dtoa_r+0x296>
 8009bf6:	e8df f003 	tbb	[pc, r3]
 8009bfa:	372a      	.short	0x372a
 8009bfc:	5535      	.short	0x5535
 8009bfe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009c02:	441e      	add	r6, r3
 8009c04:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009c08:	2b20      	cmp	r3, #32
 8009c0a:	bfc1      	itttt	gt
 8009c0c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009c10:	409f      	lslgt	r7, r3
 8009c12:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009c16:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009c1a:	bfd6      	itet	le
 8009c1c:	f1c3 0320 	rsble	r3, r3, #32
 8009c20:	ea47 0003 	orrgt.w	r0, r7, r3
 8009c24:	fa04 f003 	lslle.w	r0, r4, r3
 8009c28:	f7f6 fc94 	bl	8000554 <__aeabi_ui2d>
 8009c2c:	2201      	movs	r2, #1
 8009c2e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009c32:	3e01      	subs	r6, #1
 8009c34:	9214      	str	r2, [sp, #80]	@ 0x50
 8009c36:	e777      	b.n	8009b28 <_dtoa_r+0x100>
 8009c38:	2301      	movs	r3, #1
 8009c3a:	e7b8      	b.n	8009bae <_dtoa_r+0x186>
 8009c3c:	9012      	str	r0, [sp, #72]	@ 0x48
 8009c3e:	e7b7      	b.n	8009bb0 <_dtoa_r+0x188>
 8009c40:	427b      	negs	r3, r7
 8009c42:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c44:	2300      	movs	r3, #0
 8009c46:	eba8 0807 	sub.w	r8, r8, r7
 8009c4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c4c:	e7c4      	b.n	8009bd8 <_dtoa_r+0x1b0>
 8009c4e:	2300      	movs	r3, #0
 8009c50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	dc35      	bgt.n	8009cc4 <_dtoa_r+0x29c>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	9300      	str	r3, [sp, #0]
 8009c5c:	9307      	str	r3, [sp, #28]
 8009c5e:	461a      	mov	r2, r3
 8009c60:	920e      	str	r2, [sp, #56]	@ 0x38
 8009c62:	e00b      	b.n	8009c7c <_dtoa_r+0x254>
 8009c64:	2301      	movs	r3, #1
 8009c66:	e7f3      	b.n	8009c50 <_dtoa_r+0x228>
 8009c68:	2300      	movs	r3, #0
 8009c6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009c6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c6e:	18fb      	adds	r3, r7, r3
 8009c70:	9300      	str	r3, [sp, #0]
 8009c72:	3301      	adds	r3, #1
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	9307      	str	r3, [sp, #28]
 8009c78:	bfb8      	it	lt
 8009c7a:	2301      	movlt	r3, #1
 8009c7c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009c80:	2100      	movs	r1, #0
 8009c82:	2204      	movs	r2, #4
 8009c84:	f102 0514 	add.w	r5, r2, #20
 8009c88:	429d      	cmp	r5, r3
 8009c8a:	d91f      	bls.n	8009ccc <_dtoa_r+0x2a4>
 8009c8c:	6041      	str	r1, [r0, #4]
 8009c8e:	4658      	mov	r0, fp
 8009c90:	f000 fd8e 	bl	800a7b0 <_Balloc>
 8009c94:	4682      	mov	sl, r0
 8009c96:	2800      	cmp	r0, #0
 8009c98:	d13c      	bne.n	8009d14 <_dtoa_r+0x2ec>
 8009c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8009d08 <_dtoa_r+0x2e0>)
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009ca2:	e6d8      	b.n	8009a56 <_dtoa_r+0x2e>
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e7e0      	b.n	8009c6a <_dtoa_r+0x242>
 8009ca8:	2401      	movs	r4, #1
 8009caa:	2300      	movs	r3, #0
 8009cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cae:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8009cb4:	9300      	str	r3, [sp, #0]
 8009cb6:	9307      	str	r3, [sp, #28]
 8009cb8:	2200      	movs	r2, #0
 8009cba:	2312      	movs	r3, #18
 8009cbc:	e7d0      	b.n	8009c60 <_dtoa_r+0x238>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009cc2:	e7f5      	b.n	8009cb0 <_dtoa_r+0x288>
 8009cc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cc6:	9300      	str	r3, [sp, #0]
 8009cc8:	9307      	str	r3, [sp, #28]
 8009cca:	e7d7      	b.n	8009c7c <_dtoa_r+0x254>
 8009ccc:	3101      	adds	r1, #1
 8009cce:	0052      	lsls	r2, r2, #1
 8009cd0:	e7d8      	b.n	8009c84 <_dtoa_r+0x25c>
 8009cd2:	bf00      	nop
 8009cd4:	f3af 8000 	nop.w
 8009cd8:	636f4361 	.word	0x636f4361
 8009cdc:	3fd287a7 	.word	0x3fd287a7
 8009ce0:	8b60c8b3 	.word	0x8b60c8b3
 8009ce4:	3fc68a28 	.word	0x3fc68a28
 8009ce8:	509f79fb 	.word	0x509f79fb
 8009cec:	3fd34413 	.word	0x3fd34413
 8009cf0:	0800d0aa 	.word	0x0800d0aa
 8009cf4:	0800d0c1 	.word	0x0800d0c1
 8009cf8:	7ff00000 	.word	0x7ff00000
 8009cfc:	0800d075 	.word	0x0800d075
 8009d00:	3ff80000 	.word	0x3ff80000
 8009d04:	0800d1b8 	.word	0x0800d1b8
 8009d08:	0800d119 	.word	0x0800d119
 8009d0c:	0800d0a6 	.word	0x0800d0a6
 8009d10:	0800d074 	.word	0x0800d074
 8009d14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009d18:	6018      	str	r0, [r3, #0]
 8009d1a:	9b07      	ldr	r3, [sp, #28]
 8009d1c:	2b0e      	cmp	r3, #14
 8009d1e:	f200 80a4 	bhi.w	8009e6a <_dtoa_r+0x442>
 8009d22:	2c00      	cmp	r4, #0
 8009d24:	f000 80a1 	beq.w	8009e6a <_dtoa_r+0x442>
 8009d28:	2f00      	cmp	r7, #0
 8009d2a:	dd33      	ble.n	8009d94 <_dtoa_r+0x36c>
 8009d2c:	4bad      	ldr	r3, [pc, #692]	@ (8009fe4 <_dtoa_r+0x5bc>)
 8009d2e:	f007 020f 	and.w	r2, r7, #15
 8009d32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d36:	ed93 7b00 	vldr	d7, [r3]
 8009d3a:	05f8      	lsls	r0, r7, #23
 8009d3c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009d40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009d44:	d516      	bpl.n	8009d74 <_dtoa_r+0x34c>
 8009d46:	4ba8      	ldr	r3, [pc, #672]	@ (8009fe8 <_dtoa_r+0x5c0>)
 8009d48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d50:	f7f6 fda4 	bl	800089c <__aeabi_ddiv>
 8009d54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d58:	f004 040f 	and.w	r4, r4, #15
 8009d5c:	2603      	movs	r6, #3
 8009d5e:	4da2      	ldr	r5, [pc, #648]	@ (8009fe8 <_dtoa_r+0x5c0>)
 8009d60:	b954      	cbnz	r4, 8009d78 <_dtoa_r+0x350>
 8009d62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d6a:	f7f6 fd97 	bl	800089c <__aeabi_ddiv>
 8009d6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d72:	e028      	b.n	8009dc6 <_dtoa_r+0x39e>
 8009d74:	2602      	movs	r6, #2
 8009d76:	e7f2      	b.n	8009d5e <_dtoa_r+0x336>
 8009d78:	07e1      	lsls	r1, r4, #31
 8009d7a:	d508      	bpl.n	8009d8e <_dtoa_r+0x366>
 8009d7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009d84:	f7f6 fc60 	bl	8000648 <__aeabi_dmul>
 8009d88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d8c:	3601      	adds	r6, #1
 8009d8e:	1064      	asrs	r4, r4, #1
 8009d90:	3508      	adds	r5, #8
 8009d92:	e7e5      	b.n	8009d60 <_dtoa_r+0x338>
 8009d94:	f000 80d2 	beq.w	8009f3c <_dtoa_r+0x514>
 8009d98:	427c      	negs	r4, r7
 8009d9a:	4b92      	ldr	r3, [pc, #584]	@ (8009fe4 <_dtoa_r+0x5bc>)
 8009d9c:	4d92      	ldr	r5, [pc, #584]	@ (8009fe8 <_dtoa_r+0x5c0>)
 8009d9e:	f004 020f 	and.w	r2, r4, #15
 8009da2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009daa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009dae:	f7f6 fc4b 	bl	8000648 <__aeabi_dmul>
 8009db2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009db6:	1124      	asrs	r4, r4, #4
 8009db8:	2300      	movs	r3, #0
 8009dba:	2602      	movs	r6, #2
 8009dbc:	2c00      	cmp	r4, #0
 8009dbe:	f040 80b2 	bne.w	8009f26 <_dtoa_r+0x4fe>
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d1d3      	bne.n	8009d6e <_dtoa_r+0x346>
 8009dc6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009dc8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	f000 80b7 	beq.w	8009f40 <_dtoa_r+0x518>
 8009dd2:	4b86      	ldr	r3, [pc, #536]	@ (8009fec <_dtoa_r+0x5c4>)
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	4629      	mov	r1, r5
 8009dda:	f7f6 fea7 	bl	8000b2c <__aeabi_dcmplt>
 8009dde:	2800      	cmp	r0, #0
 8009de0:	f000 80ae 	beq.w	8009f40 <_dtoa_r+0x518>
 8009de4:	9b07      	ldr	r3, [sp, #28]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	f000 80aa 	beq.w	8009f40 <_dtoa_r+0x518>
 8009dec:	9b00      	ldr	r3, [sp, #0]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	dd37      	ble.n	8009e62 <_dtoa_r+0x43a>
 8009df2:	1e7b      	subs	r3, r7, #1
 8009df4:	9304      	str	r3, [sp, #16]
 8009df6:	4620      	mov	r0, r4
 8009df8:	4b7d      	ldr	r3, [pc, #500]	@ (8009ff0 <_dtoa_r+0x5c8>)
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	4629      	mov	r1, r5
 8009dfe:	f7f6 fc23 	bl	8000648 <__aeabi_dmul>
 8009e02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009e06:	9c00      	ldr	r4, [sp, #0]
 8009e08:	3601      	adds	r6, #1
 8009e0a:	4630      	mov	r0, r6
 8009e0c:	f7f6 fbb2 	bl	8000574 <__aeabi_i2d>
 8009e10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e14:	f7f6 fc18 	bl	8000648 <__aeabi_dmul>
 8009e18:	4b76      	ldr	r3, [pc, #472]	@ (8009ff4 <_dtoa_r+0x5cc>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	f7f6 fa5e 	bl	80002dc <__adddf3>
 8009e20:	4605      	mov	r5, r0
 8009e22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009e26:	2c00      	cmp	r4, #0
 8009e28:	f040 808d 	bne.w	8009f46 <_dtoa_r+0x51e>
 8009e2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e30:	4b71      	ldr	r3, [pc, #452]	@ (8009ff8 <_dtoa_r+0x5d0>)
 8009e32:	2200      	movs	r2, #0
 8009e34:	f7f6 fa50 	bl	80002d8 <__aeabi_dsub>
 8009e38:	4602      	mov	r2, r0
 8009e3a:	460b      	mov	r3, r1
 8009e3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e40:	462a      	mov	r2, r5
 8009e42:	4633      	mov	r3, r6
 8009e44:	f7f6 fe90 	bl	8000b68 <__aeabi_dcmpgt>
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	f040 828b 	bne.w	800a364 <_dtoa_r+0x93c>
 8009e4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e52:	462a      	mov	r2, r5
 8009e54:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009e58:	f7f6 fe68 	bl	8000b2c <__aeabi_dcmplt>
 8009e5c:	2800      	cmp	r0, #0
 8009e5e:	f040 8128 	bne.w	800a0b2 <_dtoa_r+0x68a>
 8009e62:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009e66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009e6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	f2c0 815a 	blt.w	800a126 <_dtoa_r+0x6fe>
 8009e72:	2f0e      	cmp	r7, #14
 8009e74:	f300 8157 	bgt.w	800a126 <_dtoa_r+0x6fe>
 8009e78:	4b5a      	ldr	r3, [pc, #360]	@ (8009fe4 <_dtoa_r+0x5bc>)
 8009e7a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009e7e:	ed93 7b00 	vldr	d7, [r3]
 8009e82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	ed8d 7b00 	vstr	d7, [sp]
 8009e8a:	da03      	bge.n	8009e94 <_dtoa_r+0x46c>
 8009e8c:	9b07      	ldr	r3, [sp, #28]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	f340 8101 	ble.w	800a096 <_dtoa_r+0x66e>
 8009e94:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009e98:	4656      	mov	r6, sl
 8009e9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e9e:	4620      	mov	r0, r4
 8009ea0:	4629      	mov	r1, r5
 8009ea2:	f7f6 fcfb 	bl	800089c <__aeabi_ddiv>
 8009ea6:	f7f6 fe7f 	bl	8000ba8 <__aeabi_d2iz>
 8009eaa:	4680      	mov	r8, r0
 8009eac:	f7f6 fb62 	bl	8000574 <__aeabi_i2d>
 8009eb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eb4:	f7f6 fbc8 	bl	8000648 <__aeabi_dmul>
 8009eb8:	4602      	mov	r2, r0
 8009eba:	460b      	mov	r3, r1
 8009ebc:	4620      	mov	r0, r4
 8009ebe:	4629      	mov	r1, r5
 8009ec0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009ec4:	f7f6 fa08 	bl	80002d8 <__aeabi_dsub>
 8009ec8:	f806 4b01 	strb.w	r4, [r6], #1
 8009ecc:	9d07      	ldr	r5, [sp, #28]
 8009ece:	eba6 040a 	sub.w	r4, r6, sl
 8009ed2:	42a5      	cmp	r5, r4
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	460b      	mov	r3, r1
 8009ed8:	f040 8117 	bne.w	800a10a <_dtoa_r+0x6e2>
 8009edc:	f7f6 f9fe 	bl	80002dc <__adddf3>
 8009ee0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ee4:	4604      	mov	r4, r0
 8009ee6:	460d      	mov	r5, r1
 8009ee8:	f7f6 fe3e 	bl	8000b68 <__aeabi_dcmpgt>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	f040 80f9 	bne.w	800a0e4 <_dtoa_r+0x6bc>
 8009ef2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ef6:	4620      	mov	r0, r4
 8009ef8:	4629      	mov	r1, r5
 8009efa:	f7f6 fe0d 	bl	8000b18 <__aeabi_dcmpeq>
 8009efe:	b118      	cbz	r0, 8009f08 <_dtoa_r+0x4e0>
 8009f00:	f018 0f01 	tst.w	r8, #1
 8009f04:	f040 80ee 	bne.w	800a0e4 <_dtoa_r+0x6bc>
 8009f08:	4649      	mov	r1, r9
 8009f0a:	4658      	mov	r0, fp
 8009f0c:	f000 fc90 	bl	800a830 <_Bfree>
 8009f10:	2300      	movs	r3, #0
 8009f12:	7033      	strb	r3, [r6, #0]
 8009f14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009f16:	3701      	adds	r7, #1
 8009f18:	601f      	str	r7, [r3, #0]
 8009f1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	f000 831d 	beq.w	800a55c <_dtoa_r+0xb34>
 8009f22:	601e      	str	r6, [r3, #0]
 8009f24:	e31a      	b.n	800a55c <_dtoa_r+0xb34>
 8009f26:	07e2      	lsls	r2, r4, #31
 8009f28:	d505      	bpl.n	8009f36 <_dtoa_r+0x50e>
 8009f2a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009f2e:	f7f6 fb8b 	bl	8000648 <__aeabi_dmul>
 8009f32:	3601      	adds	r6, #1
 8009f34:	2301      	movs	r3, #1
 8009f36:	1064      	asrs	r4, r4, #1
 8009f38:	3508      	adds	r5, #8
 8009f3a:	e73f      	b.n	8009dbc <_dtoa_r+0x394>
 8009f3c:	2602      	movs	r6, #2
 8009f3e:	e742      	b.n	8009dc6 <_dtoa_r+0x39e>
 8009f40:	9c07      	ldr	r4, [sp, #28]
 8009f42:	9704      	str	r7, [sp, #16]
 8009f44:	e761      	b.n	8009e0a <_dtoa_r+0x3e2>
 8009f46:	4b27      	ldr	r3, [pc, #156]	@ (8009fe4 <_dtoa_r+0x5bc>)
 8009f48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009f4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009f52:	4454      	add	r4, sl
 8009f54:	2900      	cmp	r1, #0
 8009f56:	d053      	beq.n	800a000 <_dtoa_r+0x5d8>
 8009f58:	4928      	ldr	r1, [pc, #160]	@ (8009ffc <_dtoa_r+0x5d4>)
 8009f5a:	2000      	movs	r0, #0
 8009f5c:	f7f6 fc9e 	bl	800089c <__aeabi_ddiv>
 8009f60:	4633      	mov	r3, r6
 8009f62:	462a      	mov	r2, r5
 8009f64:	f7f6 f9b8 	bl	80002d8 <__aeabi_dsub>
 8009f68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009f6c:	4656      	mov	r6, sl
 8009f6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f72:	f7f6 fe19 	bl	8000ba8 <__aeabi_d2iz>
 8009f76:	4605      	mov	r5, r0
 8009f78:	f7f6 fafc 	bl	8000574 <__aeabi_i2d>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	460b      	mov	r3, r1
 8009f80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f84:	f7f6 f9a8 	bl	80002d8 <__aeabi_dsub>
 8009f88:	3530      	adds	r5, #48	@ 0x30
 8009f8a:	4602      	mov	r2, r0
 8009f8c:	460b      	mov	r3, r1
 8009f8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f92:	f806 5b01 	strb.w	r5, [r6], #1
 8009f96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009f9a:	f7f6 fdc7 	bl	8000b2c <__aeabi_dcmplt>
 8009f9e:	2800      	cmp	r0, #0
 8009fa0:	d171      	bne.n	800a086 <_dtoa_r+0x65e>
 8009fa2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fa6:	4911      	ldr	r1, [pc, #68]	@ (8009fec <_dtoa_r+0x5c4>)
 8009fa8:	2000      	movs	r0, #0
 8009faa:	f7f6 f995 	bl	80002d8 <__aeabi_dsub>
 8009fae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009fb2:	f7f6 fdbb 	bl	8000b2c <__aeabi_dcmplt>
 8009fb6:	2800      	cmp	r0, #0
 8009fb8:	f040 8095 	bne.w	800a0e6 <_dtoa_r+0x6be>
 8009fbc:	42a6      	cmp	r6, r4
 8009fbe:	f43f af50 	beq.w	8009e62 <_dtoa_r+0x43a>
 8009fc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8009ff0 <_dtoa_r+0x5c8>)
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f7f6 fb3d 	bl	8000648 <__aeabi_dmul>
 8009fce:	4b08      	ldr	r3, [pc, #32]	@ (8009ff0 <_dtoa_r+0x5c8>)
 8009fd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009fda:	f7f6 fb35 	bl	8000648 <__aeabi_dmul>
 8009fde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009fe2:	e7c4      	b.n	8009f6e <_dtoa_r+0x546>
 8009fe4:	0800d1b8 	.word	0x0800d1b8
 8009fe8:	0800d190 	.word	0x0800d190
 8009fec:	3ff00000 	.word	0x3ff00000
 8009ff0:	40240000 	.word	0x40240000
 8009ff4:	401c0000 	.word	0x401c0000
 8009ff8:	40140000 	.word	0x40140000
 8009ffc:	3fe00000 	.word	0x3fe00000
 800a000:	4631      	mov	r1, r6
 800a002:	4628      	mov	r0, r5
 800a004:	f7f6 fb20 	bl	8000648 <__aeabi_dmul>
 800a008:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a00c:	9415      	str	r4, [sp, #84]	@ 0x54
 800a00e:	4656      	mov	r6, sl
 800a010:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a014:	f7f6 fdc8 	bl	8000ba8 <__aeabi_d2iz>
 800a018:	4605      	mov	r5, r0
 800a01a:	f7f6 faab 	bl	8000574 <__aeabi_i2d>
 800a01e:	4602      	mov	r2, r0
 800a020:	460b      	mov	r3, r1
 800a022:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a026:	f7f6 f957 	bl	80002d8 <__aeabi_dsub>
 800a02a:	3530      	adds	r5, #48	@ 0x30
 800a02c:	f806 5b01 	strb.w	r5, [r6], #1
 800a030:	4602      	mov	r2, r0
 800a032:	460b      	mov	r3, r1
 800a034:	42a6      	cmp	r6, r4
 800a036:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a03a:	f04f 0200 	mov.w	r2, #0
 800a03e:	d124      	bne.n	800a08a <_dtoa_r+0x662>
 800a040:	4bac      	ldr	r3, [pc, #688]	@ (800a2f4 <_dtoa_r+0x8cc>)
 800a042:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a046:	f7f6 f949 	bl	80002dc <__adddf3>
 800a04a:	4602      	mov	r2, r0
 800a04c:	460b      	mov	r3, r1
 800a04e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a052:	f7f6 fd89 	bl	8000b68 <__aeabi_dcmpgt>
 800a056:	2800      	cmp	r0, #0
 800a058:	d145      	bne.n	800a0e6 <_dtoa_r+0x6be>
 800a05a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a05e:	49a5      	ldr	r1, [pc, #660]	@ (800a2f4 <_dtoa_r+0x8cc>)
 800a060:	2000      	movs	r0, #0
 800a062:	f7f6 f939 	bl	80002d8 <__aeabi_dsub>
 800a066:	4602      	mov	r2, r0
 800a068:	460b      	mov	r3, r1
 800a06a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a06e:	f7f6 fd5d 	bl	8000b2c <__aeabi_dcmplt>
 800a072:	2800      	cmp	r0, #0
 800a074:	f43f aef5 	beq.w	8009e62 <_dtoa_r+0x43a>
 800a078:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a07a:	1e73      	subs	r3, r6, #1
 800a07c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a07e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a082:	2b30      	cmp	r3, #48	@ 0x30
 800a084:	d0f8      	beq.n	800a078 <_dtoa_r+0x650>
 800a086:	9f04      	ldr	r7, [sp, #16]
 800a088:	e73e      	b.n	8009f08 <_dtoa_r+0x4e0>
 800a08a:	4b9b      	ldr	r3, [pc, #620]	@ (800a2f8 <_dtoa_r+0x8d0>)
 800a08c:	f7f6 fadc 	bl	8000648 <__aeabi_dmul>
 800a090:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a094:	e7bc      	b.n	800a010 <_dtoa_r+0x5e8>
 800a096:	d10c      	bne.n	800a0b2 <_dtoa_r+0x68a>
 800a098:	4b98      	ldr	r3, [pc, #608]	@ (800a2fc <_dtoa_r+0x8d4>)
 800a09a:	2200      	movs	r2, #0
 800a09c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0a0:	f7f6 fad2 	bl	8000648 <__aeabi_dmul>
 800a0a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0a8:	f7f6 fd54 	bl	8000b54 <__aeabi_dcmpge>
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	f000 8157 	beq.w	800a360 <_dtoa_r+0x938>
 800a0b2:	2400      	movs	r4, #0
 800a0b4:	4625      	mov	r5, r4
 800a0b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0b8:	43db      	mvns	r3, r3
 800a0ba:	9304      	str	r3, [sp, #16]
 800a0bc:	4656      	mov	r6, sl
 800a0be:	2700      	movs	r7, #0
 800a0c0:	4621      	mov	r1, r4
 800a0c2:	4658      	mov	r0, fp
 800a0c4:	f000 fbb4 	bl	800a830 <_Bfree>
 800a0c8:	2d00      	cmp	r5, #0
 800a0ca:	d0dc      	beq.n	800a086 <_dtoa_r+0x65e>
 800a0cc:	b12f      	cbz	r7, 800a0da <_dtoa_r+0x6b2>
 800a0ce:	42af      	cmp	r7, r5
 800a0d0:	d003      	beq.n	800a0da <_dtoa_r+0x6b2>
 800a0d2:	4639      	mov	r1, r7
 800a0d4:	4658      	mov	r0, fp
 800a0d6:	f000 fbab 	bl	800a830 <_Bfree>
 800a0da:	4629      	mov	r1, r5
 800a0dc:	4658      	mov	r0, fp
 800a0de:	f000 fba7 	bl	800a830 <_Bfree>
 800a0e2:	e7d0      	b.n	800a086 <_dtoa_r+0x65e>
 800a0e4:	9704      	str	r7, [sp, #16]
 800a0e6:	4633      	mov	r3, r6
 800a0e8:	461e      	mov	r6, r3
 800a0ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a0ee:	2a39      	cmp	r2, #57	@ 0x39
 800a0f0:	d107      	bne.n	800a102 <_dtoa_r+0x6da>
 800a0f2:	459a      	cmp	sl, r3
 800a0f4:	d1f8      	bne.n	800a0e8 <_dtoa_r+0x6c0>
 800a0f6:	9a04      	ldr	r2, [sp, #16]
 800a0f8:	3201      	adds	r2, #1
 800a0fa:	9204      	str	r2, [sp, #16]
 800a0fc:	2230      	movs	r2, #48	@ 0x30
 800a0fe:	f88a 2000 	strb.w	r2, [sl]
 800a102:	781a      	ldrb	r2, [r3, #0]
 800a104:	3201      	adds	r2, #1
 800a106:	701a      	strb	r2, [r3, #0]
 800a108:	e7bd      	b.n	800a086 <_dtoa_r+0x65e>
 800a10a:	4b7b      	ldr	r3, [pc, #492]	@ (800a2f8 <_dtoa_r+0x8d0>)
 800a10c:	2200      	movs	r2, #0
 800a10e:	f7f6 fa9b 	bl	8000648 <__aeabi_dmul>
 800a112:	2200      	movs	r2, #0
 800a114:	2300      	movs	r3, #0
 800a116:	4604      	mov	r4, r0
 800a118:	460d      	mov	r5, r1
 800a11a:	f7f6 fcfd 	bl	8000b18 <__aeabi_dcmpeq>
 800a11e:	2800      	cmp	r0, #0
 800a120:	f43f aebb 	beq.w	8009e9a <_dtoa_r+0x472>
 800a124:	e6f0      	b.n	8009f08 <_dtoa_r+0x4e0>
 800a126:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a128:	2a00      	cmp	r2, #0
 800a12a:	f000 80db 	beq.w	800a2e4 <_dtoa_r+0x8bc>
 800a12e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a130:	2a01      	cmp	r2, #1
 800a132:	f300 80bf 	bgt.w	800a2b4 <_dtoa_r+0x88c>
 800a136:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a138:	2a00      	cmp	r2, #0
 800a13a:	f000 80b7 	beq.w	800a2ac <_dtoa_r+0x884>
 800a13e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a142:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a144:	4646      	mov	r6, r8
 800a146:	9a08      	ldr	r2, [sp, #32]
 800a148:	2101      	movs	r1, #1
 800a14a:	441a      	add	r2, r3
 800a14c:	4658      	mov	r0, fp
 800a14e:	4498      	add	r8, r3
 800a150:	9208      	str	r2, [sp, #32]
 800a152:	f000 fc6b 	bl	800aa2c <__i2b>
 800a156:	4605      	mov	r5, r0
 800a158:	b15e      	cbz	r6, 800a172 <_dtoa_r+0x74a>
 800a15a:	9b08      	ldr	r3, [sp, #32]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	dd08      	ble.n	800a172 <_dtoa_r+0x74a>
 800a160:	42b3      	cmp	r3, r6
 800a162:	9a08      	ldr	r2, [sp, #32]
 800a164:	bfa8      	it	ge
 800a166:	4633      	movge	r3, r6
 800a168:	eba8 0803 	sub.w	r8, r8, r3
 800a16c:	1af6      	subs	r6, r6, r3
 800a16e:	1ad3      	subs	r3, r2, r3
 800a170:	9308      	str	r3, [sp, #32]
 800a172:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a174:	b1f3      	cbz	r3, 800a1b4 <_dtoa_r+0x78c>
 800a176:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a178:	2b00      	cmp	r3, #0
 800a17a:	f000 80b7 	beq.w	800a2ec <_dtoa_r+0x8c4>
 800a17e:	b18c      	cbz	r4, 800a1a4 <_dtoa_r+0x77c>
 800a180:	4629      	mov	r1, r5
 800a182:	4622      	mov	r2, r4
 800a184:	4658      	mov	r0, fp
 800a186:	f000 fd11 	bl	800abac <__pow5mult>
 800a18a:	464a      	mov	r2, r9
 800a18c:	4601      	mov	r1, r0
 800a18e:	4605      	mov	r5, r0
 800a190:	4658      	mov	r0, fp
 800a192:	f000 fc61 	bl	800aa58 <__multiply>
 800a196:	4649      	mov	r1, r9
 800a198:	9004      	str	r0, [sp, #16]
 800a19a:	4658      	mov	r0, fp
 800a19c:	f000 fb48 	bl	800a830 <_Bfree>
 800a1a0:	9b04      	ldr	r3, [sp, #16]
 800a1a2:	4699      	mov	r9, r3
 800a1a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1a6:	1b1a      	subs	r2, r3, r4
 800a1a8:	d004      	beq.n	800a1b4 <_dtoa_r+0x78c>
 800a1aa:	4649      	mov	r1, r9
 800a1ac:	4658      	mov	r0, fp
 800a1ae:	f000 fcfd 	bl	800abac <__pow5mult>
 800a1b2:	4681      	mov	r9, r0
 800a1b4:	2101      	movs	r1, #1
 800a1b6:	4658      	mov	r0, fp
 800a1b8:	f000 fc38 	bl	800aa2c <__i2b>
 800a1bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1be:	4604      	mov	r4, r0
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	f000 81cf 	beq.w	800a564 <_dtoa_r+0xb3c>
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	4601      	mov	r1, r0
 800a1ca:	4658      	mov	r0, fp
 800a1cc:	f000 fcee 	bl	800abac <__pow5mult>
 800a1d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1d2:	2b01      	cmp	r3, #1
 800a1d4:	4604      	mov	r4, r0
 800a1d6:	f300 8095 	bgt.w	800a304 <_dtoa_r+0x8dc>
 800a1da:	9b02      	ldr	r3, [sp, #8]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	f040 8087 	bne.w	800a2f0 <_dtoa_r+0x8c8>
 800a1e2:	9b03      	ldr	r3, [sp, #12]
 800a1e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	f040 8089 	bne.w	800a300 <_dtoa_r+0x8d8>
 800a1ee:	9b03      	ldr	r3, [sp, #12]
 800a1f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a1f4:	0d1b      	lsrs	r3, r3, #20
 800a1f6:	051b      	lsls	r3, r3, #20
 800a1f8:	b12b      	cbz	r3, 800a206 <_dtoa_r+0x7de>
 800a1fa:	9b08      	ldr	r3, [sp, #32]
 800a1fc:	3301      	adds	r3, #1
 800a1fe:	9308      	str	r3, [sp, #32]
 800a200:	f108 0801 	add.w	r8, r8, #1
 800a204:	2301      	movs	r3, #1
 800a206:	930a      	str	r3, [sp, #40]	@ 0x28
 800a208:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	f000 81b0 	beq.w	800a570 <_dtoa_r+0xb48>
 800a210:	6923      	ldr	r3, [r4, #16]
 800a212:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a216:	6918      	ldr	r0, [r3, #16]
 800a218:	f000 fbbc 	bl	800a994 <__hi0bits>
 800a21c:	f1c0 0020 	rsb	r0, r0, #32
 800a220:	9b08      	ldr	r3, [sp, #32]
 800a222:	4418      	add	r0, r3
 800a224:	f010 001f 	ands.w	r0, r0, #31
 800a228:	d077      	beq.n	800a31a <_dtoa_r+0x8f2>
 800a22a:	f1c0 0320 	rsb	r3, r0, #32
 800a22e:	2b04      	cmp	r3, #4
 800a230:	dd6b      	ble.n	800a30a <_dtoa_r+0x8e2>
 800a232:	9b08      	ldr	r3, [sp, #32]
 800a234:	f1c0 001c 	rsb	r0, r0, #28
 800a238:	4403      	add	r3, r0
 800a23a:	4480      	add	r8, r0
 800a23c:	4406      	add	r6, r0
 800a23e:	9308      	str	r3, [sp, #32]
 800a240:	f1b8 0f00 	cmp.w	r8, #0
 800a244:	dd05      	ble.n	800a252 <_dtoa_r+0x82a>
 800a246:	4649      	mov	r1, r9
 800a248:	4642      	mov	r2, r8
 800a24a:	4658      	mov	r0, fp
 800a24c:	f000 fd08 	bl	800ac60 <__lshift>
 800a250:	4681      	mov	r9, r0
 800a252:	9b08      	ldr	r3, [sp, #32]
 800a254:	2b00      	cmp	r3, #0
 800a256:	dd05      	ble.n	800a264 <_dtoa_r+0x83c>
 800a258:	4621      	mov	r1, r4
 800a25a:	461a      	mov	r2, r3
 800a25c:	4658      	mov	r0, fp
 800a25e:	f000 fcff 	bl	800ac60 <__lshift>
 800a262:	4604      	mov	r4, r0
 800a264:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a266:	2b00      	cmp	r3, #0
 800a268:	d059      	beq.n	800a31e <_dtoa_r+0x8f6>
 800a26a:	4621      	mov	r1, r4
 800a26c:	4648      	mov	r0, r9
 800a26e:	f000 fd63 	bl	800ad38 <__mcmp>
 800a272:	2800      	cmp	r0, #0
 800a274:	da53      	bge.n	800a31e <_dtoa_r+0x8f6>
 800a276:	1e7b      	subs	r3, r7, #1
 800a278:	9304      	str	r3, [sp, #16]
 800a27a:	4649      	mov	r1, r9
 800a27c:	2300      	movs	r3, #0
 800a27e:	220a      	movs	r2, #10
 800a280:	4658      	mov	r0, fp
 800a282:	f000 faf7 	bl	800a874 <__multadd>
 800a286:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a288:	4681      	mov	r9, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f000 8172 	beq.w	800a574 <_dtoa_r+0xb4c>
 800a290:	2300      	movs	r3, #0
 800a292:	4629      	mov	r1, r5
 800a294:	220a      	movs	r2, #10
 800a296:	4658      	mov	r0, fp
 800a298:	f000 faec 	bl	800a874 <__multadd>
 800a29c:	9b00      	ldr	r3, [sp, #0]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	4605      	mov	r5, r0
 800a2a2:	dc67      	bgt.n	800a374 <_dtoa_r+0x94c>
 800a2a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2a6:	2b02      	cmp	r3, #2
 800a2a8:	dc41      	bgt.n	800a32e <_dtoa_r+0x906>
 800a2aa:	e063      	b.n	800a374 <_dtoa_r+0x94c>
 800a2ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a2ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a2b2:	e746      	b.n	800a142 <_dtoa_r+0x71a>
 800a2b4:	9b07      	ldr	r3, [sp, #28]
 800a2b6:	1e5c      	subs	r4, r3, #1
 800a2b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2ba:	42a3      	cmp	r3, r4
 800a2bc:	bfbf      	itttt	lt
 800a2be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a2c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a2c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a2c4:	1ae3      	sublt	r3, r4, r3
 800a2c6:	bfb4      	ite	lt
 800a2c8:	18d2      	addlt	r2, r2, r3
 800a2ca:	1b1c      	subge	r4, r3, r4
 800a2cc:	9b07      	ldr	r3, [sp, #28]
 800a2ce:	bfbc      	itt	lt
 800a2d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a2d2:	2400      	movlt	r4, #0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	bfb5      	itete	lt
 800a2d8:	eba8 0603 	sublt.w	r6, r8, r3
 800a2dc:	9b07      	ldrge	r3, [sp, #28]
 800a2de:	2300      	movlt	r3, #0
 800a2e0:	4646      	movge	r6, r8
 800a2e2:	e730      	b.n	800a146 <_dtoa_r+0x71e>
 800a2e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a2e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a2e8:	4646      	mov	r6, r8
 800a2ea:	e735      	b.n	800a158 <_dtoa_r+0x730>
 800a2ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a2ee:	e75c      	b.n	800a1aa <_dtoa_r+0x782>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	e788      	b.n	800a206 <_dtoa_r+0x7de>
 800a2f4:	3fe00000 	.word	0x3fe00000
 800a2f8:	40240000 	.word	0x40240000
 800a2fc:	40140000 	.word	0x40140000
 800a300:	9b02      	ldr	r3, [sp, #8]
 800a302:	e780      	b.n	800a206 <_dtoa_r+0x7de>
 800a304:	2300      	movs	r3, #0
 800a306:	930a      	str	r3, [sp, #40]	@ 0x28
 800a308:	e782      	b.n	800a210 <_dtoa_r+0x7e8>
 800a30a:	d099      	beq.n	800a240 <_dtoa_r+0x818>
 800a30c:	9a08      	ldr	r2, [sp, #32]
 800a30e:	331c      	adds	r3, #28
 800a310:	441a      	add	r2, r3
 800a312:	4498      	add	r8, r3
 800a314:	441e      	add	r6, r3
 800a316:	9208      	str	r2, [sp, #32]
 800a318:	e792      	b.n	800a240 <_dtoa_r+0x818>
 800a31a:	4603      	mov	r3, r0
 800a31c:	e7f6      	b.n	800a30c <_dtoa_r+0x8e4>
 800a31e:	9b07      	ldr	r3, [sp, #28]
 800a320:	9704      	str	r7, [sp, #16]
 800a322:	2b00      	cmp	r3, #0
 800a324:	dc20      	bgt.n	800a368 <_dtoa_r+0x940>
 800a326:	9300      	str	r3, [sp, #0]
 800a328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a32a:	2b02      	cmp	r3, #2
 800a32c:	dd1e      	ble.n	800a36c <_dtoa_r+0x944>
 800a32e:	9b00      	ldr	r3, [sp, #0]
 800a330:	2b00      	cmp	r3, #0
 800a332:	f47f aec0 	bne.w	800a0b6 <_dtoa_r+0x68e>
 800a336:	4621      	mov	r1, r4
 800a338:	2205      	movs	r2, #5
 800a33a:	4658      	mov	r0, fp
 800a33c:	f000 fa9a 	bl	800a874 <__multadd>
 800a340:	4601      	mov	r1, r0
 800a342:	4604      	mov	r4, r0
 800a344:	4648      	mov	r0, r9
 800a346:	f000 fcf7 	bl	800ad38 <__mcmp>
 800a34a:	2800      	cmp	r0, #0
 800a34c:	f77f aeb3 	ble.w	800a0b6 <_dtoa_r+0x68e>
 800a350:	4656      	mov	r6, sl
 800a352:	2331      	movs	r3, #49	@ 0x31
 800a354:	f806 3b01 	strb.w	r3, [r6], #1
 800a358:	9b04      	ldr	r3, [sp, #16]
 800a35a:	3301      	adds	r3, #1
 800a35c:	9304      	str	r3, [sp, #16]
 800a35e:	e6ae      	b.n	800a0be <_dtoa_r+0x696>
 800a360:	9c07      	ldr	r4, [sp, #28]
 800a362:	9704      	str	r7, [sp, #16]
 800a364:	4625      	mov	r5, r4
 800a366:	e7f3      	b.n	800a350 <_dtoa_r+0x928>
 800a368:	9b07      	ldr	r3, [sp, #28]
 800a36a:	9300      	str	r3, [sp, #0]
 800a36c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a36e:	2b00      	cmp	r3, #0
 800a370:	f000 8104 	beq.w	800a57c <_dtoa_r+0xb54>
 800a374:	2e00      	cmp	r6, #0
 800a376:	dd05      	ble.n	800a384 <_dtoa_r+0x95c>
 800a378:	4629      	mov	r1, r5
 800a37a:	4632      	mov	r2, r6
 800a37c:	4658      	mov	r0, fp
 800a37e:	f000 fc6f 	bl	800ac60 <__lshift>
 800a382:	4605      	mov	r5, r0
 800a384:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a386:	2b00      	cmp	r3, #0
 800a388:	d05a      	beq.n	800a440 <_dtoa_r+0xa18>
 800a38a:	6869      	ldr	r1, [r5, #4]
 800a38c:	4658      	mov	r0, fp
 800a38e:	f000 fa0f 	bl	800a7b0 <_Balloc>
 800a392:	4606      	mov	r6, r0
 800a394:	b928      	cbnz	r0, 800a3a2 <_dtoa_r+0x97a>
 800a396:	4b84      	ldr	r3, [pc, #528]	@ (800a5a8 <_dtoa_r+0xb80>)
 800a398:	4602      	mov	r2, r0
 800a39a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a39e:	f7ff bb5a 	b.w	8009a56 <_dtoa_r+0x2e>
 800a3a2:	692a      	ldr	r2, [r5, #16]
 800a3a4:	3202      	adds	r2, #2
 800a3a6:	0092      	lsls	r2, r2, #2
 800a3a8:	f105 010c 	add.w	r1, r5, #12
 800a3ac:	300c      	adds	r0, #12
 800a3ae:	f7ff fa9c 	bl	80098ea <memcpy>
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	4631      	mov	r1, r6
 800a3b6:	4658      	mov	r0, fp
 800a3b8:	f000 fc52 	bl	800ac60 <__lshift>
 800a3bc:	f10a 0301 	add.w	r3, sl, #1
 800a3c0:	9307      	str	r3, [sp, #28]
 800a3c2:	9b00      	ldr	r3, [sp, #0]
 800a3c4:	4453      	add	r3, sl
 800a3c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3c8:	9b02      	ldr	r3, [sp, #8]
 800a3ca:	f003 0301 	and.w	r3, r3, #1
 800a3ce:	462f      	mov	r7, r5
 800a3d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3d2:	4605      	mov	r5, r0
 800a3d4:	9b07      	ldr	r3, [sp, #28]
 800a3d6:	4621      	mov	r1, r4
 800a3d8:	3b01      	subs	r3, #1
 800a3da:	4648      	mov	r0, r9
 800a3dc:	9300      	str	r3, [sp, #0]
 800a3de:	f7ff fa99 	bl	8009914 <quorem>
 800a3e2:	4639      	mov	r1, r7
 800a3e4:	9002      	str	r0, [sp, #8]
 800a3e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a3ea:	4648      	mov	r0, r9
 800a3ec:	f000 fca4 	bl	800ad38 <__mcmp>
 800a3f0:	462a      	mov	r2, r5
 800a3f2:	9008      	str	r0, [sp, #32]
 800a3f4:	4621      	mov	r1, r4
 800a3f6:	4658      	mov	r0, fp
 800a3f8:	f000 fcba 	bl	800ad70 <__mdiff>
 800a3fc:	68c2      	ldr	r2, [r0, #12]
 800a3fe:	4606      	mov	r6, r0
 800a400:	bb02      	cbnz	r2, 800a444 <_dtoa_r+0xa1c>
 800a402:	4601      	mov	r1, r0
 800a404:	4648      	mov	r0, r9
 800a406:	f000 fc97 	bl	800ad38 <__mcmp>
 800a40a:	4602      	mov	r2, r0
 800a40c:	4631      	mov	r1, r6
 800a40e:	4658      	mov	r0, fp
 800a410:	920e      	str	r2, [sp, #56]	@ 0x38
 800a412:	f000 fa0d 	bl	800a830 <_Bfree>
 800a416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a418:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a41a:	9e07      	ldr	r6, [sp, #28]
 800a41c:	ea43 0102 	orr.w	r1, r3, r2
 800a420:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a422:	4319      	orrs	r1, r3
 800a424:	d110      	bne.n	800a448 <_dtoa_r+0xa20>
 800a426:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a42a:	d029      	beq.n	800a480 <_dtoa_r+0xa58>
 800a42c:	9b08      	ldr	r3, [sp, #32]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	dd02      	ble.n	800a438 <_dtoa_r+0xa10>
 800a432:	9b02      	ldr	r3, [sp, #8]
 800a434:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a438:	9b00      	ldr	r3, [sp, #0]
 800a43a:	f883 8000 	strb.w	r8, [r3]
 800a43e:	e63f      	b.n	800a0c0 <_dtoa_r+0x698>
 800a440:	4628      	mov	r0, r5
 800a442:	e7bb      	b.n	800a3bc <_dtoa_r+0x994>
 800a444:	2201      	movs	r2, #1
 800a446:	e7e1      	b.n	800a40c <_dtoa_r+0x9e4>
 800a448:	9b08      	ldr	r3, [sp, #32]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	db04      	blt.n	800a458 <_dtoa_r+0xa30>
 800a44e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a450:	430b      	orrs	r3, r1
 800a452:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a454:	430b      	orrs	r3, r1
 800a456:	d120      	bne.n	800a49a <_dtoa_r+0xa72>
 800a458:	2a00      	cmp	r2, #0
 800a45a:	dded      	ble.n	800a438 <_dtoa_r+0xa10>
 800a45c:	4649      	mov	r1, r9
 800a45e:	2201      	movs	r2, #1
 800a460:	4658      	mov	r0, fp
 800a462:	f000 fbfd 	bl	800ac60 <__lshift>
 800a466:	4621      	mov	r1, r4
 800a468:	4681      	mov	r9, r0
 800a46a:	f000 fc65 	bl	800ad38 <__mcmp>
 800a46e:	2800      	cmp	r0, #0
 800a470:	dc03      	bgt.n	800a47a <_dtoa_r+0xa52>
 800a472:	d1e1      	bne.n	800a438 <_dtoa_r+0xa10>
 800a474:	f018 0f01 	tst.w	r8, #1
 800a478:	d0de      	beq.n	800a438 <_dtoa_r+0xa10>
 800a47a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a47e:	d1d8      	bne.n	800a432 <_dtoa_r+0xa0a>
 800a480:	9a00      	ldr	r2, [sp, #0]
 800a482:	2339      	movs	r3, #57	@ 0x39
 800a484:	7013      	strb	r3, [r2, #0]
 800a486:	4633      	mov	r3, r6
 800a488:	461e      	mov	r6, r3
 800a48a:	3b01      	subs	r3, #1
 800a48c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a490:	2a39      	cmp	r2, #57	@ 0x39
 800a492:	d052      	beq.n	800a53a <_dtoa_r+0xb12>
 800a494:	3201      	adds	r2, #1
 800a496:	701a      	strb	r2, [r3, #0]
 800a498:	e612      	b.n	800a0c0 <_dtoa_r+0x698>
 800a49a:	2a00      	cmp	r2, #0
 800a49c:	dd07      	ble.n	800a4ae <_dtoa_r+0xa86>
 800a49e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a4a2:	d0ed      	beq.n	800a480 <_dtoa_r+0xa58>
 800a4a4:	9a00      	ldr	r2, [sp, #0]
 800a4a6:	f108 0301 	add.w	r3, r8, #1
 800a4aa:	7013      	strb	r3, [r2, #0]
 800a4ac:	e608      	b.n	800a0c0 <_dtoa_r+0x698>
 800a4ae:	9b07      	ldr	r3, [sp, #28]
 800a4b0:	9a07      	ldr	r2, [sp, #28]
 800a4b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a4b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d028      	beq.n	800a50e <_dtoa_r+0xae6>
 800a4bc:	4649      	mov	r1, r9
 800a4be:	2300      	movs	r3, #0
 800a4c0:	220a      	movs	r2, #10
 800a4c2:	4658      	mov	r0, fp
 800a4c4:	f000 f9d6 	bl	800a874 <__multadd>
 800a4c8:	42af      	cmp	r7, r5
 800a4ca:	4681      	mov	r9, r0
 800a4cc:	f04f 0300 	mov.w	r3, #0
 800a4d0:	f04f 020a 	mov.w	r2, #10
 800a4d4:	4639      	mov	r1, r7
 800a4d6:	4658      	mov	r0, fp
 800a4d8:	d107      	bne.n	800a4ea <_dtoa_r+0xac2>
 800a4da:	f000 f9cb 	bl	800a874 <__multadd>
 800a4de:	4607      	mov	r7, r0
 800a4e0:	4605      	mov	r5, r0
 800a4e2:	9b07      	ldr	r3, [sp, #28]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	9307      	str	r3, [sp, #28]
 800a4e8:	e774      	b.n	800a3d4 <_dtoa_r+0x9ac>
 800a4ea:	f000 f9c3 	bl	800a874 <__multadd>
 800a4ee:	4629      	mov	r1, r5
 800a4f0:	4607      	mov	r7, r0
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	220a      	movs	r2, #10
 800a4f6:	4658      	mov	r0, fp
 800a4f8:	f000 f9bc 	bl	800a874 <__multadd>
 800a4fc:	4605      	mov	r5, r0
 800a4fe:	e7f0      	b.n	800a4e2 <_dtoa_r+0xaba>
 800a500:	9b00      	ldr	r3, [sp, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	bfcc      	ite	gt
 800a506:	461e      	movgt	r6, r3
 800a508:	2601      	movle	r6, #1
 800a50a:	4456      	add	r6, sl
 800a50c:	2700      	movs	r7, #0
 800a50e:	4649      	mov	r1, r9
 800a510:	2201      	movs	r2, #1
 800a512:	4658      	mov	r0, fp
 800a514:	f000 fba4 	bl	800ac60 <__lshift>
 800a518:	4621      	mov	r1, r4
 800a51a:	4681      	mov	r9, r0
 800a51c:	f000 fc0c 	bl	800ad38 <__mcmp>
 800a520:	2800      	cmp	r0, #0
 800a522:	dcb0      	bgt.n	800a486 <_dtoa_r+0xa5e>
 800a524:	d102      	bne.n	800a52c <_dtoa_r+0xb04>
 800a526:	f018 0f01 	tst.w	r8, #1
 800a52a:	d1ac      	bne.n	800a486 <_dtoa_r+0xa5e>
 800a52c:	4633      	mov	r3, r6
 800a52e:	461e      	mov	r6, r3
 800a530:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a534:	2a30      	cmp	r2, #48	@ 0x30
 800a536:	d0fa      	beq.n	800a52e <_dtoa_r+0xb06>
 800a538:	e5c2      	b.n	800a0c0 <_dtoa_r+0x698>
 800a53a:	459a      	cmp	sl, r3
 800a53c:	d1a4      	bne.n	800a488 <_dtoa_r+0xa60>
 800a53e:	9b04      	ldr	r3, [sp, #16]
 800a540:	3301      	adds	r3, #1
 800a542:	9304      	str	r3, [sp, #16]
 800a544:	2331      	movs	r3, #49	@ 0x31
 800a546:	f88a 3000 	strb.w	r3, [sl]
 800a54a:	e5b9      	b.n	800a0c0 <_dtoa_r+0x698>
 800a54c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a54e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a5ac <_dtoa_r+0xb84>
 800a552:	b11b      	cbz	r3, 800a55c <_dtoa_r+0xb34>
 800a554:	f10a 0308 	add.w	r3, sl, #8
 800a558:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a55a:	6013      	str	r3, [r2, #0]
 800a55c:	4650      	mov	r0, sl
 800a55e:	b019      	add	sp, #100	@ 0x64
 800a560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a564:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a566:	2b01      	cmp	r3, #1
 800a568:	f77f ae37 	ble.w	800a1da <_dtoa_r+0x7b2>
 800a56c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a56e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a570:	2001      	movs	r0, #1
 800a572:	e655      	b.n	800a220 <_dtoa_r+0x7f8>
 800a574:	9b00      	ldr	r3, [sp, #0]
 800a576:	2b00      	cmp	r3, #0
 800a578:	f77f aed6 	ble.w	800a328 <_dtoa_r+0x900>
 800a57c:	4656      	mov	r6, sl
 800a57e:	4621      	mov	r1, r4
 800a580:	4648      	mov	r0, r9
 800a582:	f7ff f9c7 	bl	8009914 <quorem>
 800a586:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a58a:	f806 8b01 	strb.w	r8, [r6], #1
 800a58e:	9b00      	ldr	r3, [sp, #0]
 800a590:	eba6 020a 	sub.w	r2, r6, sl
 800a594:	4293      	cmp	r3, r2
 800a596:	ddb3      	ble.n	800a500 <_dtoa_r+0xad8>
 800a598:	4649      	mov	r1, r9
 800a59a:	2300      	movs	r3, #0
 800a59c:	220a      	movs	r2, #10
 800a59e:	4658      	mov	r0, fp
 800a5a0:	f000 f968 	bl	800a874 <__multadd>
 800a5a4:	4681      	mov	r9, r0
 800a5a6:	e7ea      	b.n	800a57e <_dtoa_r+0xb56>
 800a5a8:	0800d119 	.word	0x0800d119
 800a5ac:	0800d09d 	.word	0x0800d09d

0800a5b0 <_free_r>:
 800a5b0:	b538      	push	{r3, r4, r5, lr}
 800a5b2:	4605      	mov	r5, r0
 800a5b4:	2900      	cmp	r1, #0
 800a5b6:	d041      	beq.n	800a63c <_free_r+0x8c>
 800a5b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5bc:	1f0c      	subs	r4, r1, #4
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	bfb8      	it	lt
 800a5c2:	18e4      	addlt	r4, r4, r3
 800a5c4:	f000 f8e8 	bl	800a798 <__malloc_lock>
 800a5c8:	4a1d      	ldr	r2, [pc, #116]	@ (800a640 <_free_r+0x90>)
 800a5ca:	6813      	ldr	r3, [r2, #0]
 800a5cc:	b933      	cbnz	r3, 800a5dc <_free_r+0x2c>
 800a5ce:	6063      	str	r3, [r4, #4]
 800a5d0:	6014      	str	r4, [r2, #0]
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5d8:	f000 b8e4 	b.w	800a7a4 <__malloc_unlock>
 800a5dc:	42a3      	cmp	r3, r4
 800a5de:	d908      	bls.n	800a5f2 <_free_r+0x42>
 800a5e0:	6820      	ldr	r0, [r4, #0]
 800a5e2:	1821      	adds	r1, r4, r0
 800a5e4:	428b      	cmp	r3, r1
 800a5e6:	bf01      	itttt	eq
 800a5e8:	6819      	ldreq	r1, [r3, #0]
 800a5ea:	685b      	ldreq	r3, [r3, #4]
 800a5ec:	1809      	addeq	r1, r1, r0
 800a5ee:	6021      	streq	r1, [r4, #0]
 800a5f0:	e7ed      	b.n	800a5ce <_free_r+0x1e>
 800a5f2:	461a      	mov	r2, r3
 800a5f4:	685b      	ldr	r3, [r3, #4]
 800a5f6:	b10b      	cbz	r3, 800a5fc <_free_r+0x4c>
 800a5f8:	42a3      	cmp	r3, r4
 800a5fa:	d9fa      	bls.n	800a5f2 <_free_r+0x42>
 800a5fc:	6811      	ldr	r1, [r2, #0]
 800a5fe:	1850      	adds	r0, r2, r1
 800a600:	42a0      	cmp	r0, r4
 800a602:	d10b      	bne.n	800a61c <_free_r+0x6c>
 800a604:	6820      	ldr	r0, [r4, #0]
 800a606:	4401      	add	r1, r0
 800a608:	1850      	adds	r0, r2, r1
 800a60a:	4283      	cmp	r3, r0
 800a60c:	6011      	str	r1, [r2, #0]
 800a60e:	d1e0      	bne.n	800a5d2 <_free_r+0x22>
 800a610:	6818      	ldr	r0, [r3, #0]
 800a612:	685b      	ldr	r3, [r3, #4]
 800a614:	6053      	str	r3, [r2, #4]
 800a616:	4408      	add	r0, r1
 800a618:	6010      	str	r0, [r2, #0]
 800a61a:	e7da      	b.n	800a5d2 <_free_r+0x22>
 800a61c:	d902      	bls.n	800a624 <_free_r+0x74>
 800a61e:	230c      	movs	r3, #12
 800a620:	602b      	str	r3, [r5, #0]
 800a622:	e7d6      	b.n	800a5d2 <_free_r+0x22>
 800a624:	6820      	ldr	r0, [r4, #0]
 800a626:	1821      	adds	r1, r4, r0
 800a628:	428b      	cmp	r3, r1
 800a62a:	bf04      	itt	eq
 800a62c:	6819      	ldreq	r1, [r3, #0]
 800a62e:	685b      	ldreq	r3, [r3, #4]
 800a630:	6063      	str	r3, [r4, #4]
 800a632:	bf04      	itt	eq
 800a634:	1809      	addeq	r1, r1, r0
 800a636:	6021      	streq	r1, [r4, #0]
 800a638:	6054      	str	r4, [r2, #4]
 800a63a:	e7ca      	b.n	800a5d2 <_free_r+0x22>
 800a63c:	bd38      	pop	{r3, r4, r5, pc}
 800a63e:	bf00      	nop
 800a640:	200007b8 	.word	0x200007b8

0800a644 <malloc>:
 800a644:	4b02      	ldr	r3, [pc, #8]	@ (800a650 <malloc+0xc>)
 800a646:	4601      	mov	r1, r0
 800a648:	6818      	ldr	r0, [r3, #0]
 800a64a:	f000 b825 	b.w	800a698 <_malloc_r>
 800a64e:	bf00      	nop
 800a650:	20000014 	.word	0x20000014

0800a654 <sbrk_aligned>:
 800a654:	b570      	push	{r4, r5, r6, lr}
 800a656:	4e0f      	ldr	r6, [pc, #60]	@ (800a694 <sbrk_aligned+0x40>)
 800a658:	460c      	mov	r4, r1
 800a65a:	6831      	ldr	r1, [r6, #0]
 800a65c:	4605      	mov	r5, r0
 800a65e:	b911      	cbnz	r1, 800a666 <sbrk_aligned+0x12>
 800a660:	f001 fe0c 	bl	800c27c <_sbrk_r>
 800a664:	6030      	str	r0, [r6, #0]
 800a666:	4621      	mov	r1, r4
 800a668:	4628      	mov	r0, r5
 800a66a:	f001 fe07 	bl	800c27c <_sbrk_r>
 800a66e:	1c43      	adds	r3, r0, #1
 800a670:	d103      	bne.n	800a67a <sbrk_aligned+0x26>
 800a672:	f04f 34ff 	mov.w	r4, #4294967295
 800a676:	4620      	mov	r0, r4
 800a678:	bd70      	pop	{r4, r5, r6, pc}
 800a67a:	1cc4      	adds	r4, r0, #3
 800a67c:	f024 0403 	bic.w	r4, r4, #3
 800a680:	42a0      	cmp	r0, r4
 800a682:	d0f8      	beq.n	800a676 <sbrk_aligned+0x22>
 800a684:	1a21      	subs	r1, r4, r0
 800a686:	4628      	mov	r0, r5
 800a688:	f001 fdf8 	bl	800c27c <_sbrk_r>
 800a68c:	3001      	adds	r0, #1
 800a68e:	d1f2      	bne.n	800a676 <sbrk_aligned+0x22>
 800a690:	e7ef      	b.n	800a672 <sbrk_aligned+0x1e>
 800a692:	bf00      	nop
 800a694:	200007b4 	.word	0x200007b4

0800a698 <_malloc_r>:
 800a698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a69c:	1ccd      	adds	r5, r1, #3
 800a69e:	f025 0503 	bic.w	r5, r5, #3
 800a6a2:	3508      	adds	r5, #8
 800a6a4:	2d0c      	cmp	r5, #12
 800a6a6:	bf38      	it	cc
 800a6a8:	250c      	movcc	r5, #12
 800a6aa:	2d00      	cmp	r5, #0
 800a6ac:	4606      	mov	r6, r0
 800a6ae:	db01      	blt.n	800a6b4 <_malloc_r+0x1c>
 800a6b0:	42a9      	cmp	r1, r5
 800a6b2:	d904      	bls.n	800a6be <_malloc_r+0x26>
 800a6b4:	230c      	movs	r3, #12
 800a6b6:	6033      	str	r3, [r6, #0]
 800a6b8:	2000      	movs	r0, #0
 800a6ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a794 <_malloc_r+0xfc>
 800a6c2:	f000 f869 	bl	800a798 <__malloc_lock>
 800a6c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a6ca:	461c      	mov	r4, r3
 800a6cc:	bb44      	cbnz	r4, 800a720 <_malloc_r+0x88>
 800a6ce:	4629      	mov	r1, r5
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	f7ff ffbf 	bl	800a654 <sbrk_aligned>
 800a6d6:	1c43      	adds	r3, r0, #1
 800a6d8:	4604      	mov	r4, r0
 800a6da:	d158      	bne.n	800a78e <_malloc_r+0xf6>
 800a6dc:	f8d8 4000 	ldr.w	r4, [r8]
 800a6e0:	4627      	mov	r7, r4
 800a6e2:	2f00      	cmp	r7, #0
 800a6e4:	d143      	bne.n	800a76e <_malloc_r+0xd6>
 800a6e6:	2c00      	cmp	r4, #0
 800a6e8:	d04b      	beq.n	800a782 <_malloc_r+0xea>
 800a6ea:	6823      	ldr	r3, [r4, #0]
 800a6ec:	4639      	mov	r1, r7
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	eb04 0903 	add.w	r9, r4, r3
 800a6f4:	f001 fdc2 	bl	800c27c <_sbrk_r>
 800a6f8:	4581      	cmp	r9, r0
 800a6fa:	d142      	bne.n	800a782 <_malloc_r+0xea>
 800a6fc:	6821      	ldr	r1, [r4, #0]
 800a6fe:	1a6d      	subs	r5, r5, r1
 800a700:	4629      	mov	r1, r5
 800a702:	4630      	mov	r0, r6
 800a704:	f7ff ffa6 	bl	800a654 <sbrk_aligned>
 800a708:	3001      	adds	r0, #1
 800a70a:	d03a      	beq.n	800a782 <_malloc_r+0xea>
 800a70c:	6823      	ldr	r3, [r4, #0]
 800a70e:	442b      	add	r3, r5
 800a710:	6023      	str	r3, [r4, #0]
 800a712:	f8d8 3000 	ldr.w	r3, [r8]
 800a716:	685a      	ldr	r2, [r3, #4]
 800a718:	bb62      	cbnz	r2, 800a774 <_malloc_r+0xdc>
 800a71a:	f8c8 7000 	str.w	r7, [r8]
 800a71e:	e00f      	b.n	800a740 <_malloc_r+0xa8>
 800a720:	6822      	ldr	r2, [r4, #0]
 800a722:	1b52      	subs	r2, r2, r5
 800a724:	d420      	bmi.n	800a768 <_malloc_r+0xd0>
 800a726:	2a0b      	cmp	r2, #11
 800a728:	d917      	bls.n	800a75a <_malloc_r+0xc2>
 800a72a:	1961      	adds	r1, r4, r5
 800a72c:	42a3      	cmp	r3, r4
 800a72e:	6025      	str	r5, [r4, #0]
 800a730:	bf18      	it	ne
 800a732:	6059      	strne	r1, [r3, #4]
 800a734:	6863      	ldr	r3, [r4, #4]
 800a736:	bf08      	it	eq
 800a738:	f8c8 1000 	streq.w	r1, [r8]
 800a73c:	5162      	str	r2, [r4, r5]
 800a73e:	604b      	str	r3, [r1, #4]
 800a740:	4630      	mov	r0, r6
 800a742:	f000 f82f 	bl	800a7a4 <__malloc_unlock>
 800a746:	f104 000b 	add.w	r0, r4, #11
 800a74a:	1d23      	adds	r3, r4, #4
 800a74c:	f020 0007 	bic.w	r0, r0, #7
 800a750:	1ac2      	subs	r2, r0, r3
 800a752:	bf1c      	itt	ne
 800a754:	1a1b      	subne	r3, r3, r0
 800a756:	50a3      	strne	r3, [r4, r2]
 800a758:	e7af      	b.n	800a6ba <_malloc_r+0x22>
 800a75a:	6862      	ldr	r2, [r4, #4]
 800a75c:	42a3      	cmp	r3, r4
 800a75e:	bf0c      	ite	eq
 800a760:	f8c8 2000 	streq.w	r2, [r8]
 800a764:	605a      	strne	r2, [r3, #4]
 800a766:	e7eb      	b.n	800a740 <_malloc_r+0xa8>
 800a768:	4623      	mov	r3, r4
 800a76a:	6864      	ldr	r4, [r4, #4]
 800a76c:	e7ae      	b.n	800a6cc <_malloc_r+0x34>
 800a76e:	463c      	mov	r4, r7
 800a770:	687f      	ldr	r7, [r7, #4]
 800a772:	e7b6      	b.n	800a6e2 <_malloc_r+0x4a>
 800a774:	461a      	mov	r2, r3
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	42a3      	cmp	r3, r4
 800a77a:	d1fb      	bne.n	800a774 <_malloc_r+0xdc>
 800a77c:	2300      	movs	r3, #0
 800a77e:	6053      	str	r3, [r2, #4]
 800a780:	e7de      	b.n	800a740 <_malloc_r+0xa8>
 800a782:	230c      	movs	r3, #12
 800a784:	6033      	str	r3, [r6, #0]
 800a786:	4630      	mov	r0, r6
 800a788:	f000 f80c 	bl	800a7a4 <__malloc_unlock>
 800a78c:	e794      	b.n	800a6b8 <_malloc_r+0x20>
 800a78e:	6005      	str	r5, [r0, #0]
 800a790:	e7d6      	b.n	800a740 <_malloc_r+0xa8>
 800a792:	bf00      	nop
 800a794:	200007b8 	.word	0x200007b8

0800a798 <__malloc_lock>:
 800a798:	4801      	ldr	r0, [pc, #4]	@ (800a7a0 <__malloc_lock+0x8>)
 800a79a:	f7ff b8a4 	b.w	80098e6 <__retarget_lock_acquire_recursive>
 800a79e:	bf00      	nop
 800a7a0:	200007b0 	.word	0x200007b0

0800a7a4 <__malloc_unlock>:
 800a7a4:	4801      	ldr	r0, [pc, #4]	@ (800a7ac <__malloc_unlock+0x8>)
 800a7a6:	f7ff b89f 	b.w	80098e8 <__retarget_lock_release_recursive>
 800a7aa:	bf00      	nop
 800a7ac:	200007b0 	.word	0x200007b0

0800a7b0 <_Balloc>:
 800a7b0:	b570      	push	{r4, r5, r6, lr}
 800a7b2:	69c6      	ldr	r6, [r0, #28]
 800a7b4:	4604      	mov	r4, r0
 800a7b6:	460d      	mov	r5, r1
 800a7b8:	b976      	cbnz	r6, 800a7d8 <_Balloc+0x28>
 800a7ba:	2010      	movs	r0, #16
 800a7bc:	f7ff ff42 	bl	800a644 <malloc>
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	61e0      	str	r0, [r4, #28]
 800a7c4:	b920      	cbnz	r0, 800a7d0 <_Balloc+0x20>
 800a7c6:	4b18      	ldr	r3, [pc, #96]	@ (800a828 <_Balloc+0x78>)
 800a7c8:	4818      	ldr	r0, [pc, #96]	@ (800a82c <_Balloc+0x7c>)
 800a7ca:	216b      	movs	r1, #107	@ 0x6b
 800a7cc:	f001 fd70 	bl	800c2b0 <__assert_func>
 800a7d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a7d4:	6006      	str	r6, [r0, #0]
 800a7d6:	60c6      	str	r6, [r0, #12]
 800a7d8:	69e6      	ldr	r6, [r4, #28]
 800a7da:	68f3      	ldr	r3, [r6, #12]
 800a7dc:	b183      	cbz	r3, 800a800 <_Balloc+0x50>
 800a7de:	69e3      	ldr	r3, [r4, #28]
 800a7e0:	68db      	ldr	r3, [r3, #12]
 800a7e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a7e6:	b9b8      	cbnz	r0, 800a818 <_Balloc+0x68>
 800a7e8:	2101      	movs	r1, #1
 800a7ea:	fa01 f605 	lsl.w	r6, r1, r5
 800a7ee:	1d72      	adds	r2, r6, #5
 800a7f0:	0092      	lsls	r2, r2, #2
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f001 fd7a 	bl	800c2ec <_calloc_r>
 800a7f8:	b160      	cbz	r0, 800a814 <_Balloc+0x64>
 800a7fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a7fe:	e00e      	b.n	800a81e <_Balloc+0x6e>
 800a800:	2221      	movs	r2, #33	@ 0x21
 800a802:	2104      	movs	r1, #4
 800a804:	4620      	mov	r0, r4
 800a806:	f001 fd71 	bl	800c2ec <_calloc_r>
 800a80a:	69e3      	ldr	r3, [r4, #28]
 800a80c:	60f0      	str	r0, [r6, #12]
 800a80e:	68db      	ldr	r3, [r3, #12]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d1e4      	bne.n	800a7de <_Balloc+0x2e>
 800a814:	2000      	movs	r0, #0
 800a816:	bd70      	pop	{r4, r5, r6, pc}
 800a818:	6802      	ldr	r2, [r0, #0]
 800a81a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a81e:	2300      	movs	r3, #0
 800a820:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a824:	e7f7      	b.n	800a816 <_Balloc+0x66>
 800a826:	bf00      	nop
 800a828:	0800d0aa 	.word	0x0800d0aa
 800a82c:	0800d12a 	.word	0x0800d12a

0800a830 <_Bfree>:
 800a830:	b570      	push	{r4, r5, r6, lr}
 800a832:	69c6      	ldr	r6, [r0, #28]
 800a834:	4605      	mov	r5, r0
 800a836:	460c      	mov	r4, r1
 800a838:	b976      	cbnz	r6, 800a858 <_Bfree+0x28>
 800a83a:	2010      	movs	r0, #16
 800a83c:	f7ff ff02 	bl	800a644 <malloc>
 800a840:	4602      	mov	r2, r0
 800a842:	61e8      	str	r0, [r5, #28]
 800a844:	b920      	cbnz	r0, 800a850 <_Bfree+0x20>
 800a846:	4b09      	ldr	r3, [pc, #36]	@ (800a86c <_Bfree+0x3c>)
 800a848:	4809      	ldr	r0, [pc, #36]	@ (800a870 <_Bfree+0x40>)
 800a84a:	218f      	movs	r1, #143	@ 0x8f
 800a84c:	f001 fd30 	bl	800c2b0 <__assert_func>
 800a850:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a854:	6006      	str	r6, [r0, #0]
 800a856:	60c6      	str	r6, [r0, #12]
 800a858:	b13c      	cbz	r4, 800a86a <_Bfree+0x3a>
 800a85a:	69eb      	ldr	r3, [r5, #28]
 800a85c:	6862      	ldr	r2, [r4, #4]
 800a85e:	68db      	ldr	r3, [r3, #12]
 800a860:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a864:	6021      	str	r1, [r4, #0]
 800a866:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a86a:	bd70      	pop	{r4, r5, r6, pc}
 800a86c:	0800d0aa 	.word	0x0800d0aa
 800a870:	0800d12a 	.word	0x0800d12a

0800a874 <__multadd>:
 800a874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a878:	690d      	ldr	r5, [r1, #16]
 800a87a:	4607      	mov	r7, r0
 800a87c:	460c      	mov	r4, r1
 800a87e:	461e      	mov	r6, r3
 800a880:	f101 0c14 	add.w	ip, r1, #20
 800a884:	2000      	movs	r0, #0
 800a886:	f8dc 3000 	ldr.w	r3, [ip]
 800a88a:	b299      	uxth	r1, r3
 800a88c:	fb02 6101 	mla	r1, r2, r1, r6
 800a890:	0c1e      	lsrs	r6, r3, #16
 800a892:	0c0b      	lsrs	r3, r1, #16
 800a894:	fb02 3306 	mla	r3, r2, r6, r3
 800a898:	b289      	uxth	r1, r1
 800a89a:	3001      	adds	r0, #1
 800a89c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a8a0:	4285      	cmp	r5, r0
 800a8a2:	f84c 1b04 	str.w	r1, [ip], #4
 800a8a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a8aa:	dcec      	bgt.n	800a886 <__multadd+0x12>
 800a8ac:	b30e      	cbz	r6, 800a8f2 <__multadd+0x7e>
 800a8ae:	68a3      	ldr	r3, [r4, #8]
 800a8b0:	42ab      	cmp	r3, r5
 800a8b2:	dc19      	bgt.n	800a8e8 <__multadd+0x74>
 800a8b4:	6861      	ldr	r1, [r4, #4]
 800a8b6:	4638      	mov	r0, r7
 800a8b8:	3101      	adds	r1, #1
 800a8ba:	f7ff ff79 	bl	800a7b0 <_Balloc>
 800a8be:	4680      	mov	r8, r0
 800a8c0:	b928      	cbnz	r0, 800a8ce <__multadd+0x5a>
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a8f8 <__multadd+0x84>)
 800a8c6:	480d      	ldr	r0, [pc, #52]	@ (800a8fc <__multadd+0x88>)
 800a8c8:	21ba      	movs	r1, #186	@ 0xba
 800a8ca:	f001 fcf1 	bl	800c2b0 <__assert_func>
 800a8ce:	6922      	ldr	r2, [r4, #16]
 800a8d0:	3202      	adds	r2, #2
 800a8d2:	f104 010c 	add.w	r1, r4, #12
 800a8d6:	0092      	lsls	r2, r2, #2
 800a8d8:	300c      	adds	r0, #12
 800a8da:	f7ff f806 	bl	80098ea <memcpy>
 800a8de:	4621      	mov	r1, r4
 800a8e0:	4638      	mov	r0, r7
 800a8e2:	f7ff ffa5 	bl	800a830 <_Bfree>
 800a8e6:	4644      	mov	r4, r8
 800a8e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a8ec:	3501      	adds	r5, #1
 800a8ee:	615e      	str	r6, [r3, #20]
 800a8f0:	6125      	str	r5, [r4, #16]
 800a8f2:	4620      	mov	r0, r4
 800a8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8f8:	0800d119 	.word	0x0800d119
 800a8fc:	0800d12a 	.word	0x0800d12a

0800a900 <__s2b>:
 800a900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a904:	460c      	mov	r4, r1
 800a906:	4615      	mov	r5, r2
 800a908:	461f      	mov	r7, r3
 800a90a:	2209      	movs	r2, #9
 800a90c:	3308      	adds	r3, #8
 800a90e:	4606      	mov	r6, r0
 800a910:	fb93 f3f2 	sdiv	r3, r3, r2
 800a914:	2100      	movs	r1, #0
 800a916:	2201      	movs	r2, #1
 800a918:	429a      	cmp	r2, r3
 800a91a:	db09      	blt.n	800a930 <__s2b+0x30>
 800a91c:	4630      	mov	r0, r6
 800a91e:	f7ff ff47 	bl	800a7b0 <_Balloc>
 800a922:	b940      	cbnz	r0, 800a936 <__s2b+0x36>
 800a924:	4602      	mov	r2, r0
 800a926:	4b19      	ldr	r3, [pc, #100]	@ (800a98c <__s2b+0x8c>)
 800a928:	4819      	ldr	r0, [pc, #100]	@ (800a990 <__s2b+0x90>)
 800a92a:	21d3      	movs	r1, #211	@ 0xd3
 800a92c:	f001 fcc0 	bl	800c2b0 <__assert_func>
 800a930:	0052      	lsls	r2, r2, #1
 800a932:	3101      	adds	r1, #1
 800a934:	e7f0      	b.n	800a918 <__s2b+0x18>
 800a936:	9b08      	ldr	r3, [sp, #32]
 800a938:	6143      	str	r3, [r0, #20]
 800a93a:	2d09      	cmp	r5, #9
 800a93c:	f04f 0301 	mov.w	r3, #1
 800a940:	6103      	str	r3, [r0, #16]
 800a942:	dd16      	ble.n	800a972 <__s2b+0x72>
 800a944:	f104 0909 	add.w	r9, r4, #9
 800a948:	46c8      	mov	r8, r9
 800a94a:	442c      	add	r4, r5
 800a94c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a950:	4601      	mov	r1, r0
 800a952:	3b30      	subs	r3, #48	@ 0x30
 800a954:	220a      	movs	r2, #10
 800a956:	4630      	mov	r0, r6
 800a958:	f7ff ff8c 	bl	800a874 <__multadd>
 800a95c:	45a0      	cmp	r8, r4
 800a95e:	d1f5      	bne.n	800a94c <__s2b+0x4c>
 800a960:	f1a5 0408 	sub.w	r4, r5, #8
 800a964:	444c      	add	r4, r9
 800a966:	1b2d      	subs	r5, r5, r4
 800a968:	1963      	adds	r3, r4, r5
 800a96a:	42bb      	cmp	r3, r7
 800a96c:	db04      	blt.n	800a978 <__s2b+0x78>
 800a96e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a972:	340a      	adds	r4, #10
 800a974:	2509      	movs	r5, #9
 800a976:	e7f6      	b.n	800a966 <__s2b+0x66>
 800a978:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a97c:	4601      	mov	r1, r0
 800a97e:	3b30      	subs	r3, #48	@ 0x30
 800a980:	220a      	movs	r2, #10
 800a982:	4630      	mov	r0, r6
 800a984:	f7ff ff76 	bl	800a874 <__multadd>
 800a988:	e7ee      	b.n	800a968 <__s2b+0x68>
 800a98a:	bf00      	nop
 800a98c:	0800d119 	.word	0x0800d119
 800a990:	0800d12a 	.word	0x0800d12a

0800a994 <__hi0bits>:
 800a994:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a998:	4603      	mov	r3, r0
 800a99a:	bf36      	itet	cc
 800a99c:	0403      	lslcc	r3, r0, #16
 800a99e:	2000      	movcs	r0, #0
 800a9a0:	2010      	movcc	r0, #16
 800a9a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a9a6:	bf3c      	itt	cc
 800a9a8:	021b      	lslcc	r3, r3, #8
 800a9aa:	3008      	addcc	r0, #8
 800a9ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9b0:	bf3c      	itt	cc
 800a9b2:	011b      	lslcc	r3, r3, #4
 800a9b4:	3004      	addcc	r0, #4
 800a9b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9ba:	bf3c      	itt	cc
 800a9bc:	009b      	lslcc	r3, r3, #2
 800a9be:	3002      	addcc	r0, #2
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	db05      	blt.n	800a9d0 <__hi0bits+0x3c>
 800a9c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a9c8:	f100 0001 	add.w	r0, r0, #1
 800a9cc:	bf08      	it	eq
 800a9ce:	2020      	moveq	r0, #32
 800a9d0:	4770      	bx	lr

0800a9d2 <__lo0bits>:
 800a9d2:	6803      	ldr	r3, [r0, #0]
 800a9d4:	4602      	mov	r2, r0
 800a9d6:	f013 0007 	ands.w	r0, r3, #7
 800a9da:	d00b      	beq.n	800a9f4 <__lo0bits+0x22>
 800a9dc:	07d9      	lsls	r1, r3, #31
 800a9de:	d421      	bmi.n	800aa24 <__lo0bits+0x52>
 800a9e0:	0798      	lsls	r0, r3, #30
 800a9e2:	bf49      	itett	mi
 800a9e4:	085b      	lsrmi	r3, r3, #1
 800a9e6:	089b      	lsrpl	r3, r3, #2
 800a9e8:	2001      	movmi	r0, #1
 800a9ea:	6013      	strmi	r3, [r2, #0]
 800a9ec:	bf5c      	itt	pl
 800a9ee:	6013      	strpl	r3, [r2, #0]
 800a9f0:	2002      	movpl	r0, #2
 800a9f2:	4770      	bx	lr
 800a9f4:	b299      	uxth	r1, r3
 800a9f6:	b909      	cbnz	r1, 800a9fc <__lo0bits+0x2a>
 800a9f8:	0c1b      	lsrs	r3, r3, #16
 800a9fa:	2010      	movs	r0, #16
 800a9fc:	b2d9      	uxtb	r1, r3
 800a9fe:	b909      	cbnz	r1, 800aa04 <__lo0bits+0x32>
 800aa00:	3008      	adds	r0, #8
 800aa02:	0a1b      	lsrs	r3, r3, #8
 800aa04:	0719      	lsls	r1, r3, #28
 800aa06:	bf04      	itt	eq
 800aa08:	091b      	lsreq	r3, r3, #4
 800aa0a:	3004      	addeq	r0, #4
 800aa0c:	0799      	lsls	r1, r3, #30
 800aa0e:	bf04      	itt	eq
 800aa10:	089b      	lsreq	r3, r3, #2
 800aa12:	3002      	addeq	r0, #2
 800aa14:	07d9      	lsls	r1, r3, #31
 800aa16:	d403      	bmi.n	800aa20 <__lo0bits+0x4e>
 800aa18:	085b      	lsrs	r3, r3, #1
 800aa1a:	f100 0001 	add.w	r0, r0, #1
 800aa1e:	d003      	beq.n	800aa28 <__lo0bits+0x56>
 800aa20:	6013      	str	r3, [r2, #0]
 800aa22:	4770      	bx	lr
 800aa24:	2000      	movs	r0, #0
 800aa26:	4770      	bx	lr
 800aa28:	2020      	movs	r0, #32
 800aa2a:	4770      	bx	lr

0800aa2c <__i2b>:
 800aa2c:	b510      	push	{r4, lr}
 800aa2e:	460c      	mov	r4, r1
 800aa30:	2101      	movs	r1, #1
 800aa32:	f7ff febd 	bl	800a7b0 <_Balloc>
 800aa36:	4602      	mov	r2, r0
 800aa38:	b928      	cbnz	r0, 800aa46 <__i2b+0x1a>
 800aa3a:	4b05      	ldr	r3, [pc, #20]	@ (800aa50 <__i2b+0x24>)
 800aa3c:	4805      	ldr	r0, [pc, #20]	@ (800aa54 <__i2b+0x28>)
 800aa3e:	f240 1145 	movw	r1, #325	@ 0x145
 800aa42:	f001 fc35 	bl	800c2b0 <__assert_func>
 800aa46:	2301      	movs	r3, #1
 800aa48:	6144      	str	r4, [r0, #20]
 800aa4a:	6103      	str	r3, [r0, #16]
 800aa4c:	bd10      	pop	{r4, pc}
 800aa4e:	bf00      	nop
 800aa50:	0800d119 	.word	0x0800d119
 800aa54:	0800d12a 	.word	0x0800d12a

0800aa58 <__multiply>:
 800aa58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa5c:	4614      	mov	r4, r2
 800aa5e:	690a      	ldr	r2, [r1, #16]
 800aa60:	6923      	ldr	r3, [r4, #16]
 800aa62:	429a      	cmp	r2, r3
 800aa64:	bfa8      	it	ge
 800aa66:	4623      	movge	r3, r4
 800aa68:	460f      	mov	r7, r1
 800aa6a:	bfa4      	itt	ge
 800aa6c:	460c      	movge	r4, r1
 800aa6e:	461f      	movge	r7, r3
 800aa70:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800aa74:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800aa78:	68a3      	ldr	r3, [r4, #8]
 800aa7a:	6861      	ldr	r1, [r4, #4]
 800aa7c:	eb0a 0609 	add.w	r6, sl, r9
 800aa80:	42b3      	cmp	r3, r6
 800aa82:	b085      	sub	sp, #20
 800aa84:	bfb8      	it	lt
 800aa86:	3101      	addlt	r1, #1
 800aa88:	f7ff fe92 	bl	800a7b0 <_Balloc>
 800aa8c:	b930      	cbnz	r0, 800aa9c <__multiply+0x44>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	4b44      	ldr	r3, [pc, #272]	@ (800aba4 <__multiply+0x14c>)
 800aa92:	4845      	ldr	r0, [pc, #276]	@ (800aba8 <__multiply+0x150>)
 800aa94:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800aa98:	f001 fc0a 	bl	800c2b0 <__assert_func>
 800aa9c:	f100 0514 	add.w	r5, r0, #20
 800aaa0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800aaa4:	462b      	mov	r3, r5
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	4543      	cmp	r3, r8
 800aaaa:	d321      	bcc.n	800aaf0 <__multiply+0x98>
 800aaac:	f107 0114 	add.w	r1, r7, #20
 800aab0:	f104 0214 	add.w	r2, r4, #20
 800aab4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800aab8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800aabc:	9302      	str	r3, [sp, #8]
 800aabe:	1b13      	subs	r3, r2, r4
 800aac0:	3b15      	subs	r3, #21
 800aac2:	f023 0303 	bic.w	r3, r3, #3
 800aac6:	3304      	adds	r3, #4
 800aac8:	f104 0715 	add.w	r7, r4, #21
 800aacc:	42ba      	cmp	r2, r7
 800aace:	bf38      	it	cc
 800aad0:	2304      	movcc	r3, #4
 800aad2:	9301      	str	r3, [sp, #4]
 800aad4:	9b02      	ldr	r3, [sp, #8]
 800aad6:	9103      	str	r1, [sp, #12]
 800aad8:	428b      	cmp	r3, r1
 800aada:	d80c      	bhi.n	800aaf6 <__multiply+0x9e>
 800aadc:	2e00      	cmp	r6, #0
 800aade:	dd03      	ble.n	800aae8 <__multiply+0x90>
 800aae0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d05b      	beq.n	800aba0 <__multiply+0x148>
 800aae8:	6106      	str	r6, [r0, #16]
 800aaea:	b005      	add	sp, #20
 800aaec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaf0:	f843 2b04 	str.w	r2, [r3], #4
 800aaf4:	e7d8      	b.n	800aaa8 <__multiply+0x50>
 800aaf6:	f8b1 a000 	ldrh.w	sl, [r1]
 800aafa:	f1ba 0f00 	cmp.w	sl, #0
 800aafe:	d024      	beq.n	800ab4a <__multiply+0xf2>
 800ab00:	f104 0e14 	add.w	lr, r4, #20
 800ab04:	46a9      	mov	r9, r5
 800ab06:	f04f 0c00 	mov.w	ip, #0
 800ab0a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ab0e:	f8d9 3000 	ldr.w	r3, [r9]
 800ab12:	fa1f fb87 	uxth.w	fp, r7
 800ab16:	b29b      	uxth	r3, r3
 800ab18:	fb0a 330b 	mla	r3, sl, fp, r3
 800ab1c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ab20:	f8d9 7000 	ldr.w	r7, [r9]
 800ab24:	4463      	add	r3, ip
 800ab26:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ab2a:	fb0a c70b 	mla	r7, sl, fp, ip
 800ab2e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ab32:	b29b      	uxth	r3, r3
 800ab34:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ab38:	4572      	cmp	r2, lr
 800ab3a:	f849 3b04 	str.w	r3, [r9], #4
 800ab3e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ab42:	d8e2      	bhi.n	800ab0a <__multiply+0xb2>
 800ab44:	9b01      	ldr	r3, [sp, #4]
 800ab46:	f845 c003 	str.w	ip, [r5, r3]
 800ab4a:	9b03      	ldr	r3, [sp, #12]
 800ab4c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ab50:	3104      	adds	r1, #4
 800ab52:	f1b9 0f00 	cmp.w	r9, #0
 800ab56:	d021      	beq.n	800ab9c <__multiply+0x144>
 800ab58:	682b      	ldr	r3, [r5, #0]
 800ab5a:	f104 0c14 	add.w	ip, r4, #20
 800ab5e:	46ae      	mov	lr, r5
 800ab60:	f04f 0a00 	mov.w	sl, #0
 800ab64:	f8bc b000 	ldrh.w	fp, [ip]
 800ab68:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ab6c:	fb09 770b 	mla	r7, r9, fp, r7
 800ab70:	4457      	add	r7, sl
 800ab72:	b29b      	uxth	r3, r3
 800ab74:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ab78:	f84e 3b04 	str.w	r3, [lr], #4
 800ab7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ab80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab84:	f8be 3000 	ldrh.w	r3, [lr]
 800ab88:	fb09 330a 	mla	r3, r9, sl, r3
 800ab8c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800ab90:	4562      	cmp	r2, ip
 800ab92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab96:	d8e5      	bhi.n	800ab64 <__multiply+0x10c>
 800ab98:	9f01      	ldr	r7, [sp, #4]
 800ab9a:	51eb      	str	r3, [r5, r7]
 800ab9c:	3504      	adds	r5, #4
 800ab9e:	e799      	b.n	800aad4 <__multiply+0x7c>
 800aba0:	3e01      	subs	r6, #1
 800aba2:	e79b      	b.n	800aadc <__multiply+0x84>
 800aba4:	0800d119 	.word	0x0800d119
 800aba8:	0800d12a 	.word	0x0800d12a

0800abac <__pow5mult>:
 800abac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abb0:	4615      	mov	r5, r2
 800abb2:	f012 0203 	ands.w	r2, r2, #3
 800abb6:	4607      	mov	r7, r0
 800abb8:	460e      	mov	r6, r1
 800abba:	d007      	beq.n	800abcc <__pow5mult+0x20>
 800abbc:	4c25      	ldr	r4, [pc, #148]	@ (800ac54 <__pow5mult+0xa8>)
 800abbe:	3a01      	subs	r2, #1
 800abc0:	2300      	movs	r3, #0
 800abc2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800abc6:	f7ff fe55 	bl	800a874 <__multadd>
 800abca:	4606      	mov	r6, r0
 800abcc:	10ad      	asrs	r5, r5, #2
 800abce:	d03d      	beq.n	800ac4c <__pow5mult+0xa0>
 800abd0:	69fc      	ldr	r4, [r7, #28]
 800abd2:	b97c      	cbnz	r4, 800abf4 <__pow5mult+0x48>
 800abd4:	2010      	movs	r0, #16
 800abd6:	f7ff fd35 	bl	800a644 <malloc>
 800abda:	4602      	mov	r2, r0
 800abdc:	61f8      	str	r0, [r7, #28]
 800abde:	b928      	cbnz	r0, 800abec <__pow5mult+0x40>
 800abe0:	4b1d      	ldr	r3, [pc, #116]	@ (800ac58 <__pow5mult+0xac>)
 800abe2:	481e      	ldr	r0, [pc, #120]	@ (800ac5c <__pow5mult+0xb0>)
 800abe4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800abe8:	f001 fb62 	bl	800c2b0 <__assert_func>
 800abec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abf0:	6004      	str	r4, [r0, #0]
 800abf2:	60c4      	str	r4, [r0, #12]
 800abf4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800abf8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abfc:	b94c      	cbnz	r4, 800ac12 <__pow5mult+0x66>
 800abfe:	f240 2171 	movw	r1, #625	@ 0x271
 800ac02:	4638      	mov	r0, r7
 800ac04:	f7ff ff12 	bl	800aa2c <__i2b>
 800ac08:	2300      	movs	r3, #0
 800ac0a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac0e:	4604      	mov	r4, r0
 800ac10:	6003      	str	r3, [r0, #0]
 800ac12:	f04f 0900 	mov.w	r9, #0
 800ac16:	07eb      	lsls	r3, r5, #31
 800ac18:	d50a      	bpl.n	800ac30 <__pow5mult+0x84>
 800ac1a:	4631      	mov	r1, r6
 800ac1c:	4622      	mov	r2, r4
 800ac1e:	4638      	mov	r0, r7
 800ac20:	f7ff ff1a 	bl	800aa58 <__multiply>
 800ac24:	4631      	mov	r1, r6
 800ac26:	4680      	mov	r8, r0
 800ac28:	4638      	mov	r0, r7
 800ac2a:	f7ff fe01 	bl	800a830 <_Bfree>
 800ac2e:	4646      	mov	r6, r8
 800ac30:	106d      	asrs	r5, r5, #1
 800ac32:	d00b      	beq.n	800ac4c <__pow5mult+0xa0>
 800ac34:	6820      	ldr	r0, [r4, #0]
 800ac36:	b938      	cbnz	r0, 800ac48 <__pow5mult+0x9c>
 800ac38:	4622      	mov	r2, r4
 800ac3a:	4621      	mov	r1, r4
 800ac3c:	4638      	mov	r0, r7
 800ac3e:	f7ff ff0b 	bl	800aa58 <__multiply>
 800ac42:	6020      	str	r0, [r4, #0]
 800ac44:	f8c0 9000 	str.w	r9, [r0]
 800ac48:	4604      	mov	r4, r0
 800ac4a:	e7e4      	b.n	800ac16 <__pow5mult+0x6a>
 800ac4c:	4630      	mov	r0, r6
 800ac4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac52:	bf00      	nop
 800ac54:	0800d184 	.word	0x0800d184
 800ac58:	0800d0aa 	.word	0x0800d0aa
 800ac5c:	0800d12a 	.word	0x0800d12a

0800ac60 <__lshift>:
 800ac60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac64:	460c      	mov	r4, r1
 800ac66:	6849      	ldr	r1, [r1, #4]
 800ac68:	6923      	ldr	r3, [r4, #16]
 800ac6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ac6e:	68a3      	ldr	r3, [r4, #8]
 800ac70:	4607      	mov	r7, r0
 800ac72:	4691      	mov	r9, r2
 800ac74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac78:	f108 0601 	add.w	r6, r8, #1
 800ac7c:	42b3      	cmp	r3, r6
 800ac7e:	db0b      	blt.n	800ac98 <__lshift+0x38>
 800ac80:	4638      	mov	r0, r7
 800ac82:	f7ff fd95 	bl	800a7b0 <_Balloc>
 800ac86:	4605      	mov	r5, r0
 800ac88:	b948      	cbnz	r0, 800ac9e <__lshift+0x3e>
 800ac8a:	4602      	mov	r2, r0
 800ac8c:	4b28      	ldr	r3, [pc, #160]	@ (800ad30 <__lshift+0xd0>)
 800ac8e:	4829      	ldr	r0, [pc, #164]	@ (800ad34 <__lshift+0xd4>)
 800ac90:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ac94:	f001 fb0c 	bl	800c2b0 <__assert_func>
 800ac98:	3101      	adds	r1, #1
 800ac9a:	005b      	lsls	r3, r3, #1
 800ac9c:	e7ee      	b.n	800ac7c <__lshift+0x1c>
 800ac9e:	2300      	movs	r3, #0
 800aca0:	f100 0114 	add.w	r1, r0, #20
 800aca4:	f100 0210 	add.w	r2, r0, #16
 800aca8:	4618      	mov	r0, r3
 800acaa:	4553      	cmp	r3, sl
 800acac:	db33      	blt.n	800ad16 <__lshift+0xb6>
 800acae:	6920      	ldr	r0, [r4, #16]
 800acb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800acb4:	f104 0314 	add.w	r3, r4, #20
 800acb8:	f019 091f 	ands.w	r9, r9, #31
 800acbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800acc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800acc4:	d02b      	beq.n	800ad1e <__lshift+0xbe>
 800acc6:	f1c9 0e20 	rsb	lr, r9, #32
 800acca:	468a      	mov	sl, r1
 800accc:	2200      	movs	r2, #0
 800acce:	6818      	ldr	r0, [r3, #0]
 800acd0:	fa00 f009 	lsl.w	r0, r0, r9
 800acd4:	4310      	orrs	r0, r2
 800acd6:	f84a 0b04 	str.w	r0, [sl], #4
 800acda:	f853 2b04 	ldr.w	r2, [r3], #4
 800acde:	459c      	cmp	ip, r3
 800ace0:	fa22 f20e 	lsr.w	r2, r2, lr
 800ace4:	d8f3      	bhi.n	800acce <__lshift+0x6e>
 800ace6:	ebac 0304 	sub.w	r3, ip, r4
 800acea:	3b15      	subs	r3, #21
 800acec:	f023 0303 	bic.w	r3, r3, #3
 800acf0:	3304      	adds	r3, #4
 800acf2:	f104 0015 	add.w	r0, r4, #21
 800acf6:	4584      	cmp	ip, r0
 800acf8:	bf38      	it	cc
 800acfa:	2304      	movcc	r3, #4
 800acfc:	50ca      	str	r2, [r1, r3]
 800acfe:	b10a      	cbz	r2, 800ad04 <__lshift+0xa4>
 800ad00:	f108 0602 	add.w	r6, r8, #2
 800ad04:	3e01      	subs	r6, #1
 800ad06:	4638      	mov	r0, r7
 800ad08:	612e      	str	r6, [r5, #16]
 800ad0a:	4621      	mov	r1, r4
 800ad0c:	f7ff fd90 	bl	800a830 <_Bfree>
 800ad10:	4628      	mov	r0, r5
 800ad12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad16:	f842 0f04 	str.w	r0, [r2, #4]!
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	e7c5      	b.n	800acaa <__lshift+0x4a>
 800ad1e:	3904      	subs	r1, #4
 800ad20:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad24:	f841 2f04 	str.w	r2, [r1, #4]!
 800ad28:	459c      	cmp	ip, r3
 800ad2a:	d8f9      	bhi.n	800ad20 <__lshift+0xc0>
 800ad2c:	e7ea      	b.n	800ad04 <__lshift+0xa4>
 800ad2e:	bf00      	nop
 800ad30:	0800d119 	.word	0x0800d119
 800ad34:	0800d12a 	.word	0x0800d12a

0800ad38 <__mcmp>:
 800ad38:	690a      	ldr	r2, [r1, #16]
 800ad3a:	4603      	mov	r3, r0
 800ad3c:	6900      	ldr	r0, [r0, #16]
 800ad3e:	1a80      	subs	r0, r0, r2
 800ad40:	b530      	push	{r4, r5, lr}
 800ad42:	d10e      	bne.n	800ad62 <__mcmp+0x2a>
 800ad44:	3314      	adds	r3, #20
 800ad46:	3114      	adds	r1, #20
 800ad48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ad4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ad50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ad54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ad58:	4295      	cmp	r5, r2
 800ad5a:	d003      	beq.n	800ad64 <__mcmp+0x2c>
 800ad5c:	d205      	bcs.n	800ad6a <__mcmp+0x32>
 800ad5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ad62:	bd30      	pop	{r4, r5, pc}
 800ad64:	42a3      	cmp	r3, r4
 800ad66:	d3f3      	bcc.n	800ad50 <__mcmp+0x18>
 800ad68:	e7fb      	b.n	800ad62 <__mcmp+0x2a>
 800ad6a:	2001      	movs	r0, #1
 800ad6c:	e7f9      	b.n	800ad62 <__mcmp+0x2a>
	...

0800ad70 <__mdiff>:
 800ad70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad74:	4689      	mov	r9, r1
 800ad76:	4606      	mov	r6, r0
 800ad78:	4611      	mov	r1, r2
 800ad7a:	4648      	mov	r0, r9
 800ad7c:	4614      	mov	r4, r2
 800ad7e:	f7ff ffdb 	bl	800ad38 <__mcmp>
 800ad82:	1e05      	subs	r5, r0, #0
 800ad84:	d112      	bne.n	800adac <__mdiff+0x3c>
 800ad86:	4629      	mov	r1, r5
 800ad88:	4630      	mov	r0, r6
 800ad8a:	f7ff fd11 	bl	800a7b0 <_Balloc>
 800ad8e:	4602      	mov	r2, r0
 800ad90:	b928      	cbnz	r0, 800ad9e <__mdiff+0x2e>
 800ad92:	4b3f      	ldr	r3, [pc, #252]	@ (800ae90 <__mdiff+0x120>)
 800ad94:	f240 2137 	movw	r1, #567	@ 0x237
 800ad98:	483e      	ldr	r0, [pc, #248]	@ (800ae94 <__mdiff+0x124>)
 800ad9a:	f001 fa89 	bl	800c2b0 <__assert_func>
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ada4:	4610      	mov	r0, r2
 800ada6:	b003      	add	sp, #12
 800ada8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adac:	bfbc      	itt	lt
 800adae:	464b      	movlt	r3, r9
 800adb0:	46a1      	movlt	r9, r4
 800adb2:	4630      	mov	r0, r6
 800adb4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800adb8:	bfba      	itte	lt
 800adba:	461c      	movlt	r4, r3
 800adbc:	2501      	movlt	r5, #1
 800adbe:	2500      	movge	r5, #0
 800adc0:	f7ff fcf6 	bl	800a7b0 <_Balloc>
 800adc4:	4602      	mov	r2, r0
 800adc6:	b918      	cbnz	r0, 800add0 <__mdiff+0x60>
 800adc8:	4b31      	ldr	r3, [pc, #196]	@ (800ae90 <__mdiff+0x120>)
 800adca:	f240 2145 	movw	r1, #581	@ 0x245
 800adce:	e7e3      	b.n	800ad98 <__mdiff+0x28>
 800add0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800add4:	6926      	ldr	r6, [r4, #16]
 800add6:	60c5      	str	r5, [r0, #12]
 800add8:	f109 0310 	add.w	r3, r9, #16
 800addc:	f109 0514 	add.w	r5, r9, #20
 800ade0:	f104 0e14 	add.w	lr, r4, #20
 800ade4:	f100 0b14 	add.w	fp, r0, #20
 800ade8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800adec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800adf0:	9301      	str	r3, [sp, #4]
 800adf2:	46d9      	mov	r9, fp
 800adf4:	f04f 0c00 	mov.w	ip, #0
 800adf8:	9b01      	ldr	r3, [sp, #4]
 800adfa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800adfe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ae02:	9301      	str	r3, [sp, #4]
 800ae04:	fa1f f38a 	uxth.w	r3, sl
 800ae08:	4619      	mov	r1, r3
 800ae0a:	b283      	uxth	r3, r0
 800ae0c:	1acb      	subs	r3, r1, r3
 800ae0e:	0c00      	lsrs	r0, r0, #16
 800ae10:	4463      	add	r3, ip
 800ae12:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ae16:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ae1a:	b29b      	uxth	r3, r3
 800ae1c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ae20:	4576      	cmp	r6, lr
 800ae22:	f849 3b04 	str.w	r3, [r9], #4
 800ae26:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae2a:	d8e5      	bhi.n	800adf8 <__mdiff+0x88>
 800ae2c:	1b33      	subs	r3, r6, r4
 800ae2e:	3b15      	subs	r3, #21
 800ae30:	f023 0303 	bic.w	r3, r3, #3
 800ae34:	3415      	adds	r4, #21
 800ae36:	3304      	adds	r3, #4
 800ae38:	42a6      	cmp	r6, r4
 800ae3a:	bf38      	it	cc
 800ae3c:	2304      	movcc	r3, #4
 800ae3e:	441d      	add	r5, r3
 800ae40:	445b      	add	r3, fp
 800ae42:	461e      	mov	r6, r3
 800ae44:	462c      	mov	r4, r5
 800ae46:	4544      	cmp	r4, r8
 800ae48:	d30e      	bcc.n	800ae68 <__mdiff+0xf8>
 800ae4a:	f108 0103 	add.w	r1, r8, #3
 800ae4e:	1b49      	subs	r1, r1, r5
 800ae50:	f021 0103 	bic.w	r1, r1, #3
 800ae54:	3d03      	subs	r5, #3
 800ae56:	45a8      	cmp	r8, r5
 800ae58:	bf38      	it	cc
 800ae5a:	2100      	movcc	r1, #0
 800ae5c:	440b      	add	r3, r1
 800ae5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae62:	b191      	cbz	r1, 800ae8a <__mdiff+0x11a>
 800ae64:	6117      	str	r7, [r2, #16]
 800ae66:	e79d      	b.n	800ada4 <__mdiff+0x34>
 800ae68:	f854 1b04 	ldr.w	r1, [r4], #4
 800ae6c:	46e6      	mov	lr, ip
 800ae6e:	0c08      	lsrs	r0, r1, #16
 800ae70:	fa1c fc81 	uxtah	ip, ip, r1
 800ae74:	4471      	add	r1, lr
 800ae76:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ae7a:	b289      	uxth	r1, r1
 800ae7c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ae80:	f846 1b04 	str.w	r1, [r6], #4
 800ae84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ae88:	e7dd      	b.n	800ae46 <__mdiff+0xd6>
 800ae8a:	3f01      	subs	r7, #1
 800ae8c:	e7e7      	b.n	800ae5e <__mdiff+0xee>
 800ae8e:	bf00      	nop
 800ae90:	0800d119 	.word	0x0800d119
 800ae94:	0800d12a 	.word	0x0800d12a

0800ae98 <__ulp>:
 800ae98:	b082      	sub	sp, #8
 800ae9a:	ed8d 0b00 	vstr	d0, [sp]
 800ae9e:	9a01      	ldr	r2, [sp, #4]
 800aea0:	4b0f      	ldr	r3, [pc, #60]	@ (800aee0 <__ulp+0x48>)
 800aea2:	4013      	ands	r3, r2
 800aea4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	dc08      	bgt.n	800aebe <__ulp+0x26>
 800aeac:	425b      	negs	r3, r3
 800aeae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800aeb2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800aeb6:	da04      	bge.n	800aec2 <__ulp+0x2a>
 800aeb8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aebc:	4113      	asrs	r3, r2
 800aebe:	2200      	movs	r2, #0
 800aec0:	e008      	b.n	800aed4 <__ulp+0x3c>
 800aec2:	f1a2 0314 	sub.w	r3, r2, #20
 800aec6:	2b1e      	cmp	r3, #30
 800aec8:	bfda      	itte	le
 800aeca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800aece:	40da      	lsrle	r2, r3
 800aed0:	2201      	movgt	r2, #1
 800aed2:	2300      	movs	r3, #0
 800aed4:	4619      	mov	r1, r3
 800aed6:	4610      	mov	r0, r2
 800aed8:	ec41 0b10 	vmov	d0, r0, r1
 800aedc:	b002      	add	sp, #8
 800aede:	4770      	bx	lr
 800aee0:	7ff00000 	.word	0x7ff00000

0800aee4 <__b2d>:
 800aee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aee8:	6906      	ldr	r6, [r0, #16]
 800aeea:	f100 0814 	add.w	r8, r0, #20
 800aeee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800aef2:	1f37      	subs	r7, r6, #4
 800aef4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800aef8:	4610      	mov	r0, r2
 800aefa:	f7ff fd4b 	bl	800a994 <__hi0bits>
 800aefe:	f1c0 0320 	rsb	r3, r0, #32
 800af02:	280a      	cmp	r0, #10
 800af04:	600b      	str	r3, [r1, #0]
 800af06:	491b      	ldr	r1, [pc, #108]	@ (800af74 <__b2d+0x90>)
 800af08:	dc15      	bgt.n	800af36 <__b2d+0x52>
 800af0a:	f1c0 0c0b 	rsb	ip, r0, #11
 800af0e:	fa22 f30c 	lsr.w	r3, r2, ip
 800af12:	45b8      	cmp	r8, r7
 800af14:	ea43 0501 	orr.w	r5, r3, r1
 800af18:	bf34      	ite	cc
 800af1a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800af1e:	2300      	movcs	r3, #0
 800af20:	3015      	adds	r0, #21
 800af22:	fa02 f000 	lsl.w	r0, r2, r0
 800af26:	fa23 f30c 	lsr.w	r3, r3, ip
 800af2a:	4303      	orrs	r3, r0
 800af2c:	461c      	mov	r4, r3
 800af2e:	ec45 4b10 	vmov	d0, r4, r5
 800af32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af36:	45b8      	cmp	r8, r7
 800af38:	bf3a      	itte	cc
 800af3a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800af3e:	f1a6 0708 	subcc.w	r7, r6, #8
 800af42:	2300      	movcs	r3, #0
 800af44:	380b      	subs	r0, #11
 800af46:	d012      	beq.n	800af6e <__b2d+0x8a>
 800af48:	f1c0 0120 	rsb	r1, r0, #32
 800af4c:	fa23 f401 	lsr.w	r4, r3, r1
 800af50:	4082      	lsls	r2, r0
 800af52:	4322      	orrs	r2, r4
 800af54:	4547      	cmp	r7, r8
 800af56:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800af5a:	bf8c      	ite	hi
 800af5c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800af60:	2200      	movls	r2, #0
 800af62:	4083      	lsls	r3, r0
 800af64:	40ca      	lsrs	r2, r1
 800af66:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800af6a:	4313      	orrs	r3, r2
 800af6c:	e7de      	b.n	800af2c <__b2d+0x48>
 800af6e:	ea42 0501 	orr.w	r5, r2, r1
 800af72:	e7db      	b.n	800af2c <__b2d+0x48>
 800af74:	3ff00000 	.word	0x3ff00000

0800af78 <__d2b>:
 800af78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af7c:	460f      	mov	r7, r1
 800af7e:	2101      	movs	r1, #1
 800af80:	ec59 8b10 	vmov	r8, r9, d0
 800af84:	4616      	mov	r6, r2
 800af86:	f7ff fc13 	bl	800a7b0 <_Balloc>
 800af8a:	4604      	mov	r4, r0
 800af8c:	b930      	cbnz	r0, 800af9c <__d2b+0x24>
 800af8e:	4602      	mov	r2, r0
 800af90:	4b23      	ldr	r3, [pc, #140]	@ (800b020 <__d2b+0xa8>)
 800af92:	4824      	ldr	r0, [pc, #144]	@ (800b024 <__d2b+0xac>)
 800af94:	f240 310f 	movw	r1, #783	@ 0x30f
 800af98:	f001 f98a 	bl	800c2b0 <__assert_func>
 800af9c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800afa0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800afa4:	b10d      	cbz	r5, 800afaa <__d2b+0x32>
 800afa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800afaa:	9301      	str	r3, [sp, #4]
 800afac:	f1b8 0300 	subs.w	r3, r8, #0
 800afb0:	d023      	beq.n	800affa <__d2b+0x82>
 800afb2:	4668      	mov	r0, sp
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	f7ff fd0c 	bl	800a9d2 <__lo0bits>
 800afba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800afbe:	b1d0      	cbz	r0, 800aff6 <__d2b+0x7e>
 800afc0:	f1c0 0320 	rsb	r3, r0, #32
 800afc4:	fa02 f303 	lsl.w	r3, r2, r3
 800afc8:	430b      	orrs	r3, r1
 800afca:	40c2      	lsrs	r2, r0
 800afcc:	6163      	str	r3, [r4, #20]
 800afce:	9201      	str	r2, [sp, #4]
 800afd0:	9b01      	ldr	r3, [sp, #4]
 800afd2:	61a3      	str	r3, [r4, #24]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	bf0c      	ite	eq
 800afd8:	2201      	moveq	r2, #1
 800afda:	2202      	movne	r2, #2
 800afdc:	6122      	str	r2, [r4, #16]
 800afde:	b1a5      	cbz	r5, 800b00a <__d2b+0x92>
 800afe0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800afe4:	4405      	add	r5, r0
 800afe6:	603d      	str	r5, [r7, #0]
 800afe8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800afec:	6030      	str	r0, [r6, #0]
 800afee:	4620      	mov	r0, r4
 800aff0:	b003      	add	sp, #12
 800aff2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aff6:	6161      	str	r1, [r4, #20]
 800aff8:	e7ea      	b.n	800afd0 <__d2b+0x58>
 800affa:	a801      	add	r0, sp, #4
 800affc:	f7ff fce9 	bl	800a9d2 <__lo0bits>
 800b000:	9b01      	ldr	r3, [sp, #4]
 800b002:	6163      	str	r3, [r4, #20]
 800b004:	3020      	adds	r0, #32
 800b006:	2201      	movs	r2, #1
 800b008:	e7e8      	b.n	800afdc <__d2b+0x64>
 800b00a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b00e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b012:	6038      	str	r0, [r7, #0]
 800b014:	6918      	ldr	r0, [r3, #16]
 800b016:	f7ff fcbd 	bl	800a994 <__hi0bits>
 800b01a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b01e:	e7e5      	b.n	800afec <__d2b+0x74>
 800b020:	0800d119 	.word	0x0800d119
 800b024:	0800d12a 	.word	0x0800d12a

0800b028 <__ratio>:
 800b028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b02c:	b085      	sub	sp, #20
 800b02e:	e9cd 1000 	strd	r1, r0, [sp]
 800b032:	a902      	add	r1, sp, #8
 800b034:	f7ff ff56 	bl	800aee4 <__b2d>
 800b038:	9800      	ldr	r0, [sp, #0]
 800b03a:	a903      	add	r1, sp, #12
 800b03c:	ec55 4b10 	vmov	r4, r5, d0
 800b040:	f7ff ff50 	bl	800aee4 <__b2d>
 800b044:	9b01      	ldr	r3, [sp, #4]
 800b046:	6919      	ldr	r1, [r3, #16]
 800b048:	9b00      	ldr	r3, [sp, #0]
 800b04a:	691b      	ldr	r3, [r3, #16]
 800b04c:	1ac9      	subs	r1, r1, r3
 800b04e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b052:	1a9b      	subs	r3, r3, r2
 800b054:	ec5b ab10 	vmov	sl, fp, d0
 800b058:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	bfce      	itee	gt
 800b060:	462a      	movgt	r2, r5
 800b062:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b066:	465a      	movle	r2, fp
 800b068:	462f      	mov	r7, r5
 800b06a:	46d9      	mov	r9, fp
 800b06c:	bfcc      	ite	gt
 800b06e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b072:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b076:	464b      	mov	r3, r9
 800b078:	4652      	mov	r2, sl
 800b07a:	4620      	mov	r0, r4
 800b07c:	4639      	mov	r1, r7
 800b07e:	f7f5 fc0d 	bl	800089c <__aeabi_ddiv>
 800b082:	ec41 0b10 	vmov	d0, r0, r1
 800b086:	b005      	add	sp, #20
 800b088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b08c <__copybits>:
 800b08c:	3901      	subs	r1, #1
 800b08e:	b570      	push	{r4, r5, r6, lr}
 800b090:	1149      	asrs	r1, r1, #5
 800b092:	6914      	ldr	r4, [r2, #16]
 800b094:	3101      	adds	r1, #1
 800b096:	f102 0314 	add.w	r3, r2, #20
 800b09a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b09e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b0a2:	1f05      	subs	r5, r0, #4
 800b0a4:	42a3      	cmp	r3, r4
 800b0a6:	d30c      	bcc.n	800b0c2 <__copybits+0x36>
 800b0a8:	1aa3      	subs	r3, r4, r2
 800b0aa:	3b11      	subs	r3, #17
 800b0ac:	f023 0303 	bic.w	r3, r3, #3
 800b0b0:	3211      	adds	r2, #17
 800b0b2:	42a2      	cmp	r2, r4
 800b0b4:	bf88      	it	hi
 800b0b6:	2300      	movhi	r3, #0
 800b0b8:	4418      	add	r0, r3
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	4288      	cmp	r0, r1
 800b0be:	d305      	bcc.n	800b0cc <__copybits+0x40>
 800b0c0:	bd70      	pop	{r4, r5, r6, pc}
 800b0c2:	f853 6b04 	ldr.w	r6, [r3], #4
 800b0c6:	f845 6f04 	str.w	r6, [r5, #4]!
 800b0ca:	e7eb      	b.n	800b0a4 <__copybits+0x18>
 800b0cc:	f840 3b04 	str.w	r3, [r0], #4
 800b0d0:	e7f4      	b.n	800b0bc <__copybits+0x30>

0800b0d2 <__any_on>:
 800b0d2:	f100 0214 	add.w	r2, r0, #20
 800b0d6:	6900      	ldr	r0, [r0, #16]
 800b0d8:	114b      	asrs	r3, r1, #5
 800b0da:	4298      	cmp	r0, r3
 800b0dc:	b510      	push	{r4, lr}
 800b0de:	db11      	blt.n	800b104 <__any_on+0x32>
 800b0e0:	dd0a      	ble.n	800b0f8 <__any_on+0x26>
 800b0e2:	f011 011f 	ands.w	r1, r1, #31
 800b0e6:	d007      	beq.n	800b0f8 <__any_on+0x26>
 800b0e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b0ec:	fa24 f001 	lsr.w	r0, r4, r1
 800b0f0:	fa00 f101 	lsl.w	r1, r0, r1
 800b0f4:	428c      	cmp	r4, r1
 800b0f6:	d10b      	bne.n	800b110 <__any_on+0x3e>
 800b0f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d803      	bhi.n	800b108 <__any_on+0x36>
 800b100:	2000      	movs	r0, #0
 800b102:	bd10      	pop	{r4, pc}
 800b104:	4603      	mov	r3, r0
 800b106:	e7f7      	b.n	800b0f8 <__any_on+0x26>
 800b108:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b10c:	2900      	cmp	r1, #0
 800b10e:	d0f5      	beq.n	800b0fc <__any_on+0x2a>
 800b110:	2001      	movs	r0, #1
 800b112:	e7f6      	b.n	800b102 <__any_on+0x30>

0800b114 <sulp>:
 800b114:	b570      	push	{r4, r5, r6, lr}
 800b116:	4604      	mov	r4, r0
 800b118:	460d      	mov	r5, r1
 800b11a:	ec45 4b10 	vmov	d0, r4, r5
 800b11e:	4616      	mov	r6, r2
 800b120:	f7ff feba 	bl	800ae98 <__ulp>
 800b124:	ec51 0b10 	vmov	r0, r1, d0
 800b128:	b17e      	cbz	r6, 800b14a <sulp+0x36>
 800b12a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b12e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b132:	2b00      	cmp	r3, #0
 800b134:	dd09      	ble.n	800b14a <sulp+0x36>
 800b136:	051b      	lsls	r3, r3, #20
 800b138:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b13c:	2400      	movs	r4, #0
 800b13e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b142:	4622      	mov	r2, r4
 800b144:	462b      	mov	r3, r5
 800b146:	f7f5 fa7f 	bl	8000648 <__aeabi_dmul>
 800b14a:	ec41 0b10 	vmov	d0, r0, r1
 800b14e:	bd70      	pop	{r4, r5, r6, pc}

0800b150 <_strtod_l>:
 800b150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b154:	b09f      	sub	sp, #124	@ 0x7c
 800b156:	460c      	mov	r4, r1
 800b158:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b15a:	2200      	movs	r2, #0
 800b15c:	921a      	str	r2, [sp, #104]	@ 0x68
 800b15e:	9005      	str	r0, [sp, #20]
 800b160:	f04f 0a00 	mov.w	sl, #0
 800b164:	f04f 0b00 	mov.w	fp, #0
 800b168:	460a      	mov	r2, r1
 800b16a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b16c:	7811      	ldrb	r1, [r2, #0]
 800b16e:	292b      	cmp	r1, #43	@ 0x2b
 800b170:	d04a      	beq.n	800b208 <_strtod_l+0xb8>
 800b172:	d838      	bhi.n	800b1e6 <_strtod_l+0x96>
 800b174:	290d      	cmp	r1, #13
 800b176:	d832      	bhi.n	800b1de <_strtod_l+0x8e>
 800b178:	2908      	cmp	r1, #8
 800b17a:	d832      	bhi.n	800b1e2 <_strtod_l+0x92>
 800b17c:	2900      	cmp	r1, #0
 800b17e:	d03b      	beq.n	800b1f8 <_strtod_l+0xa8>
 800b180:	2200      	movs	r2, #0
 800b182:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b184:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b186:	782a      	ldrb	r2, [r5, #0]
 800b188:	2a30      	cmp	r2, #48	@ 0x30
 800b18a:	f040 80b3 	bne.w	800b2f4 <_strtod_l+0x1a4>
 800b18e:	786a      	ldrb	r2, [r5, #1]
 800b190:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b194:	2a58      	cmp	r2, #88	@ 0x58
 800b196:	d16e      	bne.n	800b276 <_strtod_l+0x126>
 800b198:	9302      	str	r3, [sp, #8]
 800b19a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b19c:	9301      	str	r3, [sp, #4]
 800b19e:	ab1a      	add	r3, sp, #104	@ 0x68
 800b1a0:	9300      	str	r3, [sp, #0]
 800b1a2:	4a8e      	ldr	r2, [pc, #568]	@ (800b3dc <_strtod_l+0x28c>)
 800b1a4:	9805      	ldr	r0, [sp, #20]
 800b1a6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b1a8:	a919      	add	r1, sp, #100	@ 0x64
 800b1aa:	f001 f91b 	bl	800c3e4 <__gethex>
 800b1ae:	f010 060f 	ands.w	r6, r0, #15
 800b1b2:	4604      	mov	r4, r0
 800b1b4:	d005      	beq.n	800b1c2 <_strtod_l+0x72>
 800b1b6:	2e06      	cmp	r6, #6
 800b1b8:	d128      	bne.n	800b20c <_strtod_l+0xbc>
 800b1ba:	3501      	adds	r5, #1
 800b1bc:	2300      	movs	r3, #0
 800b1be:	9519      	str	r5, [sp, #100]	@ 0x64
 800b1c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	f040 858e 	bne.w	800bce6 <_strtod_l+0xb96>
 800b1ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1cc:	b1cb      	cbz	r3, 800b202 <_strtod_l+0xb2>
 800b1ce:	4652      	mov	r2, sl
 800b1d0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b1d4:	ec43 2b10 	vmov	d0, r2, r3
 800b1d8:	b01f      	add	sp, #124	@ 0x7c
 800b1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1de:	2920      	cmp	r1, #32
 800b1e0:	d1ce      	bne.n	800b180 <_strtod_l+0x30>
 800b1e2:	3201      	adds	r2, #1
 800b1e4:	e7c1      	b.n	800b16a <_strtod_l+0x1a>
 800b1e6:	292d      	cmp	r1, #45	@ 0x2d
 800b1e8:	d1ca      	bne.n	800b180 <_strtod_l+0x30>
 800b1ea:	2101      	movs	r1, #1
 800b1ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b1ee:	1c51      	adds	r1, r2, #1
 800b1f0:	9119      	str	r1, [sp, #100]	@ 0x64
 800b1f2:	7852      	ldrb	r2, [r2, #1]
 800b1f4:	2a00      	cmp	r2, #0
 800b1f6:	d1c5      	bne.n	800b184 <_strtod_l+0x34>
 800b1f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b1fa:	9419      	str	r4, [sp, #100]	@ 0x64
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	f040 8570 	bne.w	800bce2 <_strtod_l+0xb92>
 800b202:	4652      	mov	r2, sl
 800b204:	465b      	mov	r3, fp
 800b206:	e7e5      	b.n	800b1d4 <_strtod_l+0x84>
 800b208:	2100      	movs	r1, #0
 800b20a:	e7ef      	b.n	800b1ec <_strtod_l+0x9c>
 800b20c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b20e:	b13a      	cbz	r2, 800b220 <_strtod_l+0xd0>
 800b210:	2135      	movs	r1, #53	@ 0x35
 800b212:	a81c      	add	r0, sp, #112	@ 0x70
 800b214:	f7ff ff3a 	bl	800b08c <__copybits>
 800b218:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b21a:	9805      	ldr	r0, [sp, #20]
 800b21c:	f7ff fb08 	bl	800a830 <_Bfree>
 800b220:	3e01      	subs	r6, #1
 800b222:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b224:	2e04      	cmp	r6, #4
 800b226:	d806      	bhi.n	800b236 <_strtod_l+0xe6>
 800b228:	e8df f006 	tbb	[pc, r6]
 800b22c:	201d0314 	.word	0x201d0314
 800b230:	14          	.byte	0x14
 800b231:	00          	.byte	0x00
 800b232:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b236:	05e1      	lsls	r1, r4, #23
 800b238:	bf48      	it	mi
 800b23a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b23e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b242:	0d1b      	lsrs	r3, r3, #20
 800b244:	051b      	lsls	r3, r3, #20
 800b246:	2b00      	cmp	r3, #0
 800b248:	d1bb      	bne.n	800b1c2 <_strtod_l+0x72>
 800b24a:	f7fe fb21 	bl	8009890 <__errno>
 800b24e:	2322      	movs	r3, #34	@ 0x22
 800b250:	6003      	str	r3, [r0, #0]
 800b252:	e7b6      	b.n	800b1c2 <_strtod_l+0x72>
 800b254:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b258:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b25c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b260:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b264:	e7e7      	b.n	800b236 <_strtod_l+0xe6>
 800b266:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b3e4 <_strtod_l+0x294>
 800b26a:	e7e4      	b.n	800b236 <_strtod_l+0xe6>
 800b26c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b270:	f04f 3aff 	mov.w	sl, #4294967295
 800b274:	e7df      	b.n	800b236 <_strtod_l+0xe6>
 800b276:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b278:	1c5a      	adds	r2, r3, #1
 800b27a:	9219      	str	r2, [sp, #100]	@ 0x64
 800b27c:	785b      	ldrb	r3, [r3, #1]
 800b27e:	2b30      	cmp	r3, #48	@ 0x30
 800b280:	d0f9      	beq.n	800b276 <_strtod_l+0x126>
 800b282:	2b00      	cmp	r3, #0
 800b284:	d09d      	beq.n	800b1c2 <_strtod_l+0x72>
 800b286:	2301      	movs	r3, #1
 800b288:	9309      	str	r3, [sp, #36]	@ 0x24
 800b28a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b28c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b28e:	2300      	movs	r3, #0
 800b290:	9308      	str	r3, [sp, #32]
 800b292:	930a      	str	r3, [sp, #40]	@ 0x28
 800b294:	461f      	mov	r7, r3
 800b296:	220a      	movs	r2, #10
 800b298:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b29a:	7805      	ldrb	r5, [r0, #0]
 800b29c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b2a0:	b2d9      	uxtb	r1, r3
 800b2a2:	2909      	cmp	r1, #9
 800b2a4:	d928      	bls.n	800b2f8 <_strtod_l+0x1a8>
 800b2a6:	494e      	ldr	r1, [pc, #312]	@ (800b3e0 <_strtod_l+0x290>)
 800b2a8:	2201      	movs	r2, #1
 800b2aa:	f000 ffd5 	bl	800c258 <strncmp>
 800b2ae:	2800      	cmp	r0, #0
 800b2b0:	d032      	beq.n	800b318 <_strtod_l+0x1c8>
 800b2b2:	2000      	movs	r0, #0
 800b2b4:	462a      	mov	r2, r5
 800b2b6:	4681      	mov	r9, r0
 800b2b8:	463d      	mov	r5, r7
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	2a65      	cmp	r2, #101	@ 0x65
 800b2be:	d001      	beq.n	800b2c4 <_strtod_l+0x174>
 800b2c0:	2a45      	cmp	r2, #69	@ 0x45
 800b2c2:	d114      	bne.n	800b2ee <_strtod_l+0x19e>
 800b2c4:	b91d      	cbnz	r5, 800b2ce <_strtod_l+0x17e>
 800b2c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2c8:	4302      	orrs	r2, r0
 800b2ca:	d095      	beq.n	800b1f8 <_strtod_l+0xa8>
 800b2cc:	2500      	movs	r5, #0
 800b2ce:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b2d0:	1c62      	adds	r2, r4, #1
 800b2d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b2d4:	7862      	ldrb	r2, [r4, #1]
 800b2d6:	2a2b      	cmp	r2, #43	@ 0x2b
 800b2d8:	d077      	beq.n	800b3ca <_strtod_l+0x27a>
 800b2da:	2a2d      	cmp	r2, #45	@ 0x2d
 800b2dc:	d07b      	beq.n	800b3d6 <_strtod_l+0x286>
 800b2de:	f04f 0c00 	mov.w	ip, #0
 800b2e2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b2e6:	2909      	cmp	r1, #9
 800b2e8:	f240 8082 	bls.w	800b3f0 <_strtod_l+0x2a0>
 800b2ec:	9419      	str	r4, [sp, #100]	@ 0x64
 800b2ee:	f04f 0800 	mov.w	r8, #0
 800b2f2:	e0a2      	b.n	800b43a <_strtod_l+0x2ea>
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	e7c7      	b.n	800b288 <_strtod_l+0x138>
 800b2f8:	2f08      	cmp	r7, #8
 800b2fa:	bfd5      	itete	le
 800b2fc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800b2fe:	9908      	ldrgt	r1, [sp, #32]
 800b300:	fb02 3301 	mlale	r3, r2, r1, r3
 800b304:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b308:	f100 0001 	add.w	r0, r0, #1
 800b30c:	bfd4      	ite	le
 800b30e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b310:	9308      	strgt	r3, [sp, #32]
 800b312:	3701      	adds	r7, #1
 800b314:	9019      	str	r0, [sp, #100]	@ 0x64
 800b316:	e7bf      	b.n	800b298 <_strtod_l+0x148>
 800b318:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b31a:	1c5a      	adds	r2, r3, #1
 800b31c:	9219      	str	r2, [sp, #100]	@ 0x64
 800b31e:	785a      	ldrb	r2, [r3, #1]
 800b320:	b37f      	cbz	r7, 800b382 <_strtod_l+0x232>
 800b322:	4681      	mov	r9, r0
 800b324:	463d      	mov	r5, r7
 800b326:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b32a:	2b09      	cmp	r3, #9
 800b32c:	d912      	bls.n	800b354 <_strtod_l+0x204>
 800b32e:	2301      	movs	r3, #1
 800b330:	e7c4      	b.n	800b2bc <_strtod_l+0x16c>
 800b332:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b334:	1c5a      	adds	r2, r3, #1
 800b336:	9219      	str	r2, [sp, #100]	@ 0x64
 800b338:	785a      	ldrb	r2, [r3, #1]
 800b33a:	3001      	adds	r0, #1
 800b33c:	2a30      	cmp	r2, #48	@ 0x30
 800b33e:	d0f8      	beq.n	800b332 <_strtod_l+0x1e2>
 800b340:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b344:	2b08      	cmp	r3, #8
 800b346:	f200 84d3 	bhi.w	800bcf0 <_strtod_l+0xba0>
 800b34a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b34c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b34e:	4681      	mov	r9, r0
 800b350:	2000      	movs	r0, #0
 800b352:	4605      	mov	r5, r0
 800b354:	3a30      	subs	r2, #48	@ 0x30
 800b356:	f100 0301 	add.w	r3, r0, #1
 800b35a:	d02a      	beq.n	800b3b2 <_strtod_l+0x262>
 800b35c:	4499      	add	r9, r3
 800b35e:	eb00 0c05 	add.w	ip, r0, r5
 800b362:	462b      	mov	r3, r5
 800b364:	210a      	movs	r1, #10
 800b366:	4563      	cmp	r3, ip
 800b368:	d10d      	bne.n	800b386 <_strtod_l+0x236>
 800b36a:	1c69      	adds	r1, r5, #1
 800b36c:	4401      	add	r1, r0
 800b36e:	4428      	add	r0, r5
 800b370:	2808      	cmp	r0, #8
 800b372:	dc16      	bgt.n	800b3a2 <_strtod_l+0x252>
 800b374:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b376:	230a      	movs	r3, #10
 800b378:	fb03 2300 	mla	r3, r3, r0, r2
 800b37c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b37e:	2300      	movs	r3, #0
 800b380:	e018      	b.n	800b3b4 <_strtod_l+0x264>
 800b382:	4638      	mov	r0, r7
 800b384:	e7da      	b.n	800b33c <_strtod_l+0x1ec>
 800b386:	2b08      	cmp	r3, #8
 800b388:	f103 0301 	add.w	r3, r3, #1
 800b38c:	dc03      	bgt.n	800b396 <_strtod_l+0x246>
 800b38e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b390:	434e      	muls	r6, r1
 800b392:	960a      	str	r6, [sp, #40]	@ 0x28
 800b394:	e7e7      	b.n	800b366 <_strtod_l+0x216>
 800b396:	2b10      	cmp	r3, #16
 800b398:	bfde      	ittt	le
 800b39a:	9e08      	ldrle	r6, [sp, #32]
 800b39c:	434e      	mulle	r6, r1
 800b39e:	9608      	strle	r6, [sp, #32]
 800b3a0:	e7e1      	b.n	800b366 <_strtod_l+0x216>
 800b3a2:	280f      	cmp	r0, #15
 800b3a4:	dceb      	bgt.n	800b37e <_strtod_l+0x22e>
 800b3a6:	9808      	ldr	r0, [sp, #32]
 800b3a8:	230a      	movs	r3, #10
 800b3aa:	fb03 2300 	mla	r3, r3, r0, r2
 800b3ae:	9308      	str	r3, [sp, #32]
 800b3b0:	e7e5      	b.n	800b37e <_strtod_l+0x22e>
 800b3b2:	4629      	mov	r1, r5
 800b3b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3b6:	1c50      	adds	r0, r2, #1
 800b3b8:	9019      	str	r0, [sp, #100]	@ 0x64
 800b3ba:	7852      	ldrb	r2, [r2, #1]
 800b3bc:	4618      	mov	r0, r3
 800b3be:	460d      	mov	r5, r1
 800b3c0:	e7b1      	b.n	800b326 <_strtod_l+0x1d6>
 800b3c2:	f04f 0900 	mov.w	r9, #0
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	e77d      	b.n	800b2c6 <_strtod_l+0x176>
 800b3ca:	f04f 0c00 	mov.w	ip, #0
 800b3ce:	1ca2      	adds	r2, r4, #2
 800b3d0:	9219      	str	r2, [sp, #100]	@ 0x64
 800b3d2:	78a2      	ldrb	r2, [r4, #2]
 800b3d4:	e785      	b.n	800b2e2 <_strtod_l+0x192>
 800b3d6:	f04f 0c01 	mov.w	ip, #1
 800b3da:	e7f8      	b.n	800b3ce <_strtod_l+0x27e>
 800b3dc:	0800d298 	.word	0x0800d298
 800b3e0:	0800d280 	.word	0x0800d280
 800b3e4:	7ff00000 	.word	0x7ff00000
 800b3e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b3ea:	1c51      	adds	r1, r2, #1
 800b3ec:	9119      	str	r1, [sp, #100]	@ 0x64
 800b3ee:	7852      	ldrb	r2, [r2, #1]
 800b3f0:	2a30      	cmp	r2, #48	@ 0x30
 800b3f2:	d0f9      	beq.n	800b3e8 <_strtod_l+0x298>
 800b3f4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b3f8:	2908      	cmp	r1, #8
 800b3fa:	f63f af78 	bhi.w	800b2ee <_strtod_l+0x19e>
 800b3fe:	3a30      	subs	r2, #48	@ 0x30
 800b400:	920e      	str	r2, [sp, #56]	@ 0x38
 800b402:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b404:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b406:	f04f 080a 	mov.w	r8, #10
 800b40a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b40c:	1c56      	adds	r6, r2, #1
 800b40e:	9619      	str	r6, [sp, #100]	@ 0x64
 800b410:	7852      	ldrb	r2, [r2, #1]
 800b412:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b416:	f1be 0f09 	cmp.w	lr, #9
 800b41a:	d939      	bls.n	800b490 <_strtod_l+0x340>
 800b41c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b41e:	1a76      	subs	r6, r6, r1
 800b420:	2e08      	cmp	r6, #8
 800b422:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b426:	dc03      	bgt.n	800b430 <_strtod_l+0x2e0>
 800b428:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b42a:	4588      	cmp	r8, r1
 800b42c:	bfa8      	it	ge
 800b42e:	4688      	movge	r8, r1
 800b430:	f1bc 0f00 	cmp.w	ip, #0
 800b434:	d001      	beq.n	800b43a <_strtod_l+0x2ea>
 800b436:	f1c8 0800 	rsb	r8, r8, #0
 800b43a:	2d00      	cmp	r5, #0
 800b43c:	d14e      	bne.n	800b4dc <_strtod_l+0x38c>
 800b43e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b440:	4308      	orrs	r0, r1
 800b442:	f47f aebe 	bne.w	800b1c2 <_strtod_l+0x72>
 800b446:	2b00      	cmp	r3, #0
 800b448:	f47f aed6 	bne.w	800b1f8 <_strtod_l+0xa8>
 800b44c:	2a69      	cmp	r2, #105	@ 0x69
 800b44e:	d028      	beq.n	800b4a2 <_strtod_l+0x352>
 800b450:	dc25      	bgt.n	800b49e <_strtod_l+0x34e>
 800b452:	2a49      	cmp	r2, #73	@ 0x49
 800b454:	d025      	beq.n	800b4a2 <_strtod_l+0x352>
 800b456:	2a4e      	cmp	r2, #78	@ 0x4e
 800b458:	f47f aece 	bne.w	800b1f8 <_strtod_l+0xa8>
 800b45c:	499b      	ldr	r1, [pc, #620]	@ (800b6cc <_strtod_l+0x57c>)
 800b45e:	a819      	add	r0, sp, #100	@ 0x64
 800b460:	f001 f9e2 	bl	800c828 <__match>
 800b464:	2800      	cmp	r0, #0
 800b466:	f43f aec7 	beq.w	800b1f8 <_strtod_l+0xa8>
 800b46a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	2b28      	cmp	r3, #40	@ 0x28
 800b470:	d12e      	bne.n	800b4d0 <_strtod_l+0x380>
 800b472:	4997      	ldr	r1, [pc, #604]	@ (800b6d0 <_strtod_l+0x580>)
 800b474:	aa1c      	add	r2, sp, #112	@ 0x70
 800b476:	a819      	add	r0, sp, #100	@ 0x64
 800b478:	f001 f9ea 	bl	800c850 <__hexnan>
 800b47c:	2805      	cmp	r0, #5
 800b47e:	d127      	bne.n	800b4d0 <_strtod_l+0x380>
 800b480:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b482:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b486:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b48a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b48e:	e698      	b.n	800b1c2 <_strtod_l+0x72>
 800b490:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b492:	fb08 2101 	mla	r1, r8, r1, r2
 800b496:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b49a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b49c:	e7b5      	b.n	800b40a <_strtod_l+0x2ba>
 800b49e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b4a0:	e7da      	b.n	800b458 <_strtod_l+0x308>
 800b4a2:	498c      	ldr	r1, [pc, #560]	@ (800b6d4 <_strtod_l+0x584>)
 800b4a4:	a819      	add	r0, sp, #100	@ 0x64
 800b4a6:	f001 f9bf 	bl	800c828 <__match>
 800b4aa:	2800      	cmp	r0, #0
 800b4ac:	f43f aea4 	beq.w	800b1f8 <_strtod_l+0xa8>
 800b4b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4b2:	4989      	ldr	r1, [pc, #548]	@ (800b6d8 <_strtod_l+0x588>)
 800b4b4:	3b01      	subs	r3, #1
 800b4b6:	a819      	add	r0, sp, #100	@ 0x64
 800b4b8:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4ba:	f001 f9b5 	bl	800c828 <__match>
 800b4be:	b910      	cbnz	r0, 800b4c6 <_strtod_l+0x376>
 800b4c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b4c2:	3301      	adds	r3, #1
 800b4c4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b4c6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b6e8 <_strtod_l+0x598>
 800b4ca:	f04f 0a00 	mov.w	sl, #0
 800b4ce:	e678      	b.n	800b1c2 <_strtod_l+0x72>
 800b4d0:	4882      	ldr	r0, [pc, #520]	@ (800b6dc <_strtod_l+0x58c>)
 800b4d2:	f000 fee5 	bl	800c2a0 <nan>
 800b4d6:	ec5b ab10 	vmov	sl, fp, d0
 800b4da:	e672      	b.n	800b1c2 <_strtod_l+0x72>
 800b4dc:	eba8 0309 	sub.w	r3, r8, r9
 800b4e0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b4e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4e4:	2f00      	cmp	r7, #0
 800b4e6:	bf08      	it	eq
 800b4e8:	462f      	moveq	r7, r5
 800b4ea:	2d10      	cmp	r5, #16
 800b4ec:	462c      	mov	r4, r5
 800b4ee:	bfa8      	it	ge
 800b4f0:	2410      	movge	r4, #16
 800b4f2:	f7f5 f82f 	bl	8000554 <__aeabi_ui2d>
 800b4f6:	2d09      	cmp	r5, #9
 800b4f8:	4682      	mov	sl, r0
 800b4fa:	468b      	mov	fp, r1
 800b4fc:	dc13      	bgt.n	800b526 <_strtod_l+0x3d6>
 800b4fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b500:	2b00      	cmp	r3, #0
 800b502:	f43f ae5e 	beq.w	800b1c2 <_strtod_l+0x72>
 800b506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b508:	dd78      	ble.n	800b5fc <_strtod_l+0x4ac>
 800b50a:	2b16      	cmp	r3, #22
 800b50c:	dc5f      	bgt.n	800b5ce <_strtod_l+0x47e>
 800b50e:	4974      	ldr	r1, [pc, #464]	@ (800b6e0 <_strtod_l+0x590>)
 800b510:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b514:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b518:	4652      	mov	r2, sl
 800b51a:	465b      	mov	r3, fp
 800b51c:	f7f5 f894 	bl	8000648 <__aeabi_dmul>
 800b520:	4682      	mov	sl, r0
 800b522:	468b      	mov	fp, r1
 800b524:	e64d      	b.n	800b1c2 <_strtod_l+0x72>
 800b526:	4b6e      	ldr	r3, [pc, #440]	@ (800b6e0 <_strtod_l+0x590>)
 800b528:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b52c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b530:	f7f5 f88a 	bl	8000648 <__aeabi_dmul>
 800b534:	4682      	mov	sl, r0
 800b536:	9808      	ldr	r0, [sp, #32]
 800b538:	468b      	mov	fp, r1
 800b53a:	f7f5 f80b 	bl	8000554 <__aeabi_ui2d>
 800b53e:	4602      	mov	r2, r0
 800b540:	460b      	mov	r3, r1
 800b542:	4650      	mov	r0, sl
 800b544:	4659      	mov	r1, fp
 800b546:	f7f4 fec9 	bl	80002dc <__adddf3>
 800b54a:	2d0f      	cmp	r5, #15
 800b54c:	4682      	mov	sl, r0
 800b54e:	468b      	mov	fp, r1
 800b550:	ddd5      	ble.n	800b4fe <_strtod_l+0x3ae>
 800b552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b554:	1b2c      	subs	r4, r5, r4
 800b556:	441c      	add	r4, r3
 800b558:	2c00      	cmp	r4, #0
 800b55a:	f340 8096 	ble.w	800b68a <_strtod_l+0x53a>
 800b55e:	f014 030f 	ands.w	r3, r4, #15
 800b562:	d00a      	beq.n	800b57a <_strtod_l+0x42a>
 800b564:	495e      	ldr	r1, [pc, #376]	@ (800b6e0 <_strtod_l+0x590>)
 800b566:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b56a:	4652      	mov	r2, sl
 800b56c:	465b      	mov	r3, fp
 800b56e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b572:	f7f5 f869 	bl	8000648 <__aeabi_dmul>
 800b576:	4682      	mov	sl, r0
 800b578:	468b      	mov	fp, r1
 800b57a:	f034 040f 	bics.w	r4, r4, #15
 800b57e:	d073      	beq.n	800b668 <_strtod_l+0x518>
 800b580:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b584:	dd48      	ble.n	800b618 <_strtod_l+0x4c8>
 800b586:	2400      	movs	r4, #0
 800b588:	46a0      	mov	r8, r4
 800b58a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b58c:	46a1      	mov	r9, r4
 800b58e:	9a05      	ldr	r2, [sp, #20]
 800b590:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b6e8 <_strtod_l+0x598>
 800b594:	2322      	movs	r3, #34	@ 0x22
 800b596:	6013      	str	r3, [r2, #0]
 800b598:	f04f 0a00 	mov.w	sl, #0
 800b59c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	f43f ae0f 	beq.w	800b1c2 <_strtod_l+0x72>
 800b5a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b5a6:	9805      	ldr	r0, [sp, #20]
 800b5a8:	f7ff f942 	bl	800a830 <_Bfree>
 800b5ac:	9805      	ldr	r0, [sp, #20]
 800b5ae:	4649      	mov	r1, r9
 800b5b0:	f7ff f93e 	bl	800a830 <_Bfree>
 800b5b4:	9805      	ldr	r0, [sp, #20]
 800b5b6:	4641      	mov	r1, r8
 800b5b8:	f7ff f93a 	bl	800a830 <_Bfree>
 800b5bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b5be:	9805      	ldr	r0, [sp, #20]
 800b5c0:	f7ff f936 	bl	800a830 <_Bfree>
 800b5c4:	9805      	ldr	r0, [sp, #20]
 800b5c6:	4621      	mov	r1, r4
 800b5c8:	f7ff f932 	bl	800a830 <_Bfree>
 800b5cc:	e5f9      	b.n	800b1c2 <_strtod_l+0x72>
 800b5ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b5d4:	4293      	cmp	r3, r2
 800b5d6:	dbbc      	blt.n	800b552 <_strtod_l+0x402>
 800b5d8:	4c41      	ldr	r4, [pc, #260]	@ (800b6e0 <_strtod_l+0x590>)
 800b5da:	f1c5 050f 	rsb	r5, r5, #15
 800b5de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b5e2:	4652      	mov	r2, sl
 800b5e4:	465b      	mov	r3, fp
 800b5e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5ea:	f7f5 f82d 	bl	8000648 <__aeabi_dmul>
 800b5ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5f0:	1b5d      	subs	r5, r3, r5
 800b5f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b5f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b5fa:	e78f      	b.n	800b51c <_strtod_l+0x3cc>
 800b5fc:	3316      	adds	r3, #22
 800b5fe:	dba8      	blt.n	800b552 <_strtod_l+0x402>
 800b600:	4b37      	ldr	r3, [pc, #220]	@ (800b6e0 <_strtod_l+0x590>)
 800b602:	eba9 0808 	sub.w	r8, r9, r8
 800b606:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b60a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b60e:	4650      	mov	r0, sl
 800b610:	4659      	mov	r1, fp
 800b612:	f7f5 f943 	bl	800089c <__aeabi_ddiv>
 800b616:	e783      	b.n	800b520 <_strtod_l+0x3d0>
 800b618:	4b32      	ldr	r3, [pc, #200]	@ (800b6e4 <_strtod_l+0x594>)
 800b61a:	9308      	str	r3, [sp, #32]
 800b61c:	2300      	movs	r3, #0
 800b61e:	1124      	asrs	r4, r4, #4
 800b620:	4650      	mov	r0, sl
 800b622:	4659      	mov	r1, fp
 800b624:	461e      	mov	r6, r3
 800b626:	2c01      	cmp	r4, #1
 800b628:	dc21      	bgt.n	800b66e <_strtod_l+0x51e>
 800b62a:	b10b      	cbz	r3, 800b630 <_strtod_l+0x4e0>
 800b62c:	4682      	mov	sl, r0
 800b62e:	468b      	mov	fp, r1
 800b630:	492c      	ldr	r1, [pc, #176]	@ (800b6e4 <_strtod_l+0x594>)
 800b632:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b636:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b63a:	4652      	mov	r2, sl
 800b63c:	465b      	mov	r3, fp
 800b63e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b642:	f7f5 f801 	bl	8000648 <__aeabi_dmul>
 800b646:	4b28      	ldr	r3, [pc, #160]	@ (800b6e8 <_strtod_l+0x598>)
 800b648:	460a      	mov	r2, r1
 800b64a:	400b      	ands	r3, r1
 800b64c:	4927      	ldr	r1, [pc, #156]	@ (800b6ec <_strtod_l+0x59c>)
 800b64e:	428b      	cmp	r3, r1
 800b650:	4682      	mov	sl, r0
 800b652:	d898      	bhi.n	800b586 <_strtod_l+0x436>
 800b654:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b658:	428b      	cmp	r3, r1
 800b65a:	bf86      	itte	hi
 800b65c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b6f0 <_strtod_l+0x5a0>
 800b660:	f04f 3aff 	movhi.w	sl, #4294967295
 800b664:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b668:	2300      	movs	r3, #0
 800b66a:	9308      	str	r3, [sp, #32]
 800b66c:	e07a      	b.n	800b764 <_strtod_l+0x614>
 800b66e:	07e2      	lsls	r2, r4, #31
 800b670:	d505      	bpl.n	800b67e <_strtod_l+0x52e>
 800b672:	9b08      	ldr	r3, [sp, #32]
 800b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b678:	f7f4 ffe6 	bl	8000648 <__aeabi_dmul>
 800b67c:	2301      	movs	r3, #1
 800b67e:	9a08      	ldr	r2, [sp, #32]
 800b680:	3208      	adds	r2, #8
 800b682:	3601      	adds	r6, #1
 800b684:	1064      	asrs	r4, r4, #1
 800b686:	9208      	str	r2, [sp, #32]
 800b688:	e7cd      	b.n	800b626 <_strtod_l+0x4d6>
 800b68a:	d0ed      	beq.n	800b668 <_strtod_l+0x518>
 800b68c:	4264      	negs	r4, r4
 800b68e:	f014 020f 	ands.w	r2, r4, #15
 800b692:	d00a      	beq.n	800b6aa <_strtod_l+0x55a>
 800b694:	4b12      	ldr	r3, [pc, #72]	@ (800b6e0 <_strtod_l+0x590>)
 800b696:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b69a:	4650      	mov	r0, sl
 800b69c:	4659      	mov	r1, fp
 800b69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a2:	f7f5 f8fb 	bl	800089c <__aeabi_ddiv>
 800b6a6:	4682      	mov	sl, r0
 800b6a8:	468b      	mov	fp, r1
 800b6aa:	1124      	asrs	r4, r4, #4
 800b6ac:	d0dc      	beq.n	800b668 <_strtod_l+0x518>
 800b6ae:	2c1f      	cmp	r4, #31
 800b6b0:	dd20      	ble.n	800b6f4 <_strtod_l+0x5a4>
 800b6b2:	2400      	movs	r4, #0
 800b6b4:	46a0      	mov	r8, r4
 800b6b6:	940a      	str	r4, [sp, #40]	@ 0x28
 800b6b8:	46a1      	mov	r9, r4
 800b6ba:	9a05      	ldr	r2, [sp, #20]
 800b6bc:	2322      	movs	r3, #34	@ 0x22
 800b6be:	f04f 0a00 	mov.w	sl, #0
 800b6c2:	f04f 0b00 	mov.w	fp, #0
 800b6c6:	6013      	str	r3, [r2, #0]
 800b6c8:	e768      	b.n	800b59c <_strtod_l+0x44c>
 800b6ca:	bf00      	nop
 800b6cc:	0800d071 	.word	0x0800d071
 800b6d0:	0800d284 	.word	0x0800d284
 800b6d4:	0800d069 	.word	0x0800d069
 800b6d8:	0800d0a0 	.word	0x0800d0a0
 800b6dc:	0800d42d 	.word	0x0800d42d
 800b6e0:	0800d1b8 	.word	0x0800d1b8
 800b6e4:	0800d190 	.word	0x0800d190
 800b6e8:	7ff00000 	.word	0x7ff00000
 800b6ec:	7ca00000 	.word	0x7ca00000
 800b6f0:	7fefffff 	.word	0x7fefffff
 800b6f4:	f014 0310 	ands.w	r3, r4, #16
 800b6f8:	bf18      	it	ne
 800b6fa:	236a      	movne	r3, #106	@ 0x6a
 800b6fc:	4ea9      	ldr	r6, [pc, #676]	@ (800b9a4 <_strtod_l+0x854>)
 800b6fe:	9308      	str	r3, [sp, #32]
 800b700:	4650      	mov	r0, sl
 800b702:	4659      	mov	r1, fp
 800b704:	2300      	movs	r3, #0
 800b706:	07e2      	lsls	r2, r4, #31
 800b708:	d504      	bpl.n	800b714 <_strtod_l+0x5c4>
 800b70a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b70e:	f7f4 ff9b 	bl	8000648 <__aeabi_dmul>
 800b712:	2301      	movs	r3, #1
 800b714:	1064      	asrs	r4, r4, #1
 800b716:	f106 0608 	add.w	r6, r6, #8
 800b71a:	d1f4      	bne.n	800b706 <_strtod_l+0x5b6>
 800b71c:	b10b      	cbz	r3, 800b722 <_strtod_l+0x5d2>
 800b71e:	4682      	mov	sl, r0
 800b720:	468b      	mov	fp, r1
 800b722:	9b08      	ldr	r3, [sp, #32]
 800b724:	b1b3      	cbz	r3, 800b754 <_strtod_l+0x604>
 800b726:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b72a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b72e:	2b00      	cmp	r3, #0
 800b730:	4659      	mov	r1, fp
 800b732:	dd0f      	ble.n	800b754 <_strtod_l+0x604>
 800b734:	2b1f      	cmp	r3, #31
 800b736:	dd55      	ble.n	800b7e4 <_strtod_l+0x694>
 800b738:	2b34      	cmp	r3, #52	@ 0x34
 800b73a:	bfde      	ittt	le
 800b73c:	f04f 33ff 	movle.w	r3, #4294967295
 800b740:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b744:	4093      	lslle	r3, r2
 800b746:	f04f 0a00 	mov.w	sl, #0
 800b74a:	bfcc      	ite	gt
 800b74c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b750:	ea03 0b01 	andle.w	fp, r3, r1
 800b754:	2200      	movs	r2, #0
 800b756:	2300      	movs	r3, #0
 800b758:	4650      	mov	r0, sl
 800b75a:	4659      	mov	r1, fp
 800b75c:	f7f5 f9dc 	bl	8000b18 <__aeabi_dcmpeq>
 800b760:	2800      	cmp	r0, #0
 800b762:	d1a6      	bne.n	800b6b2 <_strtod_l+0x562>
 800b764:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b766:	9300      	str	r3, [sp, #0]
 800b768:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b76a:	9805      	ldr	r0, [sp, #20]
 800b76c:	462b      	mov	r3, r5
 800b76e:	463a      	mov	r2, r7
 800b770:	f7ff f8c6 	bl	800a900 <__s2b>
 800b774:	900a      	str	r0, [sp, #40]	@ 0x28
 800b776:	2800      	cmp	r0, #0
 800b778:	f43f af05 	beq.w	800b586 <_strtod_l+0x436>
 800b77c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b77e:	2a00      	cmp	r2, #0
 800b780:	eba9 0308 	sub.w	r3, r9, r8
 800b784:	bfa8      	it	ge
 800b786:	2300      	movge	r3, #0
 800b788:	9312      	str	r3, [sp, #72]	@ 0x48
 800b78a:	2400      	movs	r4, #0
 800b78c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b790:	9316      	str	r3, [sp, #88]	@ 0x58
 800b792:	46a0      	mov	r8, r4
 800b794:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b796:	9805      	ldr	r0, [sp, #20]
 800b798:	6859      	ldr	r1, [r3, #4]
 800b79a:	f7ff f809 	bl	800a7b0 <_Balloc>
 800b79e:	4681      	mov	r9, r0
 800b7a0:	2800      	cmp	r0, #0
 800b7a2:	f43f aef4 	beq.w	800b58e <_strtod_l+0x43e>
 800b7a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7a8:	691a      	ldr	r2, [r3, #16]
 800b7aa:	3202      	adds	r2, #2
 800b7ac:	f103 010c 	add.w	r1, r3, #12
 800b7b0:	0092      	lsls	r2, r2, #2
 800b7b2:	300c      	adds	r0, #12
 800b7b4:	f7fe f899 	bl	80098ea <memcpy>
 800b7b8:	ec4b ab10 	vmov	d0, sl, fp
 800b7bc:	9805      	ldr	r0, [sp, #20]
 800b7be:	aa1c      	add	r2, sp, #112	@ 0x70
 800b7c0:	a91b      	add	r1, sp, #108	@ 0x6c
 800b7c2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b7c6:	f7ff fbd7 	bl	800af78 <__d2b>
 800b7ca:	901a      	str	r0, [sp, #104]	@ 0x68
 800b7cc:	2800      	cmp	r0, #0
 800b7ce:	f43f aede 	beq.w	800b58e <_strtod_l+0x43e>
 800b7d2:	9805      	ldr	r0, [sp, #20]
 800b7d4:	2101      	movs	r1, #1
 800b7d6:	f7ff f929 	bl	800aa2c <__i2b>
 800b7da:	4680      	mov	r8, r0
 800b7dc:	b948      	cbnz	r0, 800b7f2 <_strtod_l+0x6a2>
 800b7de:	f04f 0800 	mov.w	r8, #0
 800b7e2:	e6d4      	b.n	800b58e <_strtod_l+0x43e>
 800b7e4:	f04f 32ff 	mov.w	r2, #4294967295
 800b7e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b7ec:	ea03 0a0a 	and.w	sl, r3, sl
 800b7f0:	e7b0      	b.n	800b754 <_strtod_l+0x604>
 800b7f2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b7f4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b7f6:	2d00      	cmp	r5, #0
 800b7f8:	bfab      	itete	ge
 800b7fa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b7fc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b7fe:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b800:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b802:	bfac      	ite	ge
 800b804:	18ef      	addge	r7, r5, r3
 800b806:	1b5e      	sublt	r6, r3, r5
 800b808:	9b08      	ldr	r3, [sp, #32]
 800b80a:	1aed      	subs	r5, r5, r3
 800b80c:	4415      	add	r5, r2
 800b80e:	4b66      	ldr	r3, [pc, #408]	@ (800b9a8 <_strtod_l+0x858>)
 800b810:	3d01      	subs	r5, #1
 800b812:	429d      	cmp	r5, r3
 800b814:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b818:	da50      	bge.n	800b8bc <_strtod_l+0x76c>
 800b81a:	1b5b      	subs	r3, r3, r5
 800b81c:	2b1f      	cmp	r3, #31
 800b81e:	eba2 0203 	sub.w	r2, r2, r3
 800b822:	f04f 0101 	mov.w	r1, #1
 800b826:	dc3d      	bgt.n	800b8a4 <_strtod_l+0x754>
 800b828:	fa01 f303 	lsl.w	r3, r1, r3
 800b82c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b82e:	2300      	movs	r3, #0
 800b830:	9310      	str	r3, [sp, #64]	@ 0x40
 800b832:	18bd      	adds	r5, r7, r2
 800b834:	9b08      	ldr	r3, [sp, #32]
 800b836:	42af      	cmp	r7, r5
 800b838:	4416      	add	r6, r2
 800b83a:	441e      	add	r6, r3
 800b83c:	463b      	mov	r3, r7
 800b83e:	bfa8      	it	ge
 800b840:	462b      	movge	r3, r5
 800b842:	42b3      	cmp	r3, r6
 800b844:	bfa8      	it	ge
 800b846:	4633      	movge	r3, r6
 800b848:	2b00      	cmp	r3, #0
 800b84a:	bfc2      	ittt	gt
 800b84c:	1aed      	subgt	r5, r5, r3
 800b84e:	1af6      	subgt	r6, r6, r3
 800b850:	1aff      	subgt	r7, r7, r3
 800b852:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b854:	2b00      	cmp	r3, #0
 800b856:	dd16      	ble.n	800b886 <_strtod_l+0x736>
 800b858:	4641      	mov	r1, r8
 800b85a:	9805      	ldr	r0, [sp, #20]
 800b85c:	461a      	mov	r2, r3
 800b85e:	f7ff f9a5 	bl	800abac <__pow5mult>
 800b862:	4680      	mov	r8, r0
 800b864:	2800      	cmp	r0, #0
 800b866:	d0ba      	beq.n	800b7de <_strtod_l+0x68e>
 800b868:	4601      	mov	r1, r0
 800b86a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b86c:	9805      	ldr	r0, [sp, #20]
 800b86e:	f7ff f8f3 	bl	800aa58 <__multiply>
 800b872:	900e      	str	r0, [sp, #56]	@ 0x38
 800b874:	2800      	cmp	r0, #0
 800b876:	f43f ae8a 	beq.w	800b58e <_strtod_l+0x43e>
 800b87a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b87c:	9805      	ldr	r0, [sp, #20]
 800b87e:	f7fe ffd7 	bl	800a830 <_Bfree>
 800b882:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b884:	931a      	str	r3, [sp, #104]	@ 0x68
 800b886:	2d00      	cmp	r5, #0
 800b888:	dc1d      	bgt.n	800b8c6 <_strtod_l+0x776>
 800b88a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	dd23      	ble.n	800b8d8 <_strtod_l+0x788>
 800b890:	4649      	mov	r1, r9
 800b892:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b894:	9805      	ldr	r0, [sp, #20]
 800b896:	f7ff f989 	bl	800abac <__pow5mult>
 800b89a:	4681      	mov	r9, r0
 800b89c:	b9e0      	cbnz	r0, 800b8d8 <_strtod_l+0x788>
 800b89e:	f04f 0900 	mov.w	r9, #0
 800b8a2:	e674      	b.n	800b58e <_strtod_l+0x43e>
 800b8a4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b8a8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b8ac:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b8b0:	35e2      	adds	r5, #226	@ 0xe2
 800b8b2:	fa01 f305 	lsl.w	r3, r1, r5
 800b8b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8b8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b8ba:	e7ba      	b.n	800b832 <_strtod_l+0x6e2>
 800b8bc:	2300      	movs	r3, #0
 800b8be:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b8c4:	e7b5      	b.n	800b832 <_strtod_l+0x6e2>
 800b8c6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8c8:	9805      	ldr	r0, [sp, #20]
 800b8ca:	462a      	mov	r2, r5
 800b8cc:	f7ff f9c8 	bl	800ac60 <__lshift>
 800b8d0:	901a      	str	r0, [sp, #104]	@ 0x68
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	d1d9      	bne.n	800b88a <_strtod_l+0x73a>
 800b8d6:	e65a      	b.n	800b58e <_strtod_l+0x43e>
 800b8d8:	2e00      	cmp	r6, #0
 800b8da:	dd07      	ble.n	800b8ec <_strtod_l+0x79c>
 800b8dc:	4649      	mov	r1, r9
 800b8de:	9805      	ldr	r0, [sp, #20]
 800b8e0:	4632      	mov	r2, r6
 800b8e2:	f7ff f9bd 	bl	800ac60 <__lshift>
 800b8e6:	4681      	mov	r9, r0
 800b8e8:	2800      	cmp	r0, #0
 800b8ea:	d0d8      	beq.n	800b89e <_strtod_l+0x74e>
 800b8ec:	2f00      	cmp	r7, #0
 800b8ee:	dd08      	ble.n	800b902 <_strtod_l+0x7b2>
 800b8f0:	4641      	mov	r1, r8
 800b8f2:	9805      	ldr	r0, [sp, #20]
 800b8f4:	463a      	mov	r2, r7
 800b8f6:	f7ff f9b3 	bl	800ac60 <__lshift>
 800b8fa:	4680      	mov	r8, r0
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	f43f ae46 	beq.w	800b58e <_strtod_l+0x43e>
 800b902:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b904:	9805      	ldr	r0, [sp, #20]
 800b906:	464a      	mov	r2, r9
 800b908:	f7ff fa32 	bl	800ad70 <__mdiff>
 800b90c:	4604      	mov	r4, r0
 800b90e:	2800      	cmp	r0, #0
 800b910:	f43f ae3d 	beq.w	800b58e <_strtod_l+0x43e>
 800b914:	68c3      	ldr	r3, [r0, #12]
 800b916:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b918:	2300      	movs	r3, #0
 800b91a:	60c3      	str	r3, [r0, #12]
 800b91c:	4641      	mov	r1, r8
 800b91e:	f7ff fa0b 	bl	800ad38 <__mcmp>
 800b922:	2800      	cmp	r0, #0
 800b924:	da46      	bge.n	800b9b4 <_strtod_l+0x864>
 800b926:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b928:	ea53 030a 	orrs.w	r3, r3, sl
 800b92c:	d16c      	bne.n	800ba08 <_strtod_l+0x8b8>
 800b92e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b932:	2b00      	cmp	r3, #0
 800b934:	d168      	bne.n	800ba08 <_strtod_l+0x8b8>
 800b936:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b93a:	0d1b      	lsrs	r3, r3, #20
 800b93c:	051b      	lsls	r3, r3, #20
 800b93e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b942:	d961      	bls.n	800ba08 <_strtod_l+0x8b8>
 800b944:	6963      	ldr	r3, [r4, #20]
 800b946:	b913      	cbnz	r3, 800b94e <_strtod_l+0x7fe>
 800b948:	6923      	ldr	r3, [r4, #16]
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	dd5c      	ble.n	800ba08 <_strtod_l+0x8b8>
 800b94e:	4621      	mov	r1, r4
 800b950:	2201      	movs	r2, #1
 800b952:	9805      	ldr	r0, [sp, #20]
 800b954:	f7ff f984 	bl	800ac60 <__lshift>
 800b958:	4641      	mov	r1, r8
 800b95a:	4604      	mov	r4, r0
 800b95c:	f7ff f9ec 	bl	800ad38 <__mcmp>
 800b960:	2800      	cmp	r0, #0
 800b962:	dd51      	ble.n	800ba08 <_strtod_l+0x8b8>
 800b964:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b968:	9a08      	ldr	r2, [sp, #32]
 800b96a:	0d1b      	lsrs	r3, r3, #20
 800b96c:	051b      	lsls	r3, r3, #20
 800b96e:	2a00      	cmp	r2, #0
 800b970:	d06b      	beq.n	800ba4a <_strtod_l+0x8fa>
 800b972:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b976:	d868      	bhi.n	800ba4a <_strtod_l+0x8fa>
 800b978:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b97c:	f67f ae9d 	bls.w	800b6ba <_strtod_l+0x56a>
 800b980:	4b0a      	ldr	r3, [pc, #40]	@ (800b9ac <_strtod_l+0x85c>)
 800b982:	4650      	mov	r0, sl
 800b984:	4659      	mov	r1, fp
 800b986:	2200      	movs	r2, #0
 800b988:	f7f4 fe5e 	bl	8000648 <__aeabi_dmul>
 800b98c:	4b08      	ldr	r3, [pc, #32]	@ (800b9b0 <_strtod_l+0x860>)
 800b98e:	400b      	ands	r3, r1
 800b990:	4682      	mov	sl, r0
 800b992:	468b      	mov	fp, r1
 800b994:	2b00      	cmp	r3, #0
 800b996:	f47f ae05 	bne.w	800b5a4 <_strtod_l+0x454>
 800b99a:	9a05      	ldr	r2, [sp, #20]
 800b99c:	2322      	movs	r3, #34	@ 0x22
 800b99e:	6013      	str	r3, [r2, #0]
 800b9a0:	e600      	b.n	800b5a4 <_strtod_l+0x454>
 800b9a2:	bf00      	nop
 800b9a4:	0800d2b0 	.word	0x0800d2b0
 800b9a8:	fffffc02 	.word	0xfffffc02
 800b9ac:	39500000 	.word	0x39500000
 800b9b0:	7ff00000 	.word	0x7ff00000
 800b9b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b9b8:	d165      	bne.n	800ba86 <_strtod_l+0x936>
 800b9ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b9bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9c0:	b35a      	cbz	r2, 800ba1a <_strtod_l+0x8ca>
 800b9c2:	4a9f      	ldr	r2, [pc, #636]	@ (800bc40 <_strtod_l+0xaf0>)
 800b9c4:	4293      	cmp	r3, r2
 800b9c6:	d12b      	bne.n	800ba20 <_strtod_l+0x8d0>
 800b9c8:	9b08      	ldr	r3, [sp, #32]
 800b9ca:	4651      	mov	r1, sl
 800b9cc:	b303      	cbz	r3, 800ba10 <_strtod_l+0x8c0>
 800b9ce:	4b9d      	ldr	r3, [pc, #628]	@ (800bc44 <_strtod_l+0xaf4>)
 800b9d0:	465a      	mov	r2, fp
 800b9d2:	4013      	ands	r3, r2
 800b9d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b9d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b9dc:	d81b      	bhi.n	800ba16 <_strtod_l+0x8c6>
 800b9de:	0d1b      	lsrs	r3, r3, #20
 800b9e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b9e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b9e8:	4299      	cmp	r1, r3
 800b9ea:	d119      	bne.n	800ba20 <_strtod_l+0x8d0>
 800b9ec:	4b96      	ldr	r3, [pc, #600]	@ (800bc48 <_strtod_l+0xaf8>)
 800b9ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9f0:	429a      	cmp	r2, r3
 800b9f2:	d102      	bne.n	800b9fa <_strtod_l+0x8aa>
 800b9f4:	3101      	adds	r1, #1
 800b9f6:	f43f adca 	beq.w	800b58e <_strtod_l+0x43e>
 800b9fa:	4b92      	ldr	r3, [pc, #584]	@ (800bc44 <_strtod_l+0xaf4>)
 800b9fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b9fe:	401a      	ands	r2, r3
 800ba00:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ba04:	f04f 0a00 	mov.w	sl, #0
 800ba08:	9b08      	ldr	r3, [sp, #32]
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d1b8      	bne.n	800b980 <_strtod_l+0x830>
 800ba0e:	e5c9      	b.n	800b5a4 <_strtod_l+0x454>
 800ba10:	f04f 33ff 	mov.w	r3, #4294967295
 800ba14:	e7e8      	b.n	800b9e8 <_strtod_l+0x898>
 800ba16:	4613      	mov	r3, r2
 800ba18:	e7e6      	b.n	800b9e8 <_strtod_l+0x898>
 800ba1a:	ea53 030a 	orrs.w	r3, r3, sl
 800ba1e:	d0a1      	beq.n	800b964 <_strtod_l+0x814>
 800ba20:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ba22:	b1db      	cbz	r3, 800ba5c <_strtod_l+0x90c>
 800ba24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba26:	4213      	tst	r3, r2
 800ba28:	d0ee      	beq.n	800ba08 <_strtod_l+0x8b8>
 800ba2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba2c:	9a08      	ldr	r2, [sp, #32]
 800ba2e:	4650      	mov	r0, sl
 800ba30:	4659      	mov	r1, fp
 800ba32:	b1bb      	cbz	r3, 800ba64 <_strtod_l+0x914>
 800ba34:	f7ff fb6e 	bl	800b114 <sulp>
 800ba38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba3c:	ec53 2b10 	vmov	r2, r3, d0
 800ba40:	f7f4 fc4c 	bl	80002dc <__adddf3>
 800ba44:	4682      	mov	sl, r0
 800ba46:	468b      	mov	fp, r1
 800ba48:	e7de      	b.n	800ba08 <_strtod_l+0x8b8>
 800ba4a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ba4e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ba52:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ba56:	f04f 3aff 	mov.w	sl, #4294967295
 800ba5a:	e7d5      	b.n	800ba08 <_strtod_l+0x8b8>
 800ba5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ba5e:	ea13 0f0a 	tst.w	r3, sl
 800ba62:	e7e1      	b.n	800ba28 <_strtod_l+0x8d8>
 800ba64:	f7ff fb56 	bl	800b114 <sulp>
 800ba68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba6c:	ec53 2b10 	vmov	r2, r3, d0
 800ba70:	f7f4 fc32 	bl	80002d8 <__aeabi_dsub>
 800ba74:	2200      	movs	r2, #0
 800ba76:	2300      	movs	r3, #0
 800ba78:	4682      	mov	sl, r0
 800ba7a:	468b      	mov	fp, r1
 800ba7c:	f7f5 f84c 	bl	8000b18 <__aeabi_dcmpeq>
 800ba80:	2800      	cmp	r0, #0
 800ba82:	d0c1      	beq.n	800ba08 <_strtod_l+0x8b8>
 800ba84:	e619      	b.n	800b6ba <_strtod_l+0x56a>
 800ba86:	4641      	mov	r1, r8
 800ba88:	4620      	mov	r0, r4
 800ba8a:	f7ff facd 	bl	800b028 <__ratio>
 800ba8e:	ec57 6b10 	vmov	r6, r7, d0
 800ba92:	2200      	movs	r2, #0
 800ba94:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ba98:	4630      	mov	r0, r6
 800ba9a:	4639      	mov	r1, r7
 800ba9c:	f7f5 f850 	bl	8000b40 <__aeabi_dcmple>
 800baa0:	2800      	cmp	r0, #0
 800baa2:	d06f      	beq.n	800bb84 <_strtod_l+0xa34>
 800baa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d17a      	bne.n	800bba0 <_strtod_l+0xa50>
 800baaa:	f1ba 0f00 	cmp.w	sl, #0
 800baae:	d158      	bne.n	800bb62 <_strtod_l+0xa12>
 800bab0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bab2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d15a      	bne.n	800bb70 <_strtod_l+0xa20>
 800baba:	4b64      	ldr	r3, [pc, #400]	@ (800bc4c <_strtod_l+0xafc>)
 800babc:	2200      	movs	r2, #0
 800babe:	4630      	mov	r0, r6
 800bac0:	4639      	mov	r1, r7
 800bac2:	f7f5 f833 	bl	8000b2c <__aeabi_dcmplt>
 800bac6:	2800      	cmp	r0, #0
 800bac8:	d159      	bne.n	800bb7e <_strtod_l+0xa2e>
 800baca:	4630      	mov	r0, r6
 800bacc:	4639      	mov	r1, r7
 800bace:	4b60      	ldr	r3, [pc, #384]	@ (800bc50 <_strtod_l+0xb00>)
 800bad0:	2200      	movs	r2, #0
 800bad2:	f7f4 fdb9 	bl	8000648 <__aeabi_dmul>
 800bad6:	4606      	mov	r6, r0
 800bad8:	460f      	mov	r7, r1
 800bada:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bade:	9606      	str	r6, [sp, #24]
 800bae0:	9307      	str	r3, [sp, #28]
 800bae2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bae6:	4d57      	ldr	r5, [pc, #348]	@ (800bc44 <_strtod_l+0xaf4>)
 800bae8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800baec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800baee:	401d      	ands	r5, r3
 800baf0:	4b58      	ldr	r3, [pc, #352]	@ (800bc54 <_strtod_l+0xb04>)
 800baf2:	429d      	cmp	r5, r3
 800baf4:	f040 80b2 	bne.w	800bc5c <_strtod_l+0xb0c>
 800baf8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bafa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bafe:	ec4b ab10 	vmov	d0, sl, fp
 800bb02:	f7ff f9c9 	bl	800ae98 <__ulp>
 800bb06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bb0a:	ec51 0b10 	vmov	r0, r1, d0
 800bb0e:	f7f4 fd9b 	bl	8000648 <__aeabi_dmul>
 800bb12:	4652      	mov	r2, sl
 800bb14:	465b      	mov	r3, fp
 800bb16:	f7f4 fbe1 	bl	80002dc <__adddf3>
 800bb1a:	460b      	mov	r3, r1
 800bb1c:	4949      	ldr	r1, [pc, #292]	@ (800bc44 <_strtod_l+0xaf4>)
 800bb1e:	4a4e      	ldr	r2, [pc, #312]	@ (800bc58 <_strtod_l+0xb08>)
 800bb20:	4019      	ands	r1, r3
 800bb22:	4291      	cmp	r1, r2
 800bb24:	4682      	mov	sl, r0
 800bb26:	d942      	bls.n	800bbae <_strtod_l+0xa5e>
 800bb28:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb2a:	4b47      	ldr	r3, [pc, #284]	@ (800bc48 <_strtod_l+0xaf8>)
 800bb2c:	429a      	cmp	r2, r3
 800bb2e:	d103      	bne.n	800bb38 <_strtod_l+0x9e8>
 800bb30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb32:	3301      	adds	r3, #1
 800bb34:	f43f ad2b 	beq.w	800b58e <_strtod_l+0x43e>
 800bb38:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800bc48 <_strtod_l+0xaf8>
 800bb3c:	f04f 3aff 	mov.w	sl, #4294967295
 800bb40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bb42:	9805      	ldr	r0, [sp, #20]
 800bb44:	f7fe fe74 	bl	800a830 <_Bfree>
 800bb48:	9805      	ldr	r0, [sp, #20]
 800bb4a:	4649      	mov	r1, r9
 800bb4c:	f7fe fe70 	bl	800a830 <_Bfree>
 800bb50:	9805      	ldr	r0, [sp, #20]
 800bb52:	4641      	mov	r1, r8
 800bb54:	f7fe fe6c 	bl	800a830 <_Bfree>
 800bb58:	9805      	ldr	r0, [sp, #20]
 800bb5a:	4621      	mov	r1, r4
 800bb5c:	f7fe fe68 	bl	800a830 <_Bfree>
 800bb60:	e618      	b.n	800b794 <_strtod_l+0x644>
 800bb62:	f1ba 0f01 	cmp.w	sl, #1
 800bb66:	d103      	bne.n	800bb70 <_strtod_l+0xa20>
 800bb68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	f43f ada5 	beq.w	800b6ba <_strtod_l+0x56a>
 800bb70:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bc20 <_strtod_l+0xad0>
 800bb74:	4f35      	ldr	r7, [pc, #212]	@ (800bc4c <_strtod_l+0xafc>)
 800bb76:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bb7a:	2600      	movs	r6, #0
 800bb7c:	e7b1      	b.n	800bae2 <_strtod_l+0x992>
 800bb7e:	4f34      	ldr	r7, [pc, #208]	@ (800bc50 <_strtod_l+0xb00>)
 800bb80:	2600      	movs	r6, #0
 800bb82:	e7aa      	b.n	800bada <_strtod_l+0x98a>
 800bb84:	4b32      	ldr	r3, [pc, #200]	@ (800bc50 <_strtod_l+0xb00>)
 800bb86:	4630      	mov	r0, r6
 800bb88:	4639      	mov	r1, r7
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	f7f4 fd5c 	bl	8000648 <__aeabi_dmul>
 800bb90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb92:	4606      	mov	r6, r0
 800bb94:	460f      	mov	r7, r1
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d09f      	beq.n	800bada <_strtod_l+0x98a>
 800bb9a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bb9e:	e7a0      	b.n	800bae2 <_strtod_l+0x992>
 800bba0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bc28 <_strtod_l+0xad8>
 800bba4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bba8:	ec57 6b17 	vmov	r6, r7, d7
 800bbac:	e799      	b.n	800bae2 <_strtod_l+0x992>
 800bbae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bbb2:	9b08      	ldr	r3, [sp, #32]
 800bbb4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d1c1      	bne.n	800bb40 <_strtod_l+0x9f0>
 800bbbc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bbc0:	0d1b      	lsrs	r3, r3, #20
 800bbc2:	051b      	lsls	r3, r3, #20
 800bbc4:	429d      	cmp	r5, r3
 800bbc6:	d1bb      	bne.n	800bb40 <_strtod_l+0x9f0>
 800bbc8:	4630      	mov	r0, r6
 800bbca:	4639      	mov	r1, r7
 800bbcc:	f7f5 f89c 	bl	8000d08 <__aeabi_d2lz>
 800bbd0:	f7f4 fd0c 	bl	80005ec <__aeabi_l2d>
 800bbd4:	4602      	mov	r2, r0
 800bbd6:	460b      	mov	r3, r1
 800bbd8:	4630      	mov	r0, r6
 800bbda:	4639      	mov	r1, r7
 800bbdc:	f7f4 fb7c 	bl	80002d8 <__aeabi_dsub>
 800bbe0:	460b      	mov	r3, r1
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bbe8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bbec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbee:	ea46 060a 	orr.w	r6, r6, sl
 800bbf2:	431e      	orrs	r6, r3
 800bbf4:	d06f      	beq.n	800bcd6 <_strtod_l+0xb86>
 800bbf6:	a30e      	add	r3, pc, #56	@ (adr r3, 800bc30 <_strtod_l+0xae0>)
 800bbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfc:	f7f4 ff96 	bl	8000b2c <__aeabi_dcmplt>
 800bc00:	2800      	cmp	r0, #0
 800bc02:	f47f accf 	bne.w	800b5a4 <_strtod_l+0x454>
 800bc06:	a30c      	add	r3, pc, #48	@ (adr r3, 800bc38 <_strtod_l+0xae8>)
 800bc08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc10:	f7f4 ffaa 	bl	8000b68 <__aeabi_dcmpgt>
 800bc14:	2800      	cmp	r0, #0
 800bc16:	d093      	beq.n	800bb40 <_strtod_l+0x9f0>
 800bc18:	e4c4      	b.n	800b5a4 <_strtod_l+0x454>
 800bc1a:	bf00      	nop
 800bc1c:	f3af 8000 	nop.w
 800bc20:	00000000 	.word	0x00000000
 800bc24:	bff00000 	.word	0xbff00000
 800bc28:	00000000 	.word	0x00000000
 800bc2c:	3ff00000 	.word	0x3ff00000
 800bc30:	94a03595 	.word	0x94a03595
 800bc34:	3fdfffff 	.word	0x3fdfffff
 800bc38:	35afe535 	.word	0x35afe535
 800bc3c:	3fe00000 	.word	0x3fe00000
 800bc40:	000fffff 	.word	0x000fffff
 800bc44:	7ff00000 	.word	0x7ff00000
 800bc48:	7fefffff 	.word	0x7fefffff
 800bc4c:	3ff00000 	.word	0x3ff00000
 800bc50:	3fe00000 	.word	0x3fe00000
 800bc54:	7fe00000 	.word	0x7fe00000
 800bc58:	7c9fffff 	.word	0x7c9fffff
 800bc5c:	9b08      	ldr	r3, [sp, #32]
 800bc5e:	b323      	cbz	r3, 800bcaa <_strtod_l+0xb5a>
 800bc60:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bc64:	d821      	bhi.n	800bcaa <_strtod_l+0xb5a>
 800bc66:	a328      	add	r3, pc, #160	@ (adr r3, 800bd08 <_strtod_l+0xbb8>)
 800bc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6c:	4630      	mov	r0, r6
 800bc6e:	4639      	mov	r1, r7
 800bc70:	f7f4 ff66 	bl	8000b40 <__aeabi_dcmple>
 800bc74:	b1a0      	cbz	r0, 800bca0 <_strtod_l+0xb50>
 800bc76:	4639      	mov	r1, r7
 800bc78:	4630      	mov	r0, r6
 800bc7a:	f7f4 ffbd 	bl	8000bf8 <__aeabi_d2uiz>
 800bc7e:	2801      	cmp	r0, #1
 800bc80:	bf38      	it	cc
 800bc82:	2001      	movcc	r0, #1
 800bc84:	f7f4 fc66 	bl	8000554 <__aeabi_ui2d>
 800bc88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc8a:	4606      	mov	r6, r0
 800bc8c:	460f      	mov	r7, r1
 800bc8e:	b9fb      	cbnz	r3, 800bcd0 <_strtod_l+0xb80>
 800bc90:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bc94:	9014      	str	r0, [sp, #80]	@ 0x50
 800bc96:	9315      	str	r3, [sp, #84]	@ 0x54
 800bc98:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bc9c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bca0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bca2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bca6:	1b5b      	subs	r3, r3, r5
 800bca8:	9311      	str	r3, [sp, #68]	@ 0x44
 800bcaa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bcae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bcb2:	f7ff f8f1 	bl	800ae98 <__ulp>
 800bcb6:	4650      	mov	r0, sl
 800bcb8:	ec53 2b10 	vmov	r2, r3, d0
 800bcbc:	4659      	mov	r1, fp
 800bcbe:	f7f4 fcc3 	bl	8000648 <__aeabi_dmul>
 800bcc2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bcc6:	f7f4 fb09 	bl	80002dc <__adddf3>
 800bcca:	4682      	mov	sl, r0
 800bccc:	468b      	mov	fp, r1
 800bcce:	e770      	b.n	800bbb2 <_strtod_l+0xa62>
 800bcd0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800bcd4:	e7e0      	b.n	800bc98 <_strtod_l+0xb48>
 800bcd6:	a30e      	add	r3, pc, #56	@ (adr r3, 800bd10 <_strtod_l+0xbc0>)
 800bcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcdc:	f7f4 ff26 	bl	8000b2c <__aeabi_dcmplt>
 800bce0:	e798      	b.n	800bc14 <_strtod_l+0xac4>
 800bce2:	2300      	movs	r3, #0
 800bce4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bce6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800bce8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bcea:	6013      	str	r3, [r2, #0]
 800bcec:	f7ff ba6d 	b.w	800b1ca <_strtod_l+0x7a>
 800bcf0:	2a65      	cmp	r2, #101	@ 0x65
 800bcf2:	f43f ab66 	beq.w	800b3c2 <_strtod_l+0x272>
 800bcf6:	2a45      	cmp	r2, #69	@ 0x45
 800bcf8:	f43f ab63 	beq.w	800b3c2 <_strtod_l+0x272>
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	f7ff bb9e 	b.w	800b43e <_strtod_l+0x2ee>
 800bd02:	bf00      	nop
 800bd04:	f3af 8000 	nop.w
 800bd08:	ffc00000 	.word	0xffc00000
 800bd0c:	41dfffff 	.word	0x41dfffff
 800bd10:	94a03595 	.word	0x94a03595
 800bd14:	3fcfffff 	.word	0x3fcfffff

0800bd18 <_strtod_r>:
 800bd18:	4b01      	ldr	r3, [pc, #4]	@ (800bd20 <_strtod_r+0x8>)
 800bd1a:	f7ff ba19 	b.w	800b150 <_strtod_l>
 800bd1e:	bf00      	nop
 800bd20:	20000064 	.word	0x20000064

0800bd24 <_strtol_l.constprop.0>:
 800bd24:	2b24      	cmp	r3, #36	@ 0x24
 800bd26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd2a:	4686      	mov	lr, r0
 800bd2c:	4690      	mov	r8, r2
 800bd2e:	d801      	bhi.n	800bd34 <_strtol_l.constprop.0+0x10>
 800bd30:	2b01      	cmp	r3, #1
 800bd32:	d106      	bne.n	800bd42 <_strtol_l.constprop.0+0x1e>
 800bd34:	f7fd fdac 	bl	8009890 <__errno>
 800bd38:	2316      	movs	r3, #22
 800bd3a:	6003      	str	r3, [r0, #0]
 800bd3c:	2000      	movs	r0, #0
 800bd3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd42:	4834      	ldr	r0, [pc, #208]	@ (800be14 <_strtol_l.constprop.0+0xf0>)
 800bd44:	460d      	mov	r5, r1
 800bd46:	462a      	mov	r2, r5
 800bd48:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd4c:	5d06      	ldrb	r6, [r0, r4]
 800bd4e:	f016 0608 	ands.w	r6, r6, #8
 800bd52:	d1f8      	bne.n	800bd46 <_strtol_l.constprop.0+0x22>
 800bd54:	2c2d      	cmp	r4, #45	@ 0x2d
 800bd56:	d12d      	bne.n	800bdb4 <_strtol_l.constprop.0+0x90>
 800bd58:	782c      	ldrb	r4, [r5, #0]
 800bd5a:	2601      	movs	r6, #1
 800bd5c:	1c95      	adds	r5, r2, #2
 800bd5e:	f033 0210 	bics.w	r2, r3, #16
 800bd62:	d109      	bne.n	800bd78 <_strtol_l.constprop.0+0x54>
 800bd64:	2c30      	cmp	r4, #48	@ 0x30
 800bd66:	d12a      	bne.n	800bdbe <_strtol_l.constprop.0+0x9a>
 800bd68:	782a      	ldrb	r2, [r5, #0]
 800bd6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bd6e:	2a58      	cmp	r2, #88	@ 0x58
 800bd70:	d125      	bne.n	800bdbe <_strtol_l.constprop.0+0x9a>
 800bd72:	786c      	ldrb	r4, [r5, #1]
 800bd74:	2310      	movs	r3, #16
 800bd76:	3502      	adds	r5, #2
 800bd78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bd7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bd80:	2200      	movs	r2, #0
 800bd82:	fbbc f9f3 	udiv	r9, ip, r3
 800bd86:	4610      	mov	r0, r2
 800bd88:	fb03 ca19 	mls	sl, r3, r9, ip
 800bd8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bd90:	2f09      	cmp	r7, #9
 800bd92:	d81b      	bhi.n	800bdcc <_strtol_l.constprop.0+0xa8>
 800bd94:	463c      	mov	r4, r7
 800bd96:	42a3      	cmp	r3, r4
 800bd98:	dd27      	ble.n	800bdea <_strtol_l.constprop.0+0xc6>
 800bd9a:	1c57      	adds	r7, r2, #1
 800bd9c:	d007      	beq.n	800bdae <_strtol_l.constprop.0+0x8a>
 800bd9e:	4581      	cmp	r9, r0
 800bda0:	d320      	bcc.n	800bde4 <_strtol_l.constprop.0+0xc0>
 800bda2:	d101      	bne.n	800bda8 <_strtol_l.constprop.0+0x84>
 800bda4:	45a2      	cmp	sl, r4
 800bda6:	db1d      	blt.n	800bde4 <_strtol_l.constprop.0+0xc0>
 800bda8:	fb00 4003 	mla	r0, r0, r3, r4
 800bdac:	2201      	movs	r2, #1
 800bdae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bdb2:	e7eb      	b.n	800bd8c <_strtol_l.constprop.0+0x68>
 800bdb4:	2c2b      	cmp	r4, #43	@ 0x2b
 800bdb6:	bf04      	itt	eq
 800bdb8:	782c      	ldrbeq	r4, [r5, #0]
 800bdba:	1c95      	addeq	r5, r2, #2
 800bdbc:	e7cf      	b.n	800bd5e <_strtol_l.constprop.0+0x3a>
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d1da      	bne.n	800bd78 <_strtol_l.constprop.0+0x54>
 800bdc2:	2c30      	cmp	r4, #48	@ 0x30
 800bdc4:	bf0c      	ite	eq
 800bdc6:	2308      	moveq	r3, #8
 800bdc8:	230a      	movne	r3, #10
 800bdca:	e7d5      	b.n	800bd78 <_strtol_l.constprop.0+0x54>
 800bdcc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bdd0:	2f19      	cmp	r7, #25
 800bdd2:	d801      	bhi.n	800bdd8 <_strtol_l.constprop.0+0xb4>
 800bdd4:	3c37      	subs	r4, #55	@ 0x37
 800bdd6:	e7de      	b.n	800bd96 <_strtol_l.constprop.0+0x72>
 800bdd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bddc:	2f19      	cmp	r7, #25
 800bdde:	d804      	bhi.n	800bdea <_strtol_l.constprop.0+0xc6>
 800bde0:	3c57      	subs	r4, #87	@ 0x57
 800bde2:	e7d8      	b.n	800bd96 <_strtol_l.constprop.0+0x72>
 800bde4:	f04f 32ff 	mov.w	r2, #4294967295
 800bde8:	e7e1      	b.n	800bdae <_strtol_l.constprop.0+0x8a>
 800bdea:	1c53      	adds	r3, r2, #1
 800bdec:	d108      	bne.n	800be00 <_strtol_l.constprop.0+0xdc>
 800bdee:	2322      	movs	r3, #34	@ 0x22
 800bdf0:	f8ce 3000 	str.w	r3, [lr]
 800bdf4:	4660      	mov	r0, ip
 800bdf6:	f1b8 0f00 	cmp.w	r8, #0
 800bdfa:	d0a0      	beq.n	800bd3e <_strtol_l.constprop.0+0x1a>
 800bdfc:	1e69      	subs	r1, r5, #1
 800bdfe:	e006      	b.n	800be0e <_strtol_l.constprop.0+0xea>
 800be00:	b106      	cbz	r6, 800be04 <_strtol_l.constprop.0+0xe0>
 800be02:	4240      	negs	r0, r0
 800be04:	f1b8 0f00 	cmp.w	r8, #0
 800be08:	d099      	beq.n	800bd3e <_strtol_l.constprop.0+0x1a>
 800be0a:	2a00      	cmp	r2, #0
 800be0c:	d1f6      	bne.n	800bdfc <_strtol_l.constprop.0+0xd8>
 800be0e:	f8c8 1000 	str.w	r1, [r8]
 800be12:	e794      	b.n	800bd3e <_strtol_l.constprop.0+0x1a>
 800be14:	0800d2d9 	.word	0x0800d2d9

0800be18 <_strtol_r>:
 800be18:	f7ff bf84 	b.w	800bd24 <_strtol_l.constprop.0>

0800be1c <__ssputs_r>:
 800be1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be20:	688e      	ldr	r6, [r1, #8]
 800be22:	461f      	mov	r7, r3
 800be24:	42be      	cmp	r6, r7
 800be26:	680b      	ldr	r3, [r1, #0]
 800be28:	4682      	mov	sl, r0
 800be2a:	460c      	mov	r4, r1
 800be2c:	4690      	mov	r8, r2
 800be2e:	d82d      	bhi.n	800be8c <__ssputs_r+0x70>
 800be30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800be34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800be38:	d026      	beq.n	800be88 <__ssputs_r+0x6c>
 800be3a:	6965      	ldr	r5, [r4, #20]
 800be3c:	6909      	ldr	r1, [r1, #16]
 800be3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800be42:	eba3 0901 	sub.w	r9, r3, r1
 800be46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800be4a:	1c7b      	adds	r3, r7, #1
 800be4c:	444b      	add	r3, r9
 800be4e:	106d      	asrs	r5, r5, #1
 800be50:	429d      	cmp	r5, r3
 800be52:	bf38      	it	cc
 800be54:	461d      	movcc	r5, r3
 800be56:	0553      	lsls	r3, r2, #21
 800be58:	d527      	bpl.n	800beaa <__ssputs_r+0x8e>
 800be5a:	4629      	mov	r1, r5
 800be5c:	f7fe fc1c 	bl	800a698 <_malloc_r>
 800be60:	4606      	mov	r6, r0
 800be62:	b360      	cbz	r0, 800bebe <__ssputs_r+0xa2>
 800be64:	6921      	ldr	r1, [r4, #16]
 800be66:	464a      	mov	r2, r9
 800be68:	f7fd fd3f 	bl	80098ea <memcpy>
 800be6c:	89a3      	ldrh	r3, [r4, #12]
 800be6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800be72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be76:	81a3      	strh	r3, [r4, #12]
 800be78:	6126      	str	r6, [r4, #16]
 800be7a:	6165      	str	r5, [r4, #20]
 800be7c:	444e      	add	r6, r9
 800be7e:	eba5 0509 	sub.w	r5, r5, r9
 800be82:	6026      	str	r6, [r4, #0]
 800be84:	60a5      	str	r5, [r4, #8]
 800be86:	463e      	mov	r6, r7
 800be88:	42be      	cmp	r6, r7
 800be8a:	d900      	bls.n	800be8e <__ssputs_r+0x72>
 800be8c:	463e      	mov	r6, r7
 800be8e:	6820      	ldr	r0, [r4, #0]
 800be90:	4632      	mov	r2, r6
 800be92:	4641      	mov	r1, r8
 800be94:	f000 f9c6 	bl	800c224 <memmove>
 800be98:	68a3      	ldr	r3, [r4, #8]
 800be9a:	1b9b      	subs	r3, r3, r6
 800be9c:	60a3      	str	r3, [r4, #8]
 800be9e:	6823      	ldr	r3, [r4, #0]
 800bea0:	4433      	add	r3, r6
 800bea2:	6023      	str	r3, [r4, #0]
 800bea4:	2000      	movs	r0, #0
 800bea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beaa:	462a      	mov	r2, r5
 800beac:	f000 fd7d 	bl	800c9aa <_realloc_r>
 800beb0:	4606      	mov	r6, r0
 800beb2:	2800      	cmp	r0, #0
 800beb4:	d1e0      	bne.n	800be78 <__ssputs_r+0x5c>
 800beb6:	6921      	ldr	r1, [r4, #16]
 800beb8:	4650      	mov	r0, sl
 800beba:	f7fe fb79 	bl	800a5b0 <_free_r>
 800bebe:	230c      	movs	r3, #12
 800bec0:	f8ca 3000 	str.w	r3, [sl]
 800bec4:	89a3      	ldrh	r3, [r4, #12]
 800bec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800beca:	81a3      	strh	r3, [r4, #12]
 800becc:	f04f 30ff 	mov.w	r0, #4294967295
 800bed0:	e7e9      	b.n	800bea6 <__ssputs_r+0x8a>
	...

0800bed4 <_svfiprintf_r>:
 800bed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed8:	4698      	mov	r8, r3
 800beda:	898b      	ldrh	r3, [r1, #12]
 800bedc:	061b      	lsls	r3, r3, #24
 800bede:	b09d      	sub	sp, #116	@ 0x74
 800bee0:	4607      	mov	r7, r0
 800bee2:	460d      	mov	r5, r1
 800bee4:	4614      	mov	r4, r2
 800bee6:	d510      	bpl.n	800bf0a <_svfiprintf_r+0x36>
 800bee8:	690b      	ldr	r3, [r1, #16]
 800beea:	b973      	cbnz	r3, 800bf0a <_svfiprintf_r+0x36>
 800beec:	2140      	movs	r1, #64	@ 0x40
 800beee:	f7fe fbd3 	bl	800a698 <_malloc_r>
 800bef2:	6028      	str	r0, [r5, #0]
 800bef4:	6128      	str	r0, [r5, #16]
 800bef6:	b930      	cbnz	r0, 800bf06 <_svfiprintf_r+0x32>
 800bef8:	230c      	movs	r3, #12
 800befa:	603b      	str	r3, [r7, #0]
 800befc:	f04f 30ff 	mov.w	r0, #4294967295
 800bf00:	b01d      	add	sp, #116	@ 0x74
 800bf02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf06:	2340      	movs	r3, #64	@ 0x40
 800bf08:	616b      	str	r3, [r5, #20]
 800bf0a:	2300      	movs	r3, #0
 800bf0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf0e:	2320      	movs	r3, #32
 800bf10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf14:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf18:	2330      	movs	r3, #48	@ 0x30
 800bf1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c0b8 <_svfiprintf_r+0x1e4>
 800bf1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf22:	f04f 0901 	mov.w	r9, #1
 800bf26:	4623      	mov	r3, r4
 800bf28:	469a      	mov	sl, r3
 800bf2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf2e:	b10a      	cbz	r2, 800bf34 <_svfiprintf_r+0x60>
 800bf30:	2a25      	cmp	r2, #37	@ 0x25
 800bf32:	d1f9      	bne.n	800bf28 <_svfiprintf_r+0x54>
 800bf34:	ebba 0b04 	subs.w	fp, sl, r4
 800bf38:	d00b      	beq.n	800bf52 <_svfiprintf_r+0x7e>
 800bf3a:	465b      	mov	r3, fp
 800bf3c:	4622      	mov	r2, r4
 800bf3e:	4629      	mov	r1, r5
 800bf40:	4638      	mov	r0, r7
 800bf42:	f7ff ff6b 	bl	800be1c <__ssputs_r>
 800bf46:	3001      	adds	r0, #1
 800bf48:	f000 80a7 	beq.w	800c09a <_svfiprintf_r+0x1c6>
 800bf4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf4e:	445a      	add	r2, fp
 800bf50:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf52:	f89a 3000 	ldrb.w	r3, [sl]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	f000 809f 	beq.w	800c09a <_svfiprintf_r+0x1c6>
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	f04f 32ff 	mov.w	r2, #4294967295
 800bf62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf66:	f10a 0a01 	add.w	sl, sl, #1
 800bf6a:	9304      	str	r3, [sp, #16]
 800bf6c:	9307      	str	r3, [sp, #28]
 800bf6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf72:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf74:	4654      	mov	r4, sl
 800bf76:	2205      	movs	r2, #5
 800bf78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf7c:	484e      	ldr	r0, [pc, #312]	@ (800c0b8 <_svfiprintf_r+0x1e4>)
 800bf7e:	f7f4 f94f 	bl	8000220 <memchr>
 800bf82:	9a04      	ldr	r2, [sp, #16]
 800bf84:	b9d8      	cbnz	r0, 800bfbe <_svfiprintf_r+0xea>
 800bf86:	06d0      	lsls	r0, r2, #27
 800bf88:	bf44      	itt	mi
 800bf8a:	2320      	movmi	r3, #32
 800bf8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf90:	0711      	lsls	r1, r2, #28
 800bf92:	bf44      	itt	mi
 800bf94:	232b      	movmi	r3, #43	@ 0x2b
 800bf96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bf9a:	f89a 3000 	ldrb.w	r3, [sl]
 800bf9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfa0:	d015      	beq.n	800bfce <_svfiprintf_r+0xfa>
 800bfa2:	9a07      	ldr	r2, [sp, #28]
 800bfa4:	4654      	mov	r4, sl
 800bfa6:	2000      	movs	r0, #0
 800bfa8:	f04f 0c0a 	mov.w	ip, #10
 800bfac:	4621      	mov	r1, r4
 800bfae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfb2:	3b30      	subs	r3, #48	@ 0x30
 800bfb4:	2b09      	cmp	r3, #9
 800bfb6:	d94b      	bls.n	800c050 <_svfiprintf_r+0x17c>
 800bfb8:	b1b0      	cbz	r0, 800bfe8 <_svfiprintf_r+0x114>
 800bfba:	9207      	str	r2, [sp, #28]
 800bfbc:	e014      	b.n	800bfe8 <_svfiprintf_r+0x114>
 800bfbe:	eba0 0308 	sub.w	r3, r0, r8
 800bfc2:	fa09 f303 	lsl.w	r3, r9, r3
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	9304      	str	r3, [sp, #16]
 800bfca:	46a2      	mov	sl, r4
 800bfcc:	e7d2      	b.n	800bf74 <_svfiprintf_r+0xa0>
 800bfce:	9b03      	ldr	r3, [sp, #12]
 800bfd0:	1d19      	adds	r1, r3, #4
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	9103      	str	r1, [sp, #12]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	bfbb      	ittet	lt
 800bfda:	425b      	neglt	r3, r3
 800bfdc:	f042 0202 	orrlt.w	r2, r2, #2
 800bfe0:	9307      	strge	r3, [sp, #28]
 800bfe2:	9307      	strlt	r3, [sp, #28]
 800bfe4:	bfb8      	it	lt
 800bfe6:	9204      	strlt	r2, [sp, #16]
 800bfe8:	7823      	ldrb	r3, [r4, #0]
 800bfea:	2b2e      	cmp	r3, #46	@ 0x2e
 800bfec:	d10a      	bne.n	800c004 <_svfiprintf_r+0x130>
 800bfee:	7863      	ldrb	r3, [r4, #1]
 800bff0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bff2:	d132      	bne.n	800c05a <_svfiprintf_r+0x186>
 800bff4:	9b03      	ldr	r3, [sp, #12]
 800bff6:	1d1a      	adds	r2, r3, #4
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	9203      	str	r2, [sp, #12]
 800bffc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c000:	3402      	adds	r4, #2
 800c002:	9305      	str	r3, [sp, #20]
 800c004:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c0c8 <_svfiprintf_r+0x1f4>
 800c008:	7821      	ldrb	r1, [r4, #0]
 800c00a:	2203      	movs	r2, #3
 800c00c:	4650      	mov	r0, sl
 800c00e:	f7f4 f907 	bl	8000220 <memchr>
 800c012:	b138      	cbz	r0, 800c024 <_svfiprintf_r+0x150>
 800c014:	9b04      	ldr	r3, [sp, #16]
 800c016:	eba0 000a 	sub.w	r0, r0, sl
 800c01a:	2240      	movs	r2, #64	@ 0x40
 800c01c:	4082      	lsls	r2, r0
 800c01e:	4313      	orrs	r3, r2
 800c020:	3401      	adds	r4, #1
 800c022:	9304      	str	r3, [sp, #16]
 800c024:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c028:	4824      	ldr	r0, [pc, #144]	@ (800c0bc <_svfiprintf_r+0x1e8>)
 800c02a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c02e:	2206      	movs	r2, #6
 800c030:	f7f4 f8f6 	bl	8000220 <memchr>
 800c034:	2800      	cmp	r0, #0
 800c036:	d036      	beq.n	800c0a6 <_svfiprintf_r+0x1d2>
 800c038:	4b21      	ldr	r3, [pc, #132]	@ (800c0c0 <_svfiprintf_r+0x1ec>)
 800c03a:	bb1b      	cbnz	r3, 800c084 <_svfiprintf_r+0x1b0>
 800c03c:	9b03      	ldr	r3, [sp, #12]
 800c03e:	3307      	adds	r3, #7
 800c040:	f023 0307 	bic.w	r3, r3, #7
 800c044:	3308      	adds	r3, #8
 800c046:	9303      	str	r3, [sp, #12]
 800c048:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c04a:	4433      	add	r3, r6
 800c04c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c04e:	e76a      	b.n	800bf26 <_svfiprintf_r+0x52>
 800c050:	fb0c 3202 	mla	r2, ip, r2, r3
 800c054:	460c      	mov	r4, r1
 800c056:	2001      	movs	r0, #1
 800c058:	e7a8      	b.n	800bfac <_svfiprintf_r+0xd8>
 800c05a:	2300      	movs	r3, #0
 800c05c:	3401      	adds	r4, #1
 800c05e:	9305      	str	r3, [sp, #20]
 800c060:	4619      	mov	r1, r3
 800c062:	f04f 0c0a 	mov.w	ip, #10
 800c066:	4620      	mov	r0, r4
 800c068:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c06c:	3a30      	subs	r2, #48	@ 0x30
 800c06e:	2a09      	cmp	r2, #9
 800c070:	d903      	bls.n	800c07a <_svfiprintf_r+0x1a6>
 800c072:	2b00      	cmp	r3, #0
 800c074:	d0c6      	beq.n	800c004 <_svfiprintf_r+0x130>
 800c076:	9105      	str	r1, [sp, #20]
 800c078:	e7c4      	b.n	800c004 <_svfiprintf_r+0x130>
 800c07a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c07e:	4604      	mov	r4, r0
 800c080:	2301      	movs	r3, #1
 800c082:	e7f0      	b.n	800c066 <_svfiprintf_r+0x192>
 800c084:	ab03      	add	r3, sp, #12
 800c086:	9300      	str	r3, [sp, #0]
 800c088:	462a      	mov	r2, r5
 800c08a:	4b0e      	ldr	r3, [pc, #56]	@ (800c0c4 <_svfiprintf_r+0x1f0>)
 800c08c:	a904      	add	r1, sp, #16
 800c08e:	4638      	mov	r0, r7
 800c090:	f7fc fcac 	bl	80089ec <_printf_float>
 800c094:	1c42      	adds	r2, r0, #1
 800c096:	4606      	mov	r6, r0
 800c098:	d1d6      	bne.n	800c048 <_svfiprintf_r+0x174>
 800c09a:	89ab      	ldrh	r3, [r5, #12]
 800c09c:	065b      	lsls	r3, r3, #25
 800c09e:	f53f af2d 	bmi.w	800befc <_svfiprintf_r+0x28>
 800c0a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c0a4:	e72c      	b.n	800bf00 <_svfiprintf_r+0x2c>
 800c0a6:	ab03      	add	r3, sp, #12
 800c0a8:	9300      	str	r3, [sp, #0]
 800c0aa:	462a      	mov	r2, r5
 800c0ac:	4b05      	ldr	r3, [pc, #20]	@ (800c0c4 <_svfiprintf_r+0x1f0>)
 800c0ae:	a904      	add	r1, sp, #16
 800c0b0:	4638      	mov	r0, r7
 800c0b2:	f7fc ff33 	bl	8008f1c <_printf_i>
 800c0b6:	e7ed      	b.n	800c094 <_svfiprintf_r+0x1c0>
 800c0b8:	0800d3d9 	.word	0x0800d3d9
 800c0bc:	0800d3e3 	.word	0x0800d3e3
 800c0c0:	080089ed 	.word	0x080089ed
 800c0c4:	0800be1d 	.word	0x0800be1d
 800c0c8:	0800d3df 	.word	0x0800d3df

0800c0cc <__sflush_r>:
 800c0cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c0d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0d4:	0716      	lsls	r6, r2, #28
 800c0d6:	4605      	mov	r5, r0
 800c0d8:	460c      	mov	r4, r1
 800c0da:	d454      	bmi.n	800c186 <__sflush_r+0xba>
 800c0dc:	684b      	ldr	r3, [r1, #4]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	dc02      	bgt.n	800c0e8 <__sflush_r+0x1c>
 800c0e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	dd48      	ble.n	800c17a <__sflush_r+0xae>
 800c0e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c0ea:	2e00      	cmp	r6, #0
 800c0ec:	d045      	beq.n	800c17a <__sflush_r+0xae>
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c0f4:	682f      	ldr	r7, [r5, #0]
 800c0f6:	6a21      	ldr	r1, [r4, #32]
 800c0f8:	602b      	str	r3, [r5, #0]
 800c0fa:	d030      	beq.n	800c15e <__sflush_r+0x92>
 800c0fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c0fe:	89a3      	ldrh	r3, [r4, #12]
 800c100:	0759      	lsls	r1, r3, #29
 800c102:	d505      	bpl.n	800c110 <__sflush_r+0x44>
 800c104:	6863      	ldr	r3, [r4, #4]
 800c106:	1ad2      	subs	r2, r2, r3
 800c108:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c10a:	b10b      	cbz	r3, 800c110 <__sflush_r+0x44>
 800c10c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c10e:	1ad2      	subs	r2, r2, r3
 800c110:	2300      	movs	r3, #0
 800c112:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c114:	6a21      	ldr	r1, [r4, #32]
 800c116:	4628      	mov	r0, r5
 800c118:	47b0      	blx	r6
 800c11a:	1c43      	adds	r3, r0, #1
 800c11c:	89a3      	ldrh	r3, [r4, #12]
 800c11e:	d106      	bne.n	800c12e <__sflush_r+0x62>
 800c120:	6829      	ldr	r1, [r5, #0]
 800c122:	291d      	cmp	r1, #29
 800c124:	d82b      	bhi.n	800c17e <__sflush_r+0xb2>
 800c126:	4a2a      	ldr	r2, [pc, #168]	@ (800c1d0 <__sflush_r+0x104>)
 800c128:	410a      	asrs	r2, r1
 800c12a:	07d6      	lsls	r6, r2, #31
 800c12c:	d427      	bmi.n	800c17e <__sflush_r+0xb2>
 800c12e:	2200      	movs	r2, #0
 800c130:	6062      	str	r2, [r4, #4]
 800c132:	04d9      	lsls	r1, r3, #19
 800c134:	6922      	ldr	r2, [r4, #16]
 800c136:	6022      	str	r2, [r4, #0]
 800c138:	d504      	bpl.n	800c144 <__sflush_r+0x78>
 800c13a:	1c42      	adds	r2, r0, #1
 800c13c:	d101      	bne.n	800c142 <__sflush_r+0x76>
 800c13e:	682b      	ldr	r3, [r5, #0]
 800c140:	b903      	cbnz	r3, 800c144 <__sflush_r+0x78>
 800c142:	6560      	str	r0, [r4, #84]	@ 0x54
 800c144:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c146:	602f      	str	r7, [r5, #0]
 800c148:	b1b9      	cbz	r1, 800c17a <__sflush_r+0xae>
 800c14a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c14e:	4299      	cmp	r1, r3
 800c150:	d002      	beq.n	800c158 <__sflush_r+0x8c>
 800c152:	4628      	mov	r0, r5
 800c154:	f7fe fa2c 	bl	800a5b0 <_free_r>
 800c158:	2300      	movs	r3, #0
 800c15a:	6363      	str	r3, [r4, #52]	@ 0x34
 800c15c:	e00d      	b.n	800c17a <__sflush_r+0xae>
 800c15e:	2301      	movs	r3, #1
 800c160:	4628      	mov	r0, r5
 800c162:	47b0      	blx	r6
 800c164:	4602      	mov	r2, r0
 800c166:	1c50      	adds	r0, r2, #1
 800c168:	d1c9      	bne.n	800c0fe <__sflush_r+0x32>
 800c16a:	682b      	ldr	r3, [r5, #0]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d0c6      	beq.n	800c0fe <__sflush_r+0x32>
 800c170:	2b1d      	cmp	r3, #29
 800c172:	d001      	beq.n	800c178 <__sflush_r+0xac>
 800c174:	2b16      	cmp	r3, #22
 800c176:	d11e      	bne.n	800c1b6 <__sflush_r+0xea>
 800c178:	602f      	str	r7, [r5, #0]
 800c17a:	2000      	movs	r0, #0
 800c17c:	e022      	b.n	800c1c4 <__sflush_r+0xf8>
 800c17e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c182:	b21b      	sxth	r3, r3
 800c184:	e01b      	b.n	800c1be <__sflush_r+0xf2>
 800c186:	690f      	ldr	r7, [r1, #16]
 800c188:	2f00      	cmp	r7, #0
 800c18a:	d0f6      	beq.n	800c17a <__sflush_r+0xae>
 800c18c:	0793      	lsls	r3, r2, #30
 800c18e:	680e      	ldr	r6, [r1, #0]
 800c190:	bf08      	it	eq
 800c192:	694b      	ldreq	r3, [r1, #20]
 800c194:	600f      	str	r7, [r1, #0]
 800c196:	bf18      	it	ne
 800c198:	2300      	movne	r3, #0
 800c19a:	eba6 0807 	sub.w	r8, r6, r7
 800c19e:	608b      	str	r3, [r1, #8]
 800c1a0:	f1b8 0f00 	cmp.w	r8, #0
 800c1a4:	dde9      	ble.n	800c17a <__sflush_r+0xae>
 800c1a6:	6a21      	ldr	r1, [r4, #32]
 800c1a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c1aa:	4643      	mov	r3, r8
 800c1ac:	463a      	mov	r2, r7
 800c1ae:	4628      	mov	r0, r5
 800c1b0:	47b0      	blx	r6
 800c1b2:	2800      	cmp	r0, #0
 800c1b4:	dc08      	bgt.n	800c1c8 <__sflush_r+0xfc>
 800c1b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1be:	81a3      	strh	r3, [r4, #12]
 800c1c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1c8:	4407      	add	r7, r0
 800c1ca:	eba8 0800 	sub.w	r8, r8, r0
 800c1ce:	e7e7      	b.n	800c1a0 <__sflush_r+0xd4>
 800c1d0:	dfbffffe 	.word	0xdfbffffe

0800c1d4 <_fflush_r>:
 800c1d4:	b538      	push	{r3, r4, r5, lr}
 800c1d6:	690b      	ldr	r3, [r1, #16]
 800c1d8:	4605      	mov	r5, r0
 800c1da:	460c      	mov	r4, r1
 800c1dc:	b913      	cbnz	r3, 800c1e4 <_fflush_r+0x10>
 800c1de:	2500      	movs	r5, #0
 800c1e0:	4628      	mov	r0, r5
 800c1e2:	bd38      	pop	{r3, r4, r5, pc}
 800c1e4:	b118      	cbz	r0, 800c1ee <_fflush_r+0x1a>
 800c1e6:	6a03      	ldr	r3, [r0, #32]
 800c1e8:	b90b      	cbnz	r3, 800c1ee <_fflush_r+0x1a>
 800c1ea:	f7fd fa57 	bl	800969c <__sinit>
 800c1ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d0f3      	beq.n	800c1de <_fflush_r+0xa>
 800c1f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c1f8:	07d0      	lsls	r0, r2, #31
 800c1fa:	d404      	bmi.n	800c206 <_fflush_r+0x32>
 800c1fc:	0599      	lsls	r1, r3, #22
 800c1fe:	d402      	bmi.n	800c206 <_fflush_r+0x32>
 800c200:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c202:	f7fd fb70 	bl	80098e6 <__retarget_lock_acquire_recursive>
 800c206:	4628      	mov	r0, r5
 800c208:	4621      	mov	r1, r4
 800c20a:	f7ff ff5f 	bl	800c0cc <__sflush_r>
 800c20e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c210:	07da      	lsls	r2, r3, #31
 800c212:	4605      	mov	r5, r0
 800c214:	d4e4      	bmi.n	800c1e0 <_fflush_r+0xc>
 800c216:	89a3      	ldrh	r3, [r4, #12]
 800c218:	059b      	lsls	r3, r3, #22
 800c21a:	d4e1      	bmi.n	800c1e0 <_fflush_r+0xc>
 800c21c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c21e:	f7fd fb63 	bl	80098e8 <__retarget_lock_release_recursive>
 800c222:	e7dd      	b.n	800c1e0 <_fflush_r+0xc>

0800c224 <memmove>:
 800c224:	4288      	cmp	r0, r1
 800c226:	b510      	push	{r4, lr}
 800c228:	eb01 0402 	add.w	r4, r1, r2
 800c22c:	d902      	bls.n	800c234 <memmove+0x10>
 800c22e:	4284      	cmp	r4, r0
 800c230:	4623      	mov	r3, r4
 800c232:	d807      	bhi.n	800c244 <memmove+0x20>
 800c234:	1e43      	subs	r3, r0, #1
 800c236:	42a1      	cmp	r1, r4
 800c238:	d008      	beq.n	800c24c <memmove+0x28>
 800c23a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c23e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c242:	e7f8      	b.n	800c236 <memmove+0x12>
 800c244:	4402      	add	r2, r0
 800c246:	4601      	mov	r1, r0
 800c248:	428a      	cmp	r2, r1
 800c24a:	d100      	bne.n	800c24e <memmove+0x2a>
 800c24c:	bd10      	pop	{r4, pc}
 800c24e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c256:	e7f7      	b.n	800c248 <memmove+0x24>

0800c258 <strncmp>:
 800c258:	b510      	push	{r4, lr}
 800c25a:	b16a      	cbz	r2, 800c278 <strncmp+0x20>
 800c25c:	3901      	subs	r1, #1
 800c25e:	1884      	adds	r4, r0, r2
 800c260:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c264:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c268:	429a      	cmp	r2, r3
 800c26a:	d103      	bne.n	800c274 <strncmp+0x1c>
 800c26c:	42a0      	cmp	r0, r4
 800c26e:	d001      	beq.n	800c274 <strncmp+0x1c>
 800c270:	2a00      	cmp	r2, #0
 800c272:	d1f5      	bne.n	800c260 <strncmp+0x8>
 800c274:	1ad0      	subs	r0, r2, r3
 800c276:	bd10      	pop	{r4, pc}
 800c278:	4610      	mov	r0, r2
 800c27a:	e7fc      	b.n	800c276 <strncmp+0x1e>

0800c27c <_sbrk_r>:
 800c27c:	b538      	push	{r3, r4, r5, lr}
 800c27e:	4d06      	ldr	r5, [pc, #24]	@ (800c298 <_sbrk_r+0x1c>)
 800c280:	2300      	movs	r3, #0
 800c282:	4604      	mov	r4, r0
 800c284:	4608      	mov	r0, r1
 800c286:	602b      	str	r3, [r5, #0]
 800c288:	f7f6 fe1a 	bl	8002ec0 <_sbrk>
 800c28c:	1c43      	adds	r3, r0, #1
 800c28e:	d102      	bne.n	800c296 <_sbrk_r+0x1a>
 800c290:	682b      	ldr	r3, [r5, #0]
 800c292:	b103      	cbz	r3, 800c296 <_sbrk_r+0x1a>
 800c294:	6023      	str	r3, [r4, #0]
 800c296:	bd38      	pop	{r3, r4, r5, pc}
 800c298:	200007ac 	.word	0x200007ac
 800c29c:	00000000 	.word	0x00000000

0800c2a0 <nan>:
 800c2a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c2a8 <nan+0x8>
 800c2a4:	4770      	bx	lr
 800c2a6:	bf00      	nop
 800c2a8:	00000000 	.word	0x00000000
 800c2ac:	7ff80000 	.word	0x7ff80000

0800c2b0 <__assert_func>:
 800c2b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c2b2:	4614      	mov	r4, r2
 800c2b4:	461a      	mov	r2, r3
 800c2b6:	4b09      	ldr	r3, [pc, #36]	@ (800c2dc <__assert_func+0x2c>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	4605      	mov	r5, r0
 800c2bc:	68d8      	ldr	r0, [r3, #12]
 800c2be:	b954      	cbnz	r4, 800c2d6 <__assert_func+0x26>
 800c2c0:	4b07      	ldr	r3, [pc, #28]	@ (800c2e0 <__assert_func+0x30>)
 800c2c2:	461c      	mov	r4, r3
 800c2c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c2c8:	9100      	str	r1, [sp, #0]
 800c2ca:	462b      	mov	r3, r5
 800c2cc:	4905      	ldr	r1, [pc, #20]	@ (800c2e4 <__assert_func+0x34>)
 800c2ce:	f000 fba7 	bl	800ca20 <fiprintf>
 800c2d2:	f000 fbb7 	bl	800ca44 <abort>
 800c2d6:	4b04      	ldr	r3, [pc, #16]	@ (800c2e8 <__assert_func+0x38>)
 800c2d8:	e7f4      	b.n	800c2c4 <__assert_func+0x14>
 800c2da:	bf00      	nop
 800c2dc:	20000014 	.word	0x20000014
 800c2e0:	0800d42d 	.word	0x0800d42d
 800c2e4:	0800d3ff 	.word	0x0800d3ff
 800c2e8:	0800d3f2 	.word	0x0800d3f2

0800c2ec <_calloc_r>:
 800c2ec:	b570      	push	{r4, r5, r6, lr}
 800c2ee:	fba1 5402 	umull	r5, r4, r1, r2
 800c2f2:	b93c      	cbnz	r4, 800c304 <_calloc_r+0x18>
 800c2f4:	4629      	mov	r1, r5
 800c2f6:	f7fe f9cf 	bl	800a698 <_malloc_r>
 800c2fa:	4606      	mov	r6, r0
 800c2fc:	b928      	cbnz	r0, 800c30a <_calloc_r+0x1e>
 800c2fe:	2600      	movs	r6, #0
 800c300:	4630      	mov	r0, r6
 800c302:	bd70      	pop	{r4, r5, r6, pc}
 800c304:	220c      	movs	r2, #12
 800c306:	6002      	str	r2, [r0, #0]
 800c308:	e7f9      	b.n	800c2fe <_calloc_r+0x12>
 800c30a:	462a      	mov	r2, r5
 800c30c:	4621      	mov	r1, r4
 800c30e:	f7fd fa5e 	bl	80097ce <memset>
 800c312:	e7f5      	b.n	800c300 <_calloc_r+0x14>

0800c314 <rshift>:
 800c314:	6903      	ldr	r3, [r0, #16]
 800c316:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c31a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c31e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c322:	f100 0414 	add.w	r4, r0, #20
 800c326:	dd45      	ble.n	800c3b4 <rshift+0xa0>
 800c328:	f011 011f 	ands.w	r1, r1, #31
 800c32c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c330:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c334:	d10c      	bne.n	800c350 <rshift+0x3c>
 800c336:	f100 0710 	add.w	r7, r0, #16
 800c33a:	4629      	mov	r1, r5
 800c33c:	42b1      	cmp	r1, r6
 800c33e:	d334      	bcc.n	800c3aa <rshift+0x96>
 800c340:	1a9b      	subs	r3, r3, r2
 800c342:	009b      	lsls	r3, r3, #2
 800c344:	1eea      	subs	r2, r5, #3
 800c346:	4296      	cmp	r6, r2
 800c348:	bf38      	it	cc
 800c34a:	2300      	movcc	r3, #0
 800c34c:	4423      	add	r3, r4
 800c34e:	e015      	b.n	800c37c <rshift+0x68>
 800c350:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c354:	f1c1 0820 	rsb	r8, r1, #32
 800c358:	40cf      	lsrs	r7, r1
 800c35a:	f105 0e04 	add.w	lr, r5, #4
 800c35e:	46a1      	mov	r9, r4
 800c360:	4576      	cmp	r6, lr
 800c362:	46f4      	mov	ip, lr
 800c364:	d815      	bhi.n	800c392 <rshift+0x7e>
 800c366:	1a9a      	subs	r2, r3, r2
 800c368:	0092      	lsls	r2, r2, #2
 800c36a:	3a04      	subs	r2, #4
 800c36c:	3501      	adds	r5, #1
 800c36e:	42ae      	cmp	r6, r5
 800c370:	bf38      	it	cc
 800c372:	2200      	movcc	r2, #0
 800c374:	18a3      	adds	r3, r4, r2
 800c376:	50a7      	str	r7, [r4, r2]
 800c378:	b107      	cbz	r7, 800c37c <rshift+0x68>
 800c37a:	3304      	adds	r3, #4
 800c37c:	1b1a      	subs	r2, r3, r4
 800c37e:	42a3      	cmp	r3, r4
 800c380:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c384:	bf08      	it	eq
 800c386:	2300      	moveq	r3, #0
 800c388:	6102      	str	r2, [r0, #16]
 800c38a:	bf08      	it	eq
 800c38c:	6143      	streq	r3, [r0, #20]
 800c38e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c392:	f8dc c000 	ldr.w	ip, [ip]
 800c396:	fa0c fc08 	lsl.w	ip, ip, r8
 800c39a:	ea4c 0707 	orr.w	r7, ip, r7
 800c39e:	f849 7b04 	str.w	r7, [r9], #4
 800c3a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c3a6:	40cf      	lsrs	r7, r1
 800c3a8:	e7da      	b.n	800c360 <rshift+0x4c>
 800c3aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800c3ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800c3b2:	e7c3      	b.n	800c33c <rshift+0x28>
 800c3b4:	4623      	mov	r3, r4
 800c3b6:	e7e1      	b.n	800c37c <rshift+0x68>

0800c3b8 <__hexdig_fun>:
 800c3b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c3bc:	2b09      	cmp	r3, #9
 800c3be:	d802      	bhi.n	800c3c6 <__hexdig_fun+0xe>
 800c3c0:	3820      	subs	r0, #32
 800c3c2:	b2c0      	uxtb	r0, r0
 800c3c4:	4770      	bx	lr
 800c3c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c3ca:	2b05      	cmp	r3, #5
 800c3cc:	d801      	bhi.n	800c3d2 <__hexdig_fun+0x1a>
 800c3ce:	3847      	subs	r0, #71	@ 0x47
 800c3d0:	e7f7      	b.n	800c3c2 <__hexdig_fun+0xa>
 800c3d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c3d6:	2b05      	cmp	r3, #5
 800c3d8:	d801      	bhi.n	800c3de <__hexdig_fun+0x26>
 800c3da:	3827      	subs	r0, #39	@ 0x27
 800c3dc:	e7f1      	b.n	800c3c2 <__hexdig_fun+0xa>
 800c3de:	2000      	movs	r0, #0
 800c3e0:	4770      	bx	lr
	...

0800c3e4 <__gethex>:
 800c3e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e8:	b085      	sub	sp, #20
 800c3ea:	468a      	mov	sl, r1
 800c3ec:	9302      	str	r3, [sp, #8]
 800c3ee:	680b      	ldr	r3, [r1, #0]
 800c3f0:	9001      	str	r0, [sp, #4]
 800c3f2:	4690      	mov	r8, r2
 800c3f4:	1c9c      	adds	r4, r3, #2
 800c3f6:	46a1      	mov	r9, r4
 800c3f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c3fc:	2830      	cmp	r0, #48	@ 0x30
 800c3fe:	d0fa      	beq.n	800c3f6 <__gethex+0x12>
 800c400:	eba9 0303 	sub.w	r3, r9, r3
 800c404:	f1a3 0b02 	sub.w	fp, r3, #2
 800c408:	f7ff ffd6 	bl	800c3b8 <__hexdig_fun>
 800c40c:	4605      	mov	r5, r0
 800c40e:	2800      	cmp	r0, #0
 800c410:	d168      	bne.n	800c4e4 <__gethex+0x100>
 800c412:	49a0      	ldr	r1, [pc, #640]	@ (800c694 <__gethex+0x2b0>)
 800c414:	2201      	movs	r2, #1
 800c416:	4648      	mov	r0, r9
 800c418:	f7ff ff1e 	bl	800c258 <strncmp>
 800c41c:	4607      	mov	r7, r0
 800c41e:	2800      	cmp	r0, #0
 800c420:	d167      	bne.n	800c4f2 <__gethex+0x10e>
 800c422:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c426:	4626      	mov	r6, r4
 800c428:	f7ff ffc6 	bl	800c3b8 <__hexdig_fun>
 800c42c:	2800      	cmp	r0, #0
 800c42e:	d062      	beq.n	800c4f6 <__gethex+0x112>
 800c430:	4623      	mov	r3, r4
 800c432:	7818      	ldrb	r0, [r3, #0]
 800c434:	2830      	cmp	r0, #48	@ 0x30
 800c436:	4699      	mov	r9, r3
 800c438:	f103 0301 	add.w	r3, r3, #1
 800c43c:	d0f9      	beq.n	800c432 <__gethex+0x4e>
 800c43e:	f7ff ffbb 	bl	800c3b8 <__hexdig_fun>
 800c442:	fab0 f580 	clz	r5, r0
 800c446:	096d      	lsrs	r5, r5, #5
 800c448:	f04f 0b01 	mov.w	fp, #1
 800c44c:	464a      	mov	r2, r9
 800c44e:	4616      	mov	r6, r2
 800c450:	3201      	adds	r2, #1
 800c452:	7830      	ldrb	r0, [r6, #0]
 800c454:	f7ff ffb0 	bl	800c3b8 <__hexdig_fun>
 800c458:	2800      	cmp	r0, #0
 800c45a:	d1f8      	bne.n	800c44e <__gethex+0x6a>
 800c45c:	498d      	ldr	r1, [pc, #564]	@ (800c694 <__gethex+0x2b0>)
 800c45e:	2201      	movs	r2, #1
 800c460:	4630      	mov	r0, r6
 800c462:	f7ff fef9 	bl	800c258 <strncmp>
 800c466:	2800      	cmp	r0, #0
 800c468:	d13f      	bne.n	800c4ea <__gethex+0x106>
 800c46a:	b944      	cbnz	r4, 800c47e <__gethex+0x9a>
 800c46c:	1c74      	adds	r4, r6, #1
 800c46e:	4622      	mov	r2, r4
 800c470:	4616      	mov	r6, r2
 800c472:	3201      	adds	r2, #1
 800c474:	7830      	ldrb	r0, [r6, #0]
 800c476:	f7ff ff9f 	bl	800c3b8 <__hexdig_fun>
 800c47a:	2800      	cmp	r0, #0
 800c47c:	d1f8      	bne.n	800c470 <__gethex+0x8c>
 800c47e:	1ba4      	subs	r4, r4, r6
 800c480:	00a7      	lsls	r7, r4, #2
 800c482:	7833      	ldrb	r3, [r6, #0]
 800c484:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c488:	2b50      	cmp	r3, #80	@ 0x50
 800c48a:	d13e      	bne.n	800c50a <__gethex+0x126>
 800c48c:	7873      	ldrb	r3, [r6, #1]
 800c48e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c490:	d033      	beq.n	800c4fa <__gethex+0x116>
 800c492:	2b2d      	cmp	r3, #45	@ 0x2d
 800c494:	d034      	beq.n	800c500 <__gethex+0x11c>
 800c496:	1c71      	adds	r1, r6, #1
 800c498:	2400      	movs	r4, #0
 800c49a:	7808      	ldrb	r0, [r1, #0]
 800c49c:	f7ff ff8c 	bl	800c3b8 <__hexdig_fun>
 800c4a0:	1e43      	subs	r3, r0, #1
 800c4a2:	b2db      	uxtb	r3, r3
 800c4a4:	2b18      	cmp	r3, #24
 800c4a6:	d830      	bhi.n	800c50a <__gethex+0x126>
 800c4a8:	f1a0 0210 	sub.w	r2, r0, #16
 800c4ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c4b0:	f7ff ff82 	bl	800c3b8 <__hexdig_fun>
 800c4b4:	f100 3cff 	add.w	ip, r0, #4294967295
 800c4b8:	fa5f fc8c 	uxtb.w	ip, ip
 800c4bc:	f1bc 0f18 	cmp.w	ip, #24
 800c4c0:	f04f 030a 	mov.w	r3, #10
 800c4c4:	d91e      	bls.n	800c504 <__gethex+0x120>
 800c4c6:	b104      	cbz	r4, 800c4ca <__gethex+0xe6>
 800c4c8:	4252      	negs	r2, r2
 800c4ca:	4417      	add	r7, r2
 800c4cc:	f8ca 1000 	str.w	r1, [sl]
 800c4d0:	b1ed      	cbz	r5, 800c50e <__gethex+0x12a>
 800c4d2:	f1bb 0f00 	cmp.w	fp, #0
 800c4d6:	bf0c      	ite	eq
 800c4d8:	2506      	moveq	r5, #6
 800c4da:	2500      	movne	r5, #0
 800c4dc:	4628      	mov	r0, r5
 800c4de:	b005      	add	sp, #20
 800c4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4e4:	2500      	movs	r5, #0
 800c4e6:	462c      	mov	r4, r5
 800c4e8:	e7b0      	b.n	800c44c <__gethex+0x68>
 800c4ea:	2c00      	cmp	r4, #0
 800c4ec:	d1c7      	bne.n	800c47e <__gethex+0x9a>
 800c4ee:	4627      	mov	r7, r4
 800c4f0:	e7c7      	b.n	800c482 <__gethex+0x9e>
 800c4f2:	464e      	mov	r6, r9
 800c4f4:	462f      	mov	r7, r5
 800c4f6:	2501      	movs	r5, #1
 800c4f8:	e7c3      	b.n	800c482 <__gethex+0x9e>
 800c4fa:	2400      	movs	r4, #0
 800c4fc:	1cb1      	adds	r1, r6, #2
 800c4fe:	e7cc      	b.n	800c49a <__gethex+0xb6>
 800c500:	2401      	movs	r4, #1
 800c502:	e7fb      	b.n	800c4fc <__gethex+0x118>
 800c504:	fb03 0002 	mla	r0, r3, r2, r0
 800c508:	e7ce      	b.n	800c4a8 <__gethex+0xc4>
 800c50a:	4631      	mov	r1, r6
 800c50c:	e7de      	b.n	800c4cc <__gethex+0xe8>
 800c50e:	eba6 0309 	sub.w	r3, r6, r9
 800c512:	3b01      	subs	r3, #1
 800c514:	4629      	mov	r1, r5
 800c516:	2b07      	cmp	r3, #7
 800c518:	dc0a      	bgt.n	800c530 <__gethex+0x14c>
 800c51a:	9801      	ldr	r0, [sp, #4]
 800c51c:	f7fe f948 	bl	800a7b0 <_Balloc>
 800c520:	4604      	mov	r4, r0
 800c522:	b940      	cbnz	r0, 800c536 <__gethex+0x152>
 800c524:	4b5c      	ldr	r3, [pc, #368]	@ (800c698 <__gethex+0x2b4>)
 800c526:	4602      	mov	r2, r0
 800c528:	21e4      	movs	r1, #228	@ 0xe4
 800c52a:	485c      	ldr	r0, [pc, #368]	@ (800c69c <__gethex+0x2b8>)
 800c52c:	f7ff fec0 	bl	800c2b0 <__assert_func>
 800c530:	3101      	adds	r1, #1
 800c532:	105b      	asrs	r3, r3, #1
 800c534:	e7ef      	b.n	800c516 <__gethex+0x132>
 800c536:	f100 0a14 	add.w	sl, r0, #20
 800c53a:	2300      	movs	r3, #0
 800c53c:	4655      	mov	r5, sl
 800c53e:	469b      	mov	fp, r3
 800c540:	45b1      	cmp	r9, r6
 800c542:	d337      	bcc.n	800c5b4 <__gethex+0x1d0>
 800c544:	f845 bb04 	str.w	fp, [r5], #4
 800c548:	eba5 050a 	sub.w	r5, r5, sl
 800c54c:	10ad      	asrs	r5, r5, #2
 800c54e:	6125      	str	r5, [r4, #16]
 800c550:	4658      	mov	r0, fp
 800c552:	f7fe fa1f 	bl	800a994 <__hi0bits>
 800c556:	016d      	lsls	r5, r5, #5
 800c558:	f8d8 6000 	ldr.w	r6, [r8]
 800c55c:	1a2d      	subs	r5, r5, r0
 800c55e:	42b5      	cmp	r5, r6
 800c560:	dd54      	ble.n	800c60c <__gethex+0x228>
 800c562:	1bad      	subs	r5, r5, r6
 800c564:	4629      	mov	r1, r5
 800c566:	4620      	mov	r0, r4
 800c568:	f7fe fdb3 	bl	800b0d2 <__any_on>
 800c56c:	4681      	mov	r9, r0
 800c56e:	b178      	cbz	r0, 800c590 <__gethex+0x1ac>
 800c570:	1e6b      	subs	r3, r5, #1
 800c572:	1159      	asrs	r1, r3, #5
 800c574:	f003 021f 	and.w	r2, r3, #31
 800c578:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c57c:	f04f 0901 	mov.w	r9, #1
 800c580:	fa09 f202 	lsl.w	r2, r9, r2
 800c584:	420a      	tst	r2, r1
 800c586:	d003      	beq.n	800c590 <__gethex+0x1ac>
 800c588:	454b      	cmp	r3, r9
 800c58a:	dc36      	bgt.n	800c5fa <__gethex+0x216>
 800c58c:	f04f 0902 	mov.w	r9, #2
 800c590:	4629      	mov	r1, r5
 800c592:	4620      	mov	r0, r4
 800c594:	f7ff febe 	bl	800c314 <rshift>
 800c598:	442f      	add	r7, r5
 800c59a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c59e:	42bb      	cmp	r3, r7
 800c5a0:	da42      	bge.n	800c628 <__gethex+0x244>
 800c5a2:	9801      	ldr	r0, [sp, #4]
 800c5a4:	4621      	mov	r1, r4
 800c5a6:	f7fe f943 	bl	800a830 <_Bfree>
 800c5aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	6013      	str	r3, [r2, #0]
 800c5b0:	25a3      	movs	r5, #163	@ 0xa3
 800c5b2:	e793      	b.n	800c4dc <__gethex+0xf8>
 800c5b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c5b8:	2a2e      	cmp	r2, #46	@ 0x2e
 800c5ba:	d012      	beq.n	800c5e2 <__gethex+0x1fe>
 800c5bc:	2b20      	cmp	r3, #32
 800c5be:	d104      	bne.n	800c5ca <__gethex+0x1e6>
 800c5c0:	f845 bb04 	str.w	fp, [r5], #4
 800c5c4:	f04f 0b00 	mov.w	fp, #0
 800c5c8:	465b      	mov	r3, fp
 800c5ca:	7830      	ldrb	r0, [r6, #0]
 800c5cc:	9303      	str	r3, [sp, #12]
 800c5ce:	f7ff fef3 	bl	800c3b8 <__hexdig_fun>
 800c5d2:	9b03      	ldr	r3, [sp, #12]
 800c5d4:	f000 000f 	and.w	r0, r0, #15
 800c5d8:	4098      	lsls	r0, r3
 800c5da:	ea4b 0b00 	orr.w	fp, fp, r0
 800c5de:	3304      	adds	r3, #4
 800c5e0:	e7ae      	b.n	800c540 <__gethex+0x15c>
 800c5e2:	45b1      	cmp	r9, r6
 800c5e4:	d8ea      	bhi.n	800c5bc <__gethex+0x1d8>
 800c5e6:	492b      	ldr	r1, [pc, #172]	@ (800c694 <__gethex+0x2b0>)
 800c5e8:	9303      	str	r3, [sp, #12]
 800c5ea:	2201      	movs	r2, #1
 800c5ec:	4630      	mov	r0, r6
 800c5ee:	f7ff fe33 	bl	800c258 <strncmp>
 800c5f2:	9b03      	ldr	r3, [sp, #12]
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	d1e1      	bne.n	800c5bc <__gethex+0x1d8>
 800c5f8:	e7a2      	b.n	800c540 <__gethex+0x15c>
 800c5fa:	1ea9      	subs	r1, r5, #2
 800c5fc:	4620      	mov	r0, r4
 800c5fe:	f7fe fd68 	bl	800b0d2 <__any_on>
 800c602:	2800      	cmp	r0, #0
 800c604:	d0c2      	beq.n	800c58c <__gethex+0x1a8>
 800c606:	f04f 0903 	mov.w	r9, #3
 800c60a:	e7c1      	b.n	800c590 <__gethex+0x1ac>
 800c60c:	da09      	bge.n	800c622 <__gethex+0x23e>
 800c60e:	1b75      	subs	r5, r6, r5
 800c610:	4621      	mov	r1, r4
 800c612:	9801      	ldr	r0, [sp, #4]
 800c614:	462a      	mov	r2, r5
 800c616:	f7fe fb23 	bl	800ac60 <__lshift>
 800c61a:	1b7f      	subs	r7, r7, r5
 800c61c:	4604      	mov	r4, r0
 800c61e:	f100 0a14 	add.w	sl, r0, #20
 800c622:	f04f 0900 	mov.w	r9, #0
 800c626:	e7b8      	b.n	800c59a <__gethex+0x1b6>
 800c628:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c62c:	42bd      	cmp	r5, r7
 800c62e:	dd6f      	ble.n	800c710 <__gethex+0x32c>
 800c630:	1bed      	subs	r5, r5, r7
 800c632:	42ae      	cmp	r6, r5
 800c634:	dc34      	bgt.n	800c6a0 <__gethex+0x2bc>
 800c636:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c63a:	2b02      	cmp	r3, #2
 800c63c:	d022      	beq.n	800c684 <__gethex+0x2a0>
 800c63e:	2b03      	cmp	r3, #3
 800c640:	d024      	beq.n	800c68c <__gethex+0x2a8>
 800c642:	2b01      	cmp	r3, #1
 800c644:	d115      	bne.n	800c672 <__gethex+0x28e>
 800c646:	42ae      	cmp	r6, r5
 800c648:	d113      	bne.n	800c672 <__gethex+0x28e>
 800c64a:	2e01      	cmp	r6, #1
 800c64c:	d10b      	bne.n	800c666 <__gethex+0x282>
 800c64e:	9a02      	ldr	r2, [sp, #8]
 800c650:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c654:	6013      	str	r3, [r2, #0]
 800c656:	2301      	movs	r3, #1
 800c658:	6123      	str	r3, [r4, #16]
 800c65a:	f8ca 3000 	str.w	r3, [sl]
 800c65e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c660:	2562      	movs	r5, #98	@ 0x62
 800c662:	601c      	str	r4, [r3, #0]
 800c664:	e73a      	b.n	800c4dc <__gethex+0xf8>
 800c666:	1e71      	subs	r1, r6, #1
 800c668:	4620      	mov	r0, r4
 800c66a:	f7fe fd32 	bl	800b0d2 <__any_on>
 800c66e:	2800      	cmp	r0, #0
 800c670:	d1ed      	bne.n	800c64e <__gethex+0x26a>
 800c672:	9801      	ldr	r0, [sp, #4]
 800c674:	4621      	mov	r1, r4
 800c676:	f7fe f8db 	bl	800a830 <_Bfree>
 800c67a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c67c:	2300      	movs	r3, #0
 800c67e:	6013      	str	r3, [r2, #0]
 800c680:	2550      	movs	r5, #80	@ 0x50
 800c682:	e72b      	b.n	800c4dc <__gethex+0xf8>
 800c684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c686:	2b00      	cmp	r3, #0
 800c688:	d1f3      	bne.n	800c672 <__gethex+0x28e>
 800c68a:	e7e0      	b.n	800c64e <__gethex+0x26a>
 800c68c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d1dd      	bne.n	800c64e <__gethex+0x26a>
 800c692:	e7ee      	b.n	800c672 <__gethex+0x28e>
 800c694:	0800d280 	.word	0x0800d280
 800c698:	0800d119 	.word	0x0800d119
 800c69c:	0800d42e 	.word	0x0800d42e
 800c6a0:	1e6f      	subs	r7, r5, #1
 800c6a2:	f1b9 0f00 	cmp.w	r9, #0
 800c6a6:	d130      	bne.n	800c70a <__gethex+0x326>
 800c6a8:	b127      	cbz	r7, 800c6b4 <__gethex+0x2d0>
 800c6aa:	4639      	mov	r1, r7
 800c6ac:	4620      	mov	r0, r4
 800c6ae:	f7fe fd10 	bl	800b0d2 <__any_on>
 800c6b2:	4681      	mov	r9, r0
 800c6b4:	117a      	asrs	r2, r7, #5
 800c6b6:	2301      	movs	r3, #1
 800c6b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c6bc:	f007 071f 	and.w	r7, r7, #31
 800c6c0:	40bb      	lsls	r3, r7
 800c6c2:	4213      	tst	r3, r2
 800c6c4:	4629      	mov	r1, r5
 800c6c6:	4620      	mov	r0, r4
 800c6c8:	bf18      	it	ne
 800c6ca:	f049 0902 	orrne.w	r9, r9, #2
 800c6ce:	f7ff fe21 	bl	800c314 <rshift>
 800c6d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c6d6:	1b76      	subs	r6, r6, r5
 800c6d8:	2502      	movs	r5, #2
 800c6da:	f1b9 0f00 	cmp.w	r9, #0
 800c6de:	d047      	beq.n	800c770 <__gethex+0x38c>
 800c6e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c6e4:	2b02      	cmp	r3, #2
 800c6e6:	d015      	beq.n	800c714 <__gethex+0x330>
 800c6e8:	2b03      	cmp	r3, #3
 800c6ea:	d017      	beq.n	800c71c <__gethex+0x338>
 800c6ec:	2b01      	cmp	r3, #1
 800c6ee:	d109      	bne.n	800c704 <__gethex+0x320>
 800c6f0:	f019 0f02 	tst.w	r9, #2
 800c6f4:	d006      	beq.n	800c704 <__gethex+0x320>
 800c6f6:	f8da 3000 	ldr.w	r3, [sl]
 800c6fa:	ea49 0903 	orr.w	r9, r9, r3
 800c6fe:	f019 0f01 	tst.w	r9, #1
 800c702:	d10e      	bne.n	800c722 <__gethex+0x33e>
 800c704:	f045 0510 	orr.w	r5, r5, #16
 800c708:	e032      	b.n	800c770 <__gethex+0x38c>
 800c70a:	f04f 0901 	mov.w	r9, #1
 800c70e:	e7d1      	b.n	800c6b4 <__gethex+0x2d0>
 800c710:	2501      	movs	r5, #1
 800c712:	e7e2      	b.n	800c6da <__gethex+0x2f6>
 800c714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c716:	f1c3 0301 	rsb	r3, r3, #1
 800c71a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c71c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d0f0      	beq.n	800c704 <__gethex+0x320>
 800c722:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c726:	f104 0314 	add.w	r3, r4, #20
 800c72a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c72e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c732:	f04f 0c00 	mov.w	ip, #0
 800c736:	4618      	mov	r0, r3
 800c738:	f853 2b04 	ldr.w	r2, [r3], #4
 800c73c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c740:	d01b      	beq.n	800c77a <__gethex+0x396>
 800c742:	3201      	adds	r2, #1
 800c744:	6002      	str	r2, [r0, #0]
 800c746:	2d02      	cmp	r5, #2
 800c748:	f104 0314 	add.w	r3, r4, #20
 800c74c:	d13c      	bne.n	800c7c8 <__gethex+0x3e4>
 800c74e:	f8d8 2000 	ldr.w	r2, [r8]
 800c752:	3a01      	subs	r2, #1
 800c754:	42b2      	cmp	r2, r6
 800c756:	d109      	bne.n	800c76c <__gethex+0x388>
 800c758:	1171      	asrs	r1, r6, #5
 800c75a:	2201      	movs	r2, #1
 800c75c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c760:	f006 061f 	and.w	r6, r6, #31
 800c764:	fa02 f606 	lsl.w	r6, r2, r6
 800c768:	421e      	tst	r6, r3
 800c76a:	d13a      	bne.n	800c7e2 <__gethex+0x3fe>
 800c76c:	f045 0520 	orr.w	r5, r5, #32
 800c770:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c772:	601c      	str	r4, [r3, #0]
 800c774:	9b02      	ldr	r3, [sp, #8]
 800c776:	601f      	str	r7, [r3, #0]
 800c778:	e6b0      	b.n	800c4dc <__gethex+0xf8>
 800c77a:	4299      	cmp	r1, r3
 800c77c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c780:	d8d9      	bhi.n	800c736 <__gethex+0x352>
 800c782:	68a3      	ldr	r3, [r4, #8]
 800c784:	459b      	cmp	fp, r3
 800c786:	db17      	blt.n	800c7b8 <__gethex+0x3d4>
 800c788:	6861      	ldr	r1, [r4, #4]
 800c78a:	9801      	ldr	r0, [sp, #4]
 800c78c:	3101      	adds	r1, #1
 800c78e:	f7fe f80f 	bl	800a7b0 <_Balloc>
 800c792:	4681      	mov	r9, r0
 800c794:	b918      	cbnz	r0, 800c79e <__gethex+0x3ba>
 800c796:	4b1a      	ldr	r3, [pc, #104]	@ (800c800 <__gethex+0x41c>)
 800c798:	4602      	mov	r2, r0
 800c79a:	2184      	movs	r1, #132	@ 0x84
 800c79c:	e6c5      	b.n	800c52a <__gethex+0x146>
 800c79e:	6922      	ldr	r2, [r4, #16]
 800c7a0:	3202      	adds	r2, #2
 800c7a2:	f104 010c 	add.w	r1, r4, #12
 800c7a6:	0092      	lsls	r2, r2, #2
 800c7a8:	300c      	adds	r0, #12
 800c7aa:	f7fd f89e 	bl	80098ea <memcpy>
 800c7ae:	4621      	mov	r1, r4
 800c7b0:	9801      	ldr	r0, [sp, #4]
 800c7b2:	f7fe f83d 	bl	800a830 <_Bfree>
 800c7b6:	464c      	mov	r4, r9
 800c7b8:	6923      	ldr	r3, [r4, #16]
 800c7ba:	1c5a      	adds	r2, r3, #1
 800c7bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c7c0:	6122      	str	r2, [r4, #16]
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	615a      	str	r2, [r3, #20]
 800c7c6:	e7be      	b.n	800c746 <__gethex+0x362>
 800c7c8:	6922      	ldr	r2, [r4, #16]
 800c7ca:	455a      	cmp	r2, fp
 800c7cc:	dd0b      	ble.n	800c7e6 <__gethex+0x402>
 800c7ce:	2101      	movs	r1, #1
 800c7d0:	4620      	mov	r0, r4
 800c7d2:	f7ff fd9f 	bl	800c314 <rshift>
 800c7d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c7da:	3701      	adds	r7, #1
 800c7dc:	42bb      	cmp	r3, r7
 800c7de:	f6ff aee0 	blt.w	800c5a2 <__gethex+0x1be>
 800c7e2:	2501      	movs	r5, #1
 800c7e4:	e7c2      	b.n	800c76c <__gethex+0x388>
 800c7e6:	f016 061f 	ands.w	r6, r6, #31
 800c7ea:	d0fa      	beq.n	800c7e2 <__gethex+0x3fe>
 800c7ec:	4453      	add	r3, sl
 800c7ee:	f1c6 0620 	rsb	r6, r6, #32
 800c7f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c7f6:	f7fe f8cd 	bl	800a994 <__hi0bits>
 800c7fa:	42b0      	cmp	r0, r6
 800c7fc:	dbe7      	blt.n	800c7ce <__gethex+0x3ea>
 800c7fe:	e7f0      	b.n	800c7e2 <__gethex+0x3fe>
 800c800:	0800d119 	.word	0x0800d119

0800c804 <L_shift>:
 800c804:	f1c2 0208 	rsb	r2, r2, #8
 800c808:	0092      	lsls	r2, r2, #2
 800c80a:	b570      	push	{r4, r5, r6, lr}
 800c80c:	f1c2 0620 	rsb	r6, r2, #32
 800c810:	6843      	ldr	r3, [r0, #4]
 800c812:	6804      	ldr	r4, [r0, #0]
 800c814:	fa03 f506 	lsl.w	r5, r3, r6
 800c818:	432c      	orrs	r4, r5
 800c81a:	40d3      	lsrs	r3, r2
 800c81c:	6004      	str	r4, [r0, #0]
 800c81e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c822:	4288      	cmp	r0, r1
 800c824:	d3f4      	bcc.n	800c810 <L_shift+0xc>
 800c826:	bd70      	pop	{r4, r5, r6, pc}

0800c828 <__match>:
 800c828:	b530      	push	{r4, r5, lr}
 800c82a:	6803      	ldr	r3, [r0, #0]
 800c82c:	3301      	adds	r3, #1
 800c82e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c832:	b914      	cbnz	r4, 800c83a <__match+0x12>
 800c834:	6003      	str	r3, [r0, #0]
 800c836:	2001      	movs	r0, #1
 800c838:	bd30      	pop	{r4, r5, pc}
 800c83a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c83e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c842:	2d19      	cmp	r5, #25
 800c844:	bf98      	it	ls
 800c846:	3220      	addls	r2, #32
 800c848:	42a2      	cmp	r2, r4
 800c84a:	d0f0      	beq.n	800c82e <__match+0x6>
 800c84c:	2000      	movs	r0, #0
 800c84e:	e7f3      	b.n	800c838 <__match+0x10>

0800c850 <__hexnan>:
 800c850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c854:	680b      	ldr	r3, [r1, #0]
 800c856:	6801      	ldr	r1, [r0, #0]
 800c858:	115e      	asrs	r6, r3, #5
 800c85a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c85e:	f013 031f 	ands.w	r3, r3, #31
 800c862:	b087      	sub	sp, #28
 800c864:	bf18      	it	ne
 800c866:	3604      	addne	r6, #4
 800c868:	2500      	movs	r5, #0
 800c86a:	1f37      	subs	r7, r6, #4
 800c86c:	4682      	mov	sl, r0
 800c86e:	4690      	mov	r8, r2
 800c870:	9301      	str	r3, [sp, #4]
 800c872:	f846 5c04 	str.w	r5, [r6, #-4]
 800c876:	46b9      	mov	r9, r7
 800c878:	463c      	mov	r4, r7
 800c87a:	9502      	str	r5, [sp, #8]
 800c87c:	46ab      	mov	fp, r5
 800c87e:	784a      	ldrb	r2, [r1, #1]
 800c880:	1c4b      	adds	r3, r1, #1
 800c882:	9303      	str	r3, [sp, #12]
 800c884:	b342      	cbz	r2, 800c8d8 <__hexnan+0x88>
 800c886:	4610      	mov	r0, r2
 800c888:	9105      	str	r1, [sp, #20]
 800c88a:	9204      	str	r2, [sp, #16]
 800c88c:	f7ff fd94 	bl	800c3b8 <__hexdig_fun>
 800c890:	2800      	cmp	r0, #0
 800c892:	d151      	bne.n	800c938 <__hexnan+0xe8>
 800c894:	9a04      	ldr	r2, [sp, #16]
 800c896:	9905      	ldr	r1, [sp, #20]
 800c898:	2a20      	cmp	r2, #32
 800c89a:	d818      	bhi.n	800c8ce <__hexnan+0x7e>
 800c89c:	9b02      	ldr	r3, [sp, #8]
 800c89e:	459b      	cmp	fp, r3
 800c8a0:	dd13      	ble.n	800c8ca <__hexnan+0x7a>
 800c8a2:	454c      	cmp	r4, r9
 800c8a4:	d206      	bcs.n	800c8b4 <__hexnan+0x64>
 800c8a6:	2d07      	cmp	r5, #7
 800c8a8:	dc04      	bgt.n	800c8b4 <__hexnan+0x64>
 800c8aa:	462a      	mov	r2, r5
 800c8ac:	4649      	mov	r1, r9
 800c8ae:	4620      	mov	r0, r4
 800c8b0:	f7ff ffa8 	bl	800c804 <L_shift>
 800c8b4:	4544      	cmp	r4, r8
 800c8b6:	d952      	bls.n	800c95e <__hexnan+0x10e>
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	f1a4 0904 	sub.w	r9, r4, #4
 800c8be:	f844 3c04 	str.w	r3, [r4, #-4]
 800c8c2:	f8cd b008 	str.w	fp, [sp, #8]
 800c8c6:	464c      	mov	r4, r9
 800c8c8:	461d      	mov	r5, r3
 800c8ca:	9903      	ldr	r1, [sp, #12]
 800c8cc:	e7d7      	b.n	800c87e <__hexnan+0x2e>
 800c8ce:	2a29      	cmp	r2, #41	@ 0x29
 800c8d0:	d157      	bne.n	800c982 <__hexnan+0x132>
 800c8d2:	3102      	adds	r1, #2
 800c8d4:	f8ca 1000 	str.w	r1, [sl]
 800c8d8:	f1bb 0f00 	cmp.w	fp, #0
 800c8dc:	d051      	beq.n	800c982 <__hexnan+0x132>
 800c8de:	454c      	cmp	r4, r9
 800c8e0:	d206      	bcs.n	800c8f0 <__hexnan+0xa0>
 800c8e2:	2d07      	cmp	r5, #7
 800c8e4:	dc04      	bgt.n	800c8f0 <__hexnan+0xa0>
 800c8e6:	462a      	mov	r2, r5
 800c8e8:	4649      	mov	r1, r9
 800c8ea:	4620      	mov	r0, r4
 800c8ec:	f7ff ff8a 	bl	800c804 <L_shift>
 800c8f0:	4544      	cmp	r4, r8
 800c8f2:	d936      	bls.n	800c962 <__hexnan+0x112>
 800c8f4:	f1a8 0204 	sub.w	r2, r8, #4
 800c8f8:	4623      	mov	r3, r4
 800c8fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800c8fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800c902:	429f      	cmp	r7, r3
 800c904:	d2f9      	bcs.n	800c8fa <__hexnan+0xaa>
 800c906:	1b3b      	subs	r3, r7, r4
 800c908:	f023 0303 	bic.w	r3, r3, #3
 800c90c:	3304      	adds	r3, #4
 800c90e:	3401      	adds	r4, #1
 800c910:	3e03      	subs	r6, #3
 800c912:	42b4      	cmp	r4, r6
 800c914:	bf88      	it	hi
 800c916:	2304      	movhi	r3, #4
 800c918:	4443      	add	r3, r8
 800c91a:	2200      	movs	r2, #0
 800c91c:	f843 2b04 	str.w	r2, [r3], #4
 800c920:	429f      	cmp	r7, r3
 800c922:	d2fb      	bcs.n	800c91c <__hexnan+0xcc>
 800c924:	683b      	ldr	r3, [r7, #0]
 800c926:	b91b      	cbnz	r3, 800c930 <__hexnan+0xe0>
 800c928:	4547      	cmp	r7, r8
 800c92a:	d128      	bne.n	800c97e <__hexnan+0x12e>
 800c92c:	2301      	movs	r3, #1
 800c92e:	603b      	str	r3, [r7, #0]
 800c930:	2005      	movs	r0, #5
 800c932:	b007      	add	sp, #28
 800c934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c938:	3501      	adds	r5, #1
 800c93a:	2d08      	cmp	r5, #8
 800c93c:	f10b 0b01 	add.w	fp, fp, #1
 800c940:	dd06      	ble.n	800c950 <__hexnan+0x100>
 800c942:	4544      	cmp	r4, r8
 800c944:	d9c1      	bls.n	800c8ca <__hexnan+0x7a>
 800c946:	2300      	movs	r3, #0
 800c948:	f844 3c04 	str.w	r3, [r4, #-4]
 800c94c:	2501      	movs	r5, #1
 800c94e:	3c04      	subs	r4, #4
 800c950:	6822      	ldr	r2, [r4, #0]
 800c952:	f000 000f 	and.w	r0, r0, #15
 800c956:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c95a:	6020      	str	r0, [r4, #0]
 800c95c:	e7b5      	b.n	800c8ca <__hexnan+0x7a>
 800c95e:	2508      	movs	r5, #8
 800c960:	e7b3      	b.n	800c8ca <__hexnan+0x7a>
 800c962:	9b01      	ldr	r3, [sp, #4]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d0dd      	beq.n	800c924 <__hexnan+0xd4>
 800c968:	f1c3 0320 	rsb	r3, r3, #32
 800c96c:	f04f 32ff 	mov.w	r2, #4294967295
 800c970:	40da      	lsrs	r2, r3
 800c972:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c976:	4013      	ands	r3, r2
 800c978:	f846 3c04 	str.w	r3, [r6, #-4]
 800c97c:	e7d2      	b.n	800c924 <__hexnan+0xd4>
 800c97e:	3f04      	subs	r7, #4
 800c980:	e7d0      	b.n	800c924 <__hexnan+0xd4>
 800c982:	2004      	movs	r0, #4
 800c984:	e7d5      	b.n	800c932 <__hexnan+0xe2>

0800c986 <__ascii_mbtowc>:
 800c986:	b082      	sub	sp, #8
 800c988:	b901      	cbnz	r1, 800c98c <__ascii_mbtowc+0x6>
 800c98a:	a901      	add	r1, sp, #4
 800c98c:	b142      	cbz	r2, 800c9a0 <__ascii_mbtowc+0x1a>
 800c98e:	b14b      	cbz	r3, 800c9a4 <__ascii_mbtowc+0x1e>
 800c990:	7813      	ldrb	r3, [r2, #0]
 800c992:	600b      	str	r3, [r1, #0]
 800c994:	7812      	ldrb	r2, [r2, #0]
 800c996:	1e10      	subs	r0, r2, #0
 800c998:	bf18      	it	ne
 800c99a:	2001      	movne	r0, #1
 800c99c:	b002      	add	sp, #8
 800c99e:	4770      	bx	lr
 800c9a0:	4610      	mov	r0, r2
 800c9a2:	e7fb      	b.n	800c99c <__ascii_mbtowc+0x16>
 800c9a4:	f06f 0001 	mvn.w	r0, #1
 800c9a8:	e7f8      	b.n	800c99c <__ascii_mbtowc+0x16>

0800c9aa <_realloc_r>:
 800c9aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9ae:	4680      	mov	r8, r0
 800c9b0:	4615      	mov	r5, r2
 800c9b2:	460c      	mov	r4, r1
 800c9b4:	b921      	cbnz	r1, 800c9c0 <_realloc_r+0x16>
 800c9b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c9ba:	4611      	mov	r1, r2
 800c9bc:	f7fd be6c 	b.w	800a698 <_malloc_r>
 800c9c0:	b92a      	cbnz	r2, 800c9ce <_realloc_r+0x24>
 800c9c2:	f7fd fdf5 	bl	800a5b0 <_free_r>
 800c9c6:	2400      	movs	r4, #0
 800c9c8:	4620      	mov	r0, r4
 800c9ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9ce:	f000 f840 	bl	800ca52 <_malloc_usable_size_r>
 800c9d2:	4285      	cmp	r5, r0
 800c9d4:	4606      	mov	r6, r0
 800c9d6:	d802      	bhi.n	800c9de <_realloc_r+0x34>
 800c9d8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c9dc:	d8f4      	bhi.n	800c9c8 <_realloc_r+0x1e>
 800c9de:	4629      	mov	r1, r5
 800c9e0:	4640      	mov	r0, r8
 800c9e2:	f7fd fe59 	bl	800a698 <_malloc_r>
 800c9e6:	4607      	mov	r7, r0
 800c9e8:	2800      	cmp	r0, #0
 800c9ea:	d0ec      	beq.n	800c9c6 <_realloc_r+0x1c>
 800c9ec:	42b5      	cmp	r5, r6
 800c9ee:	462a      	mov	r2, r5
 800c9f0:	4621      	mov	r1, r4
 800c9f2:	bf28      	it	cs
 800c9f4:	4632      	movcs	r2, r6
 800c9f6:	f7fc ff78 	bl	80098ea <memcpy>
 800c9fa:	4621      	mov	r1, r4
 800c9fc:	4640      	mov	r0, r8
 800c9fe:	f7fd fdd7 	bl	800a5b0 <_free_r>
 800ca02:	463c      	mov	r4, r7
 800ca04:	e7e0      	b.n	800c9c8 <_realloc_r+0x1e>

0800ca06 <__ascii_wctomb>:
 800ca06:	4603      	mov	r3, r0
 800ca08:	4608      	mov	r0, r1
 800ca0a:	b141      	cbz	r1, 800ca1e <__ascii_wctomb+0x18>
 800ca0c:	2aff      	cmp	r2, #255	@ 0xff
 800ca0e:	d904      	bls.n	800ca1a <__ascii_wctomb+0x14>
 800ca10:	228a      	movs	r2, #138	@ 0x8a
 800ca12:	601a      	str	r2, [r3, #0]
 800ca14:	f04f 30ff 	mov.w	r0, #4294967295
 800ca18:	4770      	bx	lr
 800ca1a:	700a      	strb	r2, [r1, #0]
 800ca1c:	2001      	movs	r0, #1
 800ca1e:	4770      	bx	lr

0800ca20 <fiprintf>:
 800ca20:	b40e      	push	{r1, r2, r3}
 800ca22:	b503      	push	{r0, r1, lr}
 800ca24:	4601      	mov	r1, r0
 800ca26:	ab03      	add	r3, sp, #12
 800ca28:	4805      	ldr	r0, [pc, #20]	@ (800ca40 <fiprintf+0x20>)
 800ca2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca2e:	6800      	ldr	r0, [r0, #0]
 800ca30:	9301      	str	r3, [sp, #4]
 800ca32:	f000 f83f 	bl	800cab4 <_vfiprintf_r>
 800ca36:	b002      	add	sp, #8
 800ca38:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca3c:	b003      	add	sp, #12
 800ca3e:	4770      	bx	lr
 800ca40:	20000014 	.word	0x20000014

0800ca44 <abort>:
 800ca44:	b508      	push	{r3, lr}
 800ca46:	2006      	movs	r0, #6
 800ca48:	f000 fa08 	bl	800ce5c <raise>
 800ca4c:	2001      	movs	r0, #1
 800ca4e:	f7f6 f9bf 	bl	8002dd0 <_exit>

0800ca52 <_malloc_usable_size_r>:
 800ca52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ca56:	1f18      	subs	r0, r3, #4
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	bfbc      	itt	lt
 800ca5c:	580b      	ldrlt	r3, [r1, r0]
 800ca5e:	18c0      	addlt	r0, r0, r3
 800ca60:	4770      	bx	lr

0800ca62 <__sfputc_r>:
 800ca62:	6893      	ldr	r3, [r2, #8]
 800ca64:	3b01      	subs	r3, #1
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	b410      	push	{r4}
 800ca6a:	6093      	str	r3, [r2, #8]
 800ca6c:	da08      	bge.n	800ca80 <__sfputc_r+0x1e>
 800ca6e:	6994      	ldr	r4, [r2, #24]
 800ca70:	42a3      	cmp	r3, r4
 800ca72:	db01      	blt.n	800ca78 <__sfputc_r+0x16>
 800ca74:	290a      	cmp	r1, #10
 800ca76:	d103      	bne.n	800ca80 <__sfputc_r+0x1e>
 800ca78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca7c:	f000 b932 	b.w	800cce4 <__swbuf_r>
 800ca80:	6813      	ldr	r3, [r2, #0]
 800ca82:	1c58      	adds	r0, r3, #1
 800ca84:	6010      	str	r0, [r2, #0]
 800ca86:	7019      	strb	r1, [r3, #0]
 800ca88:	4608      	mov	r0, r1
 800ca8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <__sfputs_r>:
 800ca90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca92:	4606      	mov	r6, r0
 800ca94:	460f      	mov	r7, r1
 800ca96:	4614      	mov	r4, r2
 800ca98:	18d5      	adds	r5, r2, r3
 800ca9a:	42ac      	cmp	r4, r5
 800ca9c:	d101      	bne.n	800caa2 <__sfputs_r+0x12>
 800ca9e:	2000      	movs	r0, #0
 800caa0:	e007      	b.n	800cab2 <__sfputs_r+0x22>
 800caa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caa6:	463a      	mov	r2, r7
 800caa8:	4630      	mov	r0, r6
 800caaa:	f7ff ffda 	bl	800ca62 <__sfputc_r>
 800caae:	1c43      	adds	r3, r0, #1
 800cab0:	d1f3      	bne.n	800ca9a <__sfputs_r+0xa>
 800cab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cab4 <_vfiprintf_r>:
 800cab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cab8:	460d      	mov	r5, r1
 800caba:	b09d      	sub	sp, #116	@ 0x74
 800cabc:	4614      	mov	r4, r2
 800cabe:	4698      	mov	r8, r3
 800cac0:	4606      	mov	r6, r0
 800cac2:	b118      	cbz	r0, 800cacc <_vfiprintf_r+0x18>
 800cac4:	6a03      	ldr	r3, [r0, #32]
 800cac6:	b90b      	cbnz	r3, 800cacc <_vfiprintf_r+0x18>
 800cac8:	f7fc fde8 	bl	800969c <__sinit>
 800cacc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cace:	07d9      	lsls	r1, r3, #31
 800cad0:	d405      	bmi.n	800cade <_vfiprintf_r+0x2a>
 800cad2:	89ab      	ldrh	r3, [r5, #12]
 800cad4:	059a      	lsls	r2, r3, #22
 800cad6:	d402      	bmi.n	800cade <_vfiprintf_r+0x2a>
 800cad8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cada:	f7fc ff04 	bl	80098e6 <__retarget_lock_acquire_recursive>
 800cade:	89ab      	ldrh	r3, [r5, #12]
 800cae0:	071b      	lsls	r3, r3, #28
 800cae2:	d501      	bpl.n	800cae8 <_vfiprintf_r+0x34>
 800cae4:	692b      	ldr	r3, [r5, #16]
 800cae6:	b99b      	cbnz	r3, 800cb10 <_vfiprintf_r+0x5c>
 800cae8:	4629      	mov	r1, r5
 800caea:	4630      	mov	r0, r6
 800caec:	f000 f938 	bl	800cd60 <__swsetup_r>
 800caf0:	b170      	cbz	r0, 800cb10 <_vfiprintf_r+0x5c>
 800caf2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caf4:	07dc      	lsls	r4, r3, #31
 800caf6:	d504      	bpl.n	800cb02 <_vfiprintf_r+0x4e>
 800caf8:	f04f 30ff 	mov.w	r0, #4294967295
 800cafc:	b01d      	add	sp, #116	@ 0x74
 800cafe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb02:	89ab      	ldrh	r3, [r5, #12]
 800cb04:	0598      	lsls	r0, r3, #22
 800cb06:	d4f7      	bmi.n	800caf8 <_vfiprintf_r+0x44>
 800cb08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb0a:	f7fc feed 	bl	80098e8 <__retarget_lock_release_recursive>
 800cb0e:	e7f3      	b.n	800caf8 <_vfiprintf_r+0x44>
 800cb10:	2300      	movs	r3, #0
 800cb12:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb14:	2320      	movs	r3, #32
 800cb16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb1e:	2330      	movs	r3, #48	@ 0x30
 800cb20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ccd0 <_vfiprintf_r+0x21c>
 800cb24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb28:	f04f 0901 	mov.w	r9, #1
 800cb2c:	4623      	mov	r3, r4
 800cb2e:	469a      	mov	sl, r3
 800cb30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb34:	b10a      	cbz	r2, 800cb3a <_vfiprintf_r+0x86>
 800cb36:	2a25      	cmp	r2, #37	@ 0x25
 800cb38:	d1f9      	bne.n	800cb2e <_vfiprintf_r+0x7a>
 800cb3a:	ebba 0b04 	subs.w	fp, sl, r4
 800cb3e:	d00b      	beq.n	800cb58 <_vfiprintf_r+0xa4>
 800cb40:	465b      	mov	r3, fp
 800cb42:	4622      	mov	r2, r4
 800cb44:	4629      	mov	r1, r5
 800cb46:	4630      	mov	r0, r6
 800cb48:	f7ff ffa2 	bl	800ca90 <__sfputs_r>
 800cb4c:	3001      	adds	r0, #1
 800cb4e:	f000 80a7 	beq.w	800cca0 <_vfiprintf_r+0x1ec>
 800cb52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb54:	445a      	add	r2, fp
 800cb56:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb58:	f89a 3000 	ldrb.w	r3, [sl]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	f000 809f 	beq.w	800cca0 <_vfiprintf_r+0x1ec>
 800cb62:	2300      	movs	r3, #0
 800cb64:	f04f 32ff 	mov.w	r2, #4294967295
 800cb68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb6c:	f10a 0a01 	add.w	sl, sl, #1
 800cb70:	9304      	str	r3, [sp, #16]
 800cb72:	9307      	str	r3, [sp, #28]
 800cb74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cb78:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb7a:	4654      	mov	r4, sl
 800cb7c:	2205      	movs	r2, #5
 800cb7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb82:	4853      	ldr	r0, [pc, #332]	@ (800ccd0 <_vfiprintf_r+0x21c>)
 800cb84:	f7f3 fb4c 	bl	8000220 <memchr>
 800cb88:	9a04      	ldr	r2, [sp, #16]
 800cb8a:	b9d8      	cbnz	r0, 800cbc4 <_vfiprintf_r+0x110>
 800cb8c:	06d1      	lsls	r1, r2, #27
 800cb8e:	bf44      	itt	mi
 800cb90:	2320      	movmi	r3, #32
 800cb92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb96:	0713      	lsls	r3, r2, #28
 800cb98:	bf44      	itt	mi
 800cb9a:	232b      	movmi	r3, #43	@ 0x2b
 800cb9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cba0:	f89a 3000 	ldrb.w	r3, [sl]
 800cba4:	2b2a      	cmp	r3, #42	@ 0x2a
 800cba6:	d015      	beq.n	800cbd4 <_vfiprintf_r+0x120>
 800cba8:	9a07      	ldr	r2, [sp, #28]
 800cbaa:	4654      	mov	r4, sl
 800cbac:	2000      	movs	r0, #0
 800cbae:	f04f 0c0a 	mov.w	ip, #10
 800cbb2:	4621      	mov	r1, r4
 800cbb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbb8:	3b30      	subs	r3, #48	@ 0x30
 800cbba:	2b09      	cmp	r3, #9
 800cbbc:	d94b      	bls.n	800cc56 <_vfiprintf_r+0x1a2>
 800cbbe:	b1b0      	cbz	r0, 800cbee <_vfiprintf_r+0x13a>
 800cbc0:	9207      	str	r2, [sp, #28]
 800cbc2:	e014      	b.n	800cbee <_vfiprintf_r+0x13a>
 800cbc4:	eba0 0308 	sub.w	r3, r0, r8
 800cbc8:	fa09 f303 	lsl.w	r3, r9, r3
 800cbcc:	4313      	orrs	r3, r2
 800cbce:	9304      	str	r3, [sp, #16]
 800cbd0:	46a2      	mov	sl, r4
 800cbd2:	e7d2      	b.n	800cb7a <_vfiprintf_r+0xc6>
 800cbd4:	9b03      	ldr	r3, [sp, #12]
 800cbd6:	1d19      	adds	r1, r3, #4
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	9103      	str	r1, [sp, #12]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	bfbb      	ittet	lt
 800cbe0:	425b      	neglt	r3, r3
 800cbe2:	f042 0202 	orrlt.w	r2, r2, #2
 800cbe6:	9307      	strge	r3, [sp, #28]
 800cbe8:	9307      	strlt	r3, [sp, #28]
 800cbea:	bfb8      	it	lt
 800cbec:	9204      	strlt	r2, [sp, #16]
 800cbee:	7823      	ldrb	r3, [r4, #0]
 800cbf0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cbf2:	d10a      	bne.n	800cc0a <_vfiprintf_r+0x156>
 800cbf4:	7863      	ldrb	r3, [r4, #1]
 800cbf6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbf8:	d132      	bne.n	800cc60 <_vfiprintf_r+0x1ac>
 800cbfa:	9b03      	ldr	r3, [sp, #12]
 800cbfc:	1d1a      	adds	r2, r3, #4
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	9203      	str	r2, [sp, #12]
 800cc02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cc06:	3402      	adds	r4, #2
 800cc08:	9305      	str	r3, [sp, #20]
 800cc0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cce0 <_vfiprintf_r+0x22c>
 800cc0e:	7821      	ldrb	r1, [r4, #0]
 800cc10:	2203      	movs	r2, #3
 800cc12:	4650      	mov	r0, sl
 800cc14:	f7f3 fb04 	bl	8000220 <memchr>
 800cc18:	b138      	cbz	r0, 800cc2a <_vfiprintf_r+0x176>
 800cc1a:	9b04      	ldr	r3, [sp, #16]
 800cc1c:	eba0 000a 	sub.w	r0, r0, sl
 800cc20:	2240      	movs	r2, #64	@ 0x40
 800cc22:	4082      	lsls	r2, r0
 800cc24:	4313      	orrs	r3, r2
 800cc26:	3401      	adds	r4, #1
 800cc28:	9304      	str	r3, [sp, #16]
 800cc2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc2e:	4829      	ldr	r0, [pc, #164]	@ (800ccd4 <_vfiprintf_r+0x220>)
 800cc30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc34:	2206      	movs	r2, #6
 800cc36:	f7f3 faf3 	bl	8000220 <memchr>
 800cc3a:	2800      	cmp	r0, #0
 800cc3c:	d03f      	beq.n	800ccbe <_vfiprintf_r+0x20a>
 800cc3e:	4b26      	ldr	r3, [pc, #152]	@ (800ccd8 <_vfiprintf_r+0x224>)
 800cc40:	bb1b      	cbnz	r3, 800cc8a <_vfiprintf_r+0x1d6>
 800cc42:	9b03      	ldr	r3, [sp, #12]
 800cc44:	3307      	adds	r3, #7
 800cc46:	f023 0307 	bic.w	r3, r3, #7
 800cc4a:	3308      	adds	r3, #8
 800cc4c:	9303      	str	r3, [sp, #12]
 800cc4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc50:	443b      	add	r3, r7
 800cc52:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc54:	e76a      	b.n	800cb2c <_vfiprintf_r+0x78>
 800cc56:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc5a:	460c      	mov	r4, r1
 800cc5c:	2001      	movs	r0, #1
 800cc5e:	e7a8      	b.n	800cbb2 <_vfiprintf_r+0xfe>
 800cc60:	2300      	movs	r3, #0
 800cc62:	3401      	adds	r4, #1
 800cc64:	9305      	str	r3, [sp, #20]
 800cc66:	4619      	mov	r1, r3
 800cc68:	f04f 0c0a 	mov.w	ip, #10
 800cc6c:	4620      	mov	r0, r4
 800cc6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc72:	3a30      	subs	r2, #48	@ 0x30
 800cc74:	2a09      	cmp	r2, #9
 800cc76:	d903      	bls.n	800cc80 <_vfiprintf_r+0x1cc>
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d0c6      	beq.n	800cc0a <_vfiprintf_r+0x156>
 800cc7c:	9105      	str	r1, [sp, #20]
 800cc7e:	e7c4      	b.n	800cc0a <_vfiprintf_r+0x156>
 800cc80:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc84:	4604      	mov	r4, r0
 800cc86:	2301      	movs	r3, #1
 800cc88:	e7f0      	b.n	800cc6c <_vfiprintf_r+0x1b8>
 800cc8a:	ab03      	add	r3, sp, #12
 800cc8c:	9300      	str	r3, [sp, #0]
 800cc8e:	462a      	mov	r2, r5
 800cc90:	4b12      	ldr	r3, [pc, #72]	@ (800ccdc <_vfiprintf_r+0x228>)
 800cc92:	a904      	add	r1, sp, #16
 800cc94:	4630      	mov	r0, r6
 800cc96:	f7fb fea9 	bl	80089ec <_printf_float>
 800cc9a:	4607      	mov	r7, r0
 800cc9c:	1c78      	adds	r0, r7, #1
 800cc9e:	d1d6      	bne.n	800cc4e <_vfiprintf_r+0x19a>
 800cca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cca2:	07d9      	lsls	r1, r3, #31
 800cca4:	d405      	bmi.n	800ccb2 <_vfiprintf_r+0x1fe>
 800cca6:	89ab      	ldrh	r3, [r5, #12]
 800cca8:	059a      	lsls	r2, r3, #22
 800ccaa:	d402      	bmi.n	800ccb2 <_vfiprintf_r+0x1fe>
 800ccac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccae:	f7fc fe1b 	bl	80098e8 <__retarget_lock_release_recursive>
 800ccb2:	89ab      	ldrh	r3, [r5, #12]
 800ccb4:	065b      	lsls	r3, r3, #25
 800ccb6:	f53f af1f 	bmi.w	800caf8 <_vfiprintf_r+0x44>
 800ccba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ccbc:	e71e      	b.n	800cafc <_vfiprintf_r+0x48>
 800ccbe:	ab03      	add	r3, sp, #12
 800ccc0:	9300      	str	r3, [sp, #0]
 800ccc2:	462a      	mov	r2, r5
 800ccc4:	4b05      	ldr	r3, [pc, #20]	@ (800ccdc <_vfiprintf_r+0x228>)
 800ccc6:	a904      	add	r1, sp, #16
 800ccc8:	4630      	mov	r0, r6
 800ccca:	f7fc f927 	bl	8008f1c <_printf_i>
 800ccce:	e7e4      	b.n	800cc9a <_vfiprintf_r+0x1e6>
 800ccd0:	0800d3d9 	.word	0x0800d3d9
 800ccd4:	0800d3e3 	.word	0x0800d3e3
 800ccd8:	080089ed 	.word	0x080089ed
 800ccdc:	0800ca91 	.word	0x0800ca91
 800cce0:	0800d3df 	.word	0x0800d3df

0800cce4 <__swbuf_r>:
 800cce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cce6:	460e      	mov	r6, r1
 800cce8:	4614      	mov	r4, r2
 800ccea:	4605      	mov	r5, r0
 800ccec:	b118      	cbz	r0, 800ccf6 <__swbuf_r+0x12>
 800ccee:	6a03      	ldr	r3, [r0, #32]
 800ccf0:	b90b      	cbnz	r3, 800ccf6 <__swbuf_r+0x12>
 800ccf2:	f7fc fcd3 	bl	800969c <__sinit>
 800ccf6:	69a3      	ldr	r3, [r4, #24]
 800ccf8:	60a3      	str	r3, [r4, #8]
 800ccfa:	89a3      	ldrh	r3, [r4, #12]
 800ccfc:	071a      	lsls	r2, r3, #28
 800ccfe:	d501      	bpl.n	800cd04 <__swbuf_r+0x20>
 800cd00:	6923      	ldr	r3, [r4, #16]
 800cd02:	b943      	cbnz	r3, 800cd16 <__swbuf_r+0x32>
 800cd04:	4621      	mov	r1, r4
 800cd06:	4628      	mov	r0, r5
 800cd08:	f000 f82a 	bl	800cd60 <__swsetup_r>
 800cd0c:	b118      	cbz	r0, 800cd16 <__swbuf_r+0x32>
 800cd0e:	f04f 37ff 	mov.w	r7, #4294967295
 800cd12:	4638      	mov	r0, r7
 800cd14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd16:	6823      	ldr	r3, [r4, #0]
 800cd18:	6922      	ldr	r2, [r4, #16]
 800cd1a:	1a98      	subs	r0, r3, r2
 800cd1c:	6963      	ldr	r3, [r4, #20]
 800cd1e:	b2f6      	uxtb	r6, r6
 800cd20:	4283      	cmp	r3, r0
 800cd22:	4637      	mov	r7, r6
 800cd24:	dc05      	bgt.n	800cd32 <__swbuf_r+0x4e>
 800cd26:	4621      	mov	r1, r4
 800cd28:	4628      	mov	r0, r5
 800cd2a:	f7ff fa53 	bl	800c1d4 <_fflush_r>
 800cd2e:	2800      	cmp	r0, #0
 800cd30:	d1ed      	bne.n	800cd0e <__swbuf_r+0x2a>
 800cd32:	68a3      	ldr	r3, [r4, #8]
 800cd34:	3b01      	subs	r3, #1
 800cd36:	60a3      	str	r3, [r4, #8]
 800cd38:	6823      	ldr	r3, [r4, #0]
 800cd3a:	1c5a      	adds	r2, r3, #1
 800cd3c:	6022      	str	r2, [r4, #0]
 800cd3e:	701e      	strb	r6, [r3, #0]
 800cd40:	6962      	ldr	r2, [r4, #20]
 800cd42:	1c43      	adds	r3, r0, #1
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d004      	beq.n	800cd52 <__swbuf_r+0x6e>
 800cd48:	89a3      	ldrh	r3, [r4, #12]
 800cd4a:	07db      	lsls	r3, r3, #31
 800cd4c:	d5e1      	bpl.n	800cd12 <__swbuf_r+0x2e>
 800cd4e:	2e0a      	cmp	r6, #10
 800cd50:	d1df      	bne.n	800cd12 <__swbuf_r+0x2e>
 800cd52:	4621      	mov	r1, r4
 800cd54:	4628      	mov	r0, r5
 800cd56:	f7ff fa3d 	bl	800c1d4 <_fflush_r>
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	d0d9      	beq.n	800cd12 <__swbuf_r+0x2e>
 800cd5e:	e7d6      	b.n	800cd0e <__swbuf_r+0x2a>

0800cd60 <__swsetup_r>:
 800cd60:	b538      	push	{r3, r4, r5, lr}
 800cd62:	4b29      	ldr	r3, [pc, #164]	@ (800ce08 <__swsetup_r+0xa8>)
 800cd64:	4605      	mov	r5, r0
 800cd66:	6818      	ldr	r0, [r3, #0]
 800cd68:	460c      	mov	r4, r1
 800cd6a:	b118      	cbz	r0, 800cd74 <__swsetup_r+0x14>
 800cd6c:	6a03      	ldr	r3, [r0, #32]
 800cd6e:	b90b      	cbnz	r3, 800cd74 <__swsetup_r+0x14>
 800cd70:	f7fc fc94 	bl	800969c <__sinit>
 800cd74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd78:	0719      	lsls	r1, r3, #28
 800cd7a:	d422      	bmi.n	800cdc2 <__swsetup_r+0x62>
 800cd7c:	06da      	lsls	r2, r3, #27
 800cd7e:	d407      	bmi.n	800cd90 <__swsetup_r+0x30>
 800cd80:	2209      	movs	r2, #9
 800cd82:	602a      	str	r2, [r5, #0]
 800cd84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd88:	81a3      	strh	r3, [r4, #12]
 800cd8a:	f04f 30ff 	mov.w	r0, #4294967295
 800cd8e:	e033      	b.n	800cdf8 <__swsetup_r+0x98>
 800cd90:	0758      	lsls	r0, r3, #29
 800cd92:	d512      	bpl.n	800cdba <__swsetup_r+0x5a>
 800cd94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd96:	b141      	cbz	r1, 800cdaa <__swsetup_r+0x4a>
 800cd98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd9c:	4299      	cmp	r1, r3
 800cd9e:	d002      	beq.n	800cda6 <__swsetup_r+0x46>
 800cda0:	4628      	mov	r0, r5
 800cda2:	f7fd fc05 	bl	800a5b0 <_free_r>
 800cda6:	2300      	movs	r3, #0
 800cda8:	6363      	str	r3, [r4, #52]	@ 0x34
 800cdaa:	89a3      	ldrh	r3, [r4, #12]
 800cdac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cdb0:	81a3      	strh	r3, [r4, #12]
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	6063      	str	r3, [r4, #4]
 800cdb6:	6923      	ldr	r3, [r4, #16]
 800cdb8:	6023      	str	r3, [r4, #0]
 800cdba:	89a3      	ldrh	r3, [r4, #12]
 800cdbc:	f043 0308 	orr.w	r3, r3, #8
 800cdc0:	81a3      	strh	r3, [r4, #12]
 800cdc2:	6923      	ldr	r3, [r4, #16]
 800cdc4:	b94b      	cbnz	r3, 800cdda <__swsetup_r+0x7a>
 800cdc6:	89a3      	ldrh	r3, [r4, #12]
 800cdc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cdcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cdd0:	d003      	beq.n	800cdda <__swsetup_r+0x7a>
 800cdd2:	4621      	mov	r1, r4
 800cdd4:	4628      	mov	r0, r5
 800cdd6:	f000 f883 	bl	800cee0 <__smakebuf_r>
 800cdda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdde:	f013 0201 	ands.w	r2, r3, #1
 800cde2:	d00a      	beq.n	800cdfa <__swsetup_r+0x9a>
 800cde4:	2200      	movs	r2, #0
 800cde6:	60a2      	str	r2, [r4, #8]
 800cde8:	6962      	ldr	r2, [r4, #20]
 800cdea:	4252      	negs	r2, r2
 800cdec:	61a2      	str	r2, [r4, #24]
 800cdee:	6922      	ldr	r2, [r4, #16]
 800cdf0:	b942      	cbnz	r2, 800ce04 <__swsetup_r+0xa4>
 800cdf2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cdf6:	d1c5      	bne.n	800cd84 <__swsetup_r+0x24>
 800cdf8:	bd38      	pop	{r3, r4, r5, pc}
 800cdfa:	0799      	lsls	r1, r3, #30
 800cdfc:	bf58      	it	pl
 800cdfe:	6962      	ldrpl	r2, [r4, #20]
 800ce00:	60a2      	str	r2, [r4, #8]
 800ce02:	e7f4      	b.n	800cdee <__swsetup_r+0x8e>
 800ce04:	2000      	movs	r0, #0
 800ce06:	e7f7      	b.n	800cdf8 <__swsetup_r+0x98>
 800ce08:	20000014 	.word	0x20000014

0800ce0c <_raise_r>:
 800ce0c:	291f      	cmp	r1, #31
 800ce0e:	b538      	push	{r3, r4, r5, lr}
 800ce10:	4605      	mov	r5, r0
 800ce12:	460c      	mov	r4, r1
 800ce14:	d904      	bls.n	800ce20 <_raise_r+0x14>
 800ce16:	2316      	movs	r3, #22
 800ce18:	6003      	str	r3, [r0, #0]
 800ce1a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce1e:	bd38      	pop	{r3, r4, r5, pc}
 800ce20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ce22:	b112      	cbz	r2, 800ce2a <_raise_r+0x1e>
 800ce24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ce28:	b94b      	cbnz	r3, 800ce3e <_raise_r+0x32>
 800ce2a:	4628      	mov	r0, r5
 800ce2c:	f000 f830 	bl	800ce90 <_getpid_r>
 800ce30:	4622      	mov	r2, r4
 800ce32:	4601      	mov	r1, r0
 800ce34:	4628      	mov	r0, r5
 800ce36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce3a:	f000 b817 	b.w	800ce6c <_kill_r>
 800ce3e:	2b01      	cmp	r3, #1
 800ce40:	d00a      	beq.n	800ce58 <_raise_r+0x4c>
 800ce42:	1c59      	adds	r1, r3, #1
 800ce44:	d103      	bne.n	800ce4e <_raise_r+0x42>
 800ce46:	2316      	movs	r3, #22
 800ce48:	6003      	str	r3, [r0, #0]
 800ce4a:	2001      	movs	r0, #1
 800ce4c:	e7e7      	b.n	800ce1e <_raise_r+0x12>
 800ce4e:	2100      	movs	r1, #0
 800ce50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ce54:	4620      	mov	r0, r4
 800ce56:	4798      	blx	r3
 800ce58:	2000      	movs	r0, #0
 800ce5a:	e7e0      	b.n	800ce1e <_raise_r+0x12>

0800ce5c <raise>:
 800ce5c:	4b02      	ldr	r3, [pc, #8]	@ (800ce68 <raise+0xc>)
 800ce5e:	4601      	mov	r1, r0
 800ce60:	6818      	ldr	r0, [r3, #0]
 800ce62:	f7ff bfd3 	b.w	800ce0c <_raise_r>
 800ce66:	bf00      	nop
 800ce68:	20000014 	.word	0x20000014

0800ce6c <_kill_r>:
 800ce6c:	b538      	push	{r3, r4, r5, lr}
 800ce6e:	4d07      	ldr	r5, [pc, #28]	@ (800ce8c <_kill_r+0x20>)
 800ce70:	2300      	movs	r3, #0
 800ce72:	4604      	mov	r4, r0
 800ce74:	4608      	mov	r0, r1
 800ce76:	4611      	mov	r1, r2
 800ce78:	602b      	str	r3, [r5, #0]
 800ce7a:	f7f5 ff99 	bl	8002db0 <_kill>
 800ce7e:	1c43      	adds	r3, r0, #1
 800ce80:	d102      	bne.n	800ce88 <_kill_r+0x1c>
 800ce82:	682b      	ldr	r3, [r5, #0]
 800ce84:	b103      	cbz	r3, 800ce88 <_kill_r+0x1c>
 800ce86:	6023      	str	r3, [r4, #0]
 800ce88:	bd38      	pop	{r3, r4, r5, pc}
 800ce8a:	bf00      	nop
 800ce8c:	200007ac 	.word	0x200007ac

0800ce90 <_getpid_r>:
 800ce90:	f7f5 bf86 	b.w	8002da0 <_getpid>

0800ce94 <__swhatbuf_r>:
 800ce94:	b570      	push	{r4, r5, r6, lr}
 800ce96:	460c      	mov	r4, r1
 800ce98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce9c:	2900      	cmp	r1, #0
 800ce9e:	b096      	sub	sp, #88	@ 0x58
 800cea0:	4615      	mov	r5, r2
 800cea2:	461e      	mov	r6, r3
 800cea4:	da0d      	bge.n	800cec2 <__swhatbuf_r+0x2e>
 800cea6:	89a3      	ldrh	r3, [r4, #12]
 800cea8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ceac:	f04f 0100 	mov.w	r1, #0
 800ceb0:	bf14      	ite	ne
 800ceb2:	2340      	movne	r3, #64	@ 0x40
 800ceb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ceb8:	2000      	movs	r0, #0
 800ceba:	6031      	str	r1, [r6, #0]
 800cebc:	602b      	str	r3, [r5, #0]
 800cebe:	b016      	add	sp, #88	@ 0x58
 800cec0:	bd70      	pop	{r4, r5, r6, pc}
 800cec2:	466a      	mov	r2, sp
 800cec4:	f000 f848 	bl	800cf58 <_fstat_r>
 800cec8:	2800      	cmp	r0, #0
 800ceca:	dbec      	blt.n	800cea6 <__swhatbuf_r+0x12>
 800cecc:	9901      	ldr	r1, [sp, #4]
 800cece:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ced2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ced6:	4259      	negs	r1, r3
 800ced8:	4159      	adcs	r1, r3
 800ceda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cede:	e7eb      	b.n	800ceb8 <__swhatbuf_r+0x24>

0800cee0 <__smakebuf_r>:
 800cee0:	898b      	ldrh	r3, [r1, #12]
 800cee2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cee4:	079d      	lsls	r5, r3, #30
 800cee6:	4606      	mov	r6, r0
 800cee8:	460c      	mov	r4, r1
 800ceea:	d507      	bpl.n	800cefc <__smakebuf_r+0x1c>
 800ceec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cef0:	6023      	str	r3, [r4, #0]
 800cef2:	6123      	str	r3, [r4, #16]
 800cef4:	2301      	movs	r3, #1
 800cef6:	6163      	str	r3, [r4, #20]
 800cef8:	b003      	add	sp, #12
 800cefa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cefc:	ab01      	add	r3, sp, #4
 800cefe:	466a      	mov	r2, sp
 800cf00:	f7ff ffc8 	bl	800ce94 <__swhatbuf_r>
 800cf04:	9f00      	ldr	r7, [sp, #0]
 800cf06:	4605      	mov	r5, r0
 800cf08:	4639      	mov	r1, r7
 800cf0a:	4630      	mov	r0, r6
 800cf0c:	f7fd fbc4 	bl	800a698 <_malloc_r>
 800cf10:	b948      	cbnz	r0, 800cf26 <__smakebuf_r+0x46>
 800cf12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf16:	059a      	lsls	r2, r3, #22
 800cf18:	d4ee      	bmi.n	800cef8 <__smakebuf_r+0x18>
 800cf1a:	f023 0303 	bic.w	r3, r3, #3
 800cf1e:	f043 0302 	orr.w	r3, r3, #2
 800cf22:	81a3      	strh	r3, [r4, #12]
 800cf24:	e7e2      	b.n	800ceec <__smakebuf_r+0xc>
 800cf26:	89a3      	ldrh	r3, [r4, #12]
 800cf28:	6020      	str	r0, [r4, #0]
 800cf2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf2e:	81a3      	strh	r3, [r4, #12]
 800cf30:	9b01      	ldr	r3, [sp, #4]
 800cf32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cf36:	b15b      	cbz	r3, 800cf50 <__smakebuf_r+0x70>
 800cf38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf3c:	4630      	mov	r0, r6
 800cf3e:	f000 f81d 	bl	800cf7c <_isatty_r>
 800cf42:	b128      	cbz	r0, 800cf50 <__smakebuf_r+0x70>
 800cf44:	89a3      	ldrh	r3, [r4, #12]
 800cf46:	f023 0303 	bic.w	r3, r3, #3
 800cf4a:	f043 0301 	orr.w	r3, r3, #1
 800cf4e:	81a3      	strh	r3, [r4, #12]
 800cf50:	89a3      	ldrh	r3, [r4, #12]
 800cf52:	431d      	orrs	r5, r3
 800cf54:	81a5      	strh	r5, [r4, #12]
 800cf56:	e7cf      	b.n	800cef8 <__smakebuf_r+0x18>

0800cf58 <_fstat_r>:
 800cf58:	b538      	push	{r3, r4, r5, lr}
 800cf5a:	4d07      	ldr	r5, [pc, #28]	@ (800cf78 <_fstat_r+0x20>)
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	4604      	mov	r4, r0
 800cf60:	4608      	mov	r0, r1
 800cf62:	4611      	mov	r1, r2
 800cf64:	602b      	str	r3, [r5, #0]
 800cf66:	f7f5 ff83 	bl	8002e70 <_fstat>
 800cf6a:	1c43      	adds	r3, r0, #1
 800cf6c:	d102      	bne.n	800cf74 <_fstat_r+0x1c>
 800cf6e:	682b      	ldr	r3, [r5, #0]
 800cf70:	b103      	cbz	r3, 800cf74 <_fstat_r+0x1c>
 800cf72:	6023      	str	r3, [r4, #0]
 800cf74:	bd38      	pop	{r3, r4, r5, pc}
 800cf76:	bf00      	nop
 800cf78:	200007ac 	.word	0x200007ac

0800cf7c <_isatty_r>:
 800cf7c:	b538      	push	{r3, r4, r5, lr}
 800cf7e:	4d06      	ldr	r5, [pc, #24]	@ (800cf98 <_isatty_r+0x1c>)
 800cf80:	2300      	movs	r3, #0
 800cf82:	4604      	mov	r4, r0
 800cf84:	4608      	mov	r0, r1
 800cf86:	602b      	str	r3, [r5, #0]
 800cf88:	f7f5 ff82 	bl	8002e90 <_isatty>
 800cf8c:	1c43      	adds	r3, r0, #1
 800cf8e:	d102      	bne.n	800cf96 <_isatty_r+0x1a>
 800cf90:	682b      	ldr	r3, [r5, #0]
 800cf92:	b103      	cbz	r3, 800cf96 <_isatty_r+0x1a>
 800cf94:	6023      	str	r3, [r4, #0]
 800cf96:	bd38      	pop	{r3, r4, r5, pc}
 800cf98:	200007ac 	.word	0x200007ac

0800cf9c <_init>:
 800cf9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf9e:	bf00      	nop
 800cfa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfa2:	bc08      	pop	{r3}
 800cfa4:	469e      	mov	lr, r3
 800cfa6:	4770      	bx	lr

0800cfa8 <_fini>:
 800cfa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfaa:	bf00      	nop
 800cfac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfae:	bc08      	pop	{r3}
 800cfb0:	469e      	mov	lr, r3
 800cfb2:	4770      	bx	lr
