

================================================================
== Vitis HLS Report for 'md5_wrap'
================================================================
* Date:           Tue Jul 18 13:25:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        md5_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196  |md5_wrap_Pipeline_VITIS_LOOP_127_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_md5_final_1_fu_211                         |md5_final_1                         |      157|      415|  1.570 us|  4.150 us|  157|  415|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|   15318|  39336|    -|
|Memory           |        0|    -|      16|      8|    0|
|Multiplexer      |        -|    -|       -|    299|    -|
|Register         |        -|    -|     400|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|   15734|  39682|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      14|     74|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |CTRL_s_axi_U                                   |CTRL_s_axi                          |        0|   0|   106|    168|    0|
    |control_s_axi_U                                |control_s_axi                       |        0|   0|   170|    296|    0|
    |gmem_m_axi_U                                   |gmem_m_axi                          |        2|   0|   866|    854|    0|
    |grp_md5_final_1_fu_211                         |md5_final_1                         |        0|   0|  7378|  20237|    0|
    |grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196  |md5_wrap_Pipeline_VITIS_LOOP_127_1  |        0|   0|  6798|  17781|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |Total                                          |                                    |        2|   0| 15318|  39336|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |ctx_data_U  |ctx_data_RAM_AUTO_1R1W  |        0|  16|   8|    0|    64|    8|     1|          512|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                        |        0|  16|   8|    0|    64|    8|     1|          512|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln127_fu_231_p2  |      icmp|   0|  0|  39|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  65|         14|    1|         14|
    |ctx_bitlen_0_reg_172   |   9|          2|   64|        128|
    |ctx_data_address0      |  14|          3|    6|         18|
    |ctx_data_address1      |  14|          3|    6|         18|
    |ctx_data_ce0           |  14|          3|    1|          3|
    |ctx_data_ce1           |  14|          3|    1|          3|
    |ctx_data_d0            |  14|          3|    8|         24|
    |ctx_data_we0           |  14|          3|    1|          3|
    |ctx_data_we1           |   9|          2|    1|          2|
    |ctx_datalen_reg_184    |   9|          2|   32|         64|
    |ctx_state_0_2_reg_160  |   9|          2|   32|         64|
    |ctx_state_1_2_reg_148  |   9|          2|   32|         64|
    |ctx_state_2_2_reg_136  |   9|          2|   32|         64|
    |ctx_state_3_2_reg_124  |   9|          2|   32|         64|
    |gmem_ARADDR            |  14|          3|   64|        192|
    |gmem_ARLEN             |  14|          3|   32|         96|
    |gmem_ARVALID           |  14|          3|    1|          3|
    |gmem_AWVALID           |   9|          2|    1|          2|
    |gmem_BREADY            |   9|          2|    1|          2|
    |gmem_RREADY            |   9|          2|    1|          2|
    |gmem_WVALID            |   9|          2|    1|          2|
    |gmem_blk_n_AR          |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 299|         65|  351|        834|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  13|   0|   13|          0|
    |ctx_bitlen_0_reg_172                                        |  64|   0|   64|          0|
    |ctx_datalen_reg_184                                         |  32|   0|   32|          0|
    |ctx_state_0_2_reg_160                                       |  32|   0|   32|          0|
    |ctx_state_1_2_reg_148                                       |  32|   0|   32|          0|
    |ctx_state_2_2_reg_136                                       |  32|   0|   32|          0|
    |ctx_state_3_2_reg_124                                       |  32|   0|   32|          0|
    |grp_md5_final_1_fu_211_ap_start_reg                         |   1|   0|    1|          0|
    |grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln127_reg_320                                          |   1|   0|    1|          0|
    |result_read_reg_267                                         |  64|   0|   64|          0|
    |text_input_read_reg_272                                     |  64|   0|   64|          0|
    |text_length_read_reg_278                                    |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 400|   0|  400|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA       |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB       |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID     |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY     |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR      |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA       |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID      |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY      |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP       |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|      md5_wrap|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|      md5_wrap|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|      md5_wrap|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.14>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%result_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %result"   --->   Operation 14 'read' 'result_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%text_input_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %text_input"   --->   Operation 15 'read' 'text_input_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%text_length_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %text_length"   --->   Operation 16 'read' 'text_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_bitlen_loc = alloca i64 1"   --->   Operation 18 'alloca' 'ctx_bitlen_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctx_state_0_0_loc = alloca i64 1"   --->   Operation 19 'alloca' 'ctx_state_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ctx_state_1_0_loc = alloca i64 1"   --->   Operation 20 'alloca' 'ctx_state_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ctx_state_2_0_loc = alloca i64 1"   --->   Operation 21 'alloca' 'ctx_state_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ctx_state_3_0_loc = alloca i64 1"   --->   Operation 22 'alloca' 'ctx_state_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln182 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [src/md5.c:182]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %text_length"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %text_length, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %text_length, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %text_input, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %text_input, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_9, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%ctx_data = alloca i64 1" [src/md5.c:188]   --->   Operation 35 'alloca' 'ctx_data' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (2.55ns)   --->   "%icmp_ln127 = icmp_eq  i32 %text_length_read, i32 0" [src/md5.c:127->src/md5.c:190]   --->   Operation 36 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.body.lr.ph.i, void %md5_update.exit" [src/md5.c:127->src/md5.c:190]   --->   Operation 37 'br' 'br_ln127' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %text_input_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %text_length_read" [src/md5.c:127->src/md5.c:190]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @md5_wrap_Pipeline_VITIS_LOOP_127_1, i8 %gmem, i64 %text_input_read, i32 %text_length_read, i8 %ctx_data, i32 %ctx_state_3_0_loc, i32 %ctx_state_2_0_loc, i32 %ctx_state_1_0_loc, i32 %ctx_state_0_0_loc, i64 %ctx_bitlen_loc, i32 %p_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @md5_wrap_Pipeline_VITIS_LOOP_127_1, i8 %gmem, i64 %text_input_read, i32 %text_length_read, i8 %ctx_data, i32 %ctx_state_3_0_loc, i32 %ctx_state_2_0_loc, i32 %ctx_state_1_0_loc, i32 %ctx_state_0_0_loc, i64 %ctx_bitlen_loc, i32 %p_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.14>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%ctx_state_3_0_loc_load = load i32 %ctx_state_3_0_loc"   --->   Operation 49 'load' 'ctx_state_3_0_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_state_2_0_loc_load = load i32 %ctx_state_2_0_loc"   --->   Operation 50 'load' 'ctx_state_2_0_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_state_1_0_loc_load = load i32 %ctx_state_1_0_loc"   --->   Operation 51 'load' 'ctx_state_1_0_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%ctx_state_0_0_loc_load = load i32 %ctx_state_0_0_loc"   --->   Operation 52 'load' 'ctx_state_0_0_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%ctx_bitlen_loc_load = load i64 %ctx_bitlen_loc"   --->   Operation 53 'load' 'ctx_bitlen_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 54 'load' 'p_loc_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln0 = br void %md5_update.exit"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln127)> <Delay = 1.58>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%ctx_state_3_2 = phi i32 %ctx_state_3_0_loc_load, void %for.body.lr.ph.i, i32 271733878, void %entry"   --->   Operation 56 'phi' 'ctx_state_3_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%ctx_state_2_2 = phi i32 %ctx_state_2_0_loc_load, void %for.body.lr.ph.i, i32 2562383102, void %entry"   --->   Operation 57 'phi' 'ctx_state_2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%ctx_state_1_2 = phi i32 %ctx_state_1_0_loc_load, void %for.body.lr.ph.i, i32 4023233417, void %entry"   --->   Operation 58 'phi' 'ctx_state_1_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%ctx_state_0_2 = phi i32 %ctx_state_0_0_loc_load, void %for.body.lr.ph.i, i32 1732584193, void %entry"   --->   Operation 59 'phi' 'ctx_state_0_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%ctx_bitlen_0 = phi i64 %ctx_bitlen_loc_load, void %for.body.lr.ph.i, i64 0, void %entry"   --->   Operation 60 'phi' 'ctx_bitlen_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%ctx_datalen = phi i32 %p_loc_load, void %for.body.lr.ph.i, i32 0, void %entry"   --->   Operation 61 'phi' 'ctx_datalen' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [2/2] (2.55ns)   --->   "%call_ln191 = call void @md5_final.1, i8 %ctx_data, i32 %ctx_datalen, i64 %ctx_bitlen_0, i32 %ctx_state_0_2, i32 %ctx_state_1_2, i32 %ctx_state_2_2, i32 %ctx_state_3_2, i8 %gmem, i64 %result_read" [src/md5.c:191]   --->   Operation 62 'call' 'call_ln191' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln191 = call void @md5_final.1, i8 %ctx_data, i32 %ctx_datalen, i64 %ctx_bitlen_0, i32 %ctx_state_0_2, i32 %ctx_state_1_2, i32 %ctx_state_2_2, i32 %ctx_state_3_2, i8 %gmem, i64 %result_read" [src/md5.c:191]   --->   Operation 63 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln192 = ret i32 1" [src/md5.c:192]   --->   Operation 64 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ text_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ text_input]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_read            (read         ) [ 00111111111111]
text_input_read        (read         ) [ 00111111111100]
text_length_read       (read         ) [ 00111111111100]
p_loc                  (alloca       ) [ 00111111111110]
ctx_bitlen_loc         (alloca       ) [ 00111111111110]
ctx_state_0_0_loc      (alloca       ) [ 00111111111110]
ctx_state_1_0_loc      (alloca       ) [ 00111111111110]
ctx_state_2_0_loc      (alloca       ) [ 00111111111110]
ctx_state_3_0_loc      (alloca       ) [ 00111111111110]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000]
spectopmodule_ln182    (spectopmodule) [ 00000000000000]
specinterface_ln0      (specinterface) [ 00000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 00000000000000]
specinterface_ln0      (specinterface) [ 00000000000000]
specinterface_ln0      (specinterface) [ 00000000000000]
specinterface_ln0      (specinterface) [ 00000000000000]
specinterface_ln0      (specinterface) [ 00000000000000]
specinterface_ln0      (specinterface) [ 00000000000000]
specinterface_ln0      (specinterface) [ 00000000000000]
specinterface_ln0      (specinterface) [ 00000000000000]
ctx_data               (alloca       ) [ 00111111111111]
icmp_ln127             (icmp         ) [ 01111111111110]
br_ln127               (br           ) [ 01111111111110]
gmem_addr              (getelementptr) [ 00011111110000]
empty                  (readreq      ) [ 00000000000000]
call_ln0               (call         ) [ 00000000000000]
ctx_state_3_0_loc_load (load         ) [ 00000000000000]
ctx_state_2_0_loc_load (load         ) [ 00000000000000]
ctx_state_1_0_loc_load (load         ) [ 00000000000000]
ctx_state_0_0_loc_load (load         ) [ 00000000000000]
ctx_bitlen_loc_load    (load         ) [ 00000000000000]
p_loc_load             (load         ) [ 00000000000000]
br_ln0                 (br           ) [ 00000000000000]
ctx_state_3_2          (phi          ) [ 00111111111111]
ctx_state_2_2          (phi          ) [ 00111111111111]
ctx_state_1_2          (phi          ) [ 00111111111111]
ctx_state_0_2          (phi          ) [ 00111111111111]
ctx_bitlen_0           (phi          ) [ 00111111111111]
ctx_datalen            (phi          ) [ 00111111111111]
call_ln191             (call         ) [ 00000000000000]
ret_ln192              (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="text_length">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_length"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="text_input">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="text_input"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md5_wrap_Pipeline_VITIS_LOOP_127_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="11"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="11"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="11"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="11"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="11"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="md5_final.1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ctx_bitlen_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_bitlen_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ctx_state_0_0_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_0_0_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ctx_state_1_0_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_1_0_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ctx_state_2_0_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_2_0_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ctx_state_3_0_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_state_3_0_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="ctx_data_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_data/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="result_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="text_input_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="text_input_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="text_length_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="text_length_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="1"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="ctx_state_3_2_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="ctx_state_3_2 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="ctx_state_3_2_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="30" slack="11"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_3_2/12 "/>
</bind>
</comp>

<comp id="136" class="1005" name="ctx_state_2_2_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="ctx_state_2_2 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="ctx_state_2_2_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="11"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_2_2/12 "/>
</bind>
</comp>

<comp id="148" class="1005" name="ctx_state_1_2_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="ctx_state_1_2 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="ctx_state_1_2_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="30" slack="11"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_1_2/12 "/>
</bind>
</comp>

<comp id="160" class="1005" name="ctx_state_0_2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="ctx_state_0_2 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="ctx_state_0_2_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="11"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_0_2/12 "/>
</bind>
</comp>

<comp id="172" class="1005" name="ctx_bitlen_0_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="1"/>
<pin id="174" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="ctx_bitlen_0 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="ctx_bitlen_0_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="11"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_bitlen_0/12 "/>
</bind>
</comp>

<comp id="184" class="1005" name="ctx_datalen_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="ctx_datalen (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="ctx_datalen_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="11"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_datalen/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="64" slack="9"/>
<pin id="200" dir="0" index="3" bw="32" slack="9"/>
<pin id="201" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="32" slack="9"/>
<pin id="203" dir="0" index="6" bw="32" slack="9"/>
<pin id="204" dir="0" index="7" bw="32" slack="9"/>
<pin id="205" dir="0" index="8" bw="32" slack="9"/>
<pin id="206" dir="0" index="9" bw="64" slack="9"/>
<pin id="207" dir="0" index="10" bw="32" slack="9"/>
<pin id="208" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_md5_final_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="64" slack="0"/>
<pin id="216" dir="0" index="4" bw="32" slack="0"/>
<pin id="217" dir="0" index="5" bw="32" slack="0"/>
<pin id="218" dir="0" index="6" bw="32" slack="0"/>
<pin id="219" dir="0" index="7" bw="32" slack="0"/>
<pin id="220" dir="0" index="8" bw="8" slack="0"/>
<pin id="221" dir="0" index="9" bw="64" slack="11"/>
<pin id="222" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln191/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln127_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="gmem_addr_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="1"/>
<pin id="240" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="ctx_state_3_0_loc_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="11"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_3_0_loc_load/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="ctx_state_2_0_loc_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="11"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_2_0_loc_load/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ctx_state_1_0_loc_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="11"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_1_0_loc_load/12 "/>
</bind>
</comp>

<comp id="255" class="1004" name="ctx_state_0_0_loc_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="11"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_state_0_0_loc_load/12 "/>
</bind>
</comp>

<comp id="259" class="1004" name="ctx_bitlen_loc_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="11"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctx_bitlen_loc_load/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_loc_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="11"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/12 "/>
</bind>
</comp>

<comp id="267" class="1005" name="result_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="11"/>
<pin id="269" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="result_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="text_input_read_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="text_input_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="text_length_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="text_length_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_loc_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="9"/>
<pin id="286" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="290" class="1005" name="ctx_bitlen_loc_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="9"/>
<pin id="292" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="ctx_bitlen_loc "/>
</bind>
</comp>

<comp id="296" class="1005" name="ctx_state_0_0_loc_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="9"/>
<pin id="298" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="ctx_state_0_0_loc "/>
</bind>
</comp>

<comp id="302" class="1005" name="ctx_state_1_0_loc_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="9"/>
<pin id="304" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="ctx_state_1_0_loc "/>
</bind>
</comp>

<comp id="308" class="1005" name="ctx_state_2_0_loc_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="9"/>
<pin id="310" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="ctx_state_2_0_loc "/>
</bind>
</comp>

<comp id="314" class="1005" name="ctx_state_3_0_loc_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="9"/>
<pin id="316" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="ctx_state_3_0_loc "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln127_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="11"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln127 "/>
</bind>
</comp>

<comp id="324" class="1005" name="gmem_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="1"/>
<pin id="326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="62" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="209"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="224"><net_src comp="188" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="225"><net_src comp="176" pin="4"/><net_sink comp="211" pin=3"/></net>

<net id="226"><net_src comp="164" pin="4"/><net_sink comp="211" pin=4"/></net>

<net id="227"><net_src comp="152" pin="4"/><net_sink comp="211" pin=5"/></net>

<net id="228"><net_src comp="140" pin="4"/><net_sink comp="211" pin=6"/></net>

<net id="229"><net_src comp="128" pin="4"/><net_sink comp="211" pin=7"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="211" pin=8"/></net>

<net id="235"><net_src comp="112" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="237" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="266"><net_src comp="263" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="270"><net_src comp="100" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="211" pin=9"/></net>

<net id="275"><net_src comp="106" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="281"><net_src comp="112" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="287"><net_src comp="72" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="196" pin=10"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="293"><net_src comp="76" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="299"><net_src comp="80" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="196" pin=8"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="305"><net_src comp="84" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="196" pin=7"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="311"><net_src comp="88" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="196" pin=6"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="317"><net_src comp="92" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="196" pin=5"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="323"><net_src comp="231" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="237" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="118" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {12 13 }
 - Input state : 
	Port: md5_wrap : gmem | {2 3 4 5 6 7 8 9 10 11 }
	Port: md5_wrap : text_length | {1 }
	Port: md5_wrap : text_input | {1 }
	Port: md5_wrap : result | {1 }
  - Chain level:
	State 1
		br_ln127 : 1
	State 2
		empty : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		ctx_state_3_2 : 1
		ctx_state_2_2 : 1
		ctx_state_1_2 : 1
		ctx_state_0_2 : 1
		ctx_bitlen_0 : 1
		ctx_datalen : 1
		call_ln191 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_md5_wrap_Pipeline_VITIS_LOOP_127_1_fu_196 |  12.624 |   5954  |  16695  |
|          |             grp_md5_final_1_fu_211            |  26.521 |   6406  |  17869  |
|----------|-----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln127_fu_231               |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |            result_read_read_fu_100            |    0    |    0    |    0    |
|   read   |          text_input_read_read_fu_106          |    0    |    0    |    0    |
|          |          text_length_read_read_fu_112         |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|  readreq |               grp_readreq_fu_118              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |  39.145 |  12360  |  34603  |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|ctx_data|    0   |   16   |    8   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |   16   |    8   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   ctx_bitlen_0_reg_172  |   64   |
|  ctx_bitlen_loc_reg_290 |   64   |
|   ctx_datalen_reg_184   |   32   |
|ctx_state_0_0_loc_reg_296|   32   |
|  ctx_state_0_2_reg_160  |   32   |
|ctx_state_1_0_loc_reg_302|   32   |
|  ctx_state_1_2_reg_148  |   32   |
|ctx_state_2_0_loc_reg_308|   32   |
|  ctx_state_2_2_reg_136  |   32   |
|ctx_state_3_0_loc_reg_314|   32   |
|  ctx_state_3_2_reg_124  |   32   |
|    gmem_addr_reg_324    |    8   |
|    icmp_ln127_reg_320   |    1   |
|      p_loc_reg_284      |   32   |
|   result_read_reg_267   |   64   |
| text_input_read_reg_272 |   64   |
| text_length_read_reg_278|   32   |
+-------------------------+--------+
|          Total          |   617  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_118  |  p1  |   2  |   8  |   16   ||    9    |
| ctx_state_3_2_reg_124 |  p0  |   2  |  32  |   64   ||    9    |
| ctx_state_2_2_reg_136 |  p0  |   2  |  32  |   64   ||    9    |
| ctx_state_1_2_reg_148 |  p0  |   2  |  32  |   64   ||    9    |
| ctx_state_0_2_reg_160 |  p0  |   2  |  32  |   64   ||    9    |
|  ctx_bitlen_0_reg_172 |  p0  |   2  |  64  |   128  ||    9    |
|  ctx_datalen_reg_184  |  p0  |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   464  ||  11.116 ||    63   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   39   |  12360 |  34603 |    -   |
|   Memory  |    0   |    -   |   16   |    8   |    0   |
|Multiplexer|    -   |   11   |    -   |   63   |    -   |
|  Register |    -   |    -   |   617  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   50   |  12993 |  34674 |    0   |
+-----------+--------+--------+--------+--------+--------+
