

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s'
================================================================
* Date:           Sat Jul 22 14:21:54 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.587 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.28>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_5, i32 4, i32 11"   --->   Operation 6 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 4"   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 3"   --->   Operation 8 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i16 %p_read_5"   --->   Operation 9 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.98ns)   --->   "%icmp_ln727 = icmp_ne  i3 %trunc_ln727, i3 0"   --->   Operation 10 'icmp' 'icmp_ln727' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %tmp, i1 %icmp_ln727"   --->   Operation 11 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %tmp_9"   --->   Operation 12 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 13 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415 = add i8 %trunc_ln1, i8 %zext_ln415"   --->   Operation 14 'add' 'add_ln415' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_5, i32 12, i32 15"   --->   Operation 15 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.96ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %p_Result_s, i4 15"   --->   Operation 16 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.96ns)   --->   "%icmp_ln777 = icmp_eq  i4 %p_Result_s, i4 0"   --->   Operation 17 'icmp' 'icmp_ln777' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln717_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read14, i32 4, i32 11"   --->   Operation 18 'partselect' 'trunc_ln717_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 4"   --->   Operation 19 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 3"   --->   Operation 20 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i16 %p_read14"   --->   Operation 21 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%icmp_ln727_1 = icmp_ne  i3 %trunc_ln727_1, i3 0"   --->   Operation 22 'icmp' 'icmp_ln727_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %tmp_12, i1 %icmp_ln727_1"   --->   Operation 23 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln412_1 = and i1 %or_ln412_1, i1 %tmp_13"   --->   Operation 24 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1"   --->   Operation 25 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_1 = add i8 %trunc_ln717_3, i8 %zext_ln415_1"   --->   Operation 26 'add' 'add_ln415_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_34_1 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read14, i32 12, i32 15"   --->   Operation 27 'partselect' 'p_Result_34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.96ns)   --->   "%icmp_ln1049_1 = icmp_eq  i4 %p_Result_34_1, i4 15"   --->   Operation 28 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.96ns)   --->   "%icmp_ln777_1 = icmp_eq  i4 %p_Result_34_1, i4 0"   --->   Operation 29 'icmp' 'icmp_ln777_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln717_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_4, i32 4, i32 11"   --->   Operation 30 'partselect' 'trunc_ln717_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 4"   --->   Operation 31 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 3"   --->   Operation 32 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i16 %p_read_4"   --->   Operation 33 'trunc' 'trunc_ln727_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%icmp_ln727_2 = icmp_ne  i3 %trunc_ln727_2, i3 0"   --->   Operation 34 'icmp' 'icmp_ln727_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %tmp_16, i1 %icmp_ln727_2"   --->   Operation 35 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln412_2 = and i1 %or_ln412_2, i1 %tmp_17"   --->   Operation 36 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2"   --->   Operation 37 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_2 = add i8 %trunc_ln717_4, i8 %zext_ln415_2"   --->   Operation 38 'add' 'add_ln415_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_34_2 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %p_read_4, i32 12, i32 15"   --->   Operation 39 'partselect' 'p_Result_34_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.96ns)   --->   "%icmp_ln1049_2 = icmp_eq  i4 %p_Result_34_2, i4 15"   --->   Operation 40 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.96ns)   --->   "%icmp_ln777_2 = icmp_eq  i4 %p_Result_34_2, i4 0"   --->   Operation 41 'icmp' 'icmp_ln777_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 42 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %p_read_5, i16 0"   --->   Operation 43 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_5, i32 11"   --->   Operation 44 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415, i32 7"   --->   Operation 45 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln787 = select i1 %tmp_11, i1 %icmp_ln777, i1 %icmp_ln1049"   --->   Operation 46 'select' 'select_ln787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln403 = select i1 %tmp_10, i1 %select_ln787, i1 %icmp_ln777"   --->   Operation 47 'select' 'select_ln403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394 = select i1 %select_ln403, i8 %add_ln415, i8 255"   --->   Operation 48 'select' 'select_ln394' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547 = select i1 %icmp_ln1547, i8 %select_ln394, i8 0"   --->   Operation 49 'select' 'select_ln1547' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i16 %p_read14, i16 0"   --->   Operation 50 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read14, i32 11"   --->   Operation 51 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_1, i32 7"   --->   Operation 52 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%select_ln787_1 = select i1 %tmp_15, i1 %icmp_ln777_1, i1 %icmp_ln1049_1"   --->   Operation 53 'select' 'select_ln787_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%select_ln403_1 = select i1 %tmp_14, i1 %select_ln787_1, i1 %icmp_ln777_1"   --->   Operation 54 'select' 'select_ln403_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_1 = select i1 %select_ln403_1, i8 %add_ln415_1, i8 255"   --->   Operation 55 'select' 'select_ln394_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_1 = select i1 %icmp_ln1547_1, i8 %select_ln394_1, i8 0"   --->   Operation 56 'select' 'select_ln1547_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i16 %p_read_4, i16 0"   --->   Operation 57 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_4, i32 11"   --->   Operation 58 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_2, i32 7"   --->   Operation 59 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%select_ln787_2 = select i1 %tmp_19, i1 %icmp_ln777_2, i1 %icmp_ln1049_2"   --->   Operation 60 'select' 'select_ln787_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%select_ln403_2 = select i1 %tmp_18, i1 %select_ln787_2, i1 %icmp_ln777_2"   --->   Operation 61 'select' 'select_ln403_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_2 = select i1 %select_ln403_2, i8 %add_ln415_2, i8 255"   --->   Operation 62 'select' 'select_ln394_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_2 = select i1 %icmp_ln1547_2, i8 %select_ln394_2, i8 0"   --->   Operation 63 'select' 'select_ln1547_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln1547" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 64 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %select_ln1547_1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 65 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %select_ln1547_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 66 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i24 %mrv_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 67 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_4          (read        ) [ 011]
p_read14          (read        ) [ 011]
p_read_5          (read        ) [ 011]
trunc_ln1         (partselect  ) [ 000]
tmp               (bitselect   ) [ 000]
tmp_9             (bitselect   ) [ 000]
trunc_ln727       (trunc       ) [ 000]
icmp_ln727        (icmp        ) [ 000]
or_ln412          (or          ) [ 000]
and_ln412         (and         ) [ 000]
zext_ln415        (zext        ) [ 000]
add_ln415         (add         ) [ 011]
p_Result_s        (partselect  ) [ 000]
icmp_ln1049       (icmp        ) [ 011]
icmp_ln777        (icmp        ) [ 011]
trunc_ln717_3     (partselect  ) [ 000]
tmp_12            (bitselect   ) [ 000]
tmp_13            (bitselect   ) [ 000]
trunc_ln727_1     (trunc       ) [ 000]
icmp_ln727_1      (icmp        ) [ 000]
or_ln412_1        (or          ) [ 000]
and_ln412_1       (and         ) [ 000]
zext_ln415_1      (zext        ) [ 000]
add_ln415_1       (add         ) [ 011]
p_Result_34_1     (partselect  ) [ 000]
icmp_ln1049_1     (icmp        ) [ 011]
icmp_ln777_1      (icmp        ) [ 011]
trunc_ln717_4     (partselect  ) [ 000]
tmp_16            (bitselect   ) [ 000]
tmp_17            (bitselect   ) [ 000]
trunc_ln727_2     (trunc       ) [ 000]
icmp_ln727_2      (icmp        ) [ 000]
or_ln412_2        (or          ) [ 000]
and_ln412_2       (and         ) [ 000]
zext_ln415_2      (zext        ) [ 000]
add_ln415_2       (add         ) [ 011]
p_Result_34_2     (partselect  ) [ 000]
icmp_ln1049_2     (icmp        ) [ 011]
icmp_ln777_2      (icmp        ) [ 011]
specpipeline_ln39 (specpipeline) [ 000]
icmp_ln1547       (icmp        ) [ 000]
tmp_10            (bitselect   ) [ 000]
tmp_11            (bitselect   ) [ 000]
select_ln787      (select      ) [ 000]
select_ln403      (select      ) [ 000]
select_ln394      (select      ) [ 000]
select_ln1547     (select      ) [ 000]
icmp_ln1547_1     (icmp        ) [ 000]
tmp_14            (bitselect   ) [ 000]
tmp_15            (bitselect   ) [ 000]
select_ln787_1    (select      ) [ 000]
select_ln403_1    (select      ) [ 000]
select_ln394_1    (select      ) [ 000]
select_ln1547_1   (select      ) [ 000]
icmp_ln1547_2     (icmp        ) [ 000]
tmp_18            (bitselect   ) [ 000]
tmp_19            (bitselect   ) [ 000]
select_ln787_2    (select      ) [ 000]
select_ln403_2    (select      ) [ 000]
select_ln394_2    (select      ) [ 000]
select_ln1547_2   (select      ) [ 000]
mrv               (insertvalue ) [ 000]
mrv_1             (insertvalue ) [ 000]
mrv_2             (insertvalue ) [ 000]
ret_ln50          (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_4_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read14_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_5_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="0" index="3" bw="5" slack="0"/>
<pin id="73" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_9_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="3" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln727_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln727_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln727/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="or_ln412_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="and_ln412_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln415_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln415_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Result_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="0" index="3" bw="5" slack="0"/>
<pin id="131" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln1049_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln777_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln777/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln717_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="0" index="3" bw="5" slack="0"/>
<pin id="153" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_12_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_13_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln727_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln727_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln727_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="or_ln412_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="and_ln412_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln415_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_1/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln415_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_Result_34_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="5" slack="0"/>
<pin id="211" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln1049_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln777_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln777_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln717_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="0" index="2" bw="4" slack="0"/>
<pin id="232" dir="0" index="3" bw="5" slack="0"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_4/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_16_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_17_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="0" index="2" bw="3" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln727_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln727_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln727_2/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln412_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln412_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln412_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln412_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln415_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln415_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_34_2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="5" slack="0"/>
<pin id="290" dir="0" index="3" bw="5" slack="0"/>
<pin id="291" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_34_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln1049_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_2/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln777_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln777_2/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln1547_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_10_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="1"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_11_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="8" slack="1"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln787_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="1"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln787/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln403_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln403/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln394_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="1"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln394/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln1547_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1547/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln1547_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="1"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_14_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="1"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_15_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="1"/>
<pin id="370" dir="0" index="2" bw="4" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln787_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="1"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln787_1/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln403_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="1"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln403_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="select_ln394_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="1"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln394_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln1547_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1547_1/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln1547_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_2/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_18_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="1"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_19_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="1"/>
<pin id="417" dir="0" index="2" bw="4" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln787_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln787_2/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln403_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="1"/>
<pin id="431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln403_2/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="select_ln394_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="1"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln394_2/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln1547_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1547_2/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="mrv_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="24" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="mrv_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="mrv_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="24" slack="0"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="p_read_4_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="1"/>
<pin id="469" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="473" class="1005" name="p_read14_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="1"/>
<pin id="475" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read14 "/>
</bind>
</comp>

<comp id="479" class="1005" name="p_read_5_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="1"/>
<pin id="481" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="485" class="1005" name="add_ln415_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415 "/>
</bind>
</comp>

<comp id="491" class="1005" name="icmp_ln1049_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_ln777_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln777 "/>
</bind>
</comp>

<comp id="502" class="1005" name="add_ln415_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="icmp_ln1049_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="1"/>
<pin id="510" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="icmp_ln777_1_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln777_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add_ln415_2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415_2 "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_ln1049_2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln777_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln777_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="62" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="62" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="62" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="62" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="78" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="98" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="86" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="68" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="62" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="140"><net_src comp="126" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="126" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="56" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="56" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="56" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="56" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="158" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="166" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="148" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="56" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="220"><net_src comp="206" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="206" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="50" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="50" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="50" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="50" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="238" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="246" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="228" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="50" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="22" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="24" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="300"><net_src comp="286" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="26" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="286" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="14" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="313" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="308" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="340" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="360" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="355" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="387" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="46" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="14" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="407" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="44" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="402" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="434" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="46" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="347" pin="3"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="394" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="441" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="50" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="476"><net_src comp="56" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="482"><net_src comp="62" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="488"><net_src comp="120" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="494"><net_src comp="136" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="499"><net_src comp="142" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="505"><net_src comp="200" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="511"><net_src comp="216" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="516"><net_src comp="222" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="522"><net_src comp="280" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="528"><net_src comp="296" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="533"><net_src comp="302" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="427" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4> : p_read | {1 }
	Port: relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4> : p_read1 | {1 }
	Port: relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config4> : p_read2 | {1 }
  - Chain level:
	State 1
		icmp_ln727 : 1
		or_ln412 : 2
		and_ln412 : 2
		zext_ln415 : 2
		add_ln415 : 3
		icmp_ln1049 : 1
		icmp_ln777 : 1
		icmp_ln727_1 : 1
		or_ln412_1 : 2
		and_ln412_1 : 2
		zext_ln415_1 : 2
		add_ln415_1 : 3
		icmp_ln1049_1 : 1
		icmp_ln777_1 : 1
		icmp_ln727_2 : 1
		or_ln412_2 : 2
		and_ln412_2 : 2
		zext_ln415_2 : 2
		add_ln415_2 : 3
		icmp_ln1049_2 : 1
		icmp_ln777_2 : 1
	State 2
		select_ln787 : 1
		select_ln403 : 2
		select_ln394 : 3
		select_ln1547 : 4
		select_ln787_1 : 1
		select_ln403_1 : 2
		select_ln394_1 : 3
		select_ln1547_1 : 4
		select_ln787_2 : 1
		select_ln403_2 : 2
		select_ln394_2 : 3
		select_ln1547_2 : 4
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		ret_ln50 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |   select_ln787_fu_327  |    0    |    2    |
|          |   select_ln403_fu_333  |    0    |    2    |
|          |   select_ln394_fu_340  |    0    |    8    |
|          |  select_ln1547_fu_347  |    0    |    8    |
|          |  select_ln787_1_fu_374 |    0    |    2    |
|  select  |  select_ln403_1_fu_380 |    0    |    2    |
|          |  select_ln394_1_fu_387 |    0    |    8    |
|          | select_ln1547_1_fu_394 |    0    |    8    |
|          |  select_ln787_2_fu_421 |    0    |    2    |
|          |  select_ln403_2_fu_427 |    0    |    2    |
|          |  select_ln394_2_fu_434 |    0    |    8    |
|          | select_ln1547_2_fu_441 |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    icmp_ln727_fu_98    |    0    |    2    |
|          |   icmp_ln1049_fu_136   |    0    |    2    |
|          |    icmp_ln777_fu_142   |    0    |    2    |
|          |   icmp_ln727_1_fu_178  |    0    |    2    |
|          |  icmp_ln1049_1_fu_216  |    0    |    2    |
|   icmp   |   icmp_ln777_1_fu_222  |    0    |    2    |
|          |   icmp_ln727_2_fu_258  |    0    |    2    |
|          |  icmp_ln1049_2_fu_296  |    0    |    2    |
|          |   icmp_ln777_2_fu_302  |    0    |    2    |
|          |   icmp_ln1547_fu_308   |    0    |    7    |
|          |  icmp_ln1547_1_fu_355  |    0    |    7    |
|          |  icmp_ln1547_2_fu_402  |    0    |    7    |
|----------|------------------------|---------|---------|
|          |    add_ln415_fu_120    |    0    |    8    |
|    add   |   add_ln415_1_fu_200   |    0    |    8    |
|          |   add_ln415_2_fu_280   |    0    |    8    |
|----------|------------------------|---------|---------|
|          |     or_ln412_fu_104    |    0    |    1    |
|    or    |    or_ln412_1_fu_184   |    0    |    1    |
|          |    or_ln412_2_fu_264   |    0    |    1    |
|----------|------------------------|---------|---------|
|          |    and_ln412_fu_110    |    0    |    1    |
|    and   |   and_ln412_1_fu_190   |    0    |    1    |
|          |   and_ln412_2_fu_270   |    0    |    1    |
|----------|------------------------|---------|---------|
|          |   p_read_4_read_fu_50  |    0    |    0    |
|   read   |   p_read14_read_fu_56  |    0    |    0    |
|          |   p_read_5_read_fu_62  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     trunc_ln1_fu_68    |    0    |    0    |
|          |    p_Result_s_fu_126   |    0    |    0    |
|partselect|  trunc_ln717_3_fu_148  |    0    |    0    |
|          |  p_Result_34_1_fu_206  |    0    |    0    |
|          |  trunc_ln717_4_fu_228  |    0    |    0    |
|          |  p_Result_34_2_fu_286  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        tmp_fu_78       |    0    |    0    |
|          |       tmp_9_fu_86      |    0    |    0    |
|          |      tmp_12_fu_158     |    0    |    0    |
|          |      tmp_13_fu_166     |    0    |    0    |
|          |      tmp_16_fu_238     |    0    |    0    |
| bitselect|      tmp_17_fu_246     |    0    |    0    |
|          |      tmp_10_fu_313     |    0    |    0    |
|          |      tmp_11_fu_320     |    0    |    0    |
|          |      tmp_14_fu_360     |    0    |    0    |
|          |      tmp_15_fu_367     |    0    |    0    |
|          |      tmp_18_fu_407     |    0    |    0    |
|          |      tmp_19_fu_414     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    trunc_ln727_fu_94   |    0    |    0    |
|   trunc  |  trunc_ln727_1_fu_174  |    0    |    0    |
|          |  trunc_ln727_2_fu_254  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln415_fu_116   |    0    |    0    |
|   zext   |   zext_ln415_1_fu_196  |    0    |    0    |
|          |   zext_ln415_2_fu_276  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       mrv_fu_449       |    0    |    0    |
|insertvalue|      mrv_1_fu_455      |    0    |    0    |
|          |      mrv_2_fu_461      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   129   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln415_1_reg_502 |    8   |
| add_ln415_2_reg_519 |    8   |
|  add_ln415_reg_485  |    8   |
|icmp_ln1049_1_reg_508|    1   |
|icmp_ln1049_2_reg_525|    1   |
| icmp_ln1049_reg_491 |    1   |
| icmp_ln777_1_reg_513|    1   |
| icmp_ln777_2_reg_530|    1   |
|  icmp_ln777_reg_496 |    1   |
|   p_read14_reg_473  |   16   |
|   p_read_4_reg_467  |   16   |
|   p_read_5_reg_479  |   16   |
+---------------------+--------+
|        Total        |   78   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   129  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   78   |    -   |
+-----------+--------+--------+
|   Total   |   78   |   129  |
+-----------+--------+--------+
