Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 00aea449549d4f328b32528fde5b826a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot core_tb_behav xil_defaultlib.core_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3291] enum literal 'CSR_RDCYCLE' width (12) must match enum width (32) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/instruction_types.sv:77]
WARNING: [VRFC 10-3291] enum literal 'CSR_RDCYCLEH' width (12) must match enum width (32) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/instruction_types.sv:78]
WARNING: [VRFC 10-3291] enum literal 'CSR_RDTIMER' width (12) must match enum width (32) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/instruction_types.sv:79]
WARNING: [VRFC 10-3291] enum literal 'CSR_RDTIMERH' width (12) must match enum width (32) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/instruction_types.sv:80]
WARNING: [VRFC 10-3291] enum literal 'CSR_RDINSTRET' width (12) must match enum width (32) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/instruction_types.sv:81]
WARNING: [VRFC 10-3291] enum literal 'CSR_RDINSTRETH' width (12) must match enum width (32) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/instruction_types.sv:82]
WARNING: [VRFC 10-3291] enum literal 'CSR_TEST' width (12) must match enum width (32) [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/instruction_types.sv:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'memory_sizea' [D:/Xilinx/projects/RISC-V/RISC-V.srcs/sources_1/new/core.sv:73]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.risc_structs
Compiling package xil_defaultlib.isa_gen
Compiling package xil_defaultlib.$unit_instruction_types_sv
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.programcounter
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.branch_gen
Compiling module xil_defaultlib.csr
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.core_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_tb_behav
