// Seed: 2659044017
`timescale 1 ps / 1ps
module module_0 ();
  reg id_0;
  always @(1 or posedge 1) begin
    SystemTFIdentifier(1 & id_0 - id_0, SystemTFIdentifier);
    id_0 <= #1 1'd0;
  end
endmodule
