+define+RD=1ns

+incdir+../../
+incdir+../../rtl
+incdir+../../rtl/core
+incdir+../../rtl/debug
+incdir+../../rtl/perips
+incdir+../../rtl/sys_bus
+incdir+../../rtl/top
+incdir+../../rtl/utils
+incdir+../../rtl/utils/async_fifo
+incdir+../../rtl/cache
+incdir+../../tb



../../rtl/define.v


../../rtl/utils/async_fifo/async_bidir_fifo.v
../../rtl/utils/async_fifo/async_bidir_ramif_fifo.v
../../rtl/utils/async_fifo/async_fifo.v
../../rtl/utils/async_fifo/fifo_2mem.v
../../rtl/utils/async_fifo/fifomem_dp.v
../../rtl/utils/async_fifo/rptr_empty.v
../../rtl/utils/async_fifo/sync_ptr.v
../../rtl/utils/async_fifo/sync_r2w.v
../../rtl/utils/async_fifo/sync_w2r.v
../../rtl/utils/async_fifo/wptr_full.v
../../rtl/utils/gen_ram.v
../../rtl/utils/gen_buf.v
../../rtl/utils/gen_dff.v
../../rtl/utils/sync_fifo.v
../../rtl/utils/sync_fifo_reg.v
../../rtl/utils/sig_sync.sv
../../rtl/utils/sig_sync_xn.sv

../../rtl/sys_bus/AXI_Arbiter_R.sv
../../rtl/sys_bus/AXI_Arbiter_W.sv
../../rtl/sys_bus/AXI_Interconnect.sv
../../rtl/sys_bus/AXI_Interface.sv
../../rtl/sys_bus/AXI_Master_Mux_R.sv
../../rtl/sys_bus/AXI_Master_Mux_W.sv
../../rtl/sys_bus/AXI_RETIME.v
../../rtl/sys_bus/AXI_Slave_Mux_R.sv
../../rtl/sys_bus/AXI_Slave_Mux_W.sv


../../rtl/utils/single_port_ram_cache.v
../../rtl/utils/single_port_ram.v
../../rtl/perips/rom.v
../../rtl/perips/ram.v

../../rtl/cache/icache.v
../../rtl/cache/dcache_utils.v
../../rtl/cache/dcache_axi.v
../../rtl/cache/dcache_core.v
../../rtl/cache/dcache_if_pmem.v
../../rtl/cache/dcache.v


../../rtl/core/defines.v
../../rtl/core/control.v
../../rtl/core/csr.v
../../rtl/core/decoder.v
../../rtl/core/divider.v
../../rtl/core/exu.v
../../rtl/core/fetch.v
../../rtl/core/issue.v
../../rtl/core/lsu.v
../../rtl/core/mmu.v
../../rtl/core/multiplier.v
../../rtl/core/predictor.v
../../rtl/core/regfile.v
../../rtl/core/rename.v
../../rtl/core/riscv_core.v



../../tb/axi_mast_bfm.sv
../../tb/axi_slv_bfm.sv

../../tb/core_tb.sv

