================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.4
  Build 1733598 on Wed Dec 14 22:59:20 MST 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Tue May 02 08:05:18 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int'

# ****************************************************************************
# 32x32 Matrix
# ****************************************************************************

INFO: [HLS 200-10] Opening project '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int'.
INFO: [HLS 200-10] Adding design file 'matmul.h' to the project
INFO: [HLS 200-10] Adding design file 'matmul.c' to the project
INFO: [HLS 200-10] Adding test bench file 'matmul_test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_3b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../matmul_test.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Tue May 02 08:05:19 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_3b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/232251493705119635422
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../matmul.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Tue May 02 08:05:20 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_3b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/232791493705120582673
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
Initialize matrices

Run HwA

Run software matmul

Checking results


Test Passes:
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'matmul.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 8384 ; free virtual = 16372
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 8383 ; free virtual = 16372
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 8383 ; free virtual = 16371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 328.273 ; gain = 12.586 ; free physical = 8383 ; free virtual = 16371
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.c:23) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'cache_row' (matmul.c:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'cache_col' (matmul.c:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.c:42) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.c:17) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.c:18) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.c:23:70) to (matmul.c:36:4) in function 'matmul_hw'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_hw' (matmul.c:4)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8361 ; free virtual = 16350
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.c:21:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8368 ; free virtual = 16356
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_load_1', matmul.c:38) on array 'b' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.46 seconds; current allocated memory: 64.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 66.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/b' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/c' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mul_32s_32s_32_6' to 'matmul_hw_mul_32sbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mul_32sbkb': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 71.102 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matmul_hw_mul_32sbkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'matmul_hw_b_copy_0_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8336 ; free virtual = 16334
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May  2 08:05:36 2017...
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_5b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../matmul_test.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Tue May 02 08:05:53 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_5b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/235031493705153909565
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../matmul.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Tue May 02 08:05:54 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_5b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/235571493705154853871
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
Initialize matrices

Run HwA

Run software matmul

Checking results


Test Passes:
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'matmul.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8326 ; free virtual = 16325
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8326 ; free virtual = 16325
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8326 ; free virtual = 16325
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8326 ; free virtual = 16325
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.c:23) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'cache_row' (matmul.c:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'cache_col' (matmul.c:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.c:42) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.c:17) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.c:18) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'b' (matmul.c:4) in dimension 1 with a block factor 2.
INFO: [XFORM 203-101] Partitioning array 'a' (matmul.c:4) in dimension 2 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.c:23:70) to (matmul.c:36:4) in function 'matmul_hw'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_hw' (matmul.c:4)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8318 ; free virtual = 16317
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.c:21:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8318 ; free virtual = 16317
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_0_load_1', matmul.c:38) on array 'b_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 16, Depth: 27.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.41 seconds; current allocated memory: 83.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 85.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/b_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/b_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/c' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mul_32s_32s_32_6' to 'matmul_hw_mul_32scud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mul_32scud': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 89.142 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matmul_hw_mul_32scud_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'matmul_hw_b_copy_0_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8308 ; free virtual = 16315
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May  2 08:06:11 2017...
INFO: [HLS 200-10] Opening solution '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_9b_32x32'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../matmul_test.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Tue May 02 08:06:27 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_9b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/237841493705187803139
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../matmul.c in debug mode
INFO: [HLS 200-10] Running '/home/patmos/Xilinx/Vivado_HLS/2016.4/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'patmos' on host 'ubuntu' (Linux_x86_64 version 4.4.0-75-generic) on Tue May 02 08:06:28 CEST 2017
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/matrix1_int/hls_matmul_int/matmul_9b_32x32/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_patmos/238381493705188703465
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
Initialize matrices

Run HwA

Run software matmul

Checking results


Test Passes:
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'matmul.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8302 ; free virtual = 16311
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8302 ; free virtual = 16311
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8302 ; free virtual = 16311
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8302 ; free virtual = 16311
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col' (matmul.c:23) in function 'matmul_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'cache_row' (matmul.c:32) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'cache_col' (matmul.c:37) in function 'matmul_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'Product' (matmul.c:42) in function 'matmul_hw' completely.
INFO: [XFORM 203-102] Partitioning array 'a_row' (matmul.c:17) automatically.
INFO: [XFORM 203-102] Partitioning array 'b_copy' (matmul.c:18) in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'b' (matmul.c:4) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'a' (matmul.c:4) in dimension 2 with a block factor 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (matmul.c:23:70) to (matmul.c:36:4) in function 'matmul_hw'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'matmul_hw' (matmul.c:4)...31 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8296 ; free virtual = 16305
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (matmul.c:21:15) in function 'matmul_hw'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8296 ; free virtual = 16305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul_hw' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_col'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('b_0_load_1', matmul.c:38) on array 'b_0' due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 8, Depth: 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.69 seconds; current allocated memory: 95.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 98.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/a_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/b_0' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/b_1' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/b_2' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/b_3' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul_hw/c' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul_hw' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'matmul_hw_mul_32s_32s_32_6' to 'matmul_hw_mul_32sdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/a_3_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_0_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_1_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_2_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_3_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_hw/b_3_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'matmul_hw_mul_32sdEe': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_hw'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 101.341 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'matmul_hw_mul_32sdEe_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'matmul_hw_b_copy_0_ram' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 456.270 ; gain = 140.582 ; free physical = 8286 ; free virtual = 16303
INFO: [SYSC 207-301] Generating SystemC RTL for matmul_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for matmul_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul_hw.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/patmos/Xilinx/Vivado/2016.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May  2 08:06:44 2017...
INFO: [HLS 200-112] Total elapsed time: 102.16 seconds; peak allocated memory: 101.341 MB.
