#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002db92add620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002db92add7b0 .scope module, "PWM_tb" "PWM_tb" 3 4;
 .timescale -9 -9;
P_000002db92af30a0 .param/l "CMPA_WIDTH" 0 3 6, +C4<00000000000000000000000000001000>;
P_000002db92af30d8 .param/l "KPERIOD_COUNT" 0 3 7, +C4<00000000000000000000000011111111>;
v000002db92adac50_0 .net "PWM_OUT", 0 0, L_000002db92ad97c0;  1 drivers
v000002db92adacf0_0 .var "STRIDA", 7 0;
v000002db92adad90_0 .var "clk", 0 0;
S_000002db92add940 .scope module, "DUT1" "PWM_r01" 3 17, 4 5 0, S_000002db92add7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "CMPA_shdw";
    .port_info 2 /OUTPUT 1 "PIN_OUT";
P_000002db92af31c0 .param/l "CMPA_WIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
P_000002db92af31f8 .param/l "KPERIOD_COUNT" 0 4 7, +C4<00000000000000000000000011111111>;
L_000002db92ad97c0 .functor BUFZ 1, v000002db92adabb0_0, C4<0>, C4<0>, C4<0>;
v000002db92ad9720_0 .net "CMPA_shdw", 7 0, v000002db92adacf0_0;  1 drivers
v000002db92af2e70_0 .var "CNT_period", 7 0;
v000002db92ad9560_0 .net "PIN_OUT", 0 0, L_000002db92ad97c0;  alias, 1 drivers
v000002db92adaa70_0 .net "clk", 0 0, v000002db92adad90_0;  1 drivers
v000002db92adab10_0 .var "r_CMPA", 7 0;
v000002db92adabb0_0 .var "r_PIN_OUT", 0 0;
E_000002db92b27ca0 .event posedge, v000002db92adaa70_0;
    .scope S_000002db92add940;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002db92af2e70_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002db92adab10_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_000002db92add940;
T_1 ;
    %wait E_000002db92b27ca0;
    %load/vec4 v000002db92af2e70_0;
    %pad/u 32;
    %cmpi/u 255, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v000002db92af2e70_0;
    %load/vec4 v000002db92adab10_0;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002db92adabb0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002db92adabb0_0, 0;
T_1.3 ;
    %load/vec4 v000002db92af2e70_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002db92af2e70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002db92af2e70_0, 0;
    %load/vec4 v000002db92ad9720_0;
    %assign/vec4 v000002db92adab10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002db92add7b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002db92adad90_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000002db92add7b0;
T_3 ;
    %vpi_call/w 3 25 "$dumpfile", "WAVE.vcd" {0 0 0};
    %vpi_call/w 3 26 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002db92add7b0;
T_4 ;
    %delay 5, 0;
    %load/vec4 v000002db92adad90_0;
    %nor/r;
    %store/vec4 v000002db92adad90_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002db92add7b0;
T_5 ;
    %delay 10, 0;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000002db92adacf0_0, 0, 8;
    %delay 50000, 0;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v000002db92adacf0_0, 0, 8;
    %delay 5000000, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "PWM_tb.v";
    "./../PWM_r01.v";
