--
-- VHDL Test Bench CAD_lib.exe_proc_tb.exe_proc_tester
--
-- Created:
--          by - W.UNKNOWN (DESKTOP-86TQKQ1)
--          at - 19:42:17 03/28/2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2018.2 (Build 19)
--
LIBRARY CAD_lib;
USE CAD_lib.RV32I.ALL;
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
USE work.RV32I.ALL;

ENTITY exe_proc_tb IS
END exe_proc_tb;


LIBRARY CAD_lib;
USE CAD_lib.ALL;


ARCHITECTURE rtl OF exe_proc_tb IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL L       : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL R       : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL Extra   : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL FunC    : RV32I_Op;
   SIGNAL Address : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL Data    : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL Jaddr   : std_ulogic_vector(31 DOWNTO 0);
   SIGNAL Jump,overflow    : std_ulogic;


   -- Component declarations
   COMPONENT exe_proc
      PORT (
         L       : IN     std_ulogic_vector(31 DOWNTO 0);
         R       : IN     std_ulogic_vector(31 DOWNTO 0);
         Extra   : IN     std_ulogic_vector(31 DOWNTO 0);
         FunC    : IN     RV32I_Op;
         Address : OUT    std_ulogic_vector(31 DOWNTO 0);
         Data    : OUT    std_ulogic_vector(31 DOWNTO 0);
         Jaddr   : OUT    std_ulogic_vector(31 DOWNTO 0);
         Jump,overflow    : OUT    std_ulogic
      );
   END COMPONENT;

   -- embedded configurations
   -- pragma synthesis_off
   FOR U_0 : exe_proc USE ENTITY CAD_lib.exe_proc;
   -- pragma synthesis_on

BEGIN

         U_0 : exe_proc
            PORT MAP (
               L       => L,
               R       => R,
               Extra   => Extra,
               FunC    => FunC,
               Address => Address,
               Data    => Data,
               Jaddr   => Jaddr,
               Jump    => Jump,
               overflow =>overflow
            );
PROCESS
begin

  Extra <=x"00000000";
  
  
L<=x"f0000000";	R<=x"80000000";		FunC<=ADDr;   wait for 100ns;
L<=x"7f000000";		R<=x"7f000000";			FunC<=ADDr;   wait for 100ns;
L<=x"f0000000"; 	R<=x"80000000";		FunC<=ADDI;   wait for 100ns;
L<=x"7f000000";		R<=x"7f000000";	FunC<=ADDI;   wait for 100ns;
L<=x"70000000";		R<=x"a0000000"; FunC<=SUBr;   wait for 100ns;
L<=x"a0000000";		R<=x"70000000"; FunC<=SUBr;  wait for 100ns;

L<=x"00000000";	R<=x"00000001";		FunC<=ADDr;   wait for 100ns;
  

 
  
  wait;
end process;

END rtl;