{
  "module_name": "mt8195-pm-domains.h",
  "hash_id": "1b06e21147b4bb73e55c8eefd1639787e90a06ae67f000eb0a3716c4a31bca6f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pmdomain/mediatek/mt8195-pm-domains.h",
  "human_readable_source": " \n \n\n#ifndef __SOC_MEDIATEK_MT8195_PM_DOMAINS_H\n#define __SOC_MEDIATEK_MT8195_PM_DOMAINS_H\n\n#include \"mtk-pm-domains.h\"\n#include <dt-bindings/power/mt8195-power.h>\n\n \n\nstatic const struct scpsys_domain_data scpsys_domain_data_mt8195[] = {\n\t[MT8195_POWER_DOMAIN_PCIE_MAC_P0] = {\n\t\t.name = \"pcie_mac_p0\",\n\t\t.sta_mask = BIT(11),\n\t\t.ctl_offs = 0x328,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VDNR_PCIE_MAC_P0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VDNR_1_PCIE_MAC_P0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_STA1),\n\t\t},\n\t},\n\t[MT8195_POWER_DOMAIN_PCIE_MAC_P1] = {\n\t\t.name = \"pcie_mac_p1\",\n\t\t.sta_mask = BIT(12),\n\t\t.ctl_offs = 0x32C,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VDNR_PCIE_MAC_P1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VDNR_1_PCIE_MAC_P1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_STA1),\n\t\t},\n\t},\n\t[MT8195_POWER_DOMAIN_PCIE_PHY] = {\n\t\t.name = \"pcie_phy\",\n\t\t.sta_mask = BIT(13),\n\t\t.ctl_offs = 0x330,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8195_POWER_DOMAIN_SSUSB_PCIE_PHY] = {\n\t\t.name = \"ssusb_pcie_phy\",\n\t\t.sta_mask = BIT(14),\n\t\t.ctl_offs = 0x334,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP | MTK_SCPD_ALWAYS_ON,\n\t},\n\t[MT8195_POWER_DOMAIN_CSI_RX_TOP] = {\n\t\t.name = \"csi_rx_top\",\n\t\t.sta_mask = BIT(18),\n\t\t.ctl_offs = 0x3C4,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_ETHER] = {\n\t\t.name = \"ether\",\n\t\t.sta_mask = BIT(3),\n\t\t.ctl_offs = 0x344,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8195_POWER_DOMAIN_ADSP] = {\n\t\t.name = \"adsp\",\n\t\t.sta_mask = BIT(10),\n\t\t.ctl_offs = 0x360,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_2_ADSP,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_SRAM_ISO | MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8195_POWER_DOMAIN_AUDIO] = {\n\t\t.name = \"audio\",\n\t\t.sta_mask = BIT(8),\n\t\t.ctl_offs = 0x358,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_2_AUDIO,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_STA1),\n\t\t},\n\t},\n\t[MT8195_POWER_DOMAIN_MFG0] = {\n\t\t.name = \"mfg0\",\n\t\t.sta_mask = BIT(1),\n\t\t.ctl_offs = 0x300,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF | MTK_SCPD_DOMAIN_SUPPLY,\n\t},\n\t[MT8195_POWER_DOMAIN_MFG1] = {\n\t\t.name = \"mfg1\",\n\t\t.sta_mask = BIT(2),\n\t\t.ctl_offs = 0x304,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MFG1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_2_MFG1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_1_MFG1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_1_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_2_MFG1_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MFG1_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_MFG1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF | MTK_SCPD_DOMAIN_SUPPLY,\n\t},\n\t[MT8195_POWER_DOMAIN_MFG2] = {\n\t\t.name = \"mfg2\",\n\t\t.sta_mask = BIT(3),\n\t\t.ctl_offs = 0x308,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_MFG3] = {\n\t\t.name = \"mfg3\",\n\t\t.sta_mask = BIT(4),\n\t\t.ctl_offs = 0x30C,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_MFG4] = {\n\t\t.name = \"mfg4\",\n\t\t.sta_mask = BIT(5),\n\t\t.ctl_offs = 0x310,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_MFG5] = {\n\t\t.name = \"mfg5\",\n\t\t.sta_mask = BIT(6),\n\t\t.ctl_offs = 0x314,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_MFG6] = {\n\t\t.name = \"mfg6\",\n\t\t.sta_mask = BIT(7),\n\t\t.ctl_offs = 0x318,\n\t\t.pwr_sta_offs = 0x174,\n\t\t.pwr_sta2nd_offs = 0x178,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_VPPSYS0] = {\n\t\t.name = \"vppsys0\",\n\t\t.sta_mask = BIT(11),\n\t\t.ctl_offs = 0x364,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VPPSYS0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VPPSYS0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VPPSYS0_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VPPSYS0_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_VPPSYS0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_STA1),\n\t\t},\n\t},\n\t[MT8195_POWER_DOMAIN_VDOSYS0] = {\n\t\t.name = \"vdosys0\",\n\t\t.sta_mask = BIT(13),\n\t\t.ctl_offs = 0x36C,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VDOSYS0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VDOSYS0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_VDOSYS0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_SUB_INFRA_VDNR_STA1),\n\t\t},\n\t},\n\t[MT8195_POWER_DOMAIN_VPPSYS1] = {\n\t\t.name = \"vppsys1\",\n\t\t.sta_mask = BIT(12),\n\t\t.ctl_offs = 0x368,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VPPSYS1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VPPSYS1_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VPPSYS1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t},\n\t[MT8195_POWER_DOMAIN_VDOSYS1] = {\n\t\t.name = \"vdosys1\",\n\t\t.sta_mask = BIT(14),\n\t\t.ctl_offs = 0x370,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VDOSYS1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VDOSYS1_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VDOSYS1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t},\n\t[MT8195_POWER_DOMAIN_DP_TX] = {\n\t\t.name = \"dp_tx\",\n\t\t.sta_mask = BIT(16),\n\t\t.ctl_offs = 0x378,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VDNR_1_DP_TX,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_EPD_TX] = {\n\t\t.name = \"epd_tx\",\n\t\t.sta_mask = BIT(17),\n\t\t.ctl_offs = 0x37C,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_VDNR_1_EPD_TX,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_VDNR_1_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_HDMI_TX] = {\n\t\t.name = \"hdmi_tx\",\n\t\t.sta_mask = BIT(18),\n\t\t.ctl_offs = 0x380,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF | MTK_SCPD_ACTIVE_WAKEUP,\n\t},\n\t[MT8195_POWER_DOMAIN_WPESYS] = {\n\t\t.name = \"wpesys\",\n\t\t.sta_mask = BIT(15),\n\t\t.ctl_offs = 0x374,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_WPESYS,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_WPESYS,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_WPESYS_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t},\n\t[MT8195_POWER_DOMAIN_VDEC0] = {\n\t\t.name = \"vdec0\",\n\t\t.sta_mask = BIT(20),\n\t\t.ctl_offs = 0x388,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VDEC0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VDEC0,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VDEC0_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VDEC0_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_VDEC1] = {\n\t\t.name = \"vdec1\",\n\t\t.sta_mask = BIT(21),\n\t\t.ctl_offs = 0x38C,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VDEC1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VDEC1_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_VDEC2] = {\n\t\t.name = \"vdec2\",\n\t\t.sta_mask = BIT(22),\n\t\t.ctl_offs = 0x390,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VDEC2,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VDEC2_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_VENC] = {\n\t\t.name = \"venc\",\n\t\t.sta_mask = BIT(23),\n\t\t.ctl_offs = 0x394,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VENC,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VENC_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VENC,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_VENC_CORE1] = {\n\t\t.name = \"venc_core1\",\n\t\t.sta_mask = BIT(24),\n\t\t.ctl_offs = 0x398,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_VENC_CORE1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_VENC_CORE1,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_IMG] = {\n\t\t.name = \"img\",\n\t\t.sta_mask = BIT(29),\n\t\t.ctl_offs = 0x3AC,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_IMG,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_IMG_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_DIP] = {\n\t\t.name = \"dip\",\n\t\t.sta_mask = BIT(30),\n\t\t.ctl_offs = 0x3B0,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_IPE] = {\n\t\t.name = \"ipe\",\n\t\t.sta_mask = BIT(31),\n\t\t.ctl_offs = 0x3B4,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_IPE,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_IPE,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_CAM] = {\n\t\t.name = \"cam\",\n\t\t.sta_mask = BIT(25),\n\t\t.ctl_offs = 0x39C,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.bp_infracfg = {\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_2_CAM,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_2_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_CAM,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_1_CAM,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_1_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_1_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_1_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_CAM_2ND,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_STA1),\n\t\t\tBUS_PROT_WR(MT8195_TOP_AXI_PROT_EN_MM_2_CAM,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_SET,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_CLR,\n\t\t\t\t    MT8195_TOP_AXI_PROT_EN_MM_2_STA1),\n\t\t},\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_CAM_RAWA] = {\n\t\t.name = \"cam_rawa\",\n\t\t.sta_mask = BIT(26),\n\t\t.ctl_offs = 0x3A0,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_CAM_RAWB] = {\n\t\t.name = \"cam_rawb\",\n\t\t.sta_mask = BIT(27),\n\t\t.ctl_offs = 0x3A4,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n\t[MT8195_POWER_DOMAIN_CAM_MRAW] = {\n\t\t.name = \"cam_mraw\",\n\t\t.sta_mask = BIT(28),\n\t\t.ctl_offs = 0x3A8,\n\t\t.pwr_sta_offs = 0x16c,\n\t\t.pwr_sta2nd_offs = 0x170,\n\t\t.sram_pdn_bits = GENMASK(8, 8),\n\t\t.sram_pdn_ack_bits = GENMASK(12, 12),\n\t\t.caps = MTK_SCPD_KEEP_DEFAULT_OFF,\n\t},\n};\n\nstatic const struct scpsys_soc_data mt8195_scpsys_data = {\n\t.domains_data = scpsys_domain_data_mt8195,\n\t.num_domains = ARRAY_SIZE(scpsys_domain_data_mt8195),\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}