Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  4 14:10:37 2019
| Host         : Dhyey running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./vivado_run/Timing/post_route_timing_summary.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: a/divided_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.295      -40.970                     16                 1016        0.164        0.000                      0                 1016        4.500        0.000                       0                   391  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.295      -40.970                     16                 1016        0.164        0.000                      0                 1016        4.500        0.000                       0                   391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -3.295ns,  Total Violation      -40.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.295ns  (required time - arrival time)
  Source:                 ab_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.251ns  (logic 4.225ns (31.884%)  route 9.026ns (68.116%))
  Logic Levels:           28  (LUT5=4 LUT6=23 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  ab_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  ab_reg[4]/Q
                         net (fo=7, routed)           0.693     6.307    ab_reg_n_0_[4]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.431 r  AB[5]_i_21/O
                         net (fo=4, routed)           0.321     6.753    AB[5]_i_21_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I5_O)        0.124     6.877 f  AB[10]_i_18/O
                         net (fo=1, routed)           0.162     7.039    AB[10]_i_18_n_0
    SLICE_X60Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.163 r  AB[10]_i_15/O
                         net (fo=2, routed)           0.410     7.573    AB[10]_i_15_n_0
    SLICE_X59Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.697 f  AB[1]_i_29/O
                         net (fo=1, routed)           0.307     8.004    AB[1]_i_29_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.128 r  AB[1]_i_23/O
                         net (fo=1, routed)           0.416     8.544    AB[1]_i_23_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.668 r  AB[1]_i_19/O
                         net (fo=2, routed)           0.321     8.988    AB[1]_i_19_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I4_O)        0.124     9.112 f  AB[8]_i_20/O
                         net (fo=1, routed)           0.161     9.273    AB[8]_i_20_n_0
    SLICE_X60Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.397 r  AB[8]_i_17/O
                         net (fo=2, routed)           0.310     9.707    AB[8]_i_17_n_0
    SLICE_X59Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.831 f  AB[13]_i_24/O
                         net (fo=1, routed)           0.283    10.114    AB[13]_i_24_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  AB[13]_i_21/O
                         net (fo=2, routed)           0.161    10.399    AB[13]_i_21_n_0
    SLICE_X61Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.523 f  AB[4]_i_23/O
                         net (fo=1, routed)           0.309    10.832    AB[4]_i_23_n_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.124    10.956 r  AB[4]_i_20/O
                         net (fo=2, routed)           0.174    11.130    AB[4]_i_20_n_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I2_O)        0.124    11.254 f  AB[7]_i_23/O
                         net (fo=1, routed)           0.291    11.545    AB[7]_i_23_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.124    11.669 r  AB[7]_i_20/O
                         net (fo=2, routed)           0.166    11.835    AB[7]_i_20_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I5_O)        0.124    11.959 f  AB[14]_i_25/O
                         net (fo=1, routed)           0.348    12.307    AB[14]_i_25_n_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.431 r  AB[14]_i_22/O
                         net (fo=2, routed)           0.173    12.604    AB[14]_i_22_n_0
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.728 f  AB[1]_i_26/O
                         net (fo=1, routed)           0.513    13.241    AB[1]_i_26_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I1_O)        0.124    13.365 r  AB[1]_i_21/O
                         net (fo=1, routed)           0.361    13.726    AB[1]_i_21_n_0
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.124    13.850 r  AB[1]_i_17/O
                         net (fo=2, routed)           0.307    14.157    AB[1]_i_17_n_0
    SLICE_X57Y44         LUT6 (Prop_lut6_I4_O)        0.124    14.281 f  AB[11]_i_25/O
                         net (fo=1, routed)           0.351    14.632    AB[11]_i_25_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I1_O)        0.124    14.756 r  AB[11]_i_22/O
                         net (fo=2, routed)           0.305    15.061    AB[11]_i_22_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.185 f  AB[0]_i_22/O
                         net (fo=1, routed)           0.306    15.491    AB[0]_i_22_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I1_O)        0.124    15.615 r  AB[0]_i_17/O
                         net (fo=2, routed)           0.534    16.149    AB[0]_i_17_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.273 r  AB[13]_i_17/O
                         net (fo=1, routed)           0.607    16.880    AB[13]_i_17_n_0
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    17.004 r  AB[13]_i_12/O
                         net (fo=1, routed)           0.426    17.430    AB[13]_i_12_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.554 r  AB[13]_i_6/O
                         net (fo=1, routed)           0.000    17.554    AB[13]_i_6_n_0
    SLICE_X60Y42         MUXF7 (Prop_muxf7_I1_O)      0.247    17.801 r  AB_reg[13]_i_3/O
                         net (fo=1, routed)           0.311    18.112    AB_reg[13]_i_3_n_0
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.298    18.410 r  AB[13]_i_1/O
                         net (fo=1, routed)           0.000    18.410    AB[13]
    SLICE_X62Y42         FDRE                                         r  AB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  AB_reg[13]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y42         FDRE (Setup_fdre_C_D)        0.031    15.115    AB_reg[13]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -18.410    
  -------------------------------------------------------------------
                         slack                                 -3.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uut/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/clear_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.562     1.445    uut/clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  uut/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  uut/state_reg/Q
                         net (fo=7, routed)           0.111     1.698    uut/state
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.743 r  uut/clear_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     1.743    uut/clear_bitcounter_i_1_n_0
    SLICE_X50Y60         FDRE                                         r  uut/clear_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.832     1.960    uut/clk_IBUF_BUFG
    SLICE_X50Y60         FDRE                                         r  uut/clear_bitcounter_reg/C
                         clock pessimism             -0.502     1.458    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.120     1.578    uut/clear_bitcounter_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   counter2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y46   ab_reg[69]/C



