
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-twitter-30K-3.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3865759 heartbeat IPC: 2.58681 cumulative IPC: 2.58681 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 7692862 heartbeat IPC: 2.61294 cumulative IPC: 2.59981 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 11434837 heartbeat IPC: 2.67239 cumulative IPC: 2.62356 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 15193576 heartbeat IPC: 2.66047 cumulative IPC: 2.63269 (Simulation time: 0 hr 2 min 13 sec) 

Warmup complete CPU 0 instructions: 40000005 cycles: 15193577 (Simulation time: 0 hr 2 min 13 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 260149911 heartbeat IPC: 0.0408236 cumulative IPC: 0.0408236 (Simulation time: 0 hr 14 min 32 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 488776961 heartbeat IPC: 0.0437394 cumulative IPC: 0.0422312 (Simulation time: 0 hr 26 min 3 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 707703508 heartbeat IPC: 0.0456774 cumulative IPC: 0.0433207 (Simulation time: 0 hr 37 min 7 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 902590942 heartbeat IPC: 0.0513116 cumulative IPC: 0.0450756 (Simulation time: 0 hr 47 min 7 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 1115688397 heartbeat IPC: 0.0469269 cumulative IPC: 0.0454341 (Simulation time: 0 hr 57 min 54 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 1386081436 heartbeat IPC: 0.0369832 cumulative IPC: 0.0437673 (Simulation time: 1 hr 11 min 27 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 1591134454 heartbeat IPC: 0.0487679 cumulative IPC: 0.0444179 (Simulation time: 1 hr 21 min 46 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 1784302080 heartbeat IPC: 0.0517685 cumulative IPC: 0.0452205 (Simulation time: 1 hr 31 min 33 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 2021318981 heartbeat IPC: 0.0421911 cumulative IPC: 0.0448626 (Simulation time: 1 hr 43 min 29 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 2278851331 heartbeat IPC: 0.0388301 cumulative IPC: 0.0441763 (Simulation time: 1 hr 56 min 25 sec) 
Finished CPU 0 instructions: 100000001 cycles: 2263657755 cumulative IPC: 0.0441763 (Simulation time: 1 hr 56 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0441763 instructions: 100000001 cycles: 2263657755
cpu0_DTLB TOTAL     ACCESS:   37971470  HIT:   27129634  MISS:   10841836
cpu0_DTLB LOAD      ACCESS:   37300030  HIT:   26504216  MISS:   10795814
cpu0_DTLB RFO       ACCESS:     671440  HIT:     625418  MISS:      46022
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.11 cycles
cpu0_DTLB MSHR FULL EVENTS: 1 MSHR MERGE EVENTS: 74626
cpu0_ITLB TOTAL     ACCESS:    2470955  HIT:    2470955  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2470955  HIT:    2470955  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   10841836  HIT:    2100176  MISS:    8741660
cpu0_STLB LOAD      ACCESS:   10795814  HIT:    2054673  MISS:    8741141
cpu0_STLB RFO       ACCESS:      46022  HIT:      45503  MISS:        519
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.57135 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   43444025  HIT:   29654027  MISS:   13789998
cpu0_L1D LOAD      ACCESS:   33989555  HIT:   20285717  MISS:   13703838
cpu0_L1D RFO       ACCESS:     714437  HIT:     689413  MISS:      25024
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:    8740033  HIT:    8678897  MISS:      61136
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 161.92 cycles
cpu0_L1D MSHR FULL EVENTS: 440 MSHR MERGE EVENTS: 2647527
cpu0_L2C TOTAL     ACCESS:   13840643  HIT:    1911773  MISS:   11928870
cpu0_L2C LOAD      ACCESS:   13703838  HIT:    1792457  MISS:   11911381
cpu0_L2C RFO       ACCESS:      25024  HIT:      10152  MISS:      14872
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      50645  HIT:      50645  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      61136  HIT:      58519  MISS:       2617
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 175.466 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   11974326  HIT:     290035  MISS:   11680802
LLC LOAD      ACCESS:   11911381  HIT:     244722  MISS:   11666659
LLC RFO       ACCESS:      14872  HIT:       2389  MISS:      12483
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      45456  HIT:      41967  MISS:       3489
LLC TRANSLATION ACCESS:       2617  HIT:        957  MISS:       1660
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 158.746 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     677698  ROW_BUFFER_MISS:   11003103
 DBUS AVG_CONGESTED_CYCLE:    3.46144
 WQ ROW_BUFFER_HIT:      43983  ROW_BUFFER_MISS:       1526  FULL:          0

Summary: DRAM events
Added_to_RQ : 11680801
Added_to_WQ : 45509
Merged_WQ_READ : 1
 DBUS congested total cycle: 3812751
 DBUS delay total cycle: 1863497427

CPU 0 Branch Prediction Accuracy: 96.9738% MPKI: 5.73211 Average ROB Occupancy at Mispredict: 341.294
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.73211
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

