Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov  7 20:17:57 2023
| Host         : BB304-13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file acquireToHDMI_control_sets_placed.rpt
| Design       : acquireToHDMI
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           33 |
| No           | No                    | Yes                    |              42 |           24 |
| No           | Yes                   | No                     |              25 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             163 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                        Enable Signal                       |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                  |                                                            |                                         |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                  | control_inst/FSM_onehot_state_reg[15]_0[0]                 | datapath_inst/sample_counter_inst/rst   |                5 |             11 |         2.20 |
|  datapath_inst/vc/inst/clk_out1 |                                                            | datapath_inst/vsg/h_cnt[10]_i_1_n_0     |                4 |             11 |         2.75 |
|  datapath_inst/vc/inst/clk_out1 | datapath_inst/vsg/eqOp3_in                                 | datapath_inst/vsg/v_cnt[10]_i_1_n_0     |                3 |             11 |         3.67 |
|  datapath_inst/vc/inst/clk_out1 | datapath_inst/vsg/geqOp                                    | datapath_inst/sample_counter_inst/rst   |                4 |             11 |         2.75 |
|  datapath_inst/vc/inst/clk_out1 | datapath_inst/vsg/pixelVert[10]_i_1_n_0                    | datapath_inst/sample_counter_inst/rst   |                3 |             11 |         3.67 |
|  datapath_inst/vc/inst/clk_out1 |                                                            | datapath_inst/sample_counter_inst/rst   |                7 |             14 |         2.00 |
|  clk_IBUF_BUFG                  | control_inst/FSM_onehot_state_reg[18]_0[7]                 | datapath_inst/sample_counter_inst/rst   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                  | control_inst/FSM_onehot_state_reg[18]_0[10]                | datapath_inst/sample_counter_inst/rst   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                  | datapath_inst/long_counter_inst/FSM_onehot_state_reg[1][0] | datapath_inst/sample_counter_inst/rst   |                8 |             21 |         2.62 |
|  datapath_inst/vc/inst/clk_out1 |                                                            | datapath_inst/hdmi_inst/inst/encr/AR[0] |               24 |             42 |         1.75 |
|  clk_IBUF_BUFG                  | control_inst/E[0]                                          | datapath_inst/sample_counter_inst/rst   |               16 |             64 |         4.00 |
|  datapath_inst/vc/inst/clk_out1 |                                                            |                                         |               33 |            116 |         3.52 |
+---------------------------------+------------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


