{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627010510931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627010510949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 22 23:21:50 2021 " "Processing started: Thu Jul 22 23:21:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627010510949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010510949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010510949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627010512112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_DISP-a " "Found design unit 1: HEX_DISP-a" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/HEX_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523482 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP " "Found entity 1: HEX_DISP" {  } { { "HEX_DISP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/HEX_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/DIG_OUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523503 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/DIG_IN.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523524 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/DIG_IN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523545 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523567 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/IO_DECODER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523591 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/IO_DECODER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523612 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rangefinder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rangefinder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RANGEFINDER-a " "Found design unit 1: RANGEFINDER-a" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523634 ""} { "Info" "ISGN_ENTITY_NAME" "1 RANGEFINDER " "Found entity 1: RANGEFINDER" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scomp_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_main-SYN " "Found design unit 1: pll_main-SYN" {  } { { "PLL_main.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/PLL_main.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523676 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/PLL_main.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010523694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010523694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627010526631 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "KEY1 " "Pin \"KEY1\" not connected" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 832 72 240 848 "KEY1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1627010526634 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst15 " "Primitive \"NOT\" of instance \"inst15\" not used" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 824 240 288 856 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1627010526634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANGEFINDER RANGEFINDER:inst14 " "Elaborating entity \"RANGEFINDER\" for hierarchy \"RANGEFINDER:inst14\"" {  } { { "SCOMP_System.bdf" "inst14" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 888 392 608 1032 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526636 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA RANGEFINDER.vhd(125) " "VHDL Process Statement warning at RANGEFINDER.vhd(125): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "settings RANGEFINDER.vhd(127) " "VHDL Process Statement warning at RANGEFINDER.vhd(127): signal \"settings\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "settings RANGEFINDER.vhd(122) " "VHDL Process Statement warning at RANGEFINDER.vhd(122): inferring latch(es) for signal or variable \"settings\", which holds its previous value in one or more paths through the process" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[0\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[0\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[1\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[1\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[2\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[2\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[3\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[3\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[4\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[4\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[5\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[5\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[6\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[6\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[7\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[7\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[8\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[8\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[9\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[9\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[10\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[10\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[11\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[11\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[12\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[12\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[13\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[13\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[14\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[14\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[15\] RANGEFINDER.vhd(122) " "Inferred latch for \"settings\[15\]\" at RANGEFINDER.vhd(122)" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526640 "|SCOMP_System|RANGEFINDER:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI RANGEFINDER:inst14\|LPM_BUSTRI:IO_BUS " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"RANGEFINDER:inst14\|LPM_BUSTRI:IO_BUS\"" {  } { { "RANGEFINDER.vhd" "IO_BUS" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANGEFINDER:inst14\|LPM_BUSTRI:IO_BUS " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|LPM_BUSTRI:IO_BUS\"" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 42 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANGEFINDER:inst14\|LPM_BUSTRI:IO_BUS " "Instantiated megafunction \"RANGEFINDER:inst14\|LPM_BUSTRI:IO_BUS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526675 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 42 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627010526675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 16 800 1008 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 16 312 576 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_main:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_main:inst1\|altpll:altpll_component\"" {  } { { "PLL_main.vhd" "altpll_component" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/PLL_main.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_main:inst1\|altpll:altpll_component\"" {  } { { "PLL_main.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/PLL_main.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|altpll:altpll_component " "Instantiated megafunction \"PLL_main:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_main " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_main\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010526786 ""}  } { { "PLL_main.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/PLL_main.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627010526786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_main_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_main_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_altpll " "Found entity 1: PLL_main_altpll" {  } { { "db/pll_main_altpll.v" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/pll_main_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010526852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010526852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_altpll PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated " "Elaborating entity \"PLL_main_altpll\" for hierarchy \"PLL_main:inst1\|altpll:altpll_component\|PLL_main_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst3 " "Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst3\"" {  } { { "SCOMP_System.bdf" "inst3" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 224 768 1008 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 248 304 496 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "altsyncram_component" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010526964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCOMP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DemoApp.mif " "Parameter \"init_file\" = \"DemoApp.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527038 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627010527038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jr3 " "Found entity 1: altsyncram_4jr3" {  } { { "db/altsyncram_4jr3.tdf" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/altsyncram_4jr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010527101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jr3 SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_4jr3:auto_generated " "Elaborating entity \"altsyncram_4jr3\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_4jr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527103 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "285 2048 285 10 " "285 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 285 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 20 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 21 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Memory Initialization File address 9 is reinitialized" {  } { { "" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/" 22 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Design Software" 0 -1 1627010527113 ""}  } { { "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/DemoApp.mif" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/DemoApp.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1627010527113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010527211 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627010527211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/lpm_clshift_fuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010527240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated " "Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 512 304 520 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527253 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IO_COUNT TIMER.vhd(59) " "VHDL Process Statement warning at TIMER.vhd(59): inferring latch(es) for signal or variable \"IO_COUNT\", which holds its previous value in one or more paths through the process" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[0\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[0\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[1\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[1\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[2\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[2\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[3\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[3\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[4\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[4\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[5\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[5\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[6\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[6\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[7\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[7\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[8\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[8\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[9\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[9\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[10\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[10\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[11\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[11\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[12\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[12\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[13\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[13\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[14\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[14\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IO_COUNT\[15\] TIMER.vhd(59) " "Inferred latch for \"IO_COUNT\[15\]\" at TIMER.vhd(59)" {  } { { "TIMER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/TIMER.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527256 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 680 312 512 760 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527261 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keypad.vhd 2 1 " "Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keypad-a " "Found design unit 1: keypad-a" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010527297 ""} { "Info" "ISGN_ENTITY_NAME" "1 keypad " "Found entity 1: keypad" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010527297 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627010527297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad keypad:inst16 " "Elaborating entity \"keypad\" for hierarchy \"keypad:inst16\"" {  } { { "SCOMP_System.bdf" "inst16" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 936 1312 1552 1080 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527299 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS keypad.vhd(112) " "VHDL Process Statement warning at keypad.vhd(112): signal \"CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627010527302 "|SCOMP_System|keypad:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE keypad.vhd(112) " "VHDL Process Statement warning at keypad.vhd(112): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE keypad.vhd(124) " "VHDL Process Statement warning at keypad.vhd(124): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA keypad.vhd(125) " "VHDL Process Statement warning at keypad.vhd(125): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_DATA keypad.vhd(126) " "VHDL Process Statement warning at keypad.vhd(126): signal \"IO_DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "settings keypad.vhd(108) " "VHDL Process Statement warning at keypad.vhd(108): inferring latch(es) for signal or variable \"settings\", which holds its previous value in one or more paths through the process" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[0\] keypad.vhd(108) " "Inferred latch for \"settings\[0\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[1\] keypad.vhd(108) " "Inferred latch for \"settings\[1\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[2\] keypad.vhd(108) " "Inferred latch for \"settings\[2\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[3\] keypad.vhd(108) " "Inferred latch for \"settings\[3\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[4\] keypad.vhd(108) " "Inferred latch for \"settings\[4\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[5\] keypad.vhd(108) " "Inferred latch for \"settings\[5\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[6\] keypad.vhd(108) " "Inferred latch for \"settings\[6\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[7\] keypad.vhd(108) " "Inferred latch for \"settings\[7\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[8\] keypad.vhd(108) " "Inferred latch for \"settings\[8\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[9\] keypad.vhd(108) " "Inferred latch for \"settings\[9\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[10\] keypad.vhd(108) " "Inferred latch for \"settings\[10\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[11\] keypad.vhd(108) " "Inferred latch for \"settings\[11\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[12\] keypad.vhd(108) " "Inferred latch for \"settings\[12\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[13\] keypad.vhd(108) " "Inferred latch for \"settings\[13\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[14\] keypad.vhd(108) " "Inferred latch for \"settings\[14\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "settings\[15\] keypad.vhd(108) " "Inferred latch for \"settings\[15\]\" at keypad.vhd(108)" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010527303 "|SCOMP_System|keypad:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst9 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst9\"" {  } { { "SCOMP_System.bdf" "inst9" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 672 776 1016 832 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP HEX_DISP_6:inst9\|HEX_DISP:inst1 " "Elaborating entity \"HEX_DISP\" for hierarchy \"HEX_DISP_6:inst9\|HEX_DISP:inst1\"" {  } { { "HEX_DISP_6.bdf" "inst1" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/HEX_DISP_6.bdf" { { 64 536 752 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst6 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 520 832 1056 632 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010527318 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "RANGEFINDER:inst14\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RANGEFINDER:inst14\|Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627010528134 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RANGEFINDER:inst14\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RANGEFINDER:inst14\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627010528134 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RANGEFINDER:inst14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RANGEFINDER:inst14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627010528134 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627010528134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANGEFINDER:inst14\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANGEFINDER:inst14\|lpm_mult:Mult2 " "Instantiated megafunction \"RANGEFINDER:inst14\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528227 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627010528227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core RANGEFINDER:inst14\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528334 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder RANGEFINDER:inst14\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] RANGEFINDER:inst14\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010528525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010528525 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add RANGEFINDER:inst14\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] RANGEFINDER:inst14\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010528618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010528618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult2\|altshift:external_latency_ffs RANGEFINDER:inst14\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANGEFINDER:inst14\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANGEFINDER:inst14\|lpm_mult:Mult1 " "Instantiated megafunction \"RANGEFINDER:inst14\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528678 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627010528678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core RANGEFINDER:inst14\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder RANGEFINDER:inst14\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] RANGEFINDER:inst14\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9rg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9rg " "Found entity 1: add_sub_9rg" {  } { { "db/add_sub_9rg.tdf" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/add_sub_9rg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010528763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010528763 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add RANGEFINDER:inst14\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] RANGEFINDER:inst14\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/add_sub_drg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010528855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010528855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult1\|altshift:external_latency_ffs RANGEFINDER:inst14\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RANGEFINDER:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RANGEFINDER:inst14\|lpm_mult:Mult0 " "Instantiated megafunction \"RANGEFINDER:inst14\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627010528880 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627010528880 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core RANGEFINDER:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder RANGEFINDER:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] RANGEFINDER:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0qg " "Found entity 1: add_sub_0qg" {  } { { "db/add_sub_0qg.tdf" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/add_sub_0qg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010528961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010528961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add RANGEFINDER:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] RANGEFINDER:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010528991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_brg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_brg " "Found entity 1: add_sub_brg" {  } { { "db/add_sub_brg.tdf" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/db/add_sub_brg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627010529052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010529052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RANGEFINDER:inst14\|lpm_mult:Mult0\|altshift:external_latency_ffs RANGEFINDER:inst14\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"RANGEFINDER:inst14\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 658 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010529064 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "keypad:inst16\|KEYCOL\[3\] inst13\[2\] " "Converted the fanout from the open-drain buffer \"keypad:inst16\|KEYCOL\[3\]\" to the node \"inst13\[2\]\" into a wire" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1627010529549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "keypad:inst16\|KEYCOL\[2\] inst13\[1\] " "Converted the fanout from the open-drain buffer \"keypad:inst16\|KEYCOL\[2\]\" to the node \"inst13\[1\]\" into a wire" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1627010529549 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "keypad:inst16\|KEYCOL\[1\] inst13\[0\] " "Converted the fanout from the open-drain buffer \"keypad:inst16\|KEYCOL\[1\]\" to the node \"inst13\[0\]\" into a wire" {  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 15 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1627010529549 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1627010529549 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[0\] HEX_DISP_6:inst9\|HEX_DISP:inst1\|latched_hex\[0\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[0\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst1\|latched_hex\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[1\] HEX_DISP_6:inst9\|HEX_DISP:inst1\|latched_hex\[1\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[1\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst1\|latched_hex\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[2\] HEX_DISP_6:inst9\|HEX_DISP:inst1\|latched_hex\[2\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[2\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst1\|latched_hex\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[3\] HEX_DISP_6:inst9\|HEX_DISP:inst1\|latched_hex\[3\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[3\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst1\|latched_hex\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[4\] HEX_DISP_6:inst9\|HEX_DISP:inst2\|latched_hex\[0\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[4\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst2\|latched_hex\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[5\] HEX_DISP_6:inst9\|HEX_DISP:inst2\|latched_hex\[1\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[5\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst2\|latched_hex\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[6\] HEX_DISP_6:inst9\|HEX_DISP:inst2\|latched_hex\[2\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[6\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst2\|latched_hex\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[7\] HEX_DISP_6:inst9\|HEX_DISP:inst2\|latched_hex\[3\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[7\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst2\|latched_hex\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[8\] HEX_DISP_6:inst9\|HEX_DISP:inst3\|latched_hex\[0\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[8\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst3\|latched_hex\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:io_bus\|dout\[9\] HEX_DISP_6:inst9\|HEX_DISP:inst3\|latched_hex\[1\] " "Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:io_bus\|dout\[9\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst3\|latched_hex\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[10\] HEX_DISP_6:inst9\|HEX_DISP:inst3\|latched_hex\[2\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[10\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst3\|latched_hex\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[11\] HEX_DISP_6:inst9\|HEX_DISP:inst3\|latched_hex\[3\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[11\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst3\|latched_hex\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[12\] HEX_DISP_6:inst9\|HEX_DISP:inst4\|latched_hex\[0\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[12\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst4\|latched_hex\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[13\] HEX_DISP_6:inst9\|HEX_DISP:inst4\|latched_hex\[1\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[13\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst4\|latched_hex\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[14\] HEX_DISP_6:inst9\|HEX_DISP:inst4\|latched_hex\[2\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[14\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst4\|latched_hex\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[15\] HEX_DISP_6:inst9\|HEX_DISP:inst4\|latched_hex\[3\] " "Converted the fan-out from the tri-state buffer \"DIG_IN:inst7\|lpm_bustri:IO_BUS\|dout\[15\]\" to the node \"HEX_DISP_6:inst9\|HEX_DISP:inst4\|latched_hex\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1627010529551 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1627010529551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keypad:inst16\|settings\[0\] " "Latch keypad:inst16\|settings\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[5\] " "Latch RANGEFINDER:inst14\|settings\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[4\] " "Latch RANGEFINDER:inst14\|settings\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[3\] " "Latch RANGEFINDER:inst14\|settings\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[2\] " "Latch RANGEFINDER:inst14\|settings\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[1\] " "Latch RANGEFINDER:inst14\|settings\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[0\] " "Latch RANGEFINDER:inst14\|settings\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[7\] " "Latch RANGEFINDER:inst14\|settings\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[8\] " "Latch RANGEFINDER:inst14\|settings\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[9\] " "Latch RANGEFINDER:inst14\|settings\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[10\] " "Latch RANGEFINDER:inst14\|settings\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529555 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[11\] " "Latch RANGEFINDER:inst14\|settings\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529556 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[12\] " "Latch RANGEFINDER:inst14\|settings\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529556 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[13\] " "Latch RANGEFINDER:inst14\|settings\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529556 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[14\] " "Latch RANGEFINDER:inst14\|settings\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529556 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[15\] " "Latch RANGEFINDER:inst14\|settings\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529556 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RANGEFINDER:inst14\|settings\[6\] " "Latch RANGEFINDER:inst14\|settings\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SCOMP:inst\|IO_WRITE_int " "Ports D and ENA on the latch are fed by the same signal SCOMP:inst\|IO_WRITE_int" {  } { { "SCOMP.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP.vhd" 56 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627010529556 ""}  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 122 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627010529556 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RANGEFINDER.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/RANGEFINDER.vhd" 66 -1 0 } } { "keypad.vhd" "" { Text "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/keypad.vhd" 112 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1627010529559 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1627010529559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627010530073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627010531269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627010531580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627010531580 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/Andrew/Programming/ECE_2031/project/ECE2031DesignProject/quartus/SCOMP_System.bdf" { { 832 72 240 848 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627010531786 "|SCOMP_System|KEY1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627010531786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1208 " "Implemented 1208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627010531786 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627010531786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1113 " "Implemented 1113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627010531786 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627010531786 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1627010531786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627010531786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627010531834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 22 23:22:11 2021 " "Processing ended: Thu Jul 22 23:22:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627010531834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627010531834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627010531834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627010531834 ""}
