{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697347513461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697347513461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 08:55:13 2023 " "Processing started: Sun Oct 15 08:55:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697347513461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347513461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FB_SDF -c FB_SDF " "Command: quartus_map --read_settings_files=on --write_settings_files=off FB_SDF -c FB_SDF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347513461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697347513659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697347513659 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SDF_HLS_componentqsys.qsys " "Elaborating Platform Designer system entity \"SDF_HLS_componentqsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347517876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:19 Progress: Loading QuartusMT/SDF_HLS_componentqsys.qsys " "2023.10.15.08:55:19 Progress: Loading QuartusMT/SDF_HLS_componentqsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347519475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:19 Progress: Reading input file " "2023.10.15.08:55:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347519587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:19 Progress: Adding clk_0 \[clock_source 22.1\] " "2023.10.15.08:55:19 Progress: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347519622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:19 Progress: Parameterizing module clk_0 " "2023.10.15.08:55:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347519843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:19 Progress: Adding component_0 \[SDF_HLS_component 1.0\] " "2023.10.15.08:55:19 Progress: Adding component_0 \[SDF_HLS_component 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347519844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:19 Progress: Reading input file " "2023.10.15.08:55:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347519849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:19 Progress: Adding SDF_HLS_component_internal_inst \[SDF_HLS_component_internal 1.0\] " "2023.10.15.08:55:19 Progress: Adding SDF_HLS_component_internal_inst \[SDF_HLS_component_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347519850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Parameterizing module SDF_HLS_component_internal_inst " "2023.10.15.08:55:20 Progress: Parameterizing module SDF_HLS_component_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Building connections " "2023.10.15.08:55:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Parameterizing connections " "2023.10.15.08:55:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Validating " "2023.10.15.08:55:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Done reading input file " "2023.10.15.08:55:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Parameterizing module component_0 " "2023.10.15.08:55:20 Progress: Parameterizing module component_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Building connections " "2023.10.15.08:55:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Parameterizing connections " "2023.10.15.08:55:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Validating " "2023.10.15.08:55:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.10.15.08:55:20 Progress: Done reading input file " "2023.10.15.08:55:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520089 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SDF_HLS_componentqsys.component_0.s0: component_0.s0 must be connected to an Avalon-ST source " "SDF_HLS_componentqsys.component_0.s0: component_0.s0 must be connected to an Avalon-ST source" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520120 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SDF_HLS_componentqsys.component_0.s4: component_0.s4 must be connected to an Avalon-ST sink " "SDF_HLS_componentqsys.component_0.s4: component_0.s4 must be connected to an Avalon-ST sink" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDF_HLS_componentqsys: Generating SDF_HLS_componentqsys \"SDF_HLS_componentqsys\" for QUARTUS_SYNTH " "SDF_HLS_componentqsys: Generating SDF_HLS_componentqsys \"SDF_HLS_componentqsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Component_0: \"SDF_HLS_componentqsys\" instantiated SDF_HLS_component \"component_0\" " "Component_0: \"SDF_HLS_componentqsys\" instantiated SDF_HLS_component \"component_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SDF_HLS_componentqsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SDF_HLS_componentqsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDF_HLS_component_internal_inst: \"component_0\" instantiated SDF_HLS_component_internal \"SDF_HLS_component_internal_inst\" " "SDF_HLS_component_internal_inst: \"component_0\" instantiated SDF_HLS_component_internal \"SDF_HLS_component_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SDF_HLS_componentqsys: Done \"SDF_HLS_componentqsys\" with 4 modules, 214 files " "SDF_HLS_componentqsys: Done \"SDF_HLS_componentqsys\" with 4 modules, 214 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347520646 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SDF_HLS_componentqsys.qsys " "Finished elaborating Platform Designer system entity \"SDF_HLS_componentqsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FB_SDF.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FB_SDF.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FB_SDF " "Found entity 1: FB_SDF" {  } { { "FB_SDF.bdf" "" { Schematic "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/FB_SDF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_componentqsys " "Found entity 1: SDF_HLS_componentqsys" {  } { { "db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B0_runOnce_branch " "Found entity 1: SDF_HLS_component_B0_runOnce_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B0_runOnce_merge " "Found entity 1: SDF_HLS_component_B0_runOnce_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B0_runOnce_merge_reg " "Found entity 1: SDF_HLS_component_B0_runOnce_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B0_runOnce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B1_start_branch " "Found entity 1: SDF_HLS_component_B1_start_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B1_start_merge " "Found entity 1: SDF_HLS_component_B1_start_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_B1_start_merge_reg " "Found entity 1: SDF_HLS_component_B1_start_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_B1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iord_s1 " "Found entity 1: SDF_HLS_component_arbiter_iord_s1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iord_s2 " "Found entity 1: SDF_HLS_component_arbiter_iord_s2" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s2.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iord_s2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iowr_s1 " "Found entity 1: SDF_HLS_component_arbiter_iowr_s1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iowr_s2 " "Found entity 1: SDF_HLS_component_arbiter_iowr_s2" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s2.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_arbiter_iowr_s4 " "Found entity 1: SDF_HLS_component_arbiter_iowr_s4" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s4.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_arbiter_iowr_s4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B0_runOnce " "Found entity 1: SDF_HLS_component_bb_B0_runOnce" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B0_runOnce_stall_region " "Found entity 1: SDF_HLS_component_bb_B0_runOnce_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B1_start " "Found entity 1: SDF_HLS_component_bb_B1_start" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B1_start_sr_1 " "Found entity 1: SDF_HLS_component_bb_B1_start_sr_1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_sr_1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_B1_start_stall_region " "Found entity 1: SDF_HLS_component_bb_B1_start_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B0 " "Found entity 1: SDF_HLS_component_bb_ihc_1_B0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B0_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_1_B0_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B1 " "Found entity 1: SDF_HLS_component_bb_ihc_1_B1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B1_sr_1 " "Found entity 1: SDF_HLS_component_bb_ihc_1_B1_sr_1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_1_B1_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_1_B1_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B0 " "Found entity 1: SDF_HLS_component_bb_ihc_2_B0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B0_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_2_B0_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B1 " "Found entity 1: SDF_HLS_component_bb_ihc_2_B1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B1_sr_1 " "Found entity 1: SDF_HLS_component_bb_ihc_2_B1_sr_1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_2_B1_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_2_B1_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B0 " "Found entity 1: SDF_HLS_component_bb_ihc_B0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B0_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_B0_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B1 " "Found entity 1: SDF_HLS_component_bb_ihc_B1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B1_sr_1 " "Found entity 1: SDF_HLS_component_bb_ihc_B1_sr_1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_sr_1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_bb_ihc_B1_stall_region " "Found entity 1: SDF_HLS_component_bb_ihc_B1_stall_region" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz " "Found entity 1: SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_function " "Found entity 1: SDF_HLS_component_function" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_function_wrapper " "Found entity 1: SDF_HLS_component_function_wrapper" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20 " "Found entity 1: SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0 " "Found entity 1: SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20 " "Found entity 1: SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0 " "Found entity 1: SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0 " "Found entity 1: SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10 " "Found entity 1: SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0 " "Found entity 1: SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0 " "Found entity 1: SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20 " "Found entity 1: SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11 " "Found entity 1: SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21 " "Found entity 1: SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1 " "Found entity 1: SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0 " "Found entity 1: SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26 " "Found entity 1: SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B0_branch " "Found entity 1: SDF_HLS_component_ihc_1_B0_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B0_merge " "Found entity 1: SDF_HLS_component_ihc_1_B0_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B0_merge_reg " "Found entity 1: SDF_HLS_component_ihc_1_B0_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B0_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B1_branch " "Found entity 1: SDF_HLS_component_ihc_1_B1_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B1_merge " "Found entity 1: SDF_HLS_component_ihc_1_B1_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_B1_merge_reg " "Found entity 1: SDF_HLS_component_ihc_1_B1_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_B1_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_1_function " "Found entity 1: SDF_HLS_component_ihc_1_function" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B0_branch " "Found entity 1: SDF_HLS_component_ihc_2_B0_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B0_merge " "Found entity 1: SDF_HLS_component_ihc_2_B0_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B0_merge_reg " "Found entity 1: SDF_HLS_component_ihc_2_B0_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B0_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B1_branch " "Found entity 1: SDF_HLS_component_ihc_2_B1_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B1_merge " "Found entity 1: SDF_HLS_component_ihc_2_B1_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_B1_merge_reg " "Found entity 1: SDF_HLS_component_ihc_2_B1_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_B1_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_2_function " "Found entity 1: SDF_HLS_component_ihc_2_function" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B0_branch " "Found entity 1: SDF_HLS_component_ihc_B0_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B0_merge " "Found entity 1: SDF_HLS_component_ihc_B0_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B0_merge_reg " "Found entity 1: SDF_HLS_component_ihc_B0_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B0_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B1_branch " "Found entity 1: SDF_HLS_component_ihc_B1_branch" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_branch.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B1_merge " "Found entity 1: SDF_HLS_component_ihc_B1_merge" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_B1_merge_reg " "Found entity 1: SDF_HLS_component_ihc_B1_merge_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge_reg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_B1_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_ihc_function " "Found entity 1: SDF_HLS_component_ihc_function" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_internal " "Found entity 1: SDF_HLS_component_internal" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iord_bl_s0_fifo_inst " "Found entity 1: SDF_HLS_component_iord_bl_s0_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iowr_bl_s3_fifo_inst " "Found entity 1: SDF_HLS_component_iowr_bl_s3_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s1_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s1_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iowr_s1_fifo_inst " "Found entity 1: SDF_HLS_component_iowr_s1_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s1_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s1_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s2_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s2_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iowr_s2_fifo_inst " "Found entity 1: SDF_HLS_component_iowr_s2_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s2_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s2_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_iowr_s4_fifo_inst " "Found entity 1: SDF_HLS_component_iowr_s4_fifo_inst" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_reg_rsrvd_fix.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_reg_rsrvd_fix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_component_reg_rsrvd_fix " "Found entity 1: SDF_HLS_component_reg_rsrvd_fix" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_reg_rsrvd_fix.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_reg_rsrvd_fix.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDF_HLS_componentqsys_component_0 " "Found entity 1: SDF_HLS_componentqsys_component_0" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_altera_syncram_wrapped.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_buffer.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521513 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521514 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (SDF_HLS_componentqsys) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (SDF_HLS_componentqsys)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_pkg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_fanout_pipeline.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521519 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_latency_one_ram_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521526 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521526 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_low_latency_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mlab_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697347521533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521533 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697347521533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_reset_handler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_scfifo_wrapped.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_shift_register_no_reset.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_staging_reg.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_std_synchronizer_nocut.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_stream_fifo " "Found entity 1: acl_stream_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_zero_latency_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521545 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521545 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521545 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521545 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1697347521545 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1697347521545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo_zero_width.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_latency.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_latency.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (SDF_HLS_componentqsys) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (SDF_HLS_componentqsys)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/SDF_HLS_componentqsys/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/SDF_HLS_componentqsys/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_sim_latency_tracker.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FB_SDF " "Elaborating entity \"FB_SDF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697347521673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_componentqsys SDF_HLS_componentqsys:inst " "Elaborating entity \"SDF_HLS_componentqsys\" for hierarchy \"SDF_HLS_componentqsys:inst\"" {  } { { "FB_SDF.bdf" "inst" { Schematic "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/FB_SDF.bdf" { { 248 656 880 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_componentqsys_component_0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0 " "Elaborating entity \"SDF_HLS_componentqsys_component_0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\"" {  } { { "db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" "component_0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_internal SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst " "Elaborating entity \"SDF_HLS_component_internal\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" "sdf_hls_component_internal_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_componentqsys_component_0.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_function_wrapper SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal " "Elaborating entity \"SDF_HLS_component_function_wrapper\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" "SDF_HLS_component_internal" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_internal.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iowr_s4_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst " "Elaborating entity \"SDF_HLS_component_iowr_s4_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiowr_s4_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stream_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal " "Elaborating entity \"acl_stream_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" "theiowr_s4_fifo_inst_internal" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_s4_fifo_inst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521704 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_data_out\[34..32\] 0 acl_stream_fifo.v(105) " "Net \"fifo_data_out\[34..32\]\" at acl_stream_fifo.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697347521705 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "acl_reset_handler_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "GEN_RAM_FIFO.full_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347521711 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_tessellated_incr_decr_threshold:GEN_RAM_FIFO.full_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "acl_reset_handler_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register_no_reset SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo " "Elaborating entity \"acl_shift_register_no_reset\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "GEN_RAM_FIFO.delay_write_interface_of_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "GEN_RAM_FIFO.fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521720 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347521721 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347521725 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347521821 ""}  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697347521821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347521846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347521846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "lfsr_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347521881 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst\|acl_stream_fifo:theiowr_s4_fifo_inst_internal\|hld_fifo:GEN_RAM_FIFO.fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347521887 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_s4_fifo_inst:theiowr_s4_fifo_inst|acl_stream_fifo:theiowr_s4_fifo_inst_internal|hld_fifo:GEN_RAM_FIFO.fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iowr_s1_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst " "Elaborating entity \"SDF_HLS_component_iowr_s1_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s1_fifo_inst:theiowr_s1_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiowr_s1_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iowr_bl_s3_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst " "Elaborating entity \"SDF_HLS_component_iowr_bl_s3_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiowr_bl_s3_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stream_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal " "Elaborating entity \"acl_stream_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" "theiowr_bl_s3_fifo_inst_internal" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iowr_bl_s3_fifo_inst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521939 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_data_out\[34..32\] 0 acl_stream_fifo.v(105) " "Net \"fifo_data_out\[34..32\]\" at acl_stream_fifo.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697347521941 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_shift_register_no_reset SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal\|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo " "Elaborating entity \"acl_shift_register_no_reset\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_bl_s3_fifo_inst:theiowr_bl_s3_fifo_inst\|acl_stream_fifo:theiowr_bl_s3_fifo_inst_internal\|acl_shift_register_no_reset:GEN_RAM_FIFO.delay_write_interface_of_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "GEN_RAM_FIFO.delay_write_interface_of_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_function SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function " "Elaborating entity \"SDF_HLS_component_ihc_function\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theihc_function" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347521998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000oing_ihc2_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc2_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "counter" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr:thei_llvm_fpga_pipeline_keep_going_ihc2_sr " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc2_sr:thei_llvm_fpga_pipeline_keep_going_ihc2_sr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc2_sr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iowr_s4 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4 " "Elaborating entity \"SDF_HLS_component_arbiter_iowr_s4\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_arbiter_iowr_s4:thearbiter_iowr_s4\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thearbiter_iowr_s4" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iord_s1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_arbiter_iord_s1:thearbiter_iord_s1 " "Elaborating entity \"SDF_HLS_component_arbiter_iord_s1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_arbiter_iord_s1:thearbiter_iord_s1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thearbiter_iord_s1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1 " "Elaborating entity \"SDF_HLS_component_bb_ihc_B1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thebb_ihc_B1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B1_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_ihc_B1_branch:theihc_B1_branch " "Elaborating entity \"SDF_HLS_component_ihc_B1_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_ihc_B1_branch:theihc_B1_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" "theihc_B1_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B1_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_ihc_B1_merge:theihc_B1_merge " "Elaborating entity \"SDF_HLS_component_ihc_B1_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_ihc_B1_merge:theihc_B1_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" "theihc_B1_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B1_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_B1_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" "thebb_ihc_B1_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iowr_bl_s4_unnamed_ihc6_ihc12" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\|hld_iowr:theiowr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" "theiowr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522041 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347522042 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc6_ihc0:thei_iowr_bl_s4_unnamed_ihc6_ihc12|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iord_bl_s1_unnamed_ihc4_ihc8" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|SDF_HLS_component_dupName_0_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" "theiord" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc4_ihc0:thei_iord_bl_s1_unnamed_ihc4_ihc8\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s4_unnamed_ihc5_ihc0:thei_iowr_bl_s4_unnamed_ihc5_ihc10\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iowr_bl_s4_unnamed_ihc5_ihc10" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s3_unnamed_ihc2_ihc0:thei_iord_bl_s3_unnamed_ihc2_ihc3\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iord_bl_s3_unnamed_ihc2_ihc3" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000phi2_push4_ihc13_reg:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" "thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" "thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522098 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522098 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522099 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi2_push4_ihc0:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc13\|acl_push:thei_llvm_fpga_push_i1_memdep_phi2_push4_ihc1\|acl_data_fifo:fifo\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "staging_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" "thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1 " "Elaborating entity \"acl_pop\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc5\|acl_pop:thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" "thei_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi2_pop4_ihc0.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|acl_valid_fifo_counter:thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thebubble_out_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x_1_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B1_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_ihc_B1_merge_reg:theihc_B1_merge_reg_aunroll_x " "Elaborating entity \"SDF_HLS_component_ihc_B1_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_ihc_B1_merge_reg:theihc_B1_merge_reg_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "theihc_B1_merge_reg_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522137 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522137 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000dy_ihcs_c0_exit_ihc0:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihcs_c0_exit_ihc1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "acl_reset_handler_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" "thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc3" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc0:thei_llvm_fpga_push_i1_notexitcond_ihc3\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" "thei_llvm_fpga_pipeline_keep_going_ihc2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" "thepassthru" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" "thei_llvm_fpga_pipeline_keep_going_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522176 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347522177 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347522177 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1:thei_sfc_s_c0_in_while_body_ihcs_c0_enter1_ihc1_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_ihcs_c0_enter1_ihc0:thei_sfc_logic_s_c0_in_while_body_ihcs_c0_enter1_ihc0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc0:thei_llvm_fpga_pipeline_keep_going_ihc2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_ihc1\|acl_staging_reg:asr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" "asr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc0:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc11\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc1\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc4_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" "thei_iord_bl_s1_unnamed_ihc3_ihc6" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B1_stall_region.sv" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_reg_rsrvd_fix SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_reg_rsrvd_fix\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|SDF_HLS_component_reg_rsrvd_fix:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|hld_iord:theiord\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" "theiord" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1:thebb_ihc_B1\|SDF_HLS_component_bb_ihc_B1_stall_region:thebb_ihc_B1_stall_region\|SDF_HLS_component_i_iord_bl_s1_unnamed_ihc3_ihc0:thei_iord_bl_s1_unnamed_ihc3_ihc6\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0 " "Elaborating entity \"SDF_HLS_component_bb_ihc_B0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thebb_ihc_B0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B0_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_ihc_B0_merge:theihc_B0_merge " "Elaborating entity \"SDF_HLS_component_ihc_B0_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_ihc_B0_merge:theihc_B0_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" "theihc_B0_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B0_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_ihc_B0_branch:theihc_B0_branch " "Elaborating entity \"SDF_HLS_component_ihc_B0_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_ihc_B0_branch:theihc_B0_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" "theihc_B0_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B0_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_B0_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" "thebb_ihc_B0_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc1_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc0:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_push:thei_llvm_fpga_push_token_i1_wt_limpush_ihc1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc0_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_B0_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_ihc_B0_merge_reg:theihc_B0_merge_reg " "Elaborating entity \"SDF_HLS_component_ihc_B0_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_ihc_B0_merge_reg:theihc_B0_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "theihc_B0_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" "thei_iord_bl_call_ihc_unnamed_ihc0_ihc2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_B0_stall_region.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" "theiord" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B0:thebb_ihc_B0\|SDF_HLS_component_bb_ihc_B0_stall_region:thebb_ihc_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_unnamed_ihc0_ihc0:thei_iord_bl_call_ihc_unnamed_ihc0_ihc2\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_B1_sr_1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1_sr_1:thebb_ihc_B1_sr_1_aunroll_x " "Elaborating entity \"SDF_HLS_component_bb_ihc_B1_sr_1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|SDF_HLS_component_bb_ihc_B1_sr_1:thebb_ihc_B1_sr_1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "thebb_ihc_B1_sr_1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|hld_loop_profiler:theihc_B1_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|hld_loop_profiler:theihc_B1_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" "theihc_B1_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_function.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522281 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347522282 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_function:theihc_function|hld_loop_profiler:theihc_B1_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|hld_loop_profiler:theihc_B1_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_function:theihc_function\|hld_loop_profiler:theihc_B1_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522284 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697347522284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iowr_s2_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst " "Elaborating entity \"SDF_HLS_component_iowr_s2_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iowr_s2_fifo_inst:theiowr_s2_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiowr_s2_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_iord_bl_s0_fifo_inst SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst " "Elaborating entity \"SDF_HLS_component_iord_bl_s0_fifo_inst\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theiord_bl_s0_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_stream_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst\|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal " "Elaborating entity \"acl_stream_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst\|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" "theiord_bl_s0_fifo_inst_internal" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_iord_bl_s0_fifo_inst.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522332 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fifo_data_out\[34..32\] 0 acl_stream_fifo.v(105) " "Net \"fifo_data_out\[34..32\]\" at acl_stream_fifo.v(105) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_stream_fifo.v" 105 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697347522334 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_iord_bl_s0_fifo_inst:theiord_bl_s0_fifo_inst|acl_stream_fifo:theiord_bl_s0_fifo_inst_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_function SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function " "Elaborating entity \"SDF_HLS_component_ihc_2_function\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theihc_2_function" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "counter" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(172) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(172): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522396 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(176) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(176): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522396 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_valid_fifo_counter.v(254) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(254): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522397 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_valid_fifo_counter.v(256) " "Verilog HDL assignment warning at acl_valid_fifo_counter.v(256): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522397 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697347522397 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inv_cnt_upper_all_zeros acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"inv_cnt_upper_all_zeros\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697347522397 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_all_ones acl_valid_fifo_counter.v(165) " "Verilog HDL Always Construct warning at acl_valid_fifo_counter.v(165): inferring latch(es) for variable \"cnt_all_ones\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_valid_fifo_counter.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697347522397 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_22_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_22_valid_fifo|acl_data_fifo:fifo|acl_valid_fifo_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr:thei_llvm_fpga_pipeline_keep_going_ihc_22_sr " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_22_sr:thei_llvm_fpga_pipeline_keep_going_ihc_22_sr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_22_sr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iowr_s2 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2 " "Elaborating entity \"SDF_HLS_component_arbiter_iowr_s2\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_arbiter_iowr_s2:thearbiter_iowr_s2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thearbiter_iowr_s2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iowr_s1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1 " "Elaborating entity \"SDF_HLS_component_arbiter_iowr_s1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_arbiter_iowr_s1:thearbiter_iowr_s1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thearbiter_iowr_s1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1 " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thebb_ihc_2_B1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B1_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_ihc_2_B1_branch:theihc_2_B1_branch " "Elaborating entity \"SDF_HLS_component_ihc_2_B1_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_ihc_2_B1_branch:theihc_2_B1_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" "theihc_2_B1_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B1_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge " "Elaborating entity \"SDF_HLS_component_ihc_2_B1_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_ihc_2_B1_merge:theihc_2_B1_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" "theihc_2_B1_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B1_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B1_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" "thebb_ihc_2_B1_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_unnamed_ihc_27_ihc_217" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20:thei_iowr_bl_s2_unnamed_ihc_27_ihc_217\|hld_iowr:theiowr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" "theiowr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_27_ihc_20.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_26_ihc_20:thei_iowr_bl_s2_unnamed_ihc_26_ihc_215\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_unnamed_ihc_26_ihc_215" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_or_34_ihc_20:thei_iowr_bl_s1_or_34_ihc_216\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s1_or_34_ihc_216" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push4_ihc_218_reg:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" "thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" "thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_ram_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo " "Elaborating entity \"acl_ll_ram_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ll_ram_fifo.v(174) " "Verilog HDL assignment warning at acl_ll_ram_fifo.v(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522504 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "ram_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" "hld_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522516 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522520 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 3 " "Parameter \"widthad\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697347522548 ""}  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697347522548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_op32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_op32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_op32 " "Found entity 1: dpram_op32" {  } { { "db/dpram_op32.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/dpram_op32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347522570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347522570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_op32 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_op32:auto_generated " "Elaborating entity \"dpram_op32\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_op32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" "lfsr_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_lfsr.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522598 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522604 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ram_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522611 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ram_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "ll_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522618 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522619 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522619 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:ll_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:ll_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" "sel_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_ll_ram_fifo.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522637 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522637 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21|acl_data_fifo:fifo|acl_data_fifo:fifo|acl_ll_ram_fifo:fifo|acl_data_fifo:sel_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push4_ihc_20:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_218\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push4_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_ram_fifo:fifo\|acl_data_fifo:sel_fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_23_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop4_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B1_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_ihc_2_B1_merge_reg:theihc_2_B1_merge_reg_aunroll_x " "Elaborating entity \"SDF_HLS_component_ihc_2_B1_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_ihc_2_B1_merge_reg:theihc_2_B1_merge_reg_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "theihc_2_B1_merge_reg_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522676 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522676 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522677 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c0_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_2s_c0_exit_ihc_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" "thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_6 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|dspba_delay_ver:redist1_sync_together13_aunroll_x_in_i_valid_6\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" "redist1_sync_together13_aunroll_x_in_i_valid_6" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc_23" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_20:thei_llvm_fpga_push_i1_notexitcond_ihc_23\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_21\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_2s_c0_enter1_ihc_21:thei_sfc_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_21_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20:thei_sfc_logic_s_c0_in_while_body_ihc_2s_c0_enter1_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_20:thei_llvm_fpga_pipeline_keep_going_ihc_22\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_22" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_2s_c0_enter1_ihc_20.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24\|SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24\|SDF_HLS_component_i_llvm_fpga_pop_i1_mem0000hi42_pop5_ihc_24_reg:thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" "thei_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_24_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi42_pop5_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221\|SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221\|SDF_HLS_component_i_llvm_fpga_push_i1_me000042_push5_ihc_221_reg:thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" "thei_llvm_fpga_push_i1_memdep_phi42_push5_ihc_221_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi42_push5_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_or_27_ihc_20:thei_iowr_bl_s2_or_27_ihc_219\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_or_27_ihc_219" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_or_19_ihc_20:thei_iowr_bl_s2_or_19_ihc_220\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_or_19_ihc_220" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iord_bl_s0_or_41_ihc_28" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\|hld_iord:theiord\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" "theiord" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iord_bl_s0_or_41_ihc_20:thei_iord_bl_s0_or_41_ihc_28\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_23_ihc_20:thei_iowr_bl_s2_unnamed_ihc_23_ihc_210\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_unnamed_ihc_23_ihc_210" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s2_unnamed_ihc_25_ihc_20:thei_iowr_bl_s2_unnamed_ihc_25_ihc_213\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s2_unnamed_ihc_25_ihc_213" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_24_ihc_20:thei_iowr_bl_s1_unnamed_ihc_24_ihc_212\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s1_unnamed_ihc_24_ihc_212" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" "thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|dspba_delay_ver:i_unnamed_ihc_29_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|dspba_delay_ver:i_unnamed_ihc_29_delay\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" "i_unnamed_ihc_29_delay" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" "thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" "thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i32_z0000tatic_0_push3_ihc_20:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_211\|acl_push:thei_llvm_fpga_push_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_push3_ihc_21\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" "thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22\|acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21 " "Elaborating entity \"acl_pop\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c1_in_wh0000c_2s_c1_enter_ihc_20:thei_sfc_logic_s_c1_in_while_body_ihc_2s_c1_enter_ihc_20_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_22\|acl_pop:thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" "thei_llvm_fpga_pop_i32_zz19taskfunction_actorarn3ihc6streamiijns_6bufferili8eeeeees4_s4_e3cnt_static_0_pop3_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i32_zz0000static_0_pop3_ihc_20.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347522950 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region|SDF_HLS_component_i_sfc_s_c1_in_while_bo0000c_2s_c1_enter_ihc_26:thei_sfc_s_c1_in_while_body_ihc_2s_c1_enter_ihc_26_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_2s_c1_exit_ihc_20:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_while_body_ihc_2s_c1_exit_ihc_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1:thebb_ihc_2_B1\|SDF_HLS_component_bb_ihc_2_B1_stall_region:thebb_ihc_2_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s1_unnamed_ihc_22_ihc_20:thei_iowr_bl_s1_unnamed_ihc_22_ihc_29\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" "thei_iowr_bl_s1_unnamed_ihc_22_ihc_29" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B1_stall_region.sv" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0 " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thebb_ihc_2_B0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B0_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_ihc_2_B0_merge:theihc_2_B0_merge " "Elaborating entity \"SDF_HLS_component_ihc_2_B0_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_ihc_2_B0_merge:theihc_2_B0_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" "theihc_2_B0_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B0_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_ihc_2_B0_branch:theihc_2_B0_branch " "Elaborating entity \"SDF_HLS_component_ihc_2_B0_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_ihc_2_B0_branch:theihc_2_B0_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" "theihc_2_B0_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B0_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B0_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" "thebb_ihc_2_B0_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21\|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_21_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc_21_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_20.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_20_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_20.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_2_B0_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_ihc_2_B0_merge_reg:theihc_2_B0_merge_reg " "Elaborating entity \"SDF_HLS_component_ihc_2_B0_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_ihc_2_B0_merge_reg:theihc_2_B0_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "theihc_2_B0_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B0:thebb_ihc_2_B0\|SDF_HLS_component_bb_ihc_2_B0_stall_region:thebb_ihc_2_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_20:thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" "thei_iord_bl_call_ihc_2_unnamed_ihc_20_ihc_22" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_2_B0_stall_region.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347522995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_2_B1_sr_1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1_sr_1:thebb_ihc_2_B1_sr_1_aunroll_x " "Elaborating entity \"SDF_HLS_component_bb_ihc_2_B1_sr_1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|SDF_HLS_component_bb_ihc_2_B1_sr_1:thebb_ihc_2_B1_sr_1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "thebb_ihc_2_B1_sr_1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|hld_loop_profiler:theihc_2_B1_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|hld_loop_profiler:theihc_2_B1_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" "theihc_2_B1_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_2_function.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523007 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347523008 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_2_function:theihc_2_function|hld_loop_profiler:theihc_2_B1_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|hld_loop_profiler:theihc_2_B1_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_2_function:theihc_2_function\|hld_loop_profiler:theihc_2_B1_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523009 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697347523010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_function SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function " "Elaborating entity \"SDF_HLS_component_ihc_1_function\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theihc_1_function" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_valid_fifo_counter SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter " "Elaborating entity \"acl_valid_fifo_counter\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000ng_ihc_12_valid_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_ihc_12_valid_fifo\|acl_data_fifo:fifo\|acl_valid_fifo_counter:counter\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "counter" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr:thei_llvm_fpga_pipeline_keep_going_ihc_12_sr " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_12_sr:thei_llvm_fpga_pipeline_keep_going_ihc_12_sr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_12_sr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_arbiter_iord_s2 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2 " "Elaborating entity \"SDF_HLS_component_arbiter_iord_s2\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_arbiter_iord_s2:thearbiter_iord_s2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thearbiter_iord_s2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1 " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thebb_ihc_1_B1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B1_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_ihc_1_B1_branch:theihc_1_B1_branch " "Elaborating entity \"SDF_HLS_component_ihc_1_B1_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_ihc_1_B1_branch:theihc_1_B1_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" "theihc_1_B1_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B1_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge " "Elaborating entity \"SDF_HLS_component_ihc_1_B1_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_ihc_1_B1_merge:theihc_1_B1_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" "theihc_1_B1_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B1_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B1_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" "thebb_ihc_1_B1_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B1_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_ihc_1_B1_merge_reg:theihc_1_B1_merge_reg_aunroll_x " "Elaborating entity \"SDF_HLS_component_ihc_1_B1_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_ihc_1_B1_merge_reg:theihc_1_B1_merge_reg_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "theihc_1_B1_merge_reg_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347523062 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347523062 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000hc_1s_c0_exit_ihc_10:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_while_body_ihc_1s_c0_exit_ihc_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" "thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc_13" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" "thei_llvm_fpga_push_i1_notexitcond_ihc_11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_notexitcond_ihc_10:thei_llvm_fpga_push_i1_notexitcond_ihc_13\|acl_push:thei_llvm_fpga_push_i1_notexitcond_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_while_bo0000_1s_c0_enter1_ihc_11:thei_sfc_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_11_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10:thei_sfc_logic_s_c0_in_while_body_ihc_1s_c0_enter1_ihc_10_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_keep_going_ihc_10:thei_llvm_fpga_pipeline_keep_going_ihc_12\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" "thei_llvm_fpga_pipeline_keep_going_ihc_12" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wh0000_1s_c0_enter1_ihc_10.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iowr_bl_s3_unnamed_ihc_16_ihc_112" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\|hld_iowr:theiowr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" "theiowr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523107 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347523108 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region|SDF_HLS_component_i_iowr_bl_s3_unnamed_ihc_16_ihc_10:thei_iowr_bl_s3_unnamed_ihc_16_ihc_112|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iord_bl_s2_unnamed_ihc_13_ihc_16" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16\|SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10:thei_iord_bl_s2_unnamed_ihc_13_ihc_16\|SDF_HLS_component_dupName_2_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_13_ihc_10.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iord_bl_s2_unnamed_ihc_14_ihc_18" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18\|SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10:thei_iord_bl_s2_unnamed_ihc_14_ihc_18\|SDF_HLS_component_dupName_3_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_14_ihc_10.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iord_bl_s2_unnamed_ihc_15_ihc_110" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110\|SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10:thei_iord_bl_s2_unnamed_ihc_15_ihc_110\|SDF_HLS_component_dupName_4_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_15_ihc_10.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|SDF_HLS_component_i_llvm_fpga_push_i1_me0000hi_push3_ihc_113_reg:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" "thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_push_i1_memdep_phi_push3_ihc_10:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_113\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push3_ihc_11\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" "fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13\|SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_13_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_i1_memdep_phi_pop3_ihc_10.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" "thei_iord_bl_s2_unnamed_ihc_12_ihc_14" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B1_stall_region.sv" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14\|SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix " "Elaborating entity \"SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1:thebb_ihc_1_B1\|SDF_HLS_component_bb_ihc_1_B1_stall_region:thebb_ihc_1_B1_stall_region\|SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10:thei_iord_bl_s2_unnamed_ihc_12_ihc_14\|SDF_HLS_component_dupName_1_reg_26oi0676j686u0qc0pdz:thereg_rsrvd_fix\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" "thereg_rsrvd_fix" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iord_bl_s2_unnamed_ihc_12_ihc_10.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0 " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thebb_ihc_1_B0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B0_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_ihc_1_B0_merge:theihc_1_B0_merge " "Elaborating entity \"SDF_HLS_component_ihc_1_B0_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_ihc_1_B0_merge:theihc_1_B0_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" "theihc_1_B0_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B0_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_ihc_1_B0_branch:theihc_1_B0_branch " "Elaborating entity \"SDF_HLS_component_ihc_1_B0_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_ihc_1_B0_branch:theihc_1_B0_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" "theihc_1_B0_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B0_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B0_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" "thebb_ihc_1_B0_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11\|SDF_HLS_component_i_llvm_fpga_push_token0000t_limpush_ihc_11_reg:thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_ihc_11_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token_i1_wt_limpush_ihc_10.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10\|SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_ihc_10_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_i1_wt_limpop_ihc_10.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_ihc_1_B0_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_ihc_1_B0_merge_reg:theihc_1_B0_merge_reg " "Elaborating entity \"SDF_HLS_component_ihc_1_B0_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_ihc_1_B0_merge_reg:theihc_1_B0_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "theihc_1_B0_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B0:thebb_ihc_1_B0\|SDF_HLS_component_bb_ihc_1_B0_stall_region:thebb_ihc_1_B0_stall_region\|SDF_HLS_component_i_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_10:thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" "thei_iord_bl_call_ihc_1_unnamed_ihc_10_ihc_12" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_ihc_1_B0_stall_region.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_ihc_1_B1_sr_1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1_sr_1:thebb_ihc_1_B1_sr_1_aunroll_x " "Elaborating entity \"SDF_HLS_component_bb_ihc_1_B1_sr_1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|SDF_HLS_component_bb_ihc_1_B1_sr_1:thebb_ihc_1_B1_sr_1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "thebb_ihc_1_B1_sr_1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|hld_loop_profiler:theihc_1_B1_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|hld_loop_profiler:theihc_1_B1_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" "theihc_1_B1_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_ihc_1_function.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523239 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347523240 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_ihc_1_function:theihc_1_function|hld_loop_profiler:theihc_1_B1_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|hld_loop_profiler:theihc_1_B1_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_ihc_1_function:theihc_1_function\|hld_loop_profiler:theihc_1_B1_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523242 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697347523242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_function SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function " "Elaborating entity \"SDF_HLS_component_function\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" "theSDF_HLS_component_function" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function_wrapper.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_valid_fifo" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pipeline_k0000omponent1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000df_hls_component1_sr:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1_sr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B1_start SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start " "Elaborating entity \"SDF_HLS_component_bb_B1_start\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thebb_SDF_HLS_component_B1_start" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B1_start_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_B1_start_merge:theSDF_HLS_component_B1_start_merge " "Elaborating entity \"SDF_HLS_component_B1_start_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_B1_start_merge:theSDF_HLS_component_B1_start_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" "theSDF_HLS_component_B1_start_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B1_start_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_B1_start_branch:theSDF_HLS_component_B1_start_branch " "Elaborating entity \"SDF_HLS_component_B1_start_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_B1_start_branch:theSDF_HLS_component_B1_start_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" "theSDF_HLS_component_B1_start_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B1_start_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region " "Elaborating entity \"SDF_HLS_component_bb_B1_start_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" "thebb_SDF_HLS_component_B1_start_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B1_start_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_B1_start_merge_reg:theSDF_HLS_component_B1_start_merge_reg " "Elaborating entity \"SDF_HLS_component_B1_start_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_B1_start_merge_reg:theSDF_HLS_component_B1_start_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "theSDF_HLS_component_B1_start_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2 " "Elaborating entity \"SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\|hld_iowr:theiowr_nb " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\|hld_iowr:theiowr_nb\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" "theiowr_nb" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iowr_nb_return_sdf_h00006_sdf_hls_component0:thei_iowr_nb_return_sdf_hls_component_unnamed_sdf_hls_component6_sdf_hls_component2\|hld_iowr:theiowr_nb\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1 " "Elaborating entity \"SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_iord_bl_call_sdf_hls00005_sdf_hls_component0:thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "thei_iord_bl_call_sdf_hls_component_unnamed_sdf_hls_component5_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B1_start_stall_region.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347523293 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697347523293 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x|SDF_HLS_component_i_llvm_fpga_sfc_exit_s0000t_sdf_hls_component0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_sdf_hls_components_c0_exit_sdf_hls_component1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x " "Elaborating entity \"SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" "thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" "thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2\|acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1 " "Elaborating entity \"acl_push\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component2\|acl_push:thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" "thei_llvm_fpga_push_i1_notexitcond_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_i1_no0000d_sdf_hls_component0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start:thebb_SDF_HLS_component_B1_start\|SDF_HLS_component_bb_B1_start_stall_region:thebb_SDF_HLS_component_B1_start_stall_region\|SDF_HLS_component_i_sfc_s_c0_in_wt_entry00001_sdf_hls_component0:thei_sfc_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0:thei_sfc_logic_s_c0_in_wt_entry_sdf_hls_components_c0_enter1_sdf_hls_component0_aunroll_x\|SDF_HLS_component_i_llvm_fpga_pipeline_k0000g_sdf_hls_component0:thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" "thei_llvm_fpga_pipeline_keep_going_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_sfc_logic_s_c0_in_wt00001_sdf_hls_component0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B0_runOnce SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce " "Elaborating entity \"SDF_HLS_component_bb_B0_runOnce\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thebb_SDF_HLS_component_B0_runOnce" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B0_runOnce_merge SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_B0_runOnce_merge:theSDF_HLS_component_B0_runOnce_merge " "Elaborating entity \"SDF_HLS_component_B0_runOnce_merge\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_B0_runOnce_merge:theSDF_HLS_component_B0_runOnce_merge\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" "theSDF_HLS_component_B0_runOnce_merge" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B0_runOnce_branch SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_B0_runOnce_branch:theSDF_HLS_component_B0_runOnce_branch " "Elaborating entity \"SDF_HLS_component_B0_runOnce_branch\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_B0_runOnce_branch:theSDF_HLS_component_B0_runOnce_branch\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" "theSDF_HLS_component_B0_runOnce_branch" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B0_runOnce_stall_region SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region " "Elaborating entity \"SDF_HLS_component_bb_B0_runOnce_stall_region\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" "thebb_SDF_HLS_component_B0_runOnce_stall_region" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\|hld_iowr:theiowr\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" "theiowr" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523333 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347523334 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region|SDF_HLS_component_i_iowr_bl_call_ihc_unn00002_sdf_hls_component0:thei_iowr_bl_call_ihc_unnamed_sdf_hls_component2_sdf_hls_component3|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_1_u00001_sdf_hls_component0:thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_iowr_bl_call_ihc_1_unnamed_sdf_hls_component1_sdf_hls_component2" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4\|SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4\|SDF_HLS_component_i_llvm_fpga_push_token0000f_hls_component4_reg:thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_sdf_hls_component4_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_push_token0000h_sdf_hls_component0.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0 " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0\|SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg " "Elaborating entity \"SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0\|SDF_HLS_component_i_llvm_fpga_pop_token_0000f_hls_component0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_sdf_hls_component0_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_i_llvm_fpga_pop_token_0000p_sdf_hls_component0.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_B0_runOnce_merge_reg SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_B0_runOnce_merge_reg:theSDF_HLS_component_B0_runOnce_merge_reg " "Elaborating entity \"SDF_HLS_component_B0_runOnce_merge_reg\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_B0_runOnce_merge_reg:theSDF_HLS_component_B0_runOnce_merge_reg\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "theSDF_HLS_component_B0_runOnce_merge_reg" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1 " "Elaborating entity \"SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B0_runOnce:thebb_SDF_HLS_component_B0_runOnce\|SDF_HLS_component_bb_B0_runOnce_stall_region:thebb_SDF_HLS_component_B0_runOnce_stall_region\|SDF_HLS_component_i_iowr_bl_call_ihc_2_u00000_sdf_hls_component0:thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" "thei_iowr_bl_call_ihc_2_unnamed_sdf_hls_component0_sdf_hls_component1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_bb_B0_runOnce_stall_region.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDF_HLS_component_bb_B1_start_sr_1 SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start_sr_1:thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x " "Elaborating entity \"SDF_HLS_component_bb_B1_start_sr_1\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|SDF_HLS_component_bb_B1_start_sr_1:thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "thebb_SDF_HLS_component_B1_start_sr_1_aunroll_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|hld_loop_profiler:theSDF_HLS_component_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|hld_loop_profiler:theSDF_HLS_component_B1_start_x\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" "theSDF_HLS_component_B1_start_x" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/SDF_HLS_component_function.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523375 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1697347523376 "|FB_SDF|SDF_HLS_componentqsys:inst|SDF_HLS_componentqsys_component_0:component_0|SDF_HLS_component_internal:sdf_hls_component_internal_inst|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal|SDF_HLS_component_function:theSDF_HLS_component_function|hld_loop_profiler:theSDF_HLS_component_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|hld_loop_profiler:theSDF_HLS_component_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"SDF_HLS_componentqsys:inst\|SDF_HLS_componentqsys_component_0:component_0\|SDF_HLS_component_internal:sdf_hls_component_internal_inst\|SDF_HLS_component_function_wrapper:SDF_HLS_component_internal\|SDF_HLS_component_function:theSDF_HLS_component_function\|hld_loop_profiler:theSDF_HLS_component_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523378 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697347523378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" "rst_controller" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/SDF_HLS_componentqsys.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SDF_HLS_componentqsys:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347523385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_ako.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ako.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_ako " "Found entity 1: sld_ela_trigger_ako" {  } { { "db/sld_ela_trigger_ako.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/sld_ela_trigger_ako.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347524982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347524982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_FB_SDF_auto_signaltap_0_1_8b75.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_FB_SDF_auto_signaltap_0_1_8b75.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_FB_SDF_auto_signaltap_0_1_8b75 " "Found entity 1: sld_reserved_FB_SDF_auto_signaltap_0_1_8b75" {  } { { "db/sld_reserved_FB_SDF_auto_signaltap_0_1_8b75.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/sld_reserved_FB_SDF_auto_signaltap_0_1_8b75.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347525257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347525257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jl84 " "Found entity 1: altsyncram_jl84" {  } { { "db/altsyncram_jl84.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/altsyncram_jl84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0bi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bi " "Found entity 1: cntr_0bi" {  } { { "db/cntr_0bi.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cntr_0bi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cntr_39i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347528621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347528621 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347529055 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697347529195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.15.08:55:30 Progress: Loading sldac424740/alt_sld_fab_wrapper_hw.tcl " "2023.10.15.08:55:30 Progress: Loading sldac424740/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347530787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347531891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347531951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347532583 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347532700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347532818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347532946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347532948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347532948 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1697347533588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldac424740/alt_sld_fab.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347533782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347533782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347533843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347533843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347533845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347533845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347533897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347533897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347533961 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347533961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347533961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/sldac424740/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697347534015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347534015 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "95 " "95 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697347536520 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1500 " "1500 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697347536644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347537125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347538406 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.map.smsg " "Generated suppressed messages file /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347538760 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 429 0 0 396 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 429 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 396 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1697347540756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697347540830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697347540830 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3557 " "Implemented 3557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697347541145 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697347541145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3353 " "Implemented 3353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697347541145 ""} { "Info" "ICUT_CUT_TM_RAMS" "198 " "Implemented 198 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697347541145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697347541145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "806 " "Peak virtual memory: 806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697347541212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 08:55:41 2023 " "Processing ended: Sun Oct 15 08:55:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697347541212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697347541212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697347541212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697347541212 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697347542493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697347542493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 08:55:42 2023 " "Processing started: Sun Oct 15 08:55:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697347542493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697347542493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FB_SDF -c FB_SDF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FB_SDF -c FB_SDF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697347542493 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697347542555 ""}
{ "Info" "0" "" "Project  = FB_SDF" {  } {  } 0 0 "Project  = FB_SDF" 0 0 "Fitter" 0 0 1697347542555 ""}
{ "Info" "0" "" "Revision = FB_SDF" {  } {  } 0 0 "Revision = FB_SDF" 0 0 "Fitter" 0 0 1697347542555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697347542676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697347542676 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FB_SDF 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"FB_SDF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697347542690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697347542714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697347542714 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697347543049 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1697347543311 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1697347549512 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1740 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 1740 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697347549585 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1697347549585 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697347549585 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697347549613 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697347549617 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697347549629 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697347549637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697347549637 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697347549640 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697347549642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697347549646 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697347549646 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name1 " "Node \"pin_name1\" is assigned to location or region, but does not exist in design" {  } { { "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697347549755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name2 " "Node \"pin_name2\" is assigned to location or region, but does not exist in design" {  } { { "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697347549755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name3 " "Node \"pin_name3\" is assigned to location or region, but does not exist in design" {  } { { "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697347549755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name4 " "Node \"pin_name4\" is assigned to location or region, but does not exist in design" {  } { { "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697347549755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name5 " "Node \"pin_name5\" is assigned to location or region, but does not exist in design" {  } { { "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697347549755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name6 " "Node \"pin_name6\" is assigned to location or region, but does not exist in design" {  } { { "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697347549755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name7 " "Node \"pin_name7\" is assigned to location or region, but does not exist in design" {  } { { "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697347549755 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name8 " "Node \"pin_name8\" is assigned to location or region, but does not exist in design" {  } { { "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/soleimanmanteghi/intelFPGA/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pin_name8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697347549755 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1697347549755 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697347549755 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1697347553155 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1697347553155 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1697347553155 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1697347553155 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1697347553155 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1697347553174 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[24\] clk_clk " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[0\]\[24\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697347553193 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1697347553193 "|FB_SDF|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697347553207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697347553207 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1697347553210 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1697347553210 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1697347553210 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1697347553210 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1697347553210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697347553261 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1697347553422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697347557298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697347561494 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697347563639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697347563639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697347564495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697347568657 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697347568657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697347571576 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697347571576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697347571578 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.18 " "Total time spent on timing analysis during the Fitter is 2.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697347573409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697347573479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697347574055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697347574057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697347575086 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697347580076 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1697347580252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.fit.smsg " "Generated suppressed messages file /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/output_files/FB_SDF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697347580499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2898 " "Peak virtual memory: 2898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697347581627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 08:56:21 2023 " "Processing ended: Sun Oct 15 08:56:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697347581627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697347581627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697347581627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697347581627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697347582934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697347582934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 08:56:22 2023 " "Processing started: Sun Oct 15 08:56:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697347582934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697347582934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FB_SDF -c FB_SDF " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FB_SDF -c FB_SDF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697347582934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1697347583353 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697347588115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697347588333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 08:56:28 2023 " "Processing ended: Sun Oct 15 08:56:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697347588333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697347588333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697347588333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697347588333 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697347589091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697347589514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697347589514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 08:56:29 2023 " "Processing started: Sun Oct 15 08:56:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697347589514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697347589514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FB_SDF -c FB_SDF " "Command: quartus_sta FB_SDF -c FB_SDF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697347589515 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697347589534 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697347589897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697347589898 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347589923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347589923 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1697347590438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1697347590438 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1697347590438 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1697347590438 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1697347590438 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/db/ip/SDF_HLS_componentqsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1697347590468 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] clk_clk " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697347590493 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1697347590493 "|FB_SDF|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697347590500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697347592858 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697347592865 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1697347592881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.237 " "Worst-case setup slack is 9.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.237               0.000 altera_reserved_tck  " "    9.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347592922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.506 " "Worst-case hold slack is 0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 altera_reserved_tck  " "    0.506               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347592928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.684 " "Worst-case recovery slack is 28.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.684               0.000 altera_reserved_tck  " "   28.684               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347592932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.845 " "Worst-case removal slack is 0.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 altera_reserved_tck  " "    0.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347592936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.099 " "Worst-case minimum pulse width slack is 15.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.099               0.000 altera_reserved_tck  " "   15.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347592937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347592937 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1697347592966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697347592993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697347594345 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] clk_clk " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697347594518 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1697347594518 "|FB_SDF|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697347596872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.304 " "Worst-case setup slack is 9.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.304               0.000 altera_reserved_tck  " "    9.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347596902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.547 " "Worst-case hold slack is 0.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 altera_reserved_tck  " "    0.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347596908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 28.860 " "Worst-case recovery slack is 28.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.860               0.000 altera_reserved_tck  " "   28.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347596912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.783 " "Worst-case removal slack is 0.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 altera_reserved_tck  " "    0.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347596915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.099 " "Worst-case minimum pulse width slack is 15.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.099               0.000 altera_reserved_tck  " "   15.099               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347596916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347596916 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1697347596945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697347597114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697347598040 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] clk_clk " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697347598179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1697347598179 "|FB_SDF|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697347600530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.034 " "Worst-case setup slack is 13.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.034               0.000 altera_reserved_tck  " "   13.034               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347600544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 altera_reserved_tck  " "    0.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347600551 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.403 " "Worst-case recovery slack is 30.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.403               0.000 altera_reserved_tck  " "   30.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347600554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.354 " "Worst-case removal slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347600557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.995 " "Worst-case minimum pulse width slack is 14.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.995               0.000 altera_reserved_tck  " "   14.995               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347600558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347600558 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1697347600587 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] clk_clk " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altdpram:\\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem\|cells\[1\]\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1697347600756 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1697347600756 "|FB_SDF|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697347603101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.580 " "Worst-case setup slack is 13.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.580               0.000 altera_reserved_tck  " "   13.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347603115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 altera_reserved_tck  " "    0.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347603121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.863 " "Worst-case recovery slack is 30.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.863               0.000 altera_reserved_tck  " "   30.863               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347603124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.281 " "Worst-case removal slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 altera_reserved_tck  " "    0.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347603128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.020 " "Worst-case minimum pulse width slack is 15.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.020               0.000 altera_reserved_tck  " "   15.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697347603129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697347603129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697347603870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697347603870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1170 " "Peak virtual memory: 1170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697347603915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 08:56:43 2023 " "Processing ended: Sun Oct 15 08:56:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697347603915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697347603915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697347603915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697347603915 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1697347605153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697347605153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 08:56:45 2023 " "Processing started: Sun Oct 15 08:56:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697347605153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697347605153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FB_SDF -c FB_SDF " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FB_SDF -c FB_SDF" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697347605153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1697347605614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FB_SDF.vo /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/simulation/modelsim/ simulation " "Generated file FB_SDF.vo in folder \"/home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_implementation with HLS/QuartusMT/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1697347606265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697347607286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 08:56:47 2023 " "Processing ended: Sun Oct 15 08:56:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697347607286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697347607286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697347607286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697347607286 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus Prime Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697347608100 ""}
