{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764817745078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764817745079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 03 22:09:04 2025 " "Processing started: Wed Dec 03 22:09:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764817745079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764817745079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pry_final -c pry_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off pry_final -c pry_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764817745079 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764817745600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-arch_rom " "Found design unit 1: rom_128x8_sync-arch_rom" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/rom_128x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746110 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817746110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-arch_ram " "Found design unit 1: rw_96x8_sync-arch_ram" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/rw_96x8_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746115 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817746115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outports_16x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file outports_16x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outports_16x8_sync-arch_outports " "Found design unit 1: outports_16x8_sync-arch_outports" {  } { { "outports_16x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/outports_16x8_sync.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746119 ""} { "Info" "ISGN_ENTITY_NAME" "1 outports_16x8_sync " "Found entity 1: outports_16x8_sync" {  } { { "outports_16x8_sync.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/outports_16x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817746119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch_memory " "Found design unit 1: memory-arch_memory" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746123 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817746123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-arch_top " "Found design unit 1: TOP-arch_top" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746127 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817746127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_display-arch " "Found design unit 1: hex_display-arch" {  } { { "hex_display.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/hex_display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746131 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/hex_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764817746131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764817746131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764817746199 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_00 TOP.vhd(21) " "Verilog HDL or VHDL warning at TOP.vhd(21): object \"port_out_00\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_01 TOP.vhd(22) " "Verilog HDL or VHDL warning at TOP.vhd(22): object \"port_out_01\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_02 TOP.vhd(23) " "Verilog HDL or VHDL warning at TOP.vhd(23): object \"port_out_02\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_03 TOP.vhd(24) " "Verilog HDL or VHDL warning at TOP.vhd(24): object \"port_out_03\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_04 TOP.vhd(25) " "Verilog HDL or VHDL warning at TOP.vhd(25): object \"port_out_04\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_05 TOP.vhd(26) " "Verilog HDL or VHDL warning at TOP.vhd(26): object \"port_out_05\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_06 TOP.vhd(27) " "Verilog HDL or VHDL warning at TOP.vhd(27): object \"port_out_06\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_07 TOP.vhd(28) " "Verilog HDL or VHDL warning at TOP.vhd(28): object \"port_out_07\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_08 TOP.vhd(29) " "Verilog HDL or VHDL warning at TOP.vhd(29): object \"port_out_08\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_09 TOP.vhd(30) " "Verilog HDL or VHDL warning at TOP.vhd(30): object \"port_out_09\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0A TOP.vhd(31) " "Verilog HDL or VHDL warning at TOP.vhd(31): object \"port_out_0A\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0B TOP.vhd(32) " "Verilog HDL or VHDL warning at TOP.vhd(32): object \"port_out_0B\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746201 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0C TOP.vhd(33) " "Verilog HDL or VHDL warning at TOP.vhd(33): object \"port_out_0C\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746202 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0D TOP.vhd(34) " "Verilog HDL or VHDL warning at TOP.vhd(34): object \"port_out_0D\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746202 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0E TOP.vhd(35) " "Verilog HDL or VHDL warning at TOP.vhd(35): object \"port_out_0E\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746202 "|TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_0F TOP.vhd(36) " "Verilog HDL or VHDL warning at TOP.vhd(36): object \"port_out_0F\" assigned a value but never read" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764817746202 "|TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:u_mem " "Elaborating entity \"memory\" for hierarchy \"memory:u_mem\"" {  } { { "TOP.vhd" "u_mem" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764817746204 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_00 memory.vhd(38) " "VHDL Signal Declaration warning at memory.vhd(38): used explicit default value for signal \"port_in_00\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746205 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_01 memory.vhd(39) " "VHDL Signal Declaration warning at memory.vhd(39): used explicit default value for signal \"port_in_01\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_02 memory.vhd(40) " "VHDL Signal Declaration warning at memory.vhd(40): used explicit default value for signal \"port_in_02\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_03 memory.vhd(41) " "VHDL Signal Declaration warning at memory.vhd(41): used explicit default value for signal \"port_in_03\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_04 memory.vhd(42) " "VHDL Signal Declaration warning at memory.vhd(42): used explicit default value for signal \"port_in_04\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_05 memory.vhd(43) " "VHDL Signal Declaration warning at memory.vhd(43): used explicit default value for signal \"port_in_05\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_06 memory.vhd(44) " "VHDL Signal Declaration warning at memory.vhd(44): used explicit default value for signal \"port_in_06\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_07 memory.vhd(45) " "VHDL Signal Declaration warning at memory.vhd(45): used explicit default value for signal \"port_in_07\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_08 memory.vhd(46) " "VHDL Signal Declaration warning at memory.vhd(46): used explicit default value for signal \"port_in_08\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_09 memory.vhd(47) " "VHDL Signal Declaration warning at memory.vhd(47): used explicit default value for signal \"port_in_09\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_10 memory.vhd(48) " "VHDL Signal Declaration warning at memory.vhd(48): used explicit default value for signal \"port_in_10\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_11 memory.vhd(49) " "VHDL Signal Declaration warning at memory.vhd(49): used explicit default value for signal \"port_in_11\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_12 memory.vhd(50) " "VHDL Signal Declaration warning at memory.vhd(50): used explicit default value for signal \"port_in_12\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_13 memory.vhd(51) " "VHDL Signal Declaration warning at memory.vhd(51): used explicit default value for signal \"port_in_13\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746206 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_14 memory.vhd(52) " "VHDL Signal Declaration warning at memory.vhd(52): used explicit default value for signal \"port_in_14\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746207 "|TOP|memory:u_mem"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_in_15 memory.vhd(53) " "VHDL Signal Declaration warning at memory.vhd(53): used explicit default value for signal \"port_in_15\" because signal was never assigned a value" {  } { { "memory.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1764817746207 "|TOP|memory:u_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync memory:u_mem\|rom_128x8_sync:u_rom " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"memory:u_mem\|rom_128x8_sync:u_rom\"" {  } { { "memory.vhd" "u_rom" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764817746208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync memory:u_mem\|rw_96x8_sync:u_ram " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"memory:u_mem\|rw_96x8_sync:u_ram\"" {  } { { "memory.vhd" "u_ram" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764817746211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outports_16x8_sync memory:u_mem\|outports_16x8_sync:u_op " "Elaborating entity \"outports_16x8_sync\" for hierarchy \"memory:u_mem\|outports_16x8_sync:u_op\"" {  } { { "memory.vhd" "u_op" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/memory.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764817746213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:u_dsp " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:u_dsp\"" {  } { { "TOP.vhd" "u_dsp" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764817746217 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:u_mem\|rw_96x8_sync:u_ram\|RW " "RAM logic \"memory:u_mem\|rw_96x8_sync:u_ram\|RW\" is uninferred due to asynchronous read logic" {  } { { "rw_96x8_sync.vhd" "RW" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/rw_96x8_sync.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1764817746448 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1764817746448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764817748085 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764817753596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764817753596 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "TOP.vhd" "" { Text "C:/altera/13.1/quartus/VHDL/Angeles/FINAL/Pry_final/TOP.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764817754095 "|TOP|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1764817754095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3791 " "Implemented 3791 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764817754096 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764817754096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3744 " "Implemented 3744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764817754096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764817754096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764817754147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 03 22:09:14 2025 " "Processing ended: Wed Dec 03 22:09:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764817754147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764817754147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764817754147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764817754147 ""}
