# ALU_74181
Implementation of the IC 74181 ALU using Logisim and Verilog, simulated and synthesized in Xilinx Vivado 2023.1. Includes RTL schematics, synthesized design, and Look-Up Tables (LUTs) for detailed analysis.

# IC 74181 ALU Implementation ðŸš€
This repository contains the implementation of the IC 74181, a 4-bit Arithmetic Logic Unit (ALU), using Logisim for schematic design and Verilog for hardware description. The design was simulated and synthesized using Vivado, generating RTL schematics and Look-Up Tables (LUTs).

## Project Overview
The IC 74181 is a foundational digital circuit that performs a variety of arithmetic and logical operations. This project aims to understand and replicate the behavior of the 74181 ALU using:

<li> Logisim for schematic design and simulation. </li>
<li> Verilog for RTL-level implementation. </li>
<li> Vivado for simulation, synthesis, and design analysis. </li>

## Features
<li> âœ… Schematic design and simulation in Logisim. </li>
<li> âœ… Verilog implementation of the ALU. </li> 
<li> âœ… Simulation and verification using Vivado. </li> 
<li> âœ… RTL schematic generation and synthesis. </li> 
<li> âœ… Synthesized schematic with Look-Up Tables (LUTs) for hardware insights. </li>

## Tools Used
<li> Logisim: For schematic design and functional simulation. </li>
<li> Vivado: For Verilog simulation, synthesis, and design analysis. </li>
<li> Verilog: Hardware description language used for ALU implementation. </li>

## Project Structure
<pre>
IC_74181_ALU/
â”‚
â”œâ”€â”€ Logisim_Schematic/                # Logisim schematic files  
â”‚   â””â”€â”€ IC74181_ALU.circ
â”‚
â”œâ”€â”€ Verilog_Code/                     # Verilog implementation files  
â”‚   â”œâ”€â”€ alu_74181.v
â”‚   â””â”€â”€ testbench_alu_74181.v
â”‚
â”œâ”€â”€ Vivado_Outputs/                   # Vivado-generated files  
â”‚   â”œâ”€â”€ RTL_Schematic/
â”‚   â””â”€â”€ Synthesized_Schematic/
â”‚
â”œâ”€â”€ README.md                         # Project documentation  
â””â”€â”€ Screenshots/                      # Images for Logisim and Vivado outputs  
    â”œâ”€â”€ logisim_schematic.png
    â”œâ”€â”€ truth_table.png  
    â”œâ”€â”€ rtl_schematic_vivado.png  
    â””â”€â”€ synthesized_lut_vivado.png 
</pre>
