/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [12:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [19:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(in_data[97] & celloutsig_1_2z[1]);
  assign celloutsig_1_0z = in_data[163] | in_data[126];
  assign celloutsig_0_2z = in_data[39] ^ in_data[90];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_6z } / { 1'h1, celloutsig_1_1z[4:2], celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign celloutsig_1_10z = { in_data[155:145], 1'h0, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z } / { 1'h1, celloutsig_1_6z, celloutsig_1_1z[6:2], celloutsig_1_1z[2], celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_7z, 1'h0, celloutsig_1_13z };
  assign celloutsig_1_15z = { celloutsig_1_10z[17:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_14z } / { 1'h1, in_data[141:126], celloutsig_1_2z };
  assign celloutsig_1_14z = { in_data[169:155], celloutsig_1_1z[6:2], celloutsig_1_1z[2], celloutsig_1_1z[2] } <= in_data[178:157];
  assign celloutsig_1_16z = { celloutsig_1_1z[6:2], celloutsig_1_1z[2], celloutsig_1_1z[2], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z } || { celloutsig_1_15z[19:14], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_1_17z = { celloutsig_1_10z[17:1], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_15z } || { in_data[185:148], celloutsig_1_8z };
  assign celloutsig_1_8z = { celloutsig_1_1z[6:2], celloutsig_1_1z[2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, 2'h0 } < { in_data[105:98], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_9z < celloutsig_1_10z[15:10];
  assign celloutsig_0_0z = in_data[27:13] | in_data[30:16];
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_0z } | { celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_6z = | { celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_1_2z = { in_data[112], celloutsig_1_0z, celloutsig_1_0z } >> in_data[188:186];
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_8z } - { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_1_7z = ~((in_data[124] & celloutsig_1_2z[2]) | celloutsig_1_2z[2]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_3z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[33:24], celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_1z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_1z = celloutsig_0_0z[14:12];
  assign { celloutsig_1_1z[2], celloutsig_1_1z[3], celloutsig_1_1z[6:4] } = { celloutsig_1_0z, celloutsig_1_0z, in_data[124:122] } | { celloutsig_1_0z, in_data[135], in_data[138:136] };
  assign celloutsig_1_1z[1:0] = { celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign { out_data[135:128], out_data[104:96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
