{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709477859654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709477859661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 22:57:39 2024 " "Processing started: Sun Mar 03 22:57:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709477859661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477859661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Antenna_Switch_Interlock -c Antenna_Switch_Interlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Antenna_Switch_Interlock -c Antenna_Switch_Interlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477859661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709477860167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709477860167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_seg_decoder " "Found entity 1: Seven_seg_decoder" {  } { { "Seven_seg_decoder.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Seven_seg_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477870728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file out_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Out_latch " "Found entity 1: Out_latch" {  } { { "Out_latch.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Out_latch.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477870731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interlock.v 1 1 " "Found 1 design units, including 1 entities, in source file interlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interlock " "Found entity 1: Interlock" {  } { { "interlock.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/interlock.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477870743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.v 1 1 " "Found 1 design units, including 1 entities, in source file diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 Diff " "Found entity 1: Diff" {  } { { "Diff.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Diff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477870745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_encoder " "Found entity 1: BCD_encoder" {  } { { "BCD_encoder.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/BCD_encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477870748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_decoder " "Found entity 1: BCD_decoder" {  } { { "BCD_decoder.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/BCD_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477870750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_MUX " "Found entity 1: I_MUX" {  } { { "I_MUX.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/I_MUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477870752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antenna_switch_interlock_pin.v 1 1 " "Found 1 design units, including 1 entities, in source file antenna_switch_interlock_pin.v" { { "Info" "ISGN_ENTITY_NAME" "1 Antenna_Switch_Interlock_pin " "Found entity 1: Antenna_Switch_Interlock_pin" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477870754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870754 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Antenna_Switch_Interlock_pin " "Elaborating entity \"Antenna_Switch_Interlock_pin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709477870792 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R_display_IP Antenna_Switch_Interlock_pin.v(96) " "Verilog HDL Always Construct warning at Antenna_Switch_Interlock_pin.v(96): variable \"R_display_IP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709477870800 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_remote_BCD1 Antenna_Switch_Interlock_pin.v(94) " "Verilog HDL Always Construct warning at Antenna_Switch_Interlock_pin.v(94): inferring latch(es) for variable \"R_remote_BCD1\", which holds its previous value in one or more paths through the always construct" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709477870800 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_remote_BCD2 Antenna_Switch_Interlock_pin.v(94) " "Verilog HDL Always Construct warning at Antenna_Switch_Interlock_pin.v(94): inferring latch(es) for variable \"R_remote_BCD2\", which holds its previous value in one or more paths through the always construct" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709477870800 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Antenna_Switch_Interlock_pin.v(132) " "Verilog HDL assignment warning at Antenna_Switch_Interlock_pin.v(132): truncated value with size 32 to match size of target (4)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477870803 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Antenna_Switch_Interlock_pin.v(133) " "Verilog HDL assignment warning at Antenna_Switch_Interlock_pin.v(133): truncated value with size 32 to match size of target (4)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477870803 "|Antenna_Switch_Interlock_pin"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Antenna_Switch_Interlock_pin.v(163) " "Verilog HDL Conditional Statement error at Antenna_Switch_Interlock_pin.v(163): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 163 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Antenna_Switch_Interlock_pin.v(169) " "Verilog HDL assignment warning at Antenna_Switch_Interlock_pin.v(169): truncated value with size 32 to match size of target (3)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Antenna_Switch_Interlock_pin.v(170) " "Verilog HDL assignment warning at Antenna_Switch_Interlock_pin.v(170): truncated value with size 32 to match size of target (3)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD2\[0\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD2\[0\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD2\[1\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD2\[1\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD2\[2\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD2\[2\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD2\[3\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD2\[3\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD1\[0\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD1\[0\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD1\[1\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD1\[1\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870805 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD1\[2\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD1\[2\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870806 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD1\[3\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD1\[3\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870806 "|Antenna_Switch_Interlock_pin"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709477870807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709477870847 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 03 22:57:50 2024 " "Processing ended: Sun Mar 03 22:57:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709477870847 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709477870847 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709477870847 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477870847 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477871507 ""}
