Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 12 11:34:46 2021
| Host         : ALESI1009 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_01_control_sets_placed.rpt
| Design       : TOP_01
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            5 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            3 |
| No           | No                    | Yes                    |              50 |           12 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |              50 |            7 |
| Yes          | No                    | Yes                    |              54 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+--------------------+------------------+----------------+
|   Clock Signal   |     Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------+-----------------------+--------------------+------------------+----------------+
|  CLK_i_IBUF_BUFG |                       | DATA_PATH/DATA5[3] |                2 |              8 |
|  CLK_i_IBUF_BUFG | DEBOUNCE/E[0]         | RST_i_IBUF         |                1 |              8 |
|  CLK_i_IBUF_BUFG | CW_i_IBUF[3]          |                    |                1 |              8 |
|  CLK_i_IBUF_BUFG | CW_i_IBUF[2]          | RST_i_IBUF         |                2 |              8 |
|  CLK_i_IBUF_BUFG | CW_i_IBUF[1]          | RST_i_IBUF         |                1 |              8 |
|  CLK_i_IBUF_BUFG |                       |                    |                3 |             20 |
|  CLK_i_IBUF_BUFG | CW_i_IBUF[4]          | RST_i_IBUF         |                4 |             30 |
|  CLK_i_IBUF_BUFG |                       | RST_i_IBUF         |               12 |             50 |
|  CLK_i_IBUF_BUFG | DEBOUNCE/Timer_count0 |                    |                7 |             50 |
+------------------+-----------------------+--------------------+------------------+----------------+


