[connectivity]
sp=cp4_1_opt_d32_accel_1.cp4_1_update_0_sm112_0169_write_pipe0:DDR[0]
sp=cp4_1_opt_d32_accel_1.raw_update_0_sm93_0131_read_pipe0:DDR[1]
