{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"Home","text":""},{"location":"#about","title":"About","text":"<p>For full documentation visit mkdocs.org.</p>"},{"location":"project/","title":"Project","text":""},{"location":"resume/","title":"Resume","text":"<p>To see more of what I can do: aliemi.com </p>"},{"location":"projects/alu/","title":"ALU","text":"<p>In VHDL</p>"},{"location":"projects/traffic/","title":"Traffic Jam Control","text":"<p>in verilog</p>"},{"location":"uvm/intro/","title":"Introduction","text":"<p>To include</p> <pre><code>\u2013 Agents, drivers, sequencers, monitors\n\u2013 Scoreboards and functional coverage\n</code></pre>"},{"location":"verilog/basics/","title":"Main part","text":""},{"location":"verilog/basics/#reminders","title":"Reminders","text":"<p>These are the chapters and facts that I usually forget. So documenting them sounds like the best approach to remember.</p>"},{"location":"vhdl/basics/","title":"Main part","text":""},{"location":"vhdl/basics/#reminders","title":"Reminders","text":"<p>These are the chapters and facts that I usually forget. So documenting them sounds like the best approach to remember.</p>"}]}