
*** Running vivado
    with args -log mfp_nexys4_ddr.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mfp_nexys4_ddr.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jul 14 02:28:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] User Strategy 'Vivado Implementation Defaults' from file 'C:\Users\lamqi\AppData\Roaming/Xilinx/Vivado/2024.2/strategies/Vivado Implementation Defaults.Vivado Implementation 2020.psg' discarded because strategy with same name already parsed from 'C:/Xilinx/Vivado/2024.2/strategies/VDI2020.psg'
source mfp_nexys4_ddr.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 621.090 ; gain = 192.238
Command: link_design -top mfp_nexys4_ddr -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'cpu/my_ila'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 930.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
INFO: [Chipscope 16-324] Core: cpu/my_ila UUID: a926f676-ec03-5836-816d-5c501c06af63 
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1770.258 ; gain = 629.941
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'cpu/my_ila/inst'
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'cpu/my_ila/inst'
Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'cpu/my_ila/inst'
Finished Parsing XDC File [c:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'cpu/my_ila/inst'
Parsing XDC File [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:259]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:263]
Finished Parsing XDC File [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1770.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4316 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 220 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4096 instances

15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1770.258 ; gain = 1110.965
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 11 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.810 . Memory (MB): peak = 1770.258 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:259]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:263]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 208acfd4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.816 ; gain = 18.559

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2211.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2211.141 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 209e4efa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.141 ; gain = 22.379
Phase 1.1 Core Generation And Design Setup | Checksum: 209e4efa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.141 ; gain = 22.379

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 209e4efa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.141 ; gain = 22.379
Phase 1 Initialization | Checksum: 209e4efa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.141 ; gain = 22.379

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 209e4efa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2211.141 ; gain = 22.379

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 209e4efa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2211.141 ; gain = 22.379
Phase 2 Timer Update And Timing Data Collection | Checksum: 209e4efa3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 2211.141 ; gain = 22.379

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 56 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1edcc8a95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2211.141 ; gain = 22.379
Retarget | Checksum: 1edcc8a95
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 65 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 267c52797

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2211.141 ; gain = 22.379
Constant propagation | Checksum: 267c52797
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2211.141 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2211.141 ; gain = 0.000
Phase 5 Sweep | Checksum: 250b6c9fb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2211.141 ; gain = 22.379
Sweep | Checksum: 250b6c9fb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 52 cells
INFO: [Opt 31-1021] In phase Sweep, 1163 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK100MHZ_IBUF_BUFG_inst to drive 4040 load(s) on clock net CLK100MHZ_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 28de5f9e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2211.141 ; gain = 22.379
BUFG optimization | Checksum: 28de5f9e2
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 28de5f9e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2211.141 ; gain = 22.379
Shift Register Optimization | Checksum: 28de5f9e2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 28de5f9e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2211.141 ; gain = 22.379
Post Processing Netlist | Checksum: 28de5f9e2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b9e298b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2211.141 ; gain = 22.379

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2211.141 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b9e298b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2211.141 ; gain = 22.379
Phase 9 Finalization | Checksum: 1b9e298b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2211.141 ; gain = 22.379
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |              65  |                                             66  |
|  Constant propagation         |               0  |              16  |                                             49  |
|  Sweep                        |               0  |              52  |                                           1163  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b9e298b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2211.141 ; gain = 22.379

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:259]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:263]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 1a10d98a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 2471.648 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a10d98a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2471.648 ; gain = 260.508

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a10d98a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2471.648 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2471.648 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f88037c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2471.648 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2471.648 ; gain = 701.391
INFO: [Vivado 12-24828] Executing command : report_drc -file mfp_nexys4_ddr_drc_opted.rpt -pb mfp_nexys4_ddr_drc_opted.pb -rpx mfp_nexys4_ddr_drc_opted.rpx
Command: report_drc -file mfp_nexys4_ddr_drc_opted.rpt -pb mfp_nexys4_ddr_drc_opted.pb -rpx mfp_nexys4_ddr_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:259]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:263]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2471.648 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2471.648 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2471.648 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2471.648 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2471.648 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2471.648 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2471.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2471.648 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17df2490e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2471.648 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2471.648 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus JB are not locked:  'JB[8]'  'JB[7]'  'JB[6]'  'JB[5]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus JC are not locked:  'JC[6]'  'JC[5]'  'JC[3]' 
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus JD are not locked:  'JD[4]'  'JD[3]'  'JD[2]' 
WARNING: [Place 30-568] A LUT 'cpu/fpr_i_1' is driving clock pin of 1024 registers. This could lead to large hold time violations. First few involved registers are:
	cpu/fpr/register_reg[0][19] {FDCE}
	cpu/fpr/register_reg[0][23] {FDCE}
	cpu/fpr/register_reg[10][0] {FDCE}
	cpu/fpr/register_reg[10][14] {FDCE}
	cpu/fpr/register_reg[0][2] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 157bc7bc1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2471.648 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22393fc84

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22393fc84

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.438 ; gain = 119.789
Phase 1 Placer Initialization | Checksum: 22393fc84

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fe7de7ca

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1be1cfc0f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1be1cfc0f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 10f140387

Time (s): cpu = 00:01:12 ; elapsed = 00:00:47 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 11c228eb1

Time (s): cpu = 00:01:18 ; elapsed = 00:00:51 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1045 LUTNM shape to break, 284 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 38, two critical 1007, total 1000, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1128 nets or LUTs. Breaked 1000 LUTs, combined 128 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 32 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2591.438 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2591.438 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |            128  |                  1128  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           20  |              0  |                    10  |           0  |           1  |  00:00:01  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1020  |            128  |                  1138  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 10ddaa11a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:57 . Memory (MB): peak = 2591.438 ; gain = 119.789
Phase 2.5 Global Place Phase2 | Checksum: 20e1f6795

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2591.438 ; gain = 119.789
Phase 2 Global Placement | Checksum: 20e1f6795

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2496fd4d7

Time (s): cpu = 00:01:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24bb5fd19

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2909c1840

Time (s): cpu = 00:01:54 ; elapsed = 00:01:18 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23f900875

Time (s): cpu = 00:01:54 ; elapsed = 00:01:18 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2dae49e7c

Time (s): cpu = 00:02:11 ; elapsed = 00:01:30 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 201eca3dd

Time (s): cpu = 00:02:29 ; elapsed = 00:01:49 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 243aeefdb

Time (s): cpu = 00:02:31 ; elapsed = 00:01:51 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1748ee146

Time (s): cpu = 00:02:32 ; elapsed = 00:01:51 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2487c434a

Time (s): cpu = 00:03:17 ; elapsed = 00:02:26 . Memory (MB): peak = 2591.438 ; gain = 119.789
Phase 3 Detail Placement | Checksum: 2487c434a

Time (s): cpu = 00:03:17 ; elapsed = 00:02:27 . Memory (MB): peak = 2591.438 ; gain = 119.789

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:259]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:263]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 33648a120

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.750 | TNS=-2411.598 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d6161c2d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.484 ; gain = 0.000
INFO: [Place 46-33] Processed net cpu/clrn, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2d834de7a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.484 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 33648a120

Time (s): cpu = 00:03:57 ; elapsed = 00:02:55 . Memory (MB): peak = 2625.484 ; gain = 153.836

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-10.674. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 25ec78b07

Time (s): cpu = 00:05:12 ; elapsed = 00:04:08 . Memory (MB): peak = 2625.484 ; gain = 153.836

Time (s): cpu = 00:05:12 ; elapsed = 00:04:08 . Memory (MB): peak = 2625.484 ; gain = 153.836
Phase 4.1 Post Commit Optimization | Checksum: 25ec78b07

Time (s): cpu = 00:05:13 ; elapsed = 00:04:08 . Memory (MB): peak = 2625.484 ; gain = 153.836

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25ec78b07

Time (s): cpu = 00:05:14 ; elapsed = 00:04:09 . Memory (MB): peak = 2625.484 ; gain = 153.836

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25ec78b07

Time (s): cpu = 00:05:14 ; elapsed = 00:04:09 . Memory (MB): peak = 2625.484 ; gain = 153.836
Phase 4.3 Placer Reporting | Checksum: 25ec78b07

Time (s): cpu = 00:05:15 ; elapsed = 00:04:10 . Memory (MB): peak = 2625.484 ; gain = 153.836

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2625.484 ; gain = 0.000

Time (s): cpu = 00:05:15 ; elapsed = 00:04:10 . Memory (MB): peak = 2625.484 ; gain = 153.836
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0f85297

Time (s): cpu = 00:05:15 ; elapsed = 00:04:10 . Memory (MB): peak = 2625.484 ; gain = 153.836
Ending Placer Task | Checksum: 169f49644

Time (s): cpu = 00:05:15 ; elapsed = 00:04:11 . Memory (MB): peak = 2625.484 ; gain = 153.836
109 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:18 ; elapsed = 00:04:12 . Memory (MB): peak = 2625.484 ; gain = 153.836
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file mfp_nexys4_ddr_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2625.484 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file mfp_nexys4_ddr_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2625.484 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file mfp_nexys4_ddr_utilization_placed.rpt -pb mfp_nexys4_ddr_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.225 . Memory (MB): peak = 2625.484 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.484 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.484 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2625.484 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2625.484 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2625.484 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2625.484 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2625.484 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 14.00s |  WALL: 8.55s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2625.484 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.674 | TNS=-1837.029 |
Phase 1 Physical Synthesis Initialization | Checksum: 1444030f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2641.613 ; gain = 16.129
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.674 | TNS=-1837.029 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1444030f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2641.613 ; gain = 16.129

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.674 | TNS=-1837.029 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__5_i_23[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.648 | TNS=-1836.573 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/g0_b5
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.636 | TNS=-1836.471 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[5].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[5]
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.624 | TNS=-1836.328 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.622 | TNS=-1835.836 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/g0_b2_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/g0_b2
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b2_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.617 | TNS=-1835.768 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_14[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.610 | TNS=-1835.640 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/g0_b1_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/g0_b1
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b1_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.609 | TNS=-1835.496 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__4_i_14[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.604 | TNS=-1835.416 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.579 | TNS=-1834.642 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[4].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[4]
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.575 | TNS=-1834.638 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__2_i_13[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.564 | TNS=-1834.228 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[18].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_x_reg[18]
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.563 | TNS=-1833.731 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 38 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__6_i_25__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.561 | TNS=-1832.714 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[30]_305. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[30]_305. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.560 | TNS=-1832.690 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/x[7].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_2__2
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/x[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.560 | TNS=-1832.690 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[30]_305. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[30]_305. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.546 | TNS=-1831.721 |
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/count_reg[4][21]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[21]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.537 | TNS=-1831.720 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.534 | TNS=-1831.673 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__2_i_13[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.529 | TNS=-1831.141 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.522 | TNS=-1829.732 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__5_i_23[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.506 | TNS=-1829.604 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[9].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__3_i_4__0
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.506 | TNS=-1829.536 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__5_i_23[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[32]_308. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c5[31]_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_23__0
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c5[31]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.505 | TNS=-1829.528 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c5[30]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s4[29]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s4[29]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s4[29]_2. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_66__0_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s2[29]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.505 | TNS=-1829.528 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_143__0_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_143__0
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_143__0_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.497 | TNS=-1829.024 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.490 | TNS=-1828.744 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.489 | TNS=-1828.697 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[10].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__3_i_3__0
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.483 | TNS=-1828.673 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[9]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__3_i_4__0_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[24]_381. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.481 | TNS=-1828.667 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[31]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[30]_3.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_54__1
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[30]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.478 | TNS=-1828.635 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b0_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.477 | TNS=-1828.529 |
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[32]_308. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__5_i_21_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c5[31]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.471 | TNS=-1828.513 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[8].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__2_i_1__0
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.470 | TNS=-1828.443 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/s4[30]_0.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_59__1
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/s4[30]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.468 | TNS=-1828.371 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.466 | TNS=-1828.186 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_143__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s1[29]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/b26[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_64_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_i_53_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/i_/z_high_carry__2_i_13[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.455 | TNS=-1827.393 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/g0_b3_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/g0_b3
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b3_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.450 | TNS=-1827.355 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__2_i_13[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.448 | TNS=-1827.335 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__2_i_13[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.447 | TNS=-1827.325 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[8]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__2_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[23]_383. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.442 | TNS=-1827.223 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/x_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.417 | TNS=-1823.287 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b3_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.416 | TNS=-1823.223 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/count_reg[4][22]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[22]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b6_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.408 | TNS=-1823.064 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.401 | TNS=-1822.686 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[19].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_x_reg[19]
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.400 | TNS=-1822.608 |
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/count_reg[4][18]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[18]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b2_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.364 | TNS=-1822.495 |
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/count_reg[4][21]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[21]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.357 | TNS=-1822.485 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/i_/z_high_carry__2_i_13[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.352 | TNS=-1821.915 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/i_/z_high_carry__2_i_13[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15_0.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_23
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.351 | TNS=-1821.393 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.344 | TNS=-1821.365 |
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/count_reg[4][17]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/reg_x[17]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b1_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.339 | TNS=-1821.352 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.334 | TNS=-1821.414 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/i_/z_high_carry__2_i_13[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.333 | TNS=-1821.354 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[22]_254. Rewiring did not optimize the net.
INFO: [Physopt 32-601] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[22]_254. Net driver cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_13 was replaced.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[22]_254. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.325 | TNS=-1820.828 |
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[3]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_4_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.323 | TNS=-1820.743 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/b_frac24[20].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_b[20]_i_1
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/b_frac24[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.322 | TNS=-1820.120 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[22]_254. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[22]_254. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_36_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.321 | TNS=-1820.016 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/g0_b1_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.318 | TNS=-1819.917 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c5[22]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s4[21]_1. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s4[21]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.316 | TNS=-1819.869 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/x[1].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__1_i_3
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/x[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.315 | TNS=-1819.571 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/x_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.308 | TNS=-1819.084 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__1_i_28__1_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.302 | TNS=-1818.886 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[21]_0_33.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_i_84__0
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[21]_0_33. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.297 | TNS=-1818.669 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/x[0].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__1_i_4__1
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/x[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.284 | TNS=-1818.441 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s1[29]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.280 | TNS=-1818.275 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.271 | TNS=-1818.173 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[18]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__5_i_3__0_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[33]_310. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.268 | TNS=-1818.117 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[22].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_x_reg[22]
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.267 | TNS=-1817.767 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/a3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_3.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_20
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.267 | TNS=-1816.857 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/x_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/x_0[9]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[23]_242. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.264 | TNS=-1816.337 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/reg_x_reg[7].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_50__1
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/reg_x_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.258 | TNS=-1816.289 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[33]_311. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[33]_311. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.256 | TNS=-1816.217 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.254 | TNS=-1816.027 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__6_i_25__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[39]_328.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__6_i_11
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[39]_328. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.254 | TNS=-1814.356 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c3[30]_2.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_55
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c3[30]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.252 | TNS=-1814.308 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s4[30]_2. Rewiring did not optimize the net.
INFO: [Physopt 32-601] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s4[30]_2. Net driver cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_60 was replaced.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s4[30]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.245 | TNS=-1813.972 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[20].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_x_reg[20]
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.238 | TNS=-1814.305 |
INFO: [Physopt 32-81] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.238 | TNS=-1814.858 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c4[30]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.230 | TNS=-1814.501 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/i_/z_high_carry__2_i_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_19_0.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_24
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_19_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.226 | TNS=-1814.305 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/b_frac24[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/reg_b[20]_i_2_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.220 | TNS=-1814.281 |
INFO: [Physopt 32-81] Processed net cpu/fp_unit/f_div/frac_newton/p_0_in_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/p_0_in_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.219 | TNS=-1813.685 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_3. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_3. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.216 | TNS=-1813.091 |
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[22]_254. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_13_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s5[22]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.215 | TNS=-1812.391 |
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_3. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.212 | TNS=-1810.284 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.206 | TNS=-1808.928 |
INFO: [Physopt 32-81] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s1[29]_6. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s1[29]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.199 | TNS=-1808.674 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_2_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.195 | TNS=-1808.479 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[29]_3.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__4_i_64__0
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[29]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.192 | TNS=-1808.410 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s1[29]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.189 | TNS=-1808.260 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[29]_303. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[29]_303. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[29]_303. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_15_comp.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c5[29]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.189 | TNS=-1808.222 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/e1_exp10[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/e1_exp10_reg[7]_i_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/e1_exp10_reg[3]_i_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/e1_exp10[3]_i_7_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.183 | TNS=-1807.364 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_142__0_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.181 | TNS=-1807.206 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/p_0_in_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.176 | TNS=-1805.942 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[29]_302.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_16
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[29]_302. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.174 | TNS=-1805.806 |
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[30]_304.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_13
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[30]_304. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.171 | TNS=-1805.752 |
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[30]_304. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[29]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-10.169 | TNS=-1805.598 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__1_i_28__1_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[21]_2.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_i_26__1
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[21]_2. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/fp_unit/f_div/frac_newton/b_frac24[20]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/fp_unit/f_sqrt/frac_newton/a3[22]. Replicated 3 times.
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/nextpc/y[31].  Re-placed instance cpu/nextpc/y[31]_INST_0
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[58]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[29]_repN and pin cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M_i_3/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[29]_repN and pin cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/gpio/milliscounter/mm[0].  Re-placed instance cpu/mem_stage/gpio/milliscounter/mm[1]_INST_0
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[14][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[12].  Re-placed instance cpu/id_stage/jalrai/targat_carry__2_i_10
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/S[1]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry_i_3_comp.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[13].  Re-placed instance cpu/id_stage/jalrai/targat_carry__2_i_8
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[18][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[17].  Re-placed instance cpu/id_stage/jalrai/targat_carry__3_i_7
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[12]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[12]_INST_0_comp.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[12].  Re-placed instance cpu/id_stage/jalrai/targat_carry__2_i_10
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/mal_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/jalrai/mal_reg[12]. Critical path length was reduced through logic transformation on cell cpu/id_stage/jalrai/targat_carry__2_i_10_comp.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[14][1]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__2_i_4_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[7][1]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__0_i_3_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[14][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[14][0]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__2_i_5_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[17].  Re-placed instance cpu/mem_stage/dmem/mm[17]_INST_0
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[14][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[13].  Re-placed instance cpu/id_stage/jalrai/targat_carry__2_i_8
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[17]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[17]_INST_0_comp.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[16].  Re-placed instance cpu/id_stage/jalrai/targat_carry__3_i_9
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[14][2]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__2_i_3_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[22][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[22].  Re-placed instance cpu/id_stage/jalrai/targat_carry__4_i_5
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/gpio/milliscounter/mm[3].  Re-placed instance cpu/mem_stage/gpio/milliscounter/mm[4]_INST_0
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out1[12].  Re-placed instance cpu/mem_stage/dmem/mm[12]_INST_0_i_2
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[22][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[19].  Re-placed instance cpu/id_stage/jalrai/targat_carry__4_i_11
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[18][1]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__3_i_3_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[16].  Re-placed instance cpu/mem_stage/dmem/mm[16]_INST_0
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[14][1]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__2_i_4_comp_1.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[17].  Re-placed instance cpu/mem_stage/dmem/mm[17]_INST_0
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/gpio/rgb_spi/mm[0].  Re-placed instance cpu/mem_stage/gpio/rgb_spi/mm[0]_INST_0
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[13]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[13]_INST_0_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[18][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[18].  Re-placed instance cpu/id_stage/jalrai/targat_carry__3_i_5
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[19]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[19]_INST_0_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[22].  Re-placed instance cpu/mem_stage/dmem/mm[22]_INST_0
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[14][2]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__2_i_3_comp_1.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[18][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[17].  Re-placed instance cpu/id_stage/jalrai/targat_carry__3_i_7
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/mal_reg[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[22].  Re-placed instance cpu/mem_stage/dmem/mm[22]_INST_0
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[18][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[15].  Re-placed instance cpu/id_stage/jalrai/targat_carry__3_i_11
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[14][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[14].  Re-placed instance cpu/id_stage/jalrai/targat_carry__2_i_6
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[18][1]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__3_i_3_comp_1.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/addr_reg[15][1].  Re-placed instance cpu/mem_stage/dmem/mm[1]_INST_0_i_3
INFO: [Physopt 32-710] Processed net cpu/id_stage/jalrai/mal_reg[22]. Critical path length was reduced through logic transformation on cell cpu/id_stage/jalrai/targat_carry__4_i_5_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[22][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[20].  Re-placed instance cpu/id_stage/jalrai/targat_carry__4_i_9
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/mal_reg[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/jalrai/mal_reg[17]. Critical path length was reduced through logic transformation on cell cpu/id_stage/jalrai/targat_carry__3_i_7_comp_2.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[22][0]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__4_i_4_comp.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[22].  Re-placed instance cpu/mem_stage/dmem/mm[22]_INST_0
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[19].  Re-placed instance cpu/id_stage/jalrai/targat_carry__4_i_11
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/mal_reg[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/jalrai/mal_reg[19]. Critical path length was reduced through logic transformation on cell cpu/id_stage/jalrai/targat_carry__4_i_11_comp_1.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[23].  Re-placed instance cpu/id_stage/jalrai/targat_carry__5_i_11
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[22][0]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__4_i_4_comp_1.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[22][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[21].  Re-placed instance cpu/id_stage/jalrai/targat_carry__4_i_7
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[22]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[22]_INST_0_comp.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[31]_repN and pin cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M_i_1/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[31]_repN and pin cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][305]_srl8_srlopt/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[30][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[31].  Re-placed instance cpu/id_stage/jalrai/targat_carry__6_i_8
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[18]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[18]_INST_0_comp.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[16].  Re-placed instance cpu/id_stage/jalrai/targat_carry__3_i_9
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[14]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[14]_INST_0_comp.
INFO: [Physopt 32-81] Processed net cpu/mem_stage/dmem/addr_reg[15][1]. Replicated 2 times.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out1[5].  Re-placed instance cpu/mem_stage/dmem/mm[5]_INST_0_i_2
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/S[0]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry_i_4_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[21]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[21]_INST_0_comp.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out1[12].  Re-placed instance cpu/mem_stage/dmem/mm[12]_INST_0_i_2
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out1[17].  Re-placed instance cpu/mem_stage/dmem/mm[17]_INST_0_i_2
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[30][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[29].  Re-placed instance cpu/id_stage/jalrai/targat_carry__6_i_9
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[18][3]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__3_i_1_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/gpio/milliscounter/mm[2].  Re-placed instance cpu/mem_stage/gpio/milliscounter/mm[3]_INST_0
INFO: [Physopt 32-81] Processed net cpu/mem_stage/dmem/data_out1[5]. Replicated 2 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out1[19].  Re-placed instance cpu/mem_stage/dmem/mm[19]_INST_0_i_2
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/mal_reg[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/jalrai/mal_reg[18]. Critical path length was reduced through logic transformation on cell cpu/id_stage/jalrai/targat_carry__3_i_5_comp_1.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/da[23]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/da[23]_INST_0_comp.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[20].  Re-placed instance cpu/mem_stage/dmem/mm[20]_INST_0
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/da[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[15].  Re-placed instance cpu/mem_stage/dmem/mm[15]_INST_0
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/mal_reg[7][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out_reg[6].  Re-placed instance cpu/mem_stage/dmem/mm[6]_INST_0
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/mal_reg[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/id_stage/jalrai/mal_reg[31]. Critical path length was reduced through logic transformation on cell cpu/id_stage/jalrai/targat_carry__6_i_8_comp.
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out1[12].  Re-placed instance cpu/mem_stage/dmem/mm[12]_INST_0_i_2
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out1[13].  Re-placed instance cpu/mem_stage/dmem/mm[13]_INST_0_i_2
INFO: [Physopt 32-663] Processed net cpu/mem_stage/dmem/data_out1[22].  Re-placed instance cpu/mem_stage/dmem/mm[22]_INST_0_i_2
INFO: [Physopt 32-663] Processed net cpu/id_stage/jalrai/mal_reg[20].  Re-placed instance cpu/id_stage/jalrai/targat_carry__4_i_9
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[18][1]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__3_i_3_comp.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[18][3]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__3_i_1_comp_1.
INFO: [Physopt 32-710] Processed net cpu/id_stage/r_f/mal_reg[14][3]. Critical path length was reduced through logic transformation on cell cpu/id_stage/r_f/targat_carry__2_i_2_comp.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/addr_reg[15][1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_26_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/ram_reg_4096_4351_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/ram_reg_4096_4351_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[50]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[25]_repN and pin cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M_i_7/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[25]_repN and pin cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][299]_srl8/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[30]_repN and pin cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M_i_2/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[30]_repN and pin cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][304]_srl8_srlopt/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[6].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[6]
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__7_i_14[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[25]_1[1].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__7_i_3
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[30]_305. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/x[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c5[30]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/b_frac24[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/reg_b[20]_i_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/shift_b/a3__23[13].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_b[20]_i_3
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/addr_reg[15][1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_26_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/ram_reg_4096_4351_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/ram_reg_4096_4351_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2646.816 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 21daf1733

Time (s): cpu = 00:04:00 ; elapsed = 00:02:59 . Memory (MB): peak = 2646.816 ; gain = 21.332

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__7_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__7_i_14[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__7_i_14[1]. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__7_i_7__2_comp.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/z_high_carry__4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[30]_305. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[30]_305. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[18].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__5_i_3__0_comp
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_2_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_2_repN_1. Critical path length was reduced through logic transformation on cell cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_10_comp_1.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/b_frac24[19].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_b[19]_i_1
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c5[41]_333[0].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__7_i_14
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[21].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_x_reg[21]
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__3_i_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__2_i_13[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[24]_381. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__2_i_34_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__2_i_34
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[42]_340[0].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__7_i_18
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[30]_repN and pin cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M_i_2/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[30]_repN and pin cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][304]_srl8_srlopt/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__3_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/targat_carry_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/addr_reg[15][1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_26_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/ram_reg_4096_4351_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/ram_reg_4096_4351_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[31]_repN and pin cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M_i_1/I0. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net cpu/nextpc/y[31]_repN and pin cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][305]_srl8_srlopt/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_wiz_0/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Common 17-14] Message 'Physopt 32-608' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/a3[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/b_frac24[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/reg_b[21]_i_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/reg_x_reg_n_1_[17].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_x_reg[17]
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s6[30]_305. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c5[30]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_28_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/a4[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s4[30]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/D[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/i_/z_high_carry__3_i_14[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[24]_381. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__2_i_34_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/s3[22]_0_3.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__3_i_50__0
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[29]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/e1_exp10[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c6[32]_308. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[31]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[31]_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__5_i_45__1
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s2[28]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c1[28]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/b26[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/p_0_in__0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__6_i_8__0_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/e1_exp10[3]_i_9_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/x_0[19].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__5_i_3
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/g0_b5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sel[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/a3[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_42_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_42
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[30]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/reg_x_reg[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c1[30]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/b26[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/p_0_in__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/i_/z_high_carry__2_i_13[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[21]_256. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_45_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_45
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_55_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/d_temp24[18].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_51
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_42_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/sa_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_47_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/d_temp24[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_44_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_44
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/frac_newton/b_frac24[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/i_/z_high_carry__2_i_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[30]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c5[21]_260[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s4[20]_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_47
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_div/frac_newton/shift_b/a3__23[16].  Re-placed instance cpu/fp_unit/f_div/frac_newton/reg_b[22]_i_8
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/x[2].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__1_i_2
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_50_n_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/g0_b0_i_50
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s5[31]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c4[31]_2.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_53
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/x2/c3[20]_1.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/x2/z_high_carry__2_i_38__1
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/s6[22]_254. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[20]_2_32.  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/xd/z_high_carry__2_i_40__1
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_div/e1_exp10[3]_i_2_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg_n_1_[5].  Re-placed instance cpu/fp_unit/f_sqrt/frac_newton/reg_x_reg[5]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s4[29]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/c5[22]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/c3[21]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/x[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/i_/z_high_carry__2_i_15_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_143__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/s1[29]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/b26[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/x_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/c4[30]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xip1/wt_partial/i_/z_high_carry__4_i_142__0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/fp_unit/f_sqrt/frac_newton/xd/wt_partial/x_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[60]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/r_f/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/addr_reg[15][1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_8_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_14_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/mm[1]_INST_0_i_26_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/ram_reg_4096_4351_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/mem_stage/dmem/ram_reg_4096_4351_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/all_in[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/nextpc/y[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/id_stage/jalrai/jalrad[30]. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2646.816 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1c4ea3912

Time (s): cpu = 00:04:44 ; elapsed = 00:03:32 . Memory (MB): peak = 2646.816 ; gain = 21.332
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2646.816 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-9.904 | TNS=-1691.002 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.770  |        146.027  |           13  |              0  |                   309  |           0  |           2  |  00:03:24  |
|  Total          |          0.770  |        146.027  |           13  |              0  |                   309  |           0  |           3  |  00:03:24  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2646.816 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1be284efe

Time (s): cpu = 00:04:44 ; elapsed = 00:03:32 . Memory (MB): peak = 2646.816 ; gain = 21.332
INFO: [Common 17-83] Releasing license: Implementation
907 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:57 ; elapsed = 00:03:40 . Memory (MB): peak = 2646.816 ; gain = 21.332
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.107 . Memory (MB): peak = 2646.816 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2651.219 ; gain = 4.402
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.219 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2651.219 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2651.219 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2651.219 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2651.219 ; gain = 4.402
INFO: [Common 17-1381] The checkpoint 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2651.219 ; gain = 4.402
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1a94f493 ConstDB: 0 ShapeSum: 52f58ab6 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 2e088eeb | NumContArr: 268b223b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1d9e5a660

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2732.566 ; gain = 81.348

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1d9e5a660

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2732.566 ; gain = 81.348

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1d9e5a660

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2732.566 ; gain = 81.348
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 216f496d5

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 2837.277 ; gain = 186.059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.464 | TNS=-49793.747| WHS=-1.665 | THS=-592.909|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 200d3772d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.129 ; gain = 201.910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.464 | TNS=-67529.037| WHS=-4.015 | THS=-915.178|

Phase 2.4 Update Timing for Bus Skew | Checksum: 241e3db80

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.129 ; gain = 201.910

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0679375 %
  Global Horizontal Routing Utilization  = 0.110045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26476
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26475
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27c51ddd7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2853.129 ; gain = 201.910

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 27c51ddd7

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 2853.129 ; gain = 201.910

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29ba1617a

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 3178.043 ; gain = 526.824
Phase 4 Initial Routing | Checksum: 29ba1617a

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 3178.043 ; gain = 526.824
INFO: [Route 35-580] Design has 65 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+====================+==================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                                                                                                              |
+====================+====================+==================================================================================================================================================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][303]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[31]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][305]_srl8_srlopt/D                                                                          |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[29]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[19].U_M/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/probeDelay1_reg[26]/D |
+--------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 11854
 Number of Nodes with overlaps = 647
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.355| TNS=-256334.355| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c4082201

Time (s): cpu = 00:04:13 ; elapsed = 00:02:53 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 9361
 Number of Nodes with overlaps = 4954
 Number of Nodes with overlaps = 2732
 Number of Nodes with overlaps = 1013
 Number of Nodes with overlaps = 422
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.854| TNS=-248271.907| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 207f2257f

Time (s): cpu = 00:06:48 ; elapsed = 00:04:38 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 7699
Phase 5.3 Global Iteration 2 | Checksum: 1d76f9f47

Time (s): cpu = 00:07:00 ; elapsed = 00:04:51 . Memory (MB): peak = 3178.043 ; gain = 526.824
Phase 5 Rip-up And Reroute | Checksum: 1d76f9f47

Time (s): cpu = 00:07:00 ; elapsed = 00:04:51 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20d80a1f3

Time (s): cpu = 00:07:06 ; elapsed = 00:04:55 . Memory (MB): peak = 3178.043 ; gain = 526.824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.749| TNS=-247682.233| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 28f3b9565

Time (s): cpu = 00:07:08 ; elapsed = 00:04:56 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 28f3b9565

Time (s): cpu = 00:07:08 ; elapsed = 00:04:56 . Memory (MB): peak = 3178.043 ; gain = 526.824
Phase 6 Delay and Skew Optimization | Checksum: 28f3b9565

Time (s): cpu = 00:07:08 ; elapsed = 00:04:56 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.484| TNS=-242615.105| WHS=-4.015 | THS=-16.083|


Phase 7.1.1 Lut RouteThru Assignment for hold
Phase 7.1.1 Lut RouteThru Assignment for hold | Checksum: 2c8d0029f

Time (s): cpu = 00:07:15 ; elapsed = 00:05:01 . Memory (MB): peak = 3178.043 ; gain = 526.824
Phase 7.1 Hold Fix Iter | Checksum: 2c8d0029f

Time (s): cpu = 00:07:15 ; elapsed = 00:05:01 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 7.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.484| TNS=-242615.105| WHS=-4.015 | THS=-7.914 |

Phase 7.2 Additional Hold Fix | Checksum: 289be8623

Time (s): cpu = 00:07:23 ; elapsed = 00:05:05 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 7.3 Non Free Resource Hold Fix Iter
Phase 7.3 Non Free Resource Hold Fix Iter | Checksum: 35900f401

Time (s): cpu = 00:07:26 ; elapsed = 00:05:07 . Memory (MB): peak = 3178.043 ; gain = 526.824
WARNING: [Route 35-468] The router encountered 144 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][193]_srl8_srlopt/D
	cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M_i_1/I0
	cpu/id_stage/r_f/targat_carry__1_i_2/I3
	cpu/id_stage/r_f/targat_carry__6_i_2/I0
	cpu/id_stage/r_f/targat_carry__6_i_3/I4
	cpu/id_stage/r_f/targat_carry__3_i_4/I0
	cpu/id_stage/r_f/targat_carry__2_i_2_comp/I3
	cpu/id_stage/r_f/targat_carry__3_i_4/I4
	cpu/id_stage/r_f/targat_carry__5_i_2/I0
	cpu/id_stage/r_f/targat_carry__5_i_3/I4
	.. and 134 more pins.

Phase 7 Post Hold Fix | Checksum: 35900f401

Time (s): cpu = 00:07:26 ; elapsed = 00:05:07 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.7053 %
  Global Horizontal Routing Utilization  = 22.2709 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y63 -> INT_R_X23Y63
   INT_R_X23Y62 -> INT_R_X23Y62
   INT_R_X21Y59 -> INT_R_X21Y59
   INT_R_X21Y51 -> INT_R_X21Y51
   INT_L_X22Y51 -> INT_L_X22Y51
South Dir 2x2 Area, Max Cong = 85.8108%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y18 -> INT_R_X45Y19
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y65 -> INT_R_X23Y65
   INT_L_X32Y63 -> INT_L_X32Y63
   INT_L_X22Y61 -> INT_L_X22Y61
   INT_R_X29Y61 -> INT_R_X29Y61
   INT_R_X29Y59 -> INT_R_X29Y59
West Dir 2x2 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y50 -> INT_R_X27Y51
   INT_L_X22Y48 -> INT_R_X23Y49
   INT_L_X24Y48 -> INT_R_X25Y49
   INT_L_X24Y46 -> INT_R_X25Y47
   INT_L_X22Y42 -> INT_R_X23Y43

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.75 Sparse Ratio: 1.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.571429 Sparse Ratio: 2.8125

Phase 8 Route finalize | Checksum: 35900f401

Time (s): cpu = 00:07:26 ; elapsed = 00:05:07 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 35900f401

Time (s): cpu = 00:07:26 ; elapsed = 00:05:08 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 342ede869

Time (s): cpu = 00:07:29 ; elapsed = 00:05:09 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 11 Post Process Routing
WARNING: [Route 35-419] Router was unable to fix hold violation on pin cpu/my_ila/inst/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin cpu/my_ila/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M_i_1/I0 driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
Phase 11 Post Process Routing | Checksum: 342ede869

Time (s): cpu = 00:07:30 ; elapsed = 00:05:10 . Memory (MB): peak = 3178.043 ; gain = 526.824

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 342ede869

Time (s): cpu = 00:07:35 ; elapsed = 00:05:13 . Memory (MB): peak = 3178.043 ; gain = 526.824
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.484| TNS=-242615.105| WHS=-4.015 | THS=-7.914 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 342ede869

Time (s): cpu = 00:07:35 ; elapsed = 00:05:13 . Memory (MB): peak = 3178.043 ; gain = 526.824
Total Elapsed time in route_design: 313.338 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: e9c65170

Time (s): cpu = 00:07:35 ; elapsed = 00:05:14 . Memory (MB): peak = 3178.043 ; gain = 526.824
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: e9c65170

Time (s): cpu = 00:07:36 ; elapsed = 00:05:14 . Memory (MB): peak = 3178.043 ; gain = 526.824

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
925 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:37 ; elapsed = 00:05:15 . Memory (MB): peak = 3178.043 ; gain = 526.824
INFO: [Vivado 12-24828] Executing command : report_drc -file mfp_nexys4_ddr_drc_routed.rpt -pb mfp_nexys4_ddr_drc_routed.pb -rpx mfp_nexys4_ddr_drc_routed.rpx
Command: report_drc -file mfp_nexys4_ddr_drc_routed.rpt -pb mfp_nexys4_ddr_drc_routed.pb -rpx mfp_nexys4_ddr_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3178.043 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file mfp_nexys4_ddr_methodology_drc_routed.rpt -pb mfp_nexys4_ddr_methodology_drc_routed.pb -rpx mfp_nexys4_ddr_methodology_drc_routed.rpx
Command: report_methodology -file mfp_nexys4_ddr_methodology_drc_routed.rpt -pb mfp_nexys4_ddr_methodology_drc_routed.pb -rpx mfp_nexys4_ddr_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:259]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:263]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3178.043 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:259]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/constrs_1/imports/Common/mfp_nexys4_ddr.xdc:263]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3178.043 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file mfp_nexys4_ddr_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file mfp_nexys4_ddr_route_status.rpt -pb mfp_nexys4_ddr_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file mfp_nexys4_ddr_power_routed.rpt -pb mfp_nexys4_ddr_power_summary_routed.pb -rpx mfp_nexys4_ddr_power_routed.rpx
Command: report_power -file mfp_nexys4_ddr_power_routed.rpt -pb mfp_nexys4_ddr_power_summary_routed.pb -rpx mfp_nexys4_ddr_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
946 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3178.043 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file mfp_nexys4_ddr_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file mfp_nexys4_ddr_bus_skew_routed.rpt -pb mfp_nexys4_ddr_bus_skew_routed.pb -rpx mfp_nexys4_ddr_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3178.043 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 3178.043 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.043 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3178.043 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.349 . Memory (MB): peak = 3178.043 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 3178.043 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3178.043 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3178.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.runs/impl_1/mfp_nexys4_ddr_routed.dcp' has been generated.
source C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVpipelinedRV32IMF/RISCVpipelinedRV32IMF.srcs/utils_1/imports/Common/oledrgbpins.tcl
Command: write_bitstream -force mfp_nexys4_ddr.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mfp_nexys4_ddr.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
961 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 3493.082 ; gain = 315.039
INFO: [Common 17-206] Exiting Vivado at Mon Jul 14 02:43:50 2025...
