V3 7
FL $XILINX/Full_Adder_Behavioural/Full_Adder_Behavioural_Wave.vhw 2019/10/05.23:56:11 I.24
EN work/Full_Adder_Behavioural_Wave 1570299986 \
      FL $XILINX/Full_Adder_Behavioural/Full_Adder_Behavioural_Wave.vhw \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537 PB ieee/STD_LOGIC_TEXTIO 1132105539 \
      PB std/textio 1132105521
AR work/Full_Adder_Behavioural_Wave/testbench_arch 1570299987 \
      FL $XILINX/Full_Adder_Behavioural/Full_Adder_Behavioural_Wave.vhw \
      EN work/Full_Adder_Behavioural_Wave 1570299986 \
      CP Full_Adder_Behavioural_vhdl PB ieee/STD_LOGIC_TEXTIO 1132105539
FL $XILINX/Full_Adder_Behavioural/Full_Adder_Behavioural_vhdl.vhd 2019/10/05.23:54:47 I.24
EN work/Full_Adder_Behavioural_vhdl 1570299984 \
      FL $XILINX/Full_Adder_Behavioural/Full_Adder_Behavioural_vhdl.vhd \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537
AR work/Full_Adder_Behavioural_vhdl/Behavioral 1570299985 \
      FL $XILINX/Full_Adder_Behavioural/Full_Adder_Behavioural_vhdl.vhd \
      EN work/Full_Adder_Behavioural_vhdl 1570299984
