$date
	Mon May 10 00:24:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module inst0 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var wire 1 ( w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
1%
0$
0#
0"
0!
$end
#1
1"
#2
1!
1'
0"
1#
#3
1(
1"
#4
0!
0'
0(
0%
0"
0#
1$
#5
1!
1&
1"
#6
0!
0&
0"
1#
#7
1!
1&
1(
1"
#8
0!
0(
0&
1%
0"
0#
0$
