
---------- Begin Simulation Statistics ----------
final_tick                                   36210500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24820                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710032                       # Number of bytes of host memory used
host_op_rate                                    50725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.39                       # Real time elapsed on the host
host_tick_rate                               91761917                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        9786                       # Number of instructions simulated
sim_ops                                         20015                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    36210500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1185                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               942                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              4661                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                337                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              848                       # Number of indirect misses.
system.cpu.branchPred.lookups                    6012                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     514                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          256                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     13855                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8372                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               969                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       2331                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3103                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18901                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 9786                       # Number of instructions committed
system.cpu.commit.committedOps                  20015                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        34311                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.583341                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.268747                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        27212     79.31%     79.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1609      4.69%     84.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1167      3.40%     87.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1220      3.56%     90.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3103      9.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        34311                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        629                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  195                       # Number of function calls committed.
system.cpu.commit.int_insts                     19711                       # Number of committed integer instructions.
system.cpu.commit.loads                          2154                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           46      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            15640     78.14%     78.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.03%     78.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.14%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              7      0.03%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             106      0.53%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              72      0.36%     79.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            125      0.62%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            2084     10.41%     90.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1591      7.95%     98.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           70      0.35%     98.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          240      1.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             20015                       # Class of committed instruction
system.cpu.commit.refs                           3985                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        9786                       # Number of Instructions Simulated
system.cpu.committedOps                         20015                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               7.400572                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         7.400572                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 12578                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  47539                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    15313                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      7649                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    974                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   936                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        3203                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            58                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2442                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            13                       # TLB misses on write requests
system.cpu.fetch.Branches                        6012                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      3559                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         18091                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   455                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          26811                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           179                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1948                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.083013                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              18164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                851                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.370205                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              37450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.436796                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.482683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    27379     73.11%     73.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      523      1.40%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      456      1.22%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      303      0.81%     76.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      314      0.84%     77.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      642      1.71%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     7833     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                6                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                37450                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       883                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      321                       # number of floating regfile writes
system.cpu.idleCycles                           34972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1245                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     3003                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.404269                       # Inst execution rate
system.cpu.iew.exec_refs                         5665                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2440                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2335                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  4550                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 94                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                93                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3554                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               38917                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  3225                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1253                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 29278                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2846                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    974                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2858                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              155                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2396                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1723                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1237                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              8                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     30416                       # num instructions consuming a value
system.cpu.iew.wb_count                         28690                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634830                       # average fanout of values written-back
system.cpu.iew.wb_producers                     19309                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.396150                       # insts written-back per cycle
system.cpu.iew.wb_sent                          28964                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    38902                       # number of integer regfile reads
system.cpu.int_regfile_writes                   22852                       # number of integer regfile writes
system.cpu.ipc                               0.135125                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.135125                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               362      1.19%      1.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 23695     77.61%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.02%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    31      0.10%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   7      0.02%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  114      0.37%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   72      0.24%     79.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 125      0.41%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3396     11.12%     91.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2396      7.85%     98.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              70      0.23%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            256      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  30531                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     653                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1306                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          651                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                697                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  29516                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              98965                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        28039                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             57127                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      38685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     30531                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 232                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1759                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            213                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        29474                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         37450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.815247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.487024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27596     73.69%     73.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1538      4.11%     77.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1501      4.01%     81.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1269      3.39%     85.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                5546     14.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           37450                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.421571                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        3594                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               212                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              171                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 4550                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3554                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   12981                       # number of misc regfile reads
system.cpu.numCycles                            72422                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    6046                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 22186                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    151                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    15980                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    30                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                109040                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  44546                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               48052                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      7867                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4902                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    974                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5222                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    25866                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               899                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            63941                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1361                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 27                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2052                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             24                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        70124                       # The number of ROB reads
system.cpu.rob.rob_writes                       81031                       # The number of ROB writes
system.cpu.timesIdled                             271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           658                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            8                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                550                       # Transaction distribution
system.membus.trans_dist::ReadExReq               108                       # Transaction distribution
system.membus.trans_dist::ReadExResp              108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           550                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        42112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        42112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   42112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               658                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 658                       # Request fanout histogram
system.membus.reqLayer2.occupancy              794000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3518250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             108                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          406                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  42624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              665                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094629                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    659     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                665                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             335500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            304999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            691500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    2                       # number of demand (read+write) hits
system.l2.demand_hits::total                        5                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                   2                       # number of overall hits
system.l2.overall_hits::total                       5                       # number of overall hits
system.l2.demand_misses::.cpu.inst                459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                201                       # number of demand (read+write) misses
system.l2.demand_misses::total                    660                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               459                       # number of overall misses
system.l2.overall_misses::.cpu.data               201                       # number of overall misses
system.l2.overall_misses::total                   660                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36623000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     16430500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         53053500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36623000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     16430500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        53053500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              462                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              203                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  665                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             462                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             203                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 665                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990148                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992481                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990148                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992481                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79788.671024                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81743.781095                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80384.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79788.671024                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81743.781095                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80384.090909                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               659                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              659                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32043000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     14378000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     46421000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32043000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     14378000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     46421000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990977                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990977                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69810.457516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        71890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70441.578149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69810.457516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        71890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70441.578149                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             108                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 108                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77453.703704                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77453.703704                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            108                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67453.703704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67453.703704                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          459                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              459                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36623000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36623000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79788.671024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79788.671024                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          459                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32043000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32043000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69810.457516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69810.457516                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8065500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8065500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.978947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86725.806452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86725.806452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7093000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.968421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.968421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77097.826087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77097.826087                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   347.467511                       # Cycle average of tags in use
system.l2.tags.total_refs                         665                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.010638                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       225.398330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       122.069181                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.002651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.005020                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1325                       # Number of tag accesses
system.l2.tags.data_accesses                     1325                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          29312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        29312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 658                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         809488960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         353488629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1162977589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    809488960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        809488960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        809488960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        353488629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1162977589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000557500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1287                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         658                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       658                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7014250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                19351750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10659.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29409.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      482                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   658                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    245.728395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.947280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.562438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     37.04%     37.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           44     27.16%     64.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     14.20%     78.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      8.64%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.09%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.47%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.62%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.62%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      6.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          162                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  42112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   42112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1162.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1162.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      36132500                       # Total gap between requests
system.mem_ctrls.avgGap                      54912.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        29312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 809488960.384418845177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353488628.988829195499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13203250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6148500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28828.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30742.50                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               299805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2456160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         16271790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           202560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           22295775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.726792                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       362500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     34808000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               649740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               314985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         14949390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1316160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           21930795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.647395                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      3301750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     31868750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        36210500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2944                       # number of overall hits
system.cpu.icache.overall_hits::total            2944                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          615                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            615                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          615                       # number of overall misses
system.cpu.icache.overall_misses::total           615                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48176500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48176500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48176500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48176500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3559                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3559                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3559                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3559                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.172801                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.172801                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.172801                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.172801                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78335.772358                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78335.772358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78335.772358                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78335.772358                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          153                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          153                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37351000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37351000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37351000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37351000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.129812                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.129812                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.129812                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.129812                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80846.320346                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80846.320346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80846.320346                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80846.320346                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2944                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          615                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           615                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3559                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.172801                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.172801                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78335.772358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78335.772358                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37351000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37351000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.129812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.129812                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80846.320346                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80846.320346                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           226.246289                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               461                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.386117                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   226.246289                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.220944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.220944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.448242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14697                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14697                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4528                       # number of overall hits
system.cpu.dcache.overall_hits::total            4528                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          305                       # number of overall misses
system.cpu.dcache.overall_misses::total           305                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24445499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24445499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24445499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24445499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4833                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4833                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4833                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063108                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80149.177049                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80149.177049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80149.177049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80149.177049                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          463                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          203                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          203                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16760999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16760999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16760999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16760999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.042003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.042003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.042003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.042003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82566.497537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82566.497537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82566.497537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82566.497537                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         3001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065312                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80469.387755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80469.387755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           95                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8233500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8233500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031656                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86668.421053                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86668.421053                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8673499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8673499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79573.385321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79573.385321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8527499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8527499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78958.324074                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78958.324074                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     36210500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           123.055511                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4731                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.305419                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.055511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.120171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.120171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.198242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             19535                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            19535                       # Number of data accesses

---------- End Simulation Statistics   ----------
