Search.setIndex({docnames:["cpu","cpu/modules","cpu/modules/raisin64","index","modules","nexysddr","software","tools"],envversion:{"sphinx.domains.c":1,"sphinx.domains.changeset":1,"sphinx.domains.cpp":1,"sphinx.domains.javascript":1,"sphinx.domains.math":1,"sphinx.domains.python":1,"sphinx.domains.rst":1,"sphinx.domains.std":1,sphinx:55},filenames:["cpu.rst","cpu/modules.rst","cpu/modules/raisin64.rst","index.rst","modules.rst","nexysddr.rst","software.rst","tools.rst"],objects:{},objnames:{},objtypes:{},terms:{"16kb":3,"64x64":3,"float":3,address:3,architectur:3,assembl:3,big:3,bit:3,branch:3,cach:3,clk:2,clock:2,code:3,condit:3,content:3,control:2,core:3,cpu:[2,3],creat:3,data:2,ddr:3,debug:[2,3],design:3,doe:3,educ:3,emploi:3,endian:3,endmodul:2,etc:3,featur:3,file:3,fix:3,halt:2,handl:3,hardwar:3,implement:3,includ:3,index:3,initi:3,input:2,instead:3,instruct:3,integ:3,interfac:2,interlock:3,interrupt:3,larger:3,level:3,load:3,major:3,mem_add:2,mem_addr_valid:2,mem_din:2,mem_din_readi:2,mem_dout:2,mem_dout_writ:2,memori:2,mip:3,mmu:3,modul:[2,3,4],most:3,multipl:3,nexi:3,oper:3,order:3,output:2,overview:3,page:3,part:3,peripher:3,pipelin:3,point:3,power3:3,project:3,provid:3,pure:3,r10000:3,raisin64:[1,4],refer:3,regist:3,requir:3,risc:3,rst_n:2,signal:2,similar:3,size:3,snippet:3,soc:3,softwar:3,sourc:3,special:3,stage:3,store:3,superscalar:3,synthes:3,tabl:3,three:3,tool:3,type:3,unit:3,unlik:3,verilog:[3,4],virtual:3},titles:["Raisin64 CPU","Verilog Module Index","Raisin64.v","Welcome to Raisin64\u2019s documentation!","Source Index","Nexys 4 DDR Reference Implementation","Code Snippets and Software","Tools"],titleterms:{assembl:7,cach:0,code:6,core:5,cpu:0,ddr:5,debug:[0,7],document:3,get:7,handl:6,hardwar:5,implement:5,index:[1,4],initi:6,interrupt:[0,6],mmu:[0,6],modul:1,nexi:5,openocd:7,overview:0,peripher:5,pipelin:0,raisin64:[0,2,3],refer:5,requir:5,snippet:6,soc:5,softwar:6,sourc:4,stage:0,synthes:5,tool:7,unit:0,verilog:1,welcom:3}})