{
    "licenser.license": "CC-BY-NC-ND-4",
    "licenser.projectName": "Head First Verilog",
    "licenser.useSPDXLicenseFormat": true,
    "licenser.author": "仲夏叶",
    "licenser.disableAutoHeaderInsertion": true,
    "licenser.disableAutoSave": true
}