PPA Report for delayed_reset_counter.v (Module: delayed_reset_counter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 11
IO Count: 10
Cell Count: 41

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 715.82 MHz
Reg-to-Reg Critical Path Delay: 1.255 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
