#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 13 15:25:30 2022
# Process ID: 8436
# Current directory: E:/study/设计与实践/lab3/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26732 E:\study\设计与实践\lab3\cpu\cpu.xpr
# Log file: E:/study/设计与实践/lab3/cpu/vivado.log
# Journal file: E:/study/设计与实践/lab3/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/设计与实践/lab3/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/hao/Desktop/code/verilog/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'E:/study/cpu/cpu.ip_user_files'; using path 'C:/Users/hao/Desktop/cpu/cpu.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {272.433}] [get_ips cpuclk]
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/BUS_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/BUS_PLUS.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/BUS_PLUS.v] -no_script -reset -force -quiet
remove_files  E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/BUS_PLUS.v
remove_files  E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/BUS_PLUS.v
WARNING: [Vivado 12-818] No files matched 'E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/BUS_PLUS.v'
file delete -force E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/BUS_PLUS.v
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/EX_MEM.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/EX_MEM.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/HAVE_INST.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/HAVE_INST.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/Hazard.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/Hazard.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/ID_EX.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/ID_EX.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/IF_ID.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/IF_ID.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/MEM_WB.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/MEM_WB.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/PC_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/PC_PLUS.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v
update_compile_order -fileset sources_1
close [ open E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v w ]
add_files E:/study/设计与实践/lab3/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
[Wed Jul 13 16:04:12 2022] Launched cpuclk_synth_1...
Run output will be captured here: E:/study/设计与实践/lab3/cpu/cpu.runs/cpuclk_synth_1/runme.log
[Wed Jul 13 16:04:12 2022] Launched synth_1...
Run output will be captured here: E:/study/设计与实践/lab3/cpu/cpu.runs/synth_1/runme.log
reset_run cpuclk_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 13 16:05:23 2022] Launched cpuclk_synth_1...
Run output will be captured here: E:/study/设计与实践/lab3/cpu/cpu.runs/cpuclk_synth_1/runme.log
[Wed Jul 13 16:05:23 2022] Launched synth_1...
Run output will be captured here: E:/study/设计与实践/lab3/cpu/cpu.runs/synth_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
reset_run cpuclk_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
[Wed Jul 13 16:07:54 2022] Launched cpuclk_synth_1...
Run output will be captured here: E:/study/设计与实践/lab3/cpu/cpu.runs/cpuclk_synth_1/runme.log
[Wed Jul 13 16:07:54 2022] Launched synth_1...
Run output will be captured here: E:/study/设计与实践/lab3/cpu/cpu.runs/synth_1/runme.log
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {272.433} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
reset_run cpuclk_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
[Wed Jul 13 16:11:27 2022] Launched cpuclk_synth_1...
Run output will be captured here: E:/study/设计与实践/lab3/cpu/cpu.runs/cpuclk_synth_1/runme.log
[Wed Jul 13 16:11:27 2022] Launched synth_1...
Run output will be captured here: E:/study/设计与实践/lab3/cpu/cpu.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 16:16:03 2022...
