

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Mon Aug 29 12:25:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     1922|  16.875 ns|  10.811 us|    3|  1922|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        1|     1920|         3|          1|          1|  1 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      41|    169|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_4_fu_219_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_259                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_262                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_266                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln268_fu_213_p2              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln272_fu_225_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln292_1_fu_298_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln292_2_fu_274_p3          |    select|   0|  0|   8|           1|           8|
    |select_ln292_fu_291_p3            |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  65|          34|          46|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_176_p4  |  14|          3|    1|          3|
    |ap_phi_mux_sof_phi_fu_187_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3          |   9|          2|   11|         22|
    |axi_data_V_fu_96              |   9|          2|   24|         48|
    |axi_last_V_fu_100             |   9|          2|    1|          2|
    |eol_reg_173                   |   9|          2|    1|          2|
    |j_fu_92                       |   9|          2|   11|         22|
    |s_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    |srcYUV_blk_n                  |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 104|         23|   54|        109|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_V_fu_96         |  24|   0|   24|          0|
    |axi_last_V_fu_100        |   1|   0|    1|          0|
    |eol_reg_173              |   1|   0|    1|          0|
    |icmp_ln268_reg_349       |   1|   0|    1|          0|
    |j_fu_92                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|s_axis_video_TVALID       |   in|    1|        axis|                        s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA        |   in|   24|        axis|                        s_axis_video_V_data_V|       pointer|
|srcYUV_din                |  out|   24|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_num_data_valid     |   in|    5|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_fifo_cap           |   in|    5|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_full_n             |   in|    1|     ap_fifo|                                       srcYUV|       pointer|
|srcYUV_write              |  out|    1|     ap_fifo|                                       srcYUV|       pointer|
|sof_5                     |   in|    1|     ap_none|                                        sof_5|        scalar|
|axi_last_V_2              |   in|    1|     ap_none|                                 axi_last_V_2|        scalar|
|axi_data_V_14             |   in|   24|     ap_none|                                axi_data_V_14|        scalar|
|cols                      |   in|   11|     ap_none|                                         cols|        scalar|
|cond                      |   in|    1|   ap_stable|                                         cond|        scalar|
|s_axis_video_TREADY       |  out|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST        |   in|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP        |   in|    3|        axis|                        s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB        |   in|    3|        axis|                        s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER        |   in|    1|        axis|                        s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST        |   in|    1|        axis|                        s_axis_video_V_last_V|       pointer|
|s_axis_video_TID          |   in|    1|        axis|                          s_axis_video_V_id_V|       pointer|
|eol_out                   |  out|    1|      ap_vld|                                      eol_out|       pointer|
|eol_out_ap_vld            |  out|    1|      ap_vld|                                      eol_out|       pointer|
|axi_data_V_15_out         |  out|   24|      ap_vld|                            axi_data_V_15_out|       pointer|
|axi_data_V_15_out_ap_vld  |  out|    1|      ap_vld|                            axi_data_V_15_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.13>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data_V = alloca i32 1"   --->   Operation 6 'alloca' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last_V = alloca i32 1"   --->   Operation 7 'alloca' 'axi_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %s_axis_video_V_data_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_keep_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %s_axis_video_V_strb_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_14, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond"   --->   Operation 16 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols"   --->   Operation 17 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_data_V_14_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %axi_data_V_14"   --->   Operation 18 'read' 'axi_data_V_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_last_V_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_2"   --->   Operation 19 'read' 'axi_last_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sof_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_5"   --->   Operation 20 'read' 'sof_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 %axi_last_V_2_read, i1 %axi_last_V"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i24 %axi_data_V_14_read, i24 %axi_data_V"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body10"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%eol = phi i1 %axi_last_V_4, void %if.end_ifconv, i1 0, void %newFuncRoot"   --->   Operation 25 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %if.end_ifconv, i1 %sof_5_read, void %newFuncRoot"   --->   Operation 26 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_3 = load i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:268]   --->   Operation 27 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.88ns)   --->   "%icmp_ln268 = icmp_eq  i11 %j_3, i11 %cols_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:268]   --->   Operation 28 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1920, i64 0"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.63ns)   --->   "%j_4 = add i11 %j_3, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:268]   --->   Operation 30 'add' 'j_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %for.body10.split, void %loop_wait_for_eol.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:268]   --->   Operation 31 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln271 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:271]   --->   Operation 32 'specpipeline' 'specpipeline_ln271' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln243 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:243]   --->   Operation 33 'specloopname' 'specloopname_ln243' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%or_ln272 = or i1 %sof, i1 %eol" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:272]   --->   Operation 34 'or' 'or_ln272' <Predicate = (!icmp_ln268)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln272 = br i1 %or_ln272, void %if.else, void %if.end_ifconv" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:272]   --->   Operation 35 'br' 'br_ln272' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V"   --->   Operation 36 'read' 'empty' <Predicate = (!icmp_ln268 & !or_ln272)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i34 %empty"   --->   Operation 37 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln268 & !or_ln272)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i34 %empty"   --->   Operation 38 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln268 & !or_ln272)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln283 = store i1 %tmp_last_V, i1 %axi_last_V"   --->   Operation 39 'store' 'store_ln283' <Predicate = (!icmp_ln268 & !or_ln272)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln283 = store i24 %tmp_data_V, i24 %axi_data_V"   --->   Operation 40 'store' 'store_ln283' <Predicate = (!icmp_ln268 & !or_ln272)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end_ifconv"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln268 & !or_ln272)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln268 = store i11 %j_4, i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:268]   --->   Operation 42 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln268 = br void %for.body10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:268]   --->   Operation 43 'br' 'br_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%axi_data_V_load = load i24 %axi_data_V"   --->   Operation 54 'load' 'axi_data_V_load' <Predicate = (icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %axi_data_V_15_out, i24 %axi_data_V_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln268)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln268)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%axi_data_V_16 = load i24 %axi_data_V"   --->   Operation 44 'load' 'axi_data_V_16' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%axi_last_V_4 = load i1 %axi_last_V"   --->   Operation 45 'load' 'axi_last_V_4' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %axi_data_V_16, i32 16, i32 23"   --->   Operation 46 'partselect' 'tmp_s' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i24 %axi_data_V_16"   --->   Operation 47 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.24ns)   --->   "%select_ln292_2 = select i1 %cond_read, i8 %tmp_s, i8 %trunc_ln674" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:292]   --->   Operation 48 'select' 'select_ln292_2' <Predicate = (!icmp_ln268)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %axi_data_V_16, i32 8, i32 15"   --->   Operation 49 'partselect' 'tmp_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.24ns)   --->   "%select_ln292 = select i1 %cond_read, i8 %trunc_ln674, i8 %tmp_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:292]   --->   Operation 50 'select' 'select_ln292' <Predicate = (!icmp_ln268)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.24ns)   --->   "%select_ln292_1 = select i1 %cond_read, i8 %tmp_1, i8 %tmp_s" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_ltr_0_synth_1/prj/sol/.autopilot/db/v_letterbox.cpp:292]   --->   Operation 51 'select' 'select_ln292_1' <Predicate = (!icmp_ln268)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln292_1, i8 %select_ln292, i8 %select_ln292_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %srcYUV, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (!icmp_ln268)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_V_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eol_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_V_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 010]
axi_data_V            (alloca           ) [ 011]
axi_last_V            (alloca           ) [ 011]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
cond_read             (read             ) [ 011]
cols_read             (read             ) [ 000]
axi_data_V_14_read    (read             ) [ 000]
axi_last_V_2_read     (read             ) [ 000]
sof_5_read            (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
eol                   (phi              ) [ 010]
sof                   (phi              ) [ 010]
j_3                   (load             ) [ 000]
icmp_ln268            (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
j_4                   (add              ) [ 000]
br_ln268              (br               ) [ 000]
specpipeline_ln271    (specpipeline     ) [ 000]
specloopname_ln243    (specloopname     ) [ 000]
or_ln272              (or               ) [ 010]
br_ln272              (br               ) [ 000]
empty                 (read             ) [ 000]
tmp_data_V            (extractvalue     ) [ 000]
tmp_last_V            (extractvalue     ) [ 000]
store_ln283           (store            ) [ 000]
store_ln283           (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln268           (store            ) [ 000]
br_ln268              (br               ) [ 010]
axi_data_V_16         (load             ) [ 000]
axi_last_V_4          (load             ) [ 010]
tmp_s                 (partselect       ) [ 000]
trunc_ln674           (trunc            ) [ 000]
select_ln292_2        (select           ) [ 000]
tmp_1                 (partselect       ) [ 000]
select_ln292          (select           ) [ 000]
select_ln292_1        (select           ) [ 000]
p_0                   (bitconcatenate   ) [ 000]
write_ln174           (write            ) [ 000]
axi_data_V_load       (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_last_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_data_V_14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cond">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcYUV">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="eol_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eol_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="axi_data_V_15_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_V_15_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="j_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="axi_data_V_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="axi_last_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="cond_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="cols_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="0"/>
<pin id="113" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="axi_data_V_14_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_V_14_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="axi_last_V_2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_V_2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sof_5_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_5_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="34" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="0" index="3" bw="3" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="0" index="5" bw="1" slack="0"/>
<pin id="141" dir="0" index="6" bw="1" slack="0"/>
<pin id="142" dir="0" index="7" bw="1" slack="0"/>
<pin id="143" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln174_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="0" index="2" bw="24" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln0_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="0"/>
<pin id="169" dir="0" index="2" bw="24" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="eol_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="eol_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="sof_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="sof_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="24" slack="0"/>
<pin id="202" dir="0" index="1" bw="24" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="11" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_3_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln268_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="11" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln268/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="or_ln272_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln272/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_data_V_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="34" slack="0"/>
<pin id="233" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_last_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="34" slack="0"/>
<pin id="237" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln283_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln283_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln283/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln268_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="axi_data_V_16_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="1"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_16/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="axi_last_V_4_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_4/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="24" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln674_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln292_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln292_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="24" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="0" index="3" bw="5" slack="0"/>
<pin id="286" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln292_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln292/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln292_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln292_1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_0_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="24" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="0" index="3" bw="8" slack="0"/>
<pin id="310" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="axi_data_V_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="24" slack="0"/>
<pin id="318" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_load/1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="j_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="327" class="1005" name="axi_data_V_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="0"/>
<pin id="329" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

<comp id="335" class="1005" name="axi_last_V_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="342" class="1005" name="cond_read_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln268_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln268 "/>
</bind>
</comp>

<comp id="356" class="1005" name="axi_last_V_4_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="134" pin=5"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="134" pin=6"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="134" pin=7"/></net>

<net id="157"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="88" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="90" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="159" pin=2"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="128" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="122" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="116" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="110" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="187" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="176" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="134" pin="8"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="134" pin="8"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="231" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="219" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="76" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="254" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="260" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="74" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="254" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="80" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="82" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="296"><net_src comp="270" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="281" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="281" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="260" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="84" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="298" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="291" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="274" pin="3"/><net_sink comp="305" pin=3"/></net>

<net id="315"><net_src comp="305" pin="4"/><net_sink comp="152" pin=2"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="323"><net_src comp="92" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="330"><net_src comp="96" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="334"><net_src comp="327" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="338"><net_src comp="100" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="345"><net_src comp="104" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="352"><net_src comp="213" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="257" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="176" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcYUV | {2 }
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: eol_out | {1 }
	Port: axi_data_V_15_out | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : sof_5 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_last_V_2 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_data_V_14 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : cols | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : cond | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : srcYUV | {}
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_data_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_keep_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_strb_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_user_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_last_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_id_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		eol : 1
		sof : 1
		j_3 : 1
		icmp_ln268 : 2
		j_4 : 2
		br_ln268 : 3
		or_ln272 : 2
		br_ln272 : 2
		store_ln283 : 1
		store_ln283 : 1
		store_ln268 : 3
		axi_data_V_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		tmp_s : 1
		trunc_ln674 : 1
		select_ln292_2 : 2
		tmp_1 : 1
		select_ln292 : 2
		select_ln292_1 : 2
		p_0 : 3
		write_ln174 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |      select_ln292_2_fu_274     |    0    |    8    |
|  select  |       select_ln292_fu_291      |    0    |    8    |
|          |      select_ln292_1_fu_298     |    0    |    8    |
|----------|--------------------------------|---------|---------|
|    add   |           j_4_fu_219           |    0    |    12   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln268_fu_213       |    0    |    11   |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln272_fu_225        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |      cond_read_read_fu_104     |    0    |    0    |
|          |      cols_read_read_fu_110     |    0    |    0    |
|   read   | axi_data_V_14_read_read_fu_116 |    0    |    0    |
|          |  axi_last_V_2_read_read_fu_122 |    0    |    0    |
|          |     sof_5_read_read_fu_128     |    0    |    0    |
|          |        empty_read_fu_134       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    write_ln174_write_fu_152    |    0    |    0    |
|   write  |     write_ln0_write_fu_159     |    0    |    0    |
|          |     write_ln0_write_fu_166     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|extractvalue|        tmp_data_V_fu_231       |    0    |    0    |
|          |        tmp_last_V_fu_235       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_s_fu_260          |    0    |    0    |
|          |          tmp_1_fu_281          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln674_fu_270       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           p_0_fu_305           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    49   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| axi_data_V_reg_327 |   24   |
|axi_last_V_4_reg_356|    1   |
| axi_last_V_reg_335 |    1   |
|  cond_read_reg_342 |    1   |
|     eol_reg_173    |    1   |
| icmp_ln268_reg_349 |    1   |
|      j_reg_320     |   11   |
|     sof_reg_184    |    1   |
+--------------------+--------+
|        Total       |   41   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   49   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   41   |    -   |
+-----------+--------+--------+
|   Total   |   41   |   49   |
+-----------+--------+--------+
