--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.337ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.337ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y186.YQ     Tcklo                 0.620   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y187.F4     net (fanout=1)        0.287   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y187.X      Tilo                  0.562   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X61Y187.G1     net (fanout=2)        0.754   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X61Y187.X      Tif5x                 0.791   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X57Y186.G3     net (fanout=1)        0.281   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X57Y186.X      Tif5x                 0.791   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X50Y186.F1     net (fanout=1)        0.595   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X50Y186.CLK    Tfck                  0.656   U_ila_pro_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (3.420ns logic, 1.917ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.204ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.204ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y205.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y205.F4     net (fanout=1)        0.300   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y205.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X63Y203.G1     net (fanout=2)        0.414   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y203.X      Tif5x                 0.791   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X59Y198.G1     net (fanout=1)        0.594   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X59Y198.X      Tif5x                 0.791   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X63Y197.F3     net (fanout=1)        0.515   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X63Y197.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.204ns (3.381ns logic, 1.823ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.121ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.121ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y205.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y205.F4     net (fanout=1)        0.300   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y205.X      Tilo                  0.601   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X63Y204.BY     net (fanout=2)        0.377   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y204.CLK    Tdick                 0.247   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.121ns (1.444ns logic, 0.677ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.116ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y186.YQ     Tcklo                 0.620   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y187.F4     net (fanout=1)        0.287   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y187.X      Tilo                  0.562   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y187.BY     net (fanout=2)        0.367   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y187.CLK    Tdick                 0.280   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.116ns (1.462ns logic, 0.654ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.552ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y205.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y205.F4     net (fanout=1)        0.300   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y205.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (1.252ns logic, 0.300ns route)
                                                       (80.7% logic, 19.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.509ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y186.YQ     Tcklo                 0.620   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y187.F4     net (fanout=1)        0.287   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y187.CLK    Tfck                  0.602   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (1.222ns logic, 0.287ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.132ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y186.YQ     Tcklo                 0.496   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y187.F4     net (fanout=1)        0.230   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y187.CLK    Tckf        (-Th)    -0.406   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.902ns logic, 0.230ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.155ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y205.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y205.F4     net (fanout=1)        0.240   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y205.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.915ns logic, 0.240ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.607ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y186.YQ     Tcklo                 0.496   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y187.F4     net (fanout=1)        0.230   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y187.X      Tilo                  0.450   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X44Y187.BY     net (fanout=2)        0.294   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y187.CLK    Tckdi       (-Th)    -0.137   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.083ns logic, 0.524ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.622ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y205.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y205.F4     net (fanout=1)        0.240   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y205.X      Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X63Y204.BY     net (fanout=2)        0.302   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y204.CLK    Tckdi       (-Th)    -0.122   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.622ns (1.080ns logic, 0.542ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.088ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.088ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y205.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X62Y205.F4     net (fanout=1)        0.240   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X62Y205.X      Tilo                  0.481   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X63Y203.G1     net (fanout=2)        0.331   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X63Y203.X      Tif5x                 0.633   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X59Y198.G1     net (fanout=1)        0.475   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X59Y198.X      Tif5x                 0.633   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X63Y197.F3     net (fanout=1)        0.412   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X63Y197.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.088ns (2.630ns logic, 1.458ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.184ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.184ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y186.YQ     Tcklo                 0.496   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X45Y187.F4     net (fanout=1)        0.230   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X45Y187.X      Tilo                  0.450   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X61Y187.G1     net (fanout=2)        0.603   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X61Y187.X      Tif5x                 0.633   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X57Y186.G3     net (fanout=1)        0.225   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X57Y186.X      Tif5x                 0.633   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X50Y186.F1     net (fanout=1)        0.476   U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X50Y186.CLK    Tckf        (-Th)    -0.438   U_ila_pro_1/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (2.650ns logic, 1.534ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 22 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.051ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.051ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y193.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X46Y192.G4     net (fanout=6)        1.083   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X46Y192.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X62Y207.G4     net (fanout=10)       2.388   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.051ns (1.828ns logic, 4.223ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.880ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.880ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y192.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X44Y182.G4     net (fanout=3)        0.913   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X44Y182.Y      Tilo                  0.616   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X62Y207.G2     net (fanout=18)       2.387   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.880ns (1.828ns logic, 4.052ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.870ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.870ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y193.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X46Y192.G2     net (fanout=5)        0.977   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X46Y192.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X62Y207.G4     net (fanout=10)       2.388   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.870ns (1.753ns logic, 4.117ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.838ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.838ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y192.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X44Y182.G2     net (fanout=4)        0.946   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X44Y182.Y      Tilo                  0.616   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X62Y207.G2     net (fanout=18)       2.387   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (1.753ns logic, 4.085ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.826ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.826ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y193.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X46Y192.G3     net (fanout=6)        0.933   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X46Y192.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X62Y207.G4     net (fanout=10)       2.388   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (1.753ns logic, 4.073ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.467ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.467ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y193.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X46Y192.G1     net (fanout=6)        0.499   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X46Y192.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X62Y207.G4     net (fanout=10)       2.388   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.467ns (1.828ns logic, 3.639ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.261ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.261ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y207.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X72Y203.F2     net (fanout=2)        0.523   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X72Y203.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X50Y185.G3     net (fanout=20)       2.338   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.261ns (1.813ns logic, 3.448ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.995ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.995ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y193.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X47Y193.F1     net (fanout=6)        1.134   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X47Y193.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X50Y185.G4     net (fanout=10)       1.500   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.995ns (1.774ns logic, 3.221ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.784ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.784ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y193.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X47Y193.F2     net (fanout=6)        0.998   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X47Y193.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X50Y185.G4     net (fanout=10)       1.500   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (1.699ns logic, 3.085ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.697ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.697ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y193.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X47Y193.F3     net (fanout=5)        0.911   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X47Y193.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X50Y185.G4     net (fanout=10)       1.500   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (1.699ns logic, 2.998ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.484ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.484ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y207.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X72Y203.F2     net (fanout=2)        0.523   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X72Y203.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X62Y207.G3     net (fanout=20)       1.396   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (1.813ns logic, 2.671ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.262ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.262ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y193.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X47Y193.F4     net (fanout=6)        0.401   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X47Y193.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X50Y185.G4     net (fanout=10)       1.500   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (1.774ns logic, 2.488ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.131ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.131ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y196.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X57Y197.F2     net (fanout=10)       0.782   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X57Y197.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X62Y207.G1     net (fanout=2)        0.895   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (1.702ns logic, 2.429ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.121ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.121ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y196.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X57Y197.F2     net (fanout=10)       0.782   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X57Y197.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X50Y185.G1     net (fanout=2)        1.050   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.702ns logic, 2.419ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.063ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.063ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y192.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X57Y197.F1     net (fanout=10)       0.714   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X57Y197.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X62Y207.G1     net (fanout=2)        0.895   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.702ns logic, 2.361ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.053ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.053ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y192.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X57Y197.F1     net (fanout=10)       0.714   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X57Y197.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X50Y185.G1     net (fanout=2)        1.050   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (1.702ns logic, 2.351ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.009ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.009ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y192.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X44Y182.G4     net (fanout=3)        0.913   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X44Y182.Y      Tilo                  0.616   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X50Y185.G2     net (fanout=18)       0.681   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (1.828ns logic, 2.181ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.967ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.967ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y192.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X44Y182.G2     net (fanout=4)        0.946   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X44Y182.Y      Tilo                  0.616   icon_control0<6>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X50Y185.G2     net (fanout=18)       0.681   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (1.753ns logic, 2.214ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.900ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.900ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y192.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X57Y197.F3     net (fanout=10)       0.580   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X57Y197.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X62Y207.G1     net (fanout=2)        0.895   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X62Y207.Y      Tilo                  0.616   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X63Y205.CLK    net (fanout=4)        0.752   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.673ns logic, 2.227ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.890ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.890ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_1/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y192.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X57Y197.F3     net (fanout=10)       0.580   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X57Y197.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X50Y185.G1     net (fanout=2)        1.050   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X50Y185.Y      Tilo                  0.616   U_ila_pro_1/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X44Y186.CLK    net (fanout=4)        0.587   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (1.673ns logic, 2.217ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.303ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.303ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y206.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X82Y206.BY     net (fanout=7)        0.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X82Y206.CLK    Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.876ns logic, 0.427ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y206.YQ     Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X82Y206.BY     net (fanout=7)        0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X82Y206.CLK    Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.614ns logic, 0.341ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     7.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.386ns (0.274 - 0.660)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y4.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y5.G2       net (fanout=1)        0.385   ftop/clkN210/locked_d
    SLICE_X60Y5.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (1.267ns logic, 0.385ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y5.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y5.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X60Y5.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y5.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y5.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X60Y5.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Clock Path Skew:      -0.185ns (0.343 - 0.528)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y4.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y5.G2       net (fanout=1)        0.308   ftop/clkN210/locked_d
    SLICE_X60Y5.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.927ns logic, 0.308ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y4.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y5.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y48.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15022 paths analyzed, 2536 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.910ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (0.730 - 0.791)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D26.SR               net (fanout=61)       2.991   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D26.OTCLK2           Tiosrcko              0.379   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (0.903ns logic, 2.991ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.877ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (0.718 - 0.791)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y190.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    J20.SR               net (fanout=61)       2.974   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    J20.OTCLK2           Tiosrcko              0.379   gmii_gtx_clk
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxClk/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.877ns (0.903ns logic, 2.974ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.894ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.545 - 0.558)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y182.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X83Y181.G4     net (fanout=6)        0.448   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X83Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X75Y172.F3     net (fanout=6)        0.994   ftop/gbe0/gmac/gmac/N17
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X73Y154.G3     net (fanout=11)       0.686   ftop/gbe0/gmac/gmac/N2
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X72Y159.G3     net (fanout=7)        0.291   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (4.614ns logic, 3.280ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.790ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.545 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y173.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X74Y172.G3     net (fanout=5)        0.436   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X73Y154.G3     net (fanout=11)       0.686   ftop/gbe0/gmac/gmac/N2
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X72Y159.G3     net (fanout=7)        0.291   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.790ns (5.371ns logic, 2.419ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.761ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.545 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y173.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X74Y172.G2     net (fanout=5)        0.482   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X73Y154.G3     net (fanout=11)       0.686   ftop/gbe0/gmac/gmac/N2
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X72Y159.G3     net (fanout=7)        0.291   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.761ns (5.296ns logic, 2.465ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.833ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.545 - 0.558)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y182.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X83Y181.G4     net (fanout=6)        0.448   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X83Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X75Y172.F3     net (fanout=6)        0.994   ftop/gbe0/gmac/gmac/N17
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X75Y161.G4     net (fanout=11)       0.441   ftop/gbe0/gmac/gmac/N2
    SLICE_X75Y161.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X72Y159.G1     net (fanout=7)        0.475   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.833ns (4.614ns logic, 3.219ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.046 - 0.029)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y52.YQ      Tcko                  0.596   ila1_data0<34>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X97Y49.F4      net (fanout=6)        0.793   ila1_data0<34>
    SLICE_X97Y49.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y48.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y48.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X93Y50.F3      net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X93Y50.X       Tilo                  0.562   U_ila_pro_1/U0/iDATA<14>
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y42.G3      net (fanout=7)        0.514   ila1_data0<14>
    SLICE_X92Y42.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y48.G2      net (fanout=40)       1.398   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y48.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<31>_SW0
    SLICE_X95Y50.SR      net (fanout=1)        0.967   ftop/gbe0/gmac/txfun_inF/N30
    SLICE_X95Y50.CLK     Tsrck                 0.433   ila1_data0<47>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.695ns logic, 4.165ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.545 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y173.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X74Y172.G3     net (fanout=5)        0.436   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X75Y161.G4     net (fanout=11)       0.441   ftop/gbe0/gmac/gmac/N2
    SLICE_X75Y161.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X72Y159.G1     net (fanout=7)        0.475   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (5.371ns logic, 2.358ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.545 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y173.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X74Y172.G4     net (fanout=5)        0.443   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X73Y154.G3     net (fanout=11)       0.686   ftop/gbe0/gmac/gmac/N2
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X72Y159.G3     net (fanout=7)        0.291   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (5.299ns logic, 2.426ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.802ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.545 - 0.558)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y183.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X83Y181.G3     net (fanout=5)        0.356   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X83Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X75Y172.F3     net (fanout=6)        0.994   ftop/gbe0/gmac/gmac/N17
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X73Y154.G3     net (fanout=11)       0.686   ftop/gbe0/gmac/gmac/N2
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X72Y159.G3     net (fanout=7)        0.291   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (4.614ns logic, 3.188ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_18 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.848ns (Levels of Logic = 5)
  Clock Path Skew:      0.038ns (0.067 - 0.029)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_18 to ftop/gbe0/gmac/txfun_inF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y52.YQ      Tcko                  0.596   ila1_data0<34>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_18
    SLICE_X97Y49.F4      net (fanout=6)        0.793   ila1_data0<34>
    SLICE_X97Y49.F5      Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_not00021
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y48.FXINB   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_4
    SLICE_X97Y48.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452_2_f5
    SLICE_X93Y50.F3      net (fanout=3)        0.493   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d452
    SLICE_X93Y50.X       Tilo                  0.562   U_ila_pro_1/U0/iDATA<14>
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y42.G3      net (fanout=7)        0.514   ila1_data0<14>
    SLICE_X92Y42.Y       Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N01
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X95Y48.F2      net (fanout=40)       1.411   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X95Y48.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N44
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<25>_SW0
    SLICE_X94Y48.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N44
    SLICE_X94Y48.CLK     Tsrck                 0.433   ila1_data0<41>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      7.848ns (3.696ns logic, 4.152ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.545 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y173.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X74Y172.G2     net (fanout=5)        0.482   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X75Y161.G4     net (fanout=11)       0.441   ftop/gbe0/gmac/gmac/N2
    SLICE_X75Y161.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X72Y159.G1     net (fanout=7)        0.475   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (5.296ns logic, 2.404ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.756ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.520 - 0.558)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y182.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X83Y181.G4     net (fanout=6)        0.448   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X83Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X75Y172.F3     net (fanout=6)        0.994   ftop/gbe0/gmac/gmac/N17
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X73Y154.G3     net (fanout=11)       0.686   ftop/gbe0/gmac/gmac/N2
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X74Y156.G4     net (fanout=7)        0.392   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X74Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X74Y156.F4     net (fanout=3)        0.065   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X74Y156.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X75Y156.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X75Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.756ns (4.614ns logic, 3.142ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 8)
  Clock Path Skew:      -0.126ns (0.520 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y173.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X74Y172.G3     net (fanout=5)        0.436   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X73Y154.G3     net (fanout=11)       0.686   ftop/gbe0/gmac/gmac/N2
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X74Y156.G4     net (fanout=7)        0.392   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X74Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X74Y156.F4     net (fanout=3)        0.065   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X74Y156.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X75Y156.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X75Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (5.371ns logic, 2.281ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.545 - 0.558)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y182.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X83Y181.G4     net (fanout=6)        0.448   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X83Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X75Y172.F3     net (fanout=6)        0.994   ftop/gbe0/gmac/gmac/N17
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X74Y159.F3     net (fanout=11)       0.195   ftop/gbe0/gmac/gmac/N2
    SLICE_X74Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X74Y154.G4     net (fanout=3)        0.317   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X74Y154.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X74Y154.F4     net (fanout=10)       0.139   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X74Y154.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X73Y157.F1     net (fanout=4)        0.472   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X73Y157.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (4.654ns logic, 3.100ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.664ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.545 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y173.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X74Y172.G4     net (fanout=5)        0.443   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X75Y161.G4     net (fanout=11)       0.441   ftop/gbe0/gmac/gmac/N2
    SLICE_X75Y161.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X72Y159.G1     net (fanout=7)        0.475   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.664ns (5.299ns logic, 2.365ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.520 - 0.558)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y182.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X83Y181.G4     net (fanout=6)        0.448   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X83Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X75Y172.F3     net (fanout=6)        0.994   ftop/gbe0/gmac/gmac/N17
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X74Y159.F3     net (fanout=11)       0.195   ftop/gbe0/gmac/gmac/N2
    SLICE_X74Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X74Y154.G4     net (fanout=3)        0.317   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X74Y154.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X74Y154.F4     net (fanout=10)       0.139   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X74Y154.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X74Y157.F4     net (fanout=4)        0.382   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X74Y157.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.718ns (4.708ns logic, 3.010ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.545 - 0.558)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y183.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_4
    SLICE_X83Y181.G3     net (fanout=5)        0.356   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<4>
    SLICE_X83Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X75Y172.F3     net (fanout=6)        0.994   ftop/gbe0/gmac/gmac/N17
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X75Y161.G4     net (fanout=11)       0.441   ftop/gbe0/gmac/gmac/N2
    SLICE_X75Y161.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X72Y159.G1     net (fanout=7)        0.475   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X72Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X72Y159.F3     net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X72Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X73Y156.F3     net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X73Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (4.614ns logic, 3.127ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (0.545 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y173.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X74Y172.G3     net (fanout=5)        0.436   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X74Y159.F3     net (fanout=11)       0.195   ftop/gbe0/gmac/gmac/N2
    SLICE_X74Y159.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X74Y154.G4     net (fanout=3)        0.317   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X74Y154.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X74Y154.F4     net (fanout=10)       0.139   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X74Y154.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X73Y157.F1     net (fanout=4)        0.472   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X73Y157.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (5.411ns logic, 2.239ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 8)
  Clock Path Skew:      -0.126ns (0.520 - 0.646)
  Source Clock:         ila1_clk rising at 0.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y173.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X74Y172.G2     net (fanout=5)        0.482   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X74Y172.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X74Y172.F4     net (fanout=2)        0.056   ftop/gbe0/gmac/gmac/N40
    SLICE_X74Y172.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X75Y172.F4     net (fanout=10)       0.089   ftop/gbe0/gmac/gmac/N34
    SLICE_X75Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X74Y159.G3     net (fanout=4)        0.535   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X74Y159.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X73Y154.G3     net (fanout=11)       0.686   ftop/gbe0/gmac/gmac/N2
    SLICE_X73Y154.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X74Y156.G4     net (fanout=7)        0.392   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X74Y156.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X74Y156.F4     net (fanout=3)        0.065   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X74Y156.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X75Y156.F4     net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X75Y156.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (5.296ns logic, 2.327ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[59].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.436 - 0.381)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[59].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y112.XQ    Tcko                  0.396   U_ila_pro_1/U0/iDATA<59>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[59].U_DQ
    SLICE_X108Y112.BX    net (fanout=1)        0.287   U_ila_pro_1/U0/iDATA<59>
    SLICE_X108Y112.CLK   Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<59>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[58].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.436 - 0.381)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[58].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y112.YQ    Tcko                  0.419   U_ila_pro_1/U0/iDATA<59>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[58].U_DQ
    SLICE_X108Y112.BY    net (fanout=1)        0.298   U_ila_pro_1/U0/iDATA<58>
    SLICE_X108Y112.CLK   Tdh         (-Th)     0.130   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<59>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.289ns logic, 0.298ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[62].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.444 - 0.392)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[62].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y111.YQ    Tcko                  0.419   U_ila_pro_1/U0/iDATA<63>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[62].U_DQ
    SLICE_X108Y111.BY    net (fanout=1)        0.298   U_ila_pro_1/U0/iDATA<62>
    SLICE_X108Y111.CLK   Tdh         (-Th)     0.130   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<63>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.289ns logic, 0.298ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[57].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.066 - 0.057)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[57].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.XQ    Tcko                  0.417   U_ila_pro_1/U0/iDATA<57>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[57].U_DQ
    SLICE_X106Y109.BX    net (fanout=1)        0.287   U_ila_pro_1/U0/iDATA<57>
    SLICE_X106Y109.CLK   Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<57>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[13].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[13].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y95.XQ     Tcko                  0.417   U_ila_pro_1/U0/iDATA<13>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[13].U_DQ
    SLICE_X106Y94.BX     net (fanout=1)        0.287   U_ila_pro_1/U0/iDATA<13>
    SLICE_X106Y94.CLK    Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<13>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[45].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.023 - 0.016)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[45].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y92.XQ     Tcko                  0.417   U_ila_pro_1/U0/iDATA<45>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[45].U_DQ
    SLICE_X104Y94.BX     net (fanout=1)        0.302   U_ila_pro_1/U0/iDATA<45>
    SLICE_X104Y94.CLK    Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<45>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.265ns logic, 0.302ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[10].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.076 - 0.065)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[10].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y105.YQ    Tcko                  0.419   U_ila_pro_1/U0/iDATA<11>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[10].U_DQ
    SLICE_X106Y105.BY    net (fanout=1)        0.313   U_ila_pro_1/U0/iDATA<10>
    SLICE_X106Y105.CLK   Tdh         (-Th)     0.130   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<11>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[56].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.066 - 0.057)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[56].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.YQ    Tcko                  0.477   U_ila_pro_1/U0/iDATA<57>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[56].U_DQ
    SLICE_X106Y109.BY    net (fanout=1)        0.313   U_ila_pro_1/U0/iDATA<56>
    SLICE_X106Y109.CLK   Tdh         (-Th)     0.130   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<57>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.347ns logic, 0.313ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[12].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[12].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y95.YQ     Tcko                  0.477   U_ila_pro_1/U0/iDATA<13>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[12].U_DQ
    SLICE_X106Y94.BY     net (fanout=1)        0.313   U_ila_pro_1/U0/iDATA<12>
    SLICE_X106Y94.CLK    Tdh         (-Th)     0.130   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<13>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.347ns logic, 0.313ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[61].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.454 - 0.339)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[61].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y105.XQ    Tcko                  0.396   U_ila_pro_1/U0/iDATA<61>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[61].U_DQ
    SLICE_X108Y104.BX    net (fanout=1)        0.527   U_ila_pro_1/U0/iDATA<61>
    SLICE_X108Y104.CLK   Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<61>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.244ns logic, 0.527ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[63].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.444 - 0.392)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[63].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y111.XQ    Tcko                  0.396   U_ila_pro_1/U0/iDATA<63>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[63].U_DQ
    SLICE_X108Y111.BX    net (fanout=1)        0.477   U_ila_pro_1/U0/iDATA<63>
    SLICE_X108Y111.CLK   Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<63>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.244ns logic, 0.477ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[30].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.409 - 0.342)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[30].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y85.YQ     Tcko                  0.419   U_ila_pro_1/U0/iDATA<31>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[30].U_DQ
    SLICE_X106Y88.BY     net (fanout=1)        0.482   U_ila_pro_1/U0/iDATA<30>
    SLICE_X106Y88.CLK    Tdh         (-Th)     0.130   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<31>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.289ns logic, 0.482ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_15 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.113ns (0.490 - 0.377)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_15 to ftop/gbe0/gmac/rxfun_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y63.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<15>
                                                       ftop/gbe0/gmac/rxfun_sr_15
    SLICE_X109Y63.BX     net (fanout=3)        0.342   ftop/gbe0/gmac/rxfun_sr<15>
    SLICE_X109Y63.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.479ns logic, 0.342ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[65].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.008 - 0.011)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[65].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y108.XQ    Tcko                  0.396   U_ila_pro_1/U0/iDATA<65>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[65].U_DQ
    SLICE_X110Y115.BX    net (fanout=1)        0.469   U_ila_pro_1/U0/iDATA<65>
    SLICE_X110Y115.CLK   Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<65>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.244ns logic, 0.469ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.718ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[11].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.729ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.076 - 0.065)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[11].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y105.XQ    Tcko                  0.396   U_ila_pro_1/U0/iDATA<11>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[11].U_DQ
    SLICE_X106Y105.BX    net (fanout=1)        0.485   U_ila_pro_1/U0/iDATA<11>
    SLICE_X106Y105.CLK   Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<11>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.729ns (0.244ns logic, 0.485ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_DQ.G_DW[43].U_DQ (FF)
  Destination:          U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.457 - 0.443)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_1/U0/I_DQ.G_DW[43].U_DQ to U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y76.XQ     Tcko                  0.417   U_ila_pro_1/U0/iDATA<43>
                                                       U_ila_pro_1/U0/I_DQ.G_DW[43].U_DQ
    SLICE_X108Y82.BX     net (fanout=1)        0.472   U_ila_pro_1/U0/iDATA<43>
    SLICE_X108Y82.CLK    Tdh         (-Th)     0.152   U_ila_pro_1/U0/I_YES_D.U_ILA/iDATA<43>
                                                       U_ila_pro_1/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.265ns logic, 0.472ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.525 - 0.384)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_outF/data1_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y67.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X108Y67.BX     net (fanout=3)        0.352   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X108Y67.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<13>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.519ns logic, 0.352ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.525 - 0.384)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_13 to ftop/gbe0/gmac/rxfun_sr_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y67.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    SLICE_X108Y66.BX     net (fanout=3)        0.352   ftop/gbe0/gmac/rxfun_sr<13>
    SLICE_X108Y66.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.519ns logic, 0.352ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.736ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.063 - 0.054)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y173.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X79Y172.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X79Y172.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.014 - 0.011)
  Source Clock:         ila1_clk rising at 8.000ns
  Destination Clock:    ila1_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y27.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X101Y26.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X101Y26.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y70.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y70.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y70.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y70.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y76.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X96Y76.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y76.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X96Y76.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg2/SR
  Location pin: SLICE_X102Y82.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txOper_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txOper/dSyncReg2/SR
  Location pin: SLICE_X102Y82.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X98Y53.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X98Y53.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y65.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_4/SR
  Location pin: SLICE_X96Y65.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X78Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X78Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X78Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X78Y127.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X76Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X76Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.203ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.547 - 0.652)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y43.XQ      Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X97Y42.G2      net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.F3      net (fanout=11)       1.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y24.BY      net (fanout=1)        1.113   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y24.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (2.705ns logic, 4.393ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.547 - 0.652)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y43.XQ      Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X97Y42.G2      net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.F3      net (fanout=11)       1.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y24.BY      net (fanout=1)        1.113   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y24.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (2.704ns logic, 4.393ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.086ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.547 - 0.656)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y47.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y42.F4      net (fanout=20)       1.020   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.F3      net (fanout=11)       1.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y24.BY      net (fanout=1)        1.113   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y24.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.086ns (2.173ns logic, 4.913ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.085ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.547 - 0.656)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y47.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y42.F4      net (fanout=20)       1.020   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.F3      net (fanout=11)       1.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y24.BY      net (fanout=1)        1.113   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y24.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.085ns (2.172ns logic, 4.913ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.041ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.547 - 0.655)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y41.YQ      Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X97Y42.G4      net (fanout=2)        0.321   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.F3      net (fanout=11)       1.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y24.BY      net (fanout=1)        1.113   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y24.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      7.041ns (2.806ns logic, 4.235ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.040ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.547 - 0.655)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y41.YQ      Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X97Y42.G4      net (fanout=2)        0.321   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.F3      net (fanout=11)       1.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y24.BY      net (fanout=1)        1.113   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y24.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (2.805ns logic, 4.235ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.614 - 0.671)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y45.YQ      Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X99Y44.F4      net (fanout=3)        0.937   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y44.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y39.G3      net (fanout=2)        0.730   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y39.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y41.G3      net (fanout=34)       0.611   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y15.CE     net (fanout=17)       2.226   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y15.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (2.490ns logic, 4.504ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.614 - 0.671)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y45.YQ      Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X99Y44.F4      net (fanout=3)        0.937   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y44.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y39.G3      net (fanout=2)        0.730   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y39.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y41.G3      net (fanout=34)       0.611   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y15.CE     net (fanout=17)       2.226   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y15.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (2.490ns logic, 4.504ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.855ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.547 - 0.652)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y43.XQ      Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X97Y42.G2      net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.G3      net (fanout=11)       1.961   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X96Y25.BY      net (fanout=1)        0.854   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X96Y25.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.855ns (2.720ns logic, 4.135ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.854ns (Levels of Logic = 5)
  Clock Path Skew:      -0.105ns (0.547 - 0.652)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y43.XQ      Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X97Y42.G2      net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.G3      net (fanout=11)       1.961   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X96Y25.BY      net (fanout=1)        0.854   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X96Y25.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.854ns (2.719ns logic, 4.135ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.843ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.547 - 0.656)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y47.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y42.F4      net (fanout=20)       1.020   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.G3      net (fanout=11)       1.961   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X96Y25.BY      net (fanout=1)        0.854   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X96Y25.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (2.188ns logic, 4.655ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.547 - 0.656)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y47.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X97Y42.F4      net (fanout=20)       1.020   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.G3      net (fanout=11)       1.961   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X96Y25.BY      net (fanout=1)        0.854   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X96Y25.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (2.187ns logic, 4.655ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.798ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.547 - 0.655)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y41.YQ      Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X97Y42.G4      net (fanout=2)        0.321   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.G3      net (fanout=11)       1.961   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X96Y25.BY      net (fanout=1)        0.854   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X96Y25.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.798ns (2.821ns logic, 3.977ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.797ns (Levels of Logic = 5)
  Clock Path Skew:      -0.108ns (0.547 - 0.655)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y41.YQ      Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X97Y42.G4      net (fanout=2)        0.321   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.G1      net (fanout=2)        0.820   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.G3      net (fanout=11)       1.961   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>1
    SLICE_X96Y25.BY      net (fanout=1)        0.854   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<4>
    SLICE_X96Y25.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.797ns (2.820ns logic, 3.977ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.614 - 0.622)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y38.YQ      Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X99Y44.F1      net (fanout=3)        0.886   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X99Y44.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y39.G3      net (fanout=2)        0.730   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y39.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y41.G3      net (fanout=34)       0.611   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y15.CE     net (fanout=17)       2.226   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y15.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (2.418ns logic, 4.453ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.871ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.614 - 0.622)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDVD to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y38.YQ      Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X99Y44.F1      net (fanout=3)        0.886   ftop/gbe0/gmac/gmac/rxRS_rxDVD
    SLICE_X99Y44.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y39.G3      net (fanout=2)        0.730   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X98Y39.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y41.G3      net (fanout=34)       0.611   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y15.CE     net (fanout=17)       2.226   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y15.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (2.418ns logic, 4.453ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.753ns (Levels of Logic = 4)
  Clock Path Skew:      -0.124ns (0.547 - 0.671)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y45.YQ      Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X99Y44.F4      net (fanout=3)        0.937   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y44.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y39.G4      net (fanout=2)        0.498   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.F3      net (fanout=11)       1.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y24.BY      net (fanout=1)        1.113   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y24.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.753ns (2.245ns logic, 4.508ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.752ns (Levels of Logic = 4)
  Clock Path Skew:      -0.124ns (0.547 - 0.671)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y45.YQ      Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_4
    SLICE_X99Y44.F4      net (fanout=3)        0.937   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<4>
    SLICE_X99Y44.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y39.G4      net (fanout=2)        0.498   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X97Y39.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X90Y12.F3      net (fanout=11)       1.960   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X90Y12.X       Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>1
    SLICE_X96Y24.BY      net (fanout=1)        1.113   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<5>
    SLICE_X96Y24.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.752ns (2.244ns logic, 4.508ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.614 - 0.652)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y43.XQ      Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X97Y42.G2      net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y39.G2      net (fanout=2)        0.543   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y39.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y41.G3      net (fanout=34)       0.611   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y15.CE     net (fanout=17)       2.226   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y15.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.950ns logic, 3.880ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 4)
  Clock Path Skew:      -0.038ns (0.614 - 0.652)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y43.XQ      Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X97Y42.G2      net (fanout=4)        0.479   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X97Y42.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X97Y42.F3      net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X97Y42.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y39.G2      net (fanout=2)        0.543   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X98Y39.Y       Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X99Y41.G3      net (fanout=34)       0.611   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X99Y41.Y       Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y15.CE     net (fanout=17)       2.226   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y15.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (2.950ns logic, 3.880ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.361 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y35.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X99Y34.BX      net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X99Y34.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.432 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y29.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X109Y27.BX     net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X109Y27.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.349 - 0.304)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X96Y33.BX      net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X96Y33.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.339 - 0.304)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y21.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X98Y21.BX      net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X98Y21.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.006 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y26.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X109Y25.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X109Y25.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.458ns logic, 0.324ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y13.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X91Y12.BX      net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X91Y12.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.369 - 0.297)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y32.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y31.G3     net (fanout=13)       0.457   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y31.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.418ns logic, 0.457ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.369 - 0.297)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y32.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y31.G3     net (fanout=13)       0.457   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y31.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.418ns logic, 0.457ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.343 - 0.279)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y32.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X97Y31.BY      net (fanout=4)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X97Y31.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.541ns logic, 0.328ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.017 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y29.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X108Y26.BX     net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X108Y26.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.498ns logic, 0.311ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.361 - 0.318)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y35.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X99Y34.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X99Y34.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.353 - 0.320)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y45.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X97Y45.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X97Y45.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.349 - 0.304)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X96Y33.BY      net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X96Y33.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y26.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X108Y27.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X108Y27.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.017 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y29.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X108Y26.BY     net (fanout=2)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X108Y26.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.556ns logic, 0.297ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.361 - 0.314)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y47.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X101Y47.BY     net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X101Y47.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.599ns logic, 0.305ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.349 - 0.279)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y33.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X97Y32.BY      net (fanout=6)        0.392   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X97Y32.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.541ns logic, 0.392ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.006 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y26.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    SLICE_X109Y25.BY     net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/rxRS_rxPipe<16>
    SLICE_X109Y25.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.541ns logic, 0.327ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.365 - 0.274)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y31.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X100Y28.G2     net (fanout=13)       0.584   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X100Y28.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.395ns logic, 0.584ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.888ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.365 - 0.274)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y31.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X100Y28.G2     net (fanout=13)       0.584   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X100Y28.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.395ns logic, 0.584ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y33.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y33.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y33.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y33.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X96Y33.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X96Y33.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X96Y33.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X96Y33.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X96Y35.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X96Y35.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X98Y47.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X98Y47.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X95Y31.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X95Y31.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X95Y31.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X95Y31.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X97Y32.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X97Y32.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X97Y32.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X97Y32.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.122ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.973ns (Levels of Logic = 0)
  Clock Path Skew:      -5.149ns (-1.409 - 3.740)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y48.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y49.SR      net (fanout=3)        1.016   ftop/clkN210/rstInD
    SLICE_X76Y49.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.973ns (0.957ns logic, 1.016ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.162ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.522ns (Levels of Logic = 0)
  Clock Path Skew:      -3.640ns (-0.648 - 2.992)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y48.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X76Y49.SR      net (fanout=3)        0.813   ftop/clkN210/rstInD
    SLICE_X76Y49.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.709ns logic, 0.813ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X76Y49.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106053129 paths analyzed, 52510 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.808ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.590ns (Levels of Logic = 10)
  Clock Path Skew:      -0.218ns (0.562 - 0.780)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X114Y134.G3    net (fanout=3)        0.309   ftop/edp0/N1799
    SLICE_X114Y134.Y     Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X114Y134.F4    net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X114Y134.X     Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X4Y19.A3      net (fanout=1)        1.075   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X4Y19.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X96Y140.BX     net (fanout=215)      2.309   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X96Y140.X      Tbxx                  0.705   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.G1     net (fanout=8)        0.743   ftop/edp0/Sh5651
    SLICE_X87Y154.Y      Tilo                  0.561   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW0
    SLICE_X86Y155.G2     net (fanout=1)        0.088   ftop/edp0/N3257
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.590ns (11.104ns logic, 8.486ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.551ns (Levels of Logic = 10)
  Clock Path Skew:      -0.218ns (0.562 - 0.780)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X115Y135.G4    net (fanout=3)        0.310   ftop/edp0/N1799
    SLICE_X115Y135.Y     Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X115Y135.F4    net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X115Y135.X     Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X4Y19.A4      net (fanout=1)        1.132   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X4Y19.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X96Y140.BX     net (fanout=215)      2.309   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X96Y140.X      Tbxx                  0.705   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.G1     net (fanout=8)        0.743   ftop/edp0/Sh5651
    SLICE_X87Y154.Y      Tilo                  0.561   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW0
    SLICE_X86Y155.G2     net (fanout=1)        0.088   ftop/edp0/N3257
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.551ns (11.010ns logic, 8.541ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_70 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.797ns (Levels of Logic = 15)
  Clock Path Skew:      0.040ns (0.642 - 0.602)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X96Y117.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X96Y117.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X96Y117.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X96Y117.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X98Y124.G3     net (fanout=2)        0.725   ftop/edp0/N1937
    SLICE_X98Y124.Y      Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X98Y125.F4     net (fanout=3)        0.075   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y125.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X98Y126.G1     net (fanout=3)        0.415   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X98Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X98Y126.F4     net (fanout=2)        0.038   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X98Y126.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X102Y132.F3    net (fanout=3)        0.718   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X102Y132.X     Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X99Y134.G1     net (fanout=47)       0.818   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X99Y134.Y      Tilo                  0.561   ftop/edp0/x__h55198<10>
                                                       ftop/edp0/x__h55198_and0014<0>15_SW1
    SLICE_X99Y134.F1     net (fanout=1)        0.383   ftop/edp0/x__h55198_and0014<0>15_SW1/O
    SLICE_X99Y134.X      Tilo                  0.562   ftop/edp0/x__h55198<10>
                                                       ftop/edp0/x__h55198_and0014<0>15
    SLICE_X102Y154.G4    net (fanout=4)        1.839   ftop/edp0/x__h55198<10>
    SLICE_X102Y154.Y     Tilo                  0.616   ftop/edp0/Sh4010
                                                       ftop/edp0/Sh400911_SW0
    SLICE_X102Y154.F3    net (fanout=2)        0.325   ftop/edp0/N2516
    SLICE_X102Y154.X     Tilo                  0.601   ftop/edp0/Sh4010
                                                       ftop/edp0/Sh40101
    SLICE_X101Y163.F1    net (fanout=3)        0.818   ftop/edp0/Sh4010
    SLICE_X101Y163.X     Tif5x                 0.791   ftop/edp0/Sh4822
                                                       ftop/edp0/Sh482228_G
                                                       ftop/edp0/Sh482228
    SLICE_X108Y175.F1    net (fanout=5)        1.377   ftop/edp0/Sh4822
    SLICE_X108Y175.X     Tif5x                 0.853   ftop/edp0/Sh5670
                                                       ftop/edp0/Sh567028_G
                                                       ftop/edp0/Sh567028
    SLICE_X110Y187.G1    net (fanout=6)        1.256   ftop/edp0/Sh5670
    SLICE_X110Y187.Y     Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<70>
                                                       ftop/edp0/Sh6470
    SLICE_X110Y187.F2    net (fanout=3)        0.581   ftop/edp0/Sh6470
    SLICE_X110Y187.CLK   Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<70>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7916<0>1
                                                       ftop/edp0/edp_dgdpTx_vec_70
    -------------------------------------------------  ---------------------------
    Total                                     19.797ns (10.032ns logic, 9.765ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.522ns (Levels of Logic = 10)
  Clock Path Skew:      -0.218ns (0.562 - 0.780)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X114Y134.G3    net (fanout=3)        0.309   ftop/edp0/N1799
    SLICE_X114Y134.Y     Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X114Y134.F4    net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X114Y134.X     Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X4Y19.A3      net (fanout=1)        1.075   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X4Y19.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X96Y140.BX     net (fanout=215)      2.309   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X96Y140.X      Tbxx                  0.705   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.F1     net (fanout=8)        0.739   ftop/edp0/Sh5651
    SLICE_X87Y154.X      Tilo                  0.562   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW1
    SLICE_X86Y155.G3     net (fanout=1)        0.023   ftop/edp0/N3258
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.522ns (11.105ns logic, 8.417ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.589ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.632 - 0.780)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X114Y134.G3    net (fanout=3)        0.309   ftop/edp0/N1799
    SLICE_X114Y134.Y     Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X114Y134.F4    net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X114Y134.X     Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X4Y19.A3      net (fanout=1)        1.075   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X4Y19.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X100Y134.G1    net (fanout=270)      1.885   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X100Y134.X     Tif5x                 0.853   ftop/edp0/Sh4037
                                                       ftop/edp0/Sh403729_F
                                                       ftop/edp0/Sh403729
    SLICE_X97Y139.F2     net (fanout=4)        1.212   ftop/edp0/Sh4037
    SLICE_X97Y139.X      Tif5x                 0.791   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484928_G
                                                       ftop/edp0/Sh484928
    SLICE_X101Y151.F3    net (fanout=4)        1.400   ftop/edp0/Sh4849
    SLICE_X101Y151.X     Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X107Y153.G3    net (fanout=5)        0.640   ftop/edp0/Sh5697
    SLICE_X107Y153.Y     Tilo                  0.561   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561_SW0_SW0
    SLICE_X107Y153.F2    net (fanout=1)        0.351   ftop/edp0/Sh6561_SW0_SW0/O
    SLICE_X107Y153.X     Tilo                  0.562   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561
    SLICE_X110Y155.F4    net (fanout=3)        0.850   ftop/edp0/Sh6561
    SLICE_X110Y155.CLK   Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     19.589ns (11.136ns logic, 8.453ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.695ns (Levels of Logic = 16)
  Clock Path Skew:      -0.040ns (0.562 - 0.602)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X96Y117.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X96Y117.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X96Y117.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X96Y117.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X98Y124.G3     net (fanout=2)        0.725   ftop/edp0/N1937
    SLICE_X98Y124.Y      Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X98Y125.F4     net (fanout=3)        0.075   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y125.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X98Y126.G1     net (fanout=3)        0.415   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X98Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X98Y126.F4     net (fanout=2)        0.038   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X98Y126.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X102Y132.F3    net (fanout=3)        0.718   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X102Y132.X     Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X102Y131.G1    net (fanout=47)       0.553   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X102Y131.Y     Tilo                  0.616   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X98Y133.G4     net (fanout=8)        0.940   ftop/edp0/N220
    SLICE_X98Y133.Y      Tilo                  0.616   ftop/edp0/x__h55198<34>
                                                       ftop/edp0/x__h55198_and0012<4>15
    SLICE_X98Y133.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_and0012<4>15/O
    SLICE_X98Y133.X      Tilo                  0.601   ftop/edp0/x__h55198<34>
                                                       ftop/edp0/x__h55198_and0012<4>17
    SLICE_X96Y140.G4     net (fanout=4)        0.812   ftop/edp0/x__h55198<34>
    SLICE_X96Y140.X      Tif5x                 0.853   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529_F
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.G1     net (fanout=8)        0.743   ftop/edp0/Sh5651
    SLICE_X87Y154.Y      Tilo                  0.561   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW0
    SLICE_X86Y155.G2     net (fanout=1)        0.088   ftop/edp0/N3257
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.695ns (10.939ns logic, 8.756ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.524ns (Levels of Logic = 9)
  Clock Path Skew:      -0.210ns (0.562 - 0.772)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X115Y131.G4    net (fanout=7)        1.014   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X115Y131.Y     Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11_SW1
    SLICE_X115Y131.F2    net (fanout=1)        0.351   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11_SW1/O
    SLICE_X115Y131.X     Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11
    DSP48A_X4Y19.A5      net (fanout=1)        1.365   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
    DSP48A_X4Y19.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X96Y140.BX     net (fanout=215)      2.309   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X96Y140.X      Tbxx                  0.705   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.G1     net (fanout=8)        0.743   ftop/edp0/Sh5651
    SLICE_X87Y154.Y      Tilo                  0.561   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW0
    SLICE_X86Y155.G2     net (fanout=1)        0.088   ftop/edp0/N3257
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.524ns (10.423ns logic, 9.101ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.584ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.632 - 0.780)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X114Y134.G3    net (fanout=3)        0.309   ftop/edp0/N1799
    SLICE_X114Y134.Y     Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X114Y134.F4    net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X114Y134.X     Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X4Y19.A3      net (fanout=1)        1.075   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X4Y19.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X100Y134.F1    net (fanout=270)      1.880   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X100Y134.X     Tif5x                 0.853   ftop/edp0/Sh4037
                                                       ftop/edp0/Sh403729_G
                                                       ftop/edp0/Sh403729
    SLICE_X97Y139.F2     net (fanout=4)        1.212   ftop/edp0/Sh4037
    SLICE_X97Y139.X      Tif5x                 0.791   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484928_G
                                                       ftop/edp0/Sh484928
    SLICE_X101Y151.F3    net (fanout=4)        1.400   ftop/edp0/Sh4849
    SLICE_X101Y151.X     Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X107Y153.G3    net (fanout=5)        0.640   ftop/edp0/Sh5697
    SLICE_X107Y153.Y     Tilo                  0.561   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561_SW0_SW0
    SLICE_X107Y153.F2    net (fanout=1)        0.351   ftop/edp0/Sh6561_SW0_SW0/O
    SLICE_X107Y153.X     Tilo                  0.562   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561
    SLICE_X110Y155.F4    net (fanout=3)        0.850   ftop/edp0/Sh6561
    SLICE_X110Y155.CLK   Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     19.584ns (11.136ns logic, 8.448ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.687ns (Levels of Logic = 14)
  Clock Path Skew:      -0.040ns (0.562 - 0.602)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X96Y117.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X96Y117.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X96Y117.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X96Y117.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X97Y122.G4     net (fanout=2)        0.494   ftop/edp0/N1937
    SLICE_X97Y122.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X99Y120.F2     net (fanout=76)       0.570   ftop/edp0/N118
    SLICE_X99Y120.X      Tilo                  0.562   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/edp_dgdpTx_delta_enq_or00001
    SLICE_X100Y126.G1    net (fanout=20)       0.812   ftop/edp0/edp_dgdpTx_delta_enq_or0000
    SLICE_X100Y126.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X100Y126.F2    net (fanout=1)        0.315   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X100Y126.X     Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X102Y133.G1    net (fanout=10)       0.673   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X102Y133.Y     Tilo                  0.616   ftop/edp0/x__h55198<31>
                                                       ftop/edp0/x__h55198_cmp_eq000011
    SLICE_X105Y129.F4    net (fanout=18)       0.595   ftop/edp0/x__h55198_cmp_le0012
    SLICE_X105Y129.X     Tilo                  0.562   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>60
    SLICE_X96Y140.F1     net (fanout=4)        2.180   ftop/edp0/x__h55198<33>
    SLICE_X96Y140.X      Tif5x                 0.853   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529_G
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.G1     net (fanout=8)        0.743   ftop/edp0/Sh5651
    SLICE_X87Y154.Y      Tilo                  0.561   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW0
    SLICE_X86Y155.G2     net (fanout=1)        0.088   ftop/edp0/N3257
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.687ns (9.589ns logic, 10.098ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_537 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.569ns (Levels of Logic = 10)
  Clock Path Skew:      -0.152ns (0.379 - 0.531)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_537
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X114Y134.G3    net (fanout=3)        0.309   ftop/edp0/N1799
    SLICE_X114Y134.Y     Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X114Y134.F4    net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X114Y134.X     Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X4Y19.A3      net (fanout=1)        1.075   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X4Y19.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X97Y135.F1     net (fanout=215)      2.897   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X97Y135.X      Tif5x                 0.791   ftop/edp0/Sh4057
                                                       ftop/edp0/Sh405732_G
                                                       ftop/edp0/Sh405732
    SLICE_X105Y130.G4    net (fanout=4)        0.853   ftop/edp0/Sh4057
    SLICE_X105Y130.X     Tif5x                 0.791   ftop/edp0/Sh4857
                                                       ftop/edp0/Sh485728_F
                                                       ftop/edp0/Sh485728
    SLICE_X108Y130.F1    net (fanout=4)        0.654   ftop/edp0/Sh4857
    SLICE_X108Y130.X     Tif5x                 0.853   ftop/edp0/Sh5689
                                                       ftop/edp0/Sh568928_G
                                                       ftop/edp0/Sh568928
    SLICE_X110Y119.G1    net (fanout=4)        1.315   ftop/edp0/Sh5689
    SLICE_X110Y119.Y     Tilo                  0.616   ftop/edp0/Sh6681
                                                       ftop/edp0/Sh6681_SW0
    SLICE_X110Y119.F3    net (fanout=2)        0.043   ftop/edp0/N1662
    SLICE_X110Y119.X     Tilo                  0.601   ftop/edp0/Sh6681
                                                       ftop/edp0/Sh6681
    SLICE_X110Y116.BX    net (fanout=2)        0.358   ftop/edp0/Sh6681
    SLICE_X110Y116.CLK   Tdick                 0.760   ftop/edp0/edp_dgdpTx_vec<537>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7870<7>361
                                                       ftop/edp0/edp_dgdpTx_vec_537
    -------------------------------------------------  ---------------------------
    Total                                     19.569ns (11.334ns logic, 8.235ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.661ns (Levels of Logic = 14)
  Clock Path Skew:      -0.040ns (0.562 - 0.602)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X96Y117.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X96Y117.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X96Y117.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X96Y117.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X97Y122.G4     net (fanout=2)        0.494   ftop/edp0/N1937
    SLICE_X97Y122.Y      Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X99Y122.F1     net (fanout=76)       0.740   ftop/edp0/N118
    SLICE_X99Y122.X      Tilo                  0.562   ftop/edp0/N136
                                                       ftop/edp0/x__h55198_and0008<0>11
    SLICE_X100Y126.G3    net (fanout=23)       0.616   ftop/edp0/N136
    SLICE_X100Y126.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1
    SLICE_X100Y126.F2    net (fanout=1)        0.315   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>_SW1/O
    SLICE_X100Y126.X     Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X102Y133.G1    net (fanout=10)       0.673   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<3>
    SLICE_X102Y133.Y     Tilo                  0.616   ftop/edp0/x__h55198<31>
                                                       ftop/edp0/x__h55198_cmp_eq000011
    SLICE_X105Y129.F4    net (fanout=18)       0.595   ftop/edp0/x__h55198_cmp_le0012
    SLICE_X105Y129.X     Tilo                  0.562   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>60
    SLICE_X96Y140.F1     net (fanout=4)        2.180   ftop/edp0/x__h55198<33>
    SLICE_X96Y140.X      Tif5x                 0.853   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529_G
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.G1     net (fanout=8)        0.743   ftop/edp0/Sh5651
    SLICE_X87Y154.Y      Tilo                  0.561   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW0
    SLICE_X86Y155.G2     net (fanout=1)        0.088   ftop/edp0/N3257
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.661ns (9.589ns logic, 10.072ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_70 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.741ns (Levels of Logic = 15)
  Clock Path Skew:      0.040ns (0.642 - 0.602)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X96Y117.G3     net (fanout=1)        0.320   ftop/edp0/dpControl_0_1
    SLICE_X96Y117.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X96Y117.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X96Y117.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X98Y124.G3     net (fanout=2)        0.725   ftop/edp0/N1937
    SLICE_X98Y124.Y      Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X98Y125.F4     net (fanout=3)        0.075   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y125.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X98Y126.G1     net (fanout=3)        0.415   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X98Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X98Y126.F4     net (fanout=2)        0.038   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X98Y126.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X102Y132.F3    net (fanout=3)        0.718   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X102Y132.X     Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X99Y134.G1     net (fanout=47)       0.818   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X99Y134.Y      Tilo                  0.561   ftop/edp0/x__h55198<10>
                                                       ftop/edp0/x__h55198_and0014<0>15_SW1
    SLICE_X99Y134.F1     net (fanout=1)        0.383   ftop/edp0/x__h55198_and0014<0>15_SW1/O
    SLICE_X99Y134.X      Tilo                  0.562   ftop/edp0/x__h55198<10>
                                                       ftop/edp0/x__h55198_and0014<0>15
    SLICE_X102Y154.G4    net (fanout=4)        1.839   ftop/edp0/x__h55198<10>
    SLICE_X102Y154.Y     Tilo                  0.616   ftop/edp0/Sh4010
                                                       ftop/edp0/Sh400911_SW0
    SLICE_X102Y154.F3    net (fanout=2)        0.325   ftop/edp0/N2516
    SLICE_X102Y154.X     Tilo                  0.601   ftop/edp0/Sh4010
                                                       ftop/edp0/Sh40101
    SLICE_X101Y163.F1    net (fanout=3)        0.818   ftop/edp0/Sh4010
    SLICE_X101Y163.X     Tif5x                 0.791   ftop/edp0/Sh4822
                                                       ftop/edp0/Sh482228_G
                                                       ftop/edp0/Sh482228
    SLICE_X108Y175.F1    net (fanout=5)        1.377   ftop/edp0/Sh4822
    SLICE_X108Y175.X     Tif5x                 0.853   ftop/edp0/Sh5670
                                                       ftop/edp0/Sh567028_G
                                                       ftop/edp0/Sh567028
    SLICE_X110Y187.G1    net (fanout=6)        1.256   ftop/edp0/Sh5670
    SLICE_X110Y187.Y     Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<70>
                                                       ftop/edp0/Sh6470
    SLICE_X110Y187.F2    net (fanout=3)        0.581   ftop/edp0/Sh6470
    SLICE_X110Y187.CLK   Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<70>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7916<0>1
                                                       ftop/edp0/edp_dgdpTx_vec_70
    -------------------------------------------------  ---------------------------
    Total                                     19.741ns (10.032ns logic, 9.709ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.483ns (Levels of Logic = 10)
  Clock Path Skew:      -0.218ns (0.562 - 0.780)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X115Y135.G4    net (fanout=3)        0.310   ftop/edp0/N1799
    SLICE_X115Y135.Y     Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X115Y135.F4    net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X115Y135.X     Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X4Y19.A4      net (fanout=1)        1.132   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X4Y19.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X96Y140.BX     net (fanout=215)      2.309   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X96Y140.X      Tbxx                  0.705   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.F1     net (fanout=8)        0.739   ftop/edp0/Sh5651
    SLICE_X87Y154.X      Tilo                  0.562   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW1
    SLICE_X86Y155.G3     net (fanout=1)        0.023   ftop/edp0/N3258
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.483ns (11.011ns logic, 8.472ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.550ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.632 - 0.780)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X115Y135.G4    net (fanout=3)        0.310   ftop/edp0/N1799
    SLICE_X115Y135.Y     Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X115Y135.F4    net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X115Y135.X     Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X4Y19.A4      net (fanout=1)        1.132   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X4Y19.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X100Y134.G1    net (fanout=270)      1.885   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X100Y134.X     Tif5x                 0.853   ftop/edp0/Sh4037
                                                       ftop/edp0/Sh403729_F
                                                       ftop/edp0/Sh403729
    SLICE_X97Y139.F2     net (fanout=4)        1.212   ftop/edp0/Sh4037
    SLICE_X97Y139.X      Tif5x                 0.791   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484928_G
                                                       ftop/edp0/Sh484928
    SLICE_X101Y151.F3    net (fanout=4)        1.400   ftop/edp0/Sh4849
    SLICE_X101Y151.X     Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X107Y153.G3    net (fanout=5)        0.640   ftop/edp0/Sh5697
    SLICE_X107Y153.Y     Tilo                  0.561   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561_SW0_SW0
    SLICE_X107Y153.F2    net (fanout=1)        0.351   ftop/edp0/Sh6561_SW0_SW0/O
    SLICE_X107Y153.X     Tilo                  0.562   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561
    SLICE_X110Y155.F4    net (fanout=3)        0.850   ftop/edp0/Sh6561
    SLICE_X110Y155.CLK   Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     19.550ns (11.042ns logic, 8.508ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.657ns (Levels of Logic = 15)
  Clock Path Skew:      -0.040ns (0.562 - 0.602)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X96Y117.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X96Y117.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X96Y117.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X96Y117.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X98Y124.G3     net (fanout=2)        0.725   ftop/edp0/N1937
    SLICE_X98Y124.Y      Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X98Y125.F4     net (fanout=3)        0.075   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y125.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X98Y126.G1     net (fanout=3)        0.415   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X98Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X98Y126.F4     net (fanout=2)        0.038   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X98Y126.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X100Y133.F3    net (fanout=3)        0.522   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X100Y133.X     Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X102Y133.G3    net (fanout=7)        0.364   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X102Y133.Y     Tilo                  0.616   ftop/edp0/x__h55198<31>
                                                       ftop/edp0/x__h55198_cmp_eq000011
    SLICE_X105Y129.F4    net (fanout=18)       0.595   ftop/edp0/x__h55198_cmp_le0012
    SLICE_X105Y129.X     Tilo                  0.562   ftop/edp0/x__h55198<33>
                                                       ftop/edp0/x__h55198_and0012<3>60
    SLICE_X96Y140.F1     net (fanout=4)        2.180   ftop/edp0/x__h55198<33>
    SLICE_X96Y140.X      Tif5x                 0.853   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529_G
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.G1     net (fanout=8)        0.743   ftop/edp0/Sh5651
    SLICE_X87Y154.Y      Tilo                  0.561   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW0
    SLICE_X86Y155.G2     net (fanout=1)        0.088   ftop/edp0/N3257
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.657ns (10.284ns logic, 9.373ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.545ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.632 - 0.780)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X115Y135.G4    net (fanout=3)        0.310   ftop/edp0/N1799
    SLICE_X115Y135.Y     Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X115Y135.F4    net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X115Y135.X     Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X4Y19.A4      net (fanout=1)        1.132   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X4Y19.P0      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X100Y134.F1    net (fanout=270)      1.880   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X100Y134.X     Tif5x                 0.853   ftop/edp0/Sh4037
                                                       ftop/edp0/Sh403729_G
                                                       ftop/edp0/Sh403729
    SLICE_X97Y139.F2     net (fanout=4)        1.212   ftop/edp0/Sh4037
    SLICE_X97Y139.X      Tif5x                 0.791   ftop/edp0/Sh4849
                                                       ftop/edp0/Sh484928_G
                                                       ftop/edp0/Sh484928
    SLICE_X101Y151.F3    net (fanout=4)        1.400   ftop/edp0/Sh4849
    SLICE_X101Y151.X     Tif5x                 0.791   ftop/edp0/Sh5697
                                                       ftop/edp0/Sh569728_G
                                                       ftop/edp0/Sh569728
    SLICE_X107Y153.G3    net (fanout=5)        0.640   ftop/edp0/Sh5697
    SLICE_X107Y153.Y     Tilo                  0.561   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561_SW0_SW0
    SLICE_X107Y153.F2    net (fanout=1)        0.351   ftop/edp0/Sh6561_SW0_SW0/O
    SLICE_X107Y153.X     Tilo                  0.562   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561
    SLICE_X110Y155.F4    net (fanout=3)        0.850   ftop/edp0/Sh6561
    SLICE_X110Y155.CLK   Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     19.545ns (11.042ns logic, 8.503ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_70 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.685ns (Levels of Logic = 14)
  Clock Path Skew:      -0.002ns (0.642 - 0.644)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_4 to ftop/edp0/edp_dgdpTx_vec_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y113.YQ     Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_empty<4>
                                                       ftop/edp0/edp_dgdpTx_num_empty_4
    SLICE_X96Y118.G3     net (fanout=5)        0.821   ftop/edp0/edp_dgdpTx_num_empty<4>
    SLICE_X96Y118.Y      Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X98Y119.F1     net (fanout=2)        0.393   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta8
    SLICE_X98Y119.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X98Y125.F3     net (fanout=3)        0.487   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X98Y125.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X98Y126.G1     net (fanout=3)        0.415   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X98Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X98Y126.F4     net (fanout=2)        0.038   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X98Y126.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X102Y132.F3    net (fanout=3)        0.718   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X102Y132.X     Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X99Y134.G1     net (fanout=47)       0.818   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X99Y134.Y      Tilo                  0.561   ftop/edp0/x__h55198<10>
                                                       ftop/edp0/x__h55198_and0014<0>15_SW1
    SLICE_X99Y134.F1     net (fanout=1)        0.383   ftop/edp0/x__h55198_and0014<0>15_SW1/O
    SLICE_X99Y134.X      Tilo                  0.562   ftop/edp0/x__h55198<10>
                                                       ftop/edp0/x__h55198_and0014<0>15
    SLICE_X102Y154.G4    net (fanout=4)        1.839   ftop/edp0/x__h55198<10>
    SLICE_X102Y154.Y     Tilo                  0.616   ftop/edp0/Sh4010
                                                       ftop/edp0/Sh400911_SW0
    SLICE_X102Y154.F3    net (fanout=2)        0.325   ftop/edp0/N2516
    SLICE_X102Y154.X     Tilo                  0.601   ftop/edp0/Sh4010
                                                       ftop/edp0/Sh40101
    SLICE_X101Y163.F1    net (fanout=3)        0.818   ftop/edp0/Sh4010
    SLICE_X101Y163.X     Tif5x                 0.791   ftop/edp0/Sh4822
                                                       ftop/edp0/Sh482228_G
                                                       ftop/edp0/Sh482228
    SLICE_X108Y175.F1    net (fanout=5)        1.377   ftop/edp0/Sh4822
    SLICE_X108Y175.X     Tif5x                 0.853   ftop/edp0/Sh5670
                                                       ftop/edp0/Sh567028_G
                                                       ftop/edp0/Sh567028
    SLICE_X110Y187.G1    net (fanout=6)        1.256   ftop/edp0/Sh5670
    SLICE_X110Y187.Y     Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<70>
                                                       ftop/edp0/Sh6470
    SLICE_X110Y187.F2    net (fanout=3)        0.581   ftop/edp0/Sh6470
    SLICE_X110Y187.CLK   Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<70>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7916<0>1
                                                       ftop/edp0/edp_dgdpTx_vec_70
    -------------------------------------------------  ---------------------------
    Total                                     19.685ns (9.416ns logic, 10.269ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_5 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_537 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.530ns (Levels of Logic = 10)
  Clock Path Skew:      -0.152ns (0.379 - 0.531)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_5 to ftop/edp0/edp_dgdpTx_vec_537
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y130.XQ    Tcko                  0.495   ftop/edp0/edp_dgdpTx_num_full<5>
                                                       ftop/edp0/edp_dgdpTx_num_full_5
    SLICE_X114Y132.G1    net (fanout=5)        0.696   ftop/edp0/edp_dgdpTx_num_full<5>
    SLICE_X114Y132.Y     Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X115Y135.G4    net (fanout=3)        0.310   ftop/edp0/N1799
    SLICE_X115Y135.Y     Tilo                  0.561   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_2
    SLICE_X115Y135.F4    net (fanout=16)       0.032   ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X115Y135.X     Tilo                  0.562   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<4>11
    DSP48A_X4Y19.A4      net (fanout=1)        1.132   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<4>
    DSP48A_X4Y19.P1      Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X97Y135.F1     net (fanout=215)      2.897   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<1>
    SLICE_X97Y135.X      Tif5x                 0.791   ftop/edp0/Sh4057
                                                       ftop/edp0/Sh405732_G
                                                       ftop/edp0/Sh405732
    SLICE_X105Y130.G4    net (fanout=4)        0.853   ftop/edp0/Sh4057
    SLICE_X105Y130.X     Tif5x                 0.791   ftop/edp0/Sh4857
                                                       ftop/edp0/Sh485728_F
                                                       ftop/edp0/Sh485728
    SLICE_X108Y130.F1    net (fanout=4)        0.654   ftop/edp0/Sh4857
    SLICE_X108Y130.X     Tif5x                 0.853   ftop/edp0/Sh5689
                                                       ftop/edp0/Sh568928_G
                                                       ftop/edp0/Sh568928
    SLICE_X110Y119.G1    net (fanout=4)        1.315   ftop/edp0/Sh5689
    SLICE_X110Y119.Y     Tilo                  0.616   ftop/edp0/Sh6681
                                                       ftop/edp0/Sh6681_SW0
    SLICE_X110Y119.F3    net (fanout=2)        0.043   ftop/edp0/N1662
    SLICE_X110Y119.X     Tilo                  0.601   ftop/edp0/Sh6681
                                                       ftop/edp0/Sh6681
    SLICE_X110Y116.BX    net (fanout=2)        0.358   ftop/edp0/Sh6681
    SLICE_X110Y116.CLK   Tdick                 0.760   ftop/edp0/edp_dgdpTx_vec<537>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7870<7>361
                                                       ftop/edp0/edp_dgdpTx_vec_537
    -------------------------------------------------  ---------------------------
    Total                                     19.530ns (11.240ns logic, 8.290ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_435 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.639ns (Levels of Logic = 16)
  Clock Path Skew:      -0.040ns (0.562 - 0.602)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_435
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.YQ     Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X96Y117.G3     net (fanout=1)        0.320   ftop/edp0/dpControl_0_1
    SLICE_X96Y117.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X96Y117.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X96Y117.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X98Y124.G3     net (fanout=2)        0.725   ftop/edp0/N1937
    SLICE_X98Y124.Y      Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X98Y125.F4     net (fanout=3)        0.075   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y125.X      Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X98Y126.G1     net (fanout=3)        0.415   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X98Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X98Y126.F4     net (fanout=2)        0.038   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X98Y126.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X102Y132.F3    net (fanout=3)        0.718   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X102Y132.X     Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X102Y131.G1    net (fanout=47)       0.553   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X102Y131.Y     Tilo                  0.616   ftop/edp0/x__h55198_and0013<2>15
                                                       ftop/edp0/x__h55198_and0012<0>41
    SLICE_X98Y133.G4     net (fanout=8)        0.940   ftop/edp0/N220
    SLICE_X98Y133.Y      Tilo                  0.616   ftop/edp0/x__h55198<34>
                                                       ftop/edp0/x__h55198_and0012<4>15
    SLICE_X98Y133.F3     net (fanout=1)        0.021   ftop/edp0/x__h55198_and0012<4>15/O
    SLICE_X98Y133.X      Tilo                  0.601   ftop/edp0/x__h55198<34>
                                                       ftop/edp0/x__h55198_and0012<4>17
    SLICE_X96Y140.G4     net (fanout=4)        0.812   ftop/edp0/x__h55198<34>
    SLICE_X96Y140.X      Tif5x                 0.853   ftop/edp0/Sh4035
                                                       ftop/edp0/Sh403529_F
                                                       ftop/edp0/Sh403529
    SLICE_X91Y146.G2     net (fanout=4)        0.882   ftop/edp0/Sh4035
    SLICE_X91Y146.X      Tif5x                 0.791   ftop/edp0/Sh4835
                                                       ftop/edp0/Sh483530_F
                                                       ftop/edp0/Sh483530
    SLICE_X86Y150.G4     net (fanout=4)        1.065   ftop/edp0/Sh4835
    SLICE_X86Y150.X      Tif5x                 0.853   ftop/edp0/Sh5651
                                                       ftop/edp0/Sh56512
                                                       ftop/edp0/Sh5651_f5
    SLICE_X87Y154.G1     net (fanout=8)        0.743   ftop/edp0/Sh5651
    SLICE_X87Y154.Y      Tilo                  0.561   ftop/edp0/N3258
                                                       ftop/edp0/Sh6579_SW0_SW0
    SLICE_X86Y155.G2     net (fanout=1)        0.088   ftop/edp0/N3257
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<179>
                                                       ftop/edp0/Sh6579
    SLICE_X88Y169.F4     net (fanout=3)        1.284   ftop/edp0/Sh6579
    SLICE_X88Y169.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<435>
                                                       ftop/edp0/edp_dgdpTx_vec_435_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_435
    -------------------------------------------------  ---------------------------
    Total                                     19.639ns (10.939ns logic, 8.700ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_70 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.714ns (Levels of Logic = 15)
  Clock Path Skew:      0.040ns (0.642 - 0.602)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X96Y117.G4     net (fanout=2)        0.376   ftop/edp0/dpControl<4>
    SLICE_X96Y117.Y      Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X96Y117.F3     net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X96Y117.X      Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X98Y124.G3     net (fanout=2)        0.725   ftop/edp0/N1937
    SLICE_X98Y124.Y      Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X98Y124.F4     net (fanout=3)        0.075   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X98Y124.X      Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X98Y126.G3     net (fanout=13)       0.332   ftop/edp0/N2337
    SLICE_X98Y126.Y      Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X98Y126.F4     net (fanout=2)        0.038   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X98Y126.X      Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X102Y132.F3    net (fanout=3)        0.718   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X102Y132.X     Tilo                  0.601   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X99Y134.G1     net (fanout=47)       0.818   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X99Y134.Y      Tilo                  0.561   ftop/edp0/x__h55198<10>
                                                       ftop/edp0/x__h55198_and0014<0>15_SW1
    SLICE_X99Y134.F1     net (fanout=1)        0.383   ftop/edp0/x__h55198_and0014<0>15_SW1/O
    SLICE_X99Y134.X      Tilo                  0.562   ftop/edp0/x__h55198<10>
                                                       ftop/edp0/x__h55198_and0014<0>15
    SLICE_X102Y154.G4    net (fanout=4)        1.839   ftop/edp0/x__h55198<10>
    SLICE_X102Y154.Y     Tilo                  0.616   ftop/edp0/Sh4010
                                                       ftop/edp0/Sh400911_SW0
    SLICE_X102Y154.F3    net (fanout=2)        0.325   ftop/edp0/N2516
    SLICE_X102Y154.X     Tilo                  0.601   ftop/edp0/Sh4010
                                                       ftop/edp0/Sh40101
    SLICE_X101Y163.F1    net (fanout=3)        0.818   ftop/edp0/Sh4010
    SLICE_X101Y163.X     Tif5x                 0.791   ftop/edp0/Sh4822
                                                       ftop/edp0/Sh482228_G
                                                       ftop/edp0/Sh482228
    SLICE_X108Y175.F1    net (fanout=5)        1.377   ftop/edp0/Sh4822
    SLICE_X108Y175.X     Tif5x                 0.853   ftop/edp0/Sh5670
                                                       ftop/edp0/Sh567028_G
                                                       ftop/edp0/Sh567028
    SLICE_X110Y187.G1    net (fanout=6)        1.256   ftop/edp0/Sh5670
    SLICE_X110Y187.Y     Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<70>
                                                       ftop/edp0/Sh6470
    SLICE_X110Y187.F2    net (fanout=3)        0.581   ftop/edp0/Sh6470
    SLICE_X110Y187.CLK   Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<70>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7916<0>1
                                                       ftop/edp0/edp_dgdpTx_vec_70
    -------------------------------------------------  ---------------------------
    Total                                     19.714ns (10.032ns logic, 9.682ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 1)
  Clock Path Skew:      0.207ns (1.037 - 0.830)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y102.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X48Y104.BY     net (fanout=2)        0.351   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X48Y104.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.289ns logic, 0.351ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.207ns (1.037 - 0.830)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y102.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X48Y104.BY     net (fanout=2)        0.351   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X48Y104.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.290ns logic, 0.351ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[63].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.485 - 0.403)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[63].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y169.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<63>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[63].U_DQ
    SLICE_X32Y168.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<63>
    SLICE_X32Y168.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<63>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[131].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.360 - 0.309)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[131].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y162.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<131>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[131].U_DQ
    SLICE_X18Y162.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<131>
    SLICE_X18Y162.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<131>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.966 - 0.837)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.XQ     Tcko                  0.417   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X70Y103.BY     net (fanout=2)        0.345   ftop/cp/td<1>
    SLICE_X70Y103.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.287ns logic, 0.345ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[51].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.078 - 0.055)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[51].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y177.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<51>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[51].U_DQ
    SLICE_X40Y174.BX     net (fanout=1)        0.282   U_ila_pro_0/U0/iDATA<51>
    SLICE_X40Y174.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<51>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.244ns logic, 0.282ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.129ns (0.966 - 0.837)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y104.XQ     Tcko                  0.417   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X70Y103.BY     net (fanout=2)        0.345   ftop/cp/td<1>
    SLICE_X70Y103.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.288ns logic, 0.345ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[91].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.370 - 0.342)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[91].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y174.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<91>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[91].U_DQ
    SLICE_X28Y174.BX     net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<91>
    SLICE_X28Y174.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<91>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_13 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.549 - 0.485)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_13 to ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y136.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<13>
                                                       ftop/cp/wci_reqF_3_q_0_13
    SLICE_X62Y136.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<13>
    SLICE_X62Y136.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_13 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.549 - 0.485)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_13 to ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y136.XQ     Tcko                  0.396   ftop/cp_wci_Vm_9_MData<13>
                                                       ftop/cp/wci_reqF_3_q_0_13
    SLICE_X62Y136.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<13>
    SLICE_X62Y136.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.075 - 0.043)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y179.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<107>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ
    SLICE_X24Y176.BX     net (fanout=1)        0.282   U_ila_pro_0/U0/iDATA<107>
    SLICE_X24Y176.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<107>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.265ns logic, 0.282ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[41].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.107 - 0.098)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[41].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y166.XQ     Tcko                  0.396   U_ila_pro_0/U0/iDATA<41>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[41].U_DQ
    SLICE_X42Y164.BX     net (fanout=1)        0.282   U_ila_pro_0/U0/iDATA<41>
    SLICE_X42Y164.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<41>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.244ns logic, 0.282ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_24 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.554 - 0.473)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_24 to ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y141.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_24
    SLICE_X46Y140.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<24>
    SLICE_X46Y140.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_24 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.554 - 0.473)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_24 to ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y141.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_q_0_24
    SLICE_X46Y140.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<24>
    SLICE_X46Y140.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[62].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.485 - 0.403)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[62].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y169.YQ     Tcko                  0.419   U_ila_pro_0/U0/iDATA<63>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[62].U_DQ
    SLICE_X32Y168.BY     net (fanout=1)        0.313   U_ila_pro_0/U0/iDATA<62>
    SLICE_X32Y168.CLK    Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<63>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.289ns logic, 0.313ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.323 - 0.267)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_1_q_0_31
    SLICE_X30Y55.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X30Y55.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.323 - 0.267)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y54.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_1_q_0_31
    SLICE_X30Y55.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X30Y55.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[125].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.271 - 0.242)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[125].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y180.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<125>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[125].U_DQ
    SLICE_X26Y180.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<125>
    SLICE_X26Y180.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<125>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.591 - 0.484)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y141.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_2
    SLICE_X56Y141.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X56Y141.CLK    Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.591 - 0.484)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y141.YQ     Tcko                  0.419   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_2
    SLICE_X56Y141.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X56Y141.CLK    Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X34Y17.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X34Y17.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_3/SR
  Location pin: SLICE_X30Y22.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_3/SR
  Location pin: SLICE_X30Y22.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_2/SR
  Location pin: SLICE_X30Y22.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_2/SR
  Location pin: SLICE_X30Y22.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_9/SR
  Location pin: SLICE_X28Y25.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_9/SR
  Location pin: SLICE_X28Y25.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_8/SR
  Location pin: SLICE_X28Y25.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre<9>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rdCounterPre_8/SR
  Location pin: SLICE_X28Y25.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X70Y84.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X70Y84.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X70Y84.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X70Y84.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X12Y6.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X12Y6.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_10/SR
  Location pin: SLICE_X12Y6.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_10/SR
  Location pin: SLICE_X12Y6.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_13/SR
  Location pin: SLICE_X10Y7.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_13/SR
  Location pin: SLICE_X10Y7.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.904ns|            0|            0|            2|    106053130|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.122ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.808ns|          N/A|            0|            0|    106053129|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.203|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.907|         |    3.955|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.808|         |         |         |
sys0_clkp      |   19.808|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.808|         |         |         |
sys0_clkp      |   19.808|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106070720 paths, 0 nets, and 109416 connections

Design statistics:
   Minimum period:  19.808ns{1}   (Maximum frequency:  50.485MHz)
   Maximum path delay from/to any node:   1.303ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 13:38:53 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 873 MB



