module PipelineCPU(
input clk,
output [31:0]PC,Inst_IF,Inst_ID,
output [31:0]A_in,B_in,ALU_out,Shift_out
);

endmodule
