<stg><name>BlackScholes</name>


<trans_list>

<trans id="1886" from="1" to="2">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="2" to="3">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="3" to="4">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="4" to="5">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="5" to="6">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="6" to="7">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="7" to="8">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="8" to="9">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="9" to="10">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="10" to="11">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="11" to="12">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="12" to="13">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="13" to="14">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="14" to="15">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="15" to="16">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="16" to="17">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="17" to="18">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="18" to="19">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="19" to="20">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="20" to="21">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="21" to="22">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="22" to="23">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="23" to="24">
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="24" to="25">
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="25" to="26">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="26" to="27">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="27" to="28">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="28" to="29">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="29" to="30">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="30" to="31">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="31" to="32">
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="32" to="33">
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="33" to="34">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="34" to="35">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="35" to="36">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="36" to="37">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="37" to="38">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="38" to="39">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="39" to="40">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="40" to="41">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="41" to="42">
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="42" to="43">
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="43" to="44">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="44" to="45">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="45" to="46">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="46" to="47">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="47" to="48">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="48" to="49">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="49" to="50">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="50" to="51">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="51" to="52">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="52" to="53">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="53" to="54">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="54" to="55">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="55" to="56">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="56" to="57">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="57" to="58">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="58" to="59">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="59" to="60">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1945" from="60" to="61">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="61" to="62">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="62" to="63">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="63" to="64">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="64" to="65">
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="65" to="66">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="66" to="67">
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="67" to="68">
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="68" to="69">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="69" to="70">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="70" to="71">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="71" to="72">
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="72" to="73">
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="73" to="74">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="74" to="75">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="75" to="76">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="76" to="77">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="77" to="78">
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="78" to="79">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1964" from="79" to="80">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1965" from="80" to="81">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1966" from="81" to="82">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1967" from="82" to="83">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1968" from="83" to="84">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1969" from="84" to="85">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1970" from="85" to="86">
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1971" from="86" to="87">
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1972" from="87" to="88">
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1973" from="88" to="89">
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1974" from="89" to="90">
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1975" from="90" to="91">
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1976" from="91" to="92">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1977" from="92" to="93">
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1978" from="93" to="94">
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1979" from="94" to="95">
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1980" from="95" to="96">
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1981" from="96" to="97">
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1982" from="97" to="98">
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1983" from="98" to="99">
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1984" from="99" to="100">
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1985" from="100" to="101">
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1986" from="101" to="102">
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1987" from="102" to="103">
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1988" from="103" to="104">
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1989" from="104" to="105">
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1990" from="105" to="106">
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1991" from="106" to="107">
<condition id="948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1992" from="107" to="108">
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1993" from="108" to="109">
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1994" from="109" to="110">
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1995" from="110" to="111">
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1996" from="111" to="112">
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1997" from="112" to="113">
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="113" to="114">
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1999" from="114" to="115">
<condition id="956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2000" from="115" to="116">
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2001" from="116" to="117">
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2002" from="117" to="118">
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="118" to="119">
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="119" to="120">
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="120" to="121">
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="121" to="122">
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="122" to="123">
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="123" to="124">
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="124" to="125">
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="125" to="126">
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="126" to="127">
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="127" to="128">
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="128" to="129">
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="129" to="130">
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="130" to="131">
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="131" to="132">
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="132" to="133">
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="133" to="134">
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="134" to="135">
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2020" from="135" to="136">
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="136" to="137">
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2022" from="137" to="138">
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2023" from="138" to="139">
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2024" from="139" to="140">
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="140" to="141">
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="141" to="142">
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2027" from="142" to="143">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="143" to="144">
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="144" to="145">
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="145" to="146">
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2031" from="146" to="147">
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2032" from="147" to="148">
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2033" from="148" to="149">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2034" from="149" to="150">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2035" from="150" to="151">
<condition id="992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2036" from="151" to="152">
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2037" from="152" to="153">
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2038" from="153" to="154">
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2039" from="154" to="155">
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2040" from="155" to="156">
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="156" to="157">
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="157" to="158">
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="158" to="159">
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2044" from="159" to="160">
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="160" to="161">
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="161" to="162">
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="162" to="163">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2048" from="163" to="164">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="164" to="165">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="165" to="166">
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="166" to="167">
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="167" to="168">
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="168" to="169">
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="169" to="170">
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="170" to="171">
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="171" to="172">
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="172" to="173">
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="173" to="174">
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="174" to="175">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="175" to="176">
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="176" to="177">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="177" to="178">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="178" to="179">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="179" to="180">
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="180" to="181">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="181" to="182">
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="182" to="183">
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="183" to="184">
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="184" to="185">
<condition id="1026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="185" to="186">
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="186" to="187">
<condition id="1028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="187" to="188">
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="188" to="189">
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="189" to="190">
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="190" to="191">
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="191" to="192">
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="192" to="193">
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="193" to="194">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="194" to="195">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="195" to="196">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="196" to="197">
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="197" to="198">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="198" to="199">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="199" to="200">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="200" to="201">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="201" to="202">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="202" to="203">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="203" to="204">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="204" to="205">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="205" to="206">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="206" to="207">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="207" to="208">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="208" to="209">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="209" to="210">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="210" to="211">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="211" to="212">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="212" to="213">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="213" to="214">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="214" to="215">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="215" to="216">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="216" to="217">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="217" to="218">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="218" to="219">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="219" to="220">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="220" to="221">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="221" to="222">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="222" to="223">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="223" to="224">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="224" to="225">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="225" to="226">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="226" to="227">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="227" to="228">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="228" to="229">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="229" to="230">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="230" to="231">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="231" to="232">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="232" to="233">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="233" to="234">
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="234" to="235">
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="235" to="236">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2121" from="236" to="237">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2122" from="237" to="238">
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2123" from="238" to="239">
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2124" from="239" to="240">
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2125" from="240" to="241">
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2126" from="241" to="242">
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2127" from="242" to="243">
<condition id="1084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2128" from="243" to="244">
<condition id="1085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2129" from="244" to="245">
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2130" from="245" to="246">
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2131" from="246" to="247">
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2132" from="247" to="248">
<condition id="1089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2133" from="248" to="249">
<condition id="1090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2134" from="249" to="250">
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2135" from="250" to="251">
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2136" from="251" to="252">
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="252" to="253">
<condition id="1094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="253" to="254">
<condition id="1095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="254" to="255">
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="255" to="256">
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="256" to="257">
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="257" to="258">
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="258" to="259">
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="259" to="260">
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="260" to="261">
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="261" to="262">
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="262" to="263">
<condition id="1104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="263" to="264">
<condition id="1105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="264" to="265">
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="265" to="266">
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="266" to="267">
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="267" to="268">
<condition id="1109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="268" to="269">
<condition id="1110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="269" to="270">
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="270" to="271">
<condition id="1112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="271" to="272">
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="272" to="273">
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="273" to="274">
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="274" to="275">
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="275" to="276">
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="276" to="277">
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="277" to="278">
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="278" to="279">
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="279" to="280">
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="280" to="281">
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="281" to="282">
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="282" to="283">
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="283" to="284">
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="284" to="285">
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="285" to="286">
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="286" to="287">
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="287" to="288">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="288" to="289">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="289" to="290">
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="290" to="291">
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="291" to="292">
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="292" to="293">
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="293" to="294">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="294" to="295">
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="295" to="296">
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="296" to="297">
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="297" to="298">
<condition id="1139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="298" to="299">
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="299" to="300">
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="300" to="301">
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="301" to="302">
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="302" to="303">
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="303" to="304">
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="304" to="305">
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="305" to="306">
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="306" to="307">
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="307" to="308">
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="308" to="309">
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %b_read = call double @_ssdm_op_Read.ap_auto.double(double %b) nounwind

]]></node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %r_read = call double @_ssdm_op_Read.ap_auto.double(double %r) nounwind

]]></node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %T_read = call double @_ssdm_op_Read.ap_auto.double(double %T) nounwind

]]></node>
<StgValue><ssdm name="T_read"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %X_read = call double @_ssdm_op_Read.ap_auto.double(double %X) nounwind

]]></node>
<StgValue><ssdm name="X_read"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %S_read = call double @_ssdm_op_Read.ap_auto.double(double %S) nounwind

]]></node>
<StgValue><ssdm name="S_read"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %CallPutFlag_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %CallPutFlag) nounwind

]]></node>
<StgValue><ssdm name="CallPutFlag_read"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64">
<![CDATA[
:15  %tmp = call fastcc i64 @BlackScholes_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:118  %tmp_65 = icmp eq i8 %CallPutFlag_read, 99

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="318" st_id="2" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64">
<![CDATA[
:15  %tmp = call fastcc i64 @BlackScholes_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="319" st_id="3" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64">
<![CDATA[
:15  %tmp = call fastcc i64 @BlackScholes_rand_uint32() nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="27" op_0_bw="27" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_3 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %tmp, i32 5, i32 31)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="26" op_0_bw="26" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_5 = call i26 @_ssdm_op_PartSelect.i26.i64.i32.i32(i64 %tmp, i32 6, i32 31)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="27">
<![CDATA[
:17  %k = sext i27 %tmp_3 to i64

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64">
<![CDATA[
:20  %tmp_s = uitofp i64 %k to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="324" st_id="5" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64">
<![CDATA[
:20  %tmp_s = uitofp i64 %k to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="325" st_id="6" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64">
<![CDATA[
:20  %tmp_s = uitofp i64 %k to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="326" st_id="7" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64">
<![CDATA[
:20  %tmp_s = uitofp i64 %k to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="327" st_id="8" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64">
<![CDATA[
:20  %tmp_s = uitofp i64 %k to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="328" st_id="9" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64">
<![CDATA[
:20  %tmp_s = uitofp i64 %k to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="63" op_0_bw="26">
<![CDATA[
:19  %tmp_6 = sext i26 %tmp_5 to i63

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="63">
<![CDATA[
:22  %tmp_66 = zext i63 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64">
<![CDATA[
:23  %tmp_33 = uitofp i64 %tmp_66 to double

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="333" st_id="11" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64">
<![CDATA[
:23  %tmp_33 = uitofp i64 %tmp_66 to double

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="335" st_id="12" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64">
<![CDATA[
:23  %tmp_33 = uitofp i64 %tmp_66 to double

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="337" st_id="13" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64">
<![CDATA[
:23  %tmp_33 = uitofp i64 %tmp_66 to double

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="339" st_id="14" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64">
<![CDATA[
:23  %tmp_33 = uitofp i64 %tmp_66 to double

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="341" st_id="15" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21  %tmp_32 = fmul double %tmp_s, 0x4190000000000000

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64">
<![CDATA[
:23  %tmp_33 = uitofp i64 %tmp_66 to double

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="343" st_id="16" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_34 = fadd double %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="344" st_id="17" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_34 = fadd double %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="345" st_id="18" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_34 = fadd double %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="346" st_id="19" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_34 = fadd double %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="347" st_id="20" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24  %tmp_34 = fadd double %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="348" st_id="21" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %U = fmul double %tmp_34, 0x3CA0000000000000

]]></node>
<StgValue><ssdm name="U"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="349" st_id="22" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %U = fmul double %tmp_34, 0x3CA0000000000000

]]></node>
<StgValue><ssdm name="U"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="350" st_id="23" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %U = fmul double %tmp_34, 0x3CA0000000000000

]]></node>
<StgValue><ssdm name="U"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="351" st_id="24" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %U = fmul double %tmp_34, 0x3CA0000000000000

]]></node>
<StgValue><ssdm name="U"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="352" st_id="25" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %U = fmul double %tmp_34, 0x3CA0000000000000

]]></node>
<StgValue><ssdm name="U"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="353" st_id="26" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25  %U = fmul double %tmp_34, 0x3CA0000000000000

]]></node>
<StgValue><ssdm name="U"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="354" st_id="27" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_35 = fmul double %U, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="355" st_id="28" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_35 = fmul double %U, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="356" st_id="29" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_35 = fmul double %U, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="357" st_id="30" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_35 = fmul double %U, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="358" st_id="31" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_35 = fmul double %U, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="359" st_id="32" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26  %tmp_35 = fmul double %U, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="360" st_id="33" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %v_4 = fadd double %tmp_35, -1.000000e+00

]]></node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="361" st_id="34" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %v_4 = fadd double %tmp_35, -1.000000e+00

]]></node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="362" st_id="35" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %v_4 = fadd double %tmp_35, -1.000000e+00

]]></node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="363" st_id="36" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %v_4 = fadd double %tmp_35, -1.000000e+00

]]></node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="364" st_id="37" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27  %v_4 = fadd double %tmp_35, -1.000000e+00

]]></node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="365" st_id="38" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_36 = fcmp olt double %v_4, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="366" st_id="39" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_36 = fcmp olt double %v_4, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="367" st_id="40" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28  %tmp_36 = fcmp olt double %v_4, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="368" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %tmp_36, label %._crit_edge, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="40" stage="3" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp_37 = fptrunc double %S_read to float

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="370" st_id="41" stage="2" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp_37 = fptrunc double %S_read to float

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="371" st_id="42" stage="1" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp_37 = fptrunc double %S_read to float

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="372" st_id="43" stage="13" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="373" st_id="44" stage="12" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="374" st_id="45" stage="11" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="375" st_id="46" stage="10" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="376" st_id="47" stage="9" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="377" st_id="48" stage="8" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="378" st_id="49" stage="7" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="379" st_id="50" stage="6" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="380" st_id="51" stage="5" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="381" st_id="52" stage="4" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="382" st_id="53" stage="3" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="383" st_id="54" stage="2" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="384" st_id="55" stage="1" lat="13">
<core>FLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_38 = call float @llvm.log.f32(float %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="385" st_id="56" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_39 = fpext float %tmp_38 to double

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="386" st_id="57" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_39 = fpext float %tmp_38 to double

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="387" st_id="58" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_39 = fpext float %tmp_38 to double

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="388" st_id="59" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="389" st_id="60" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="390" st_id="61" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="391" st_id="62" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="392" st_id="63" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="393" st_id="64" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_40 = fmul double %tmp_39, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="394" st_id="65" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="395" st_id="66" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="396" st_id="67" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="397" st_id="68" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="398" st_id="69" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="399" st_id="70" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="400" st_id="71" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="401" st_id="72" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="402" st_id="73" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="403" st_id="74" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="404" st_id="75" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="405" st_id="76" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="406" st_id="77" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="407" st_id="78" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="408" st_id="79" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="409" st_id="80" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="410" st_id="81" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="411" st_id="82" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="412" st_id="83" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="413" st_id="84" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="414" st_id="85" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="415" st_id="86" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="416" st_id="87" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="417" st_id="88" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="418" st_id="89" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="419" st_id="90" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="420" st_id="91" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="421" st_id="92" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="422" st_id="93" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="423" st_id="94" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="424" st_id="95" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_41 = fdiv double %tmp_40, %S_read

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="425" st_id="95" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="426" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:5  %tmp_61_to_int = bitcast double %r_read to i64

]]></node>
<StgValue><ssdm name="tmp_61_to_int"/></StgValue>
</operation>

<operation id="427" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:6  %tmp_61_neg = xor i64 %tmp_61_to_int, -9223372036854775808

]]></node>
<StgValue><ssdm name="tmp_61_neg"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="428" st_id="96" stage="3" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_42 = fptrunc double %tmp_41 to float

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="429" st_id="96" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="430" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:7  %tmp_49 = bitcast i64 %tmp_61_neg to double

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="431" st_id="96" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="432" st_id="97" stage="2" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_42 = fptrunc double %tmp_41 to float

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="433" st_id="97" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="434" st_id="97" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="435" st_id="98" stage="1" lat="3">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_42 = fptrunc double %tmp_41 to float

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="436" st_id="98" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="437" st_id="98" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="438" st_id="99" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="439" st_id="99" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1  %tmp_46 = fsub double %b_read, %r_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="440" st_id="99" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="441" st_id="100" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="442" st_id="100" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="443" st_id="100" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="444" st_id="101" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="445" st_id="101" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="446" st_id="101" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:8  %tmp_50 = fmul double %tmp_49, %T_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="447" st_id="102" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="448" st_id="102" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="449" st_id="102" stage="18" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="450" st_id="103" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="451" st_id="103" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="452" st_id="103" stage="17" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="453" st_id="104" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="454" st_id="104" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="455" st_id="104" stage="16" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="456" st_id="105" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="457" st_id="105" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %tmp_47 = fmul double %tmp_46, %T_read

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="458" st_id="105" stage="15" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="459" st_id="106" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="460" st_id="106" stage="18" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="461" st_id="106" stage="14" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="462" st_id="107" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="463" st_id="107" stage="17" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="464" st_id="107" stage="13" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="465" st_id="108" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="466" st_id="108" stage="16" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="467" st_id="108" stage="12" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="468" st_id="109" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="469" st_id="109" stage="15" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="470" st_id="109" stage="11" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="471" st_id="110" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_43 = call float @llvm.sqrt.f32(float %tmp_42)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="472" st_id="110" stage="14" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="473" st_id="110" stage="10" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="474" st_id="111" stage="3" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_44 = fpext float %tmp_43 to double

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="475" st_id="111" stage="13" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="476" st_id="111" stage="9" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="477" st_id="112" stage="2" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_44 = fpext float %tmp_43 to double

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="478" st_id="112" stage="12" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="479" st_id="112" stage="8" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="480" st_id="113" stage="1" lat="3">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_44 = fpext float %tmp_43 to double

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="481" st_id="113" stage="11" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="482" st_id="113" stage="7" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="483" st_id="114" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_45 = fmul double %v_4, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="484" st_id="114" stage="10" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="485" st_id="114" stage="6" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="486" st_id="115" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_45 = fmul double %v_4, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="487" st_id="115" stage="9" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="488" st_id="115" stage="5" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="489" st_id="116" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_45 = fmul double %v_4, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="490" st_id="116" stage="8" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="491" st_id="116" stage="4" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="492" st_id="117" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_45 = fmul double %v_4, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="493" st_id="117" stage="7" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="494" st_id="117" stage="3" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="495" st_id="118" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_45 = fmul double %v_4, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="496" st_id="118" stage="6" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="497" st_id="118" stage="2" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="498" st_id="119" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_45 = fmul double %v_4, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="499" st_id="119" stage="5" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="500" st_id="119" stage="1" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:9  %tmp_51 = call double @llvm.exp.f64(double %tmp_50)

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="501" st_id="120" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="502" st_id="120" stage="4" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="503" st_id="120" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

]]></node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="504" st_id="120" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="505" st_id="121" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="506" st_id="121" stage="3" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="507" st_id="121" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

]]></node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="508" st_id="121" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="509" st_id="122" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="510" st_id="122" stage="2" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="511" st_id="122" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

]]></node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="512" st_id="122" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="513" st_id="123" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="514" st_id="123" stage="1" lat="18">
<core>DExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3  %tmp_48 = call double @llvm.exp.f64(double %tmp_47)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="515" st_id="123" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

]]></node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="516" st_id="123" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="517" st_id="124" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="518" st_id="124" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

]]></node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="519" st_id="124" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

]]></node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="520" st_id="124" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="521" st_id="125" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="522" st_id="125" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

]]></node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="523" st_id="125" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:10  %t2 = fmul double %tmp_51, %X_read

]]></node>
<StgValue><ssdm name="t2"/></StgValue>
</operation>

<operation id="524" st_id="125" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="525" st_id="126" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="526" st_id="126" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

]]></node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="527" st_id="126" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="528" st_id="127" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="529" st_id="127" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

]]></node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="530" st_id="127" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="531" st_id="128" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="532" st_id="128" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

]]></node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="533" st_id="128" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="534" st_id="129" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="535" st_id="129" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:4  %t1 = fmul double %tmp_48, %S_read

]]></node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="536" st_id="129" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="537" st_id="130" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="538" st_id="130" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="539" st_id="131" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="540" st_id="131" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="541" st_id="132" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="542" st_id="132" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="543" st_id="133" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="544" st_id="133" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="545" st_id="134" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="546" st_id="134" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="547" st_id="135" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="548" st_id="135" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="549" st_id="136" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="550" st_id="136" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="551" st_id="137" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="552" st_id="137" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="553" st_id="138" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="554" st_id="138" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="555" st_id="139" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="556" st_id="139" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="557" st_id="140" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="558" st_id="140" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="559" st_id="141" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="560" st_id="141" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="561" st_id="142" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="562" st_id="142" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="563" st_id="143" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="564" st_id="143" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="565" st_id="144" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="566" st_id="144" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="567" st_id="145" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="568" st_id="145" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="569" st_id="146" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="570" st_id="146" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="571" st_id="147" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="572" st_id="147" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="573" st_id="148" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="574" st_id="148" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="575" st_id="149" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="576" st_id="149" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="577" st_id="150" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v = fdiv double %tmp_45, 1.000000e+11

]]></node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="578" st_id="150" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:11  %tmp_52 = fdiv double %S_read, %X_read

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="579" st_id="150" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="580" st_id="151" stage="3" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_24 = fcmp oge double %v, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="581" st_id="151" stage="31" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="582" st_id="151" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="583" st_id="152" stage="2" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_24 = fcmp oge double %v, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="584" st_id="152" stage="30" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="585" st_id="152" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="586" st_id="153" stage="1" lat="3">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %tmp_24 = fcmp oge double %v, 1.000000e+00

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="587" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_24, label %2, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="153" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v_2 = fadd double %v, -5.000000e-01

]]></node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="589" st_id="153" stage="29" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="590" st_id="153" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="591" st_id="154" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v_2 = fadd double %v, -5.000000e-01

]]></node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="592" st_id="154" stage="28" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="593" st_id="154" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="594" st_id="155" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v_2 = fadd double %v, -5.000000e-01

]]></node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="595" st_id="155" stage="27" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="596" st_id="155" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="597" st_id="156" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v_2 = fadd double %v, -5.000000e-01

]]></node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="598" st_id="156" stage="26" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="599" st_id="156" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="600" st_id="157" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v_2 = fadd double %v, -5.000000e-01

]]></node>
<StgValue><ssdm name="v_2"/></StgValue>
</operation>

<operation id="601" st_id="157" stage="25" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="602" st_id="157" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="603" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="158" stage="24" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="605" st_id="158" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="606" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64">
<![CDATA[
._crit_edge:0  %v_1 = phi double [ %v_2, %2 ], [ %v_4, %0 ], [ %v, %1 ]

]]></node>
<StgValue><ssdm name="v_1"/></StgValue>
</operation>

<operation id="607" st_id="159" stage="23" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="608" st_id="159" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="609" st_id="159" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="610" st_id="160" stage="22" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="611" st_id="160" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="612" st_id="160" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="613" st_id="161" stage="21" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="614" st_id="161" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="615" st_id="161" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="616" st_id="162" stage="20" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="617" st_id="162" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="618" st_id="162" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="619" st_id="163" stage="19" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="620" st_id="163" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="621" st_id="163" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="622" st_id="164" stage="18" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="623" st_id="164" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:13  %tmp_54 = fmul double %v_1, %v_1

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="624" st_id="164" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="625" st_id="165" stage="17" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="626" st_id="165" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="627" st_id="165" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="628" st_id="166" stage="16" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="629" st_id="166" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="630" st_id="166" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="631" st_id="167" stage="15" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="632" st_id="167" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="633" st_id="167" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="634" st_id="168" stage="14" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="635" st_id="168" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="636" st_id="168" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="637" st_id="169" stage="13" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="638" st_id="169" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="639" st_id="169" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="640" st_id="170" stage="12" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="641" st_id="170" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:14  %tmp_55 = fmul double %tmp_54, 5.000000e-01

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="642" st_id="170" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="643" st_id="171" stage="11" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="644" st_id="171" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="645" st_id="171" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="646" st_id="172" stage="10" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="647" st_id="172" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="648" st_id="172" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="649" st_id="173" stage="9" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="650" st_id="173" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="651" st_id="173" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="652" st_id="174" stage="8" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="653" st_id="174" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="654" st_id="174" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="655" st_id="175" stage="7" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="656" st_id="175" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:15  %tmp_56 = fadd double %tmp_55, %b_read

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="657" st_id="175" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="658" st_id="176" stage="6" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="659" st_id="176" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="660" st_id="176" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="661" st_id="177" stage="5" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="662" st_id="177" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="663" st_id="177" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="664" st_id="178" stage="4" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="665" st_id="178" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="666" st_id="178" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="667" st_id="179" stage="3" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="668" st_id="179" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="669" st_id="179" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="670" st_id="180" stage="2" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="671" st_id="180" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="672" st_id="180" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:18  %tmp_58 = call double @llvm.sqrt.f64(double %T_read)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="673" st_id="181" stage="1" lat="31">
<core>DLog</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:12  %tmp_53 = call double @llvm.log.f64(double %tmp_52)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="674" st_id="181" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:16  %tmp_57 = fmul double %tmp_56, %T_read

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="675" st_id="181" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58

]]></node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="676" st_id="182" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

]]></node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="677" st_id="182" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58

]]></node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="678" st_id="183" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

]]></node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="679" st_id="183" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58

]]></node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="680" st_id="184" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

]]></node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="681" st_id="184" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58

]]></node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="682" st_id="185" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

]]></node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="683" st_id="185" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58

]]></node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="684" st_id="186" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:17  %v1 = fadd double %tmp_53, %tmp_57

]]></node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>

<operation id="685" st_id="186" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:19  %v2 = fmul double %v_1, %tmp_58

]]></node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="686" st_id="187" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="687" st_id="188" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="688" st_id="189" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="689" st_id="190" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="690" st_id="191" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="691" st_id="192" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="692" st_id="193" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="693" st_id="194" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="694" st_id="195" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="695" st_id="196" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="696" st_id="197" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="697" st_id="198" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="698" st_id="199" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="699" st_id="200" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="700" st_id="201" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="701" st_id="202" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="702" st_id="203" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="703" st_id="204" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="704" st_id="205" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="705" st_id="206" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="706" st_id="207" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="707" st_id="208" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="708" st_id="209" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="709" st_id="210" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="710" st_id="211" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="711" st_id="212" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="712" st_id="213" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="713" st_id="214" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="714" st_id="215" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="715" st_id="216" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="716" st_id="217" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:20  %d1 = fdiv double %v1, %v2

]]></node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="717" st_id="218" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:21  %d2 = fsub double %d1, %v2

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="718" st_id="219" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:21  %d2 = fsub double %d1, %v2

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="719" st_id="220" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:21  %d2 = fsub double %d1, %v2

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="720" st_id="221" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:21  %d2 = fsub double %d1, %v2

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="721" st_id="222" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:21  %d2 = fsub double %d1, %v2

]]></node>
<StgValue><ssdm name="d2"/></StgValue>
</operation>

<operation id="722" st_id="222" stage="69" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="723" st_id="222" stage="69" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="724" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:67  %tmp_77_to_int = bitcast double %d1 to i64

]]></node>
<StgValue><ssdm name="tmp_77_to_int"/></StgValue>
</operation>

<operation id="725" st_id="222" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:68  %tmp_77_neg = xor i64 %tmp_77_to_int, -9223372036854775808

]]></node>
<StgValue><ssdm name="tmp_77_neg"/></StgValue>
</operation>

<operation id="726" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:69  %tmp_61 = bitcast i64 %tmp_77_neg to double

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="727" st_id="222" stage="69" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="728" st_id="223" stage="68" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="729" st_id="223" stage="68" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="730" st_id="223" stage="68" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="731" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:92  %tmp_81_to_int = bitcast double %d2 to i64

]]></node>
<StgValue><ssdm name="tmp_81_to_int"/></StgValue>
</operation>

<operation id="732" st_id="223" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:93  %tmp_81_neg = xor i64 %tmp_81_to_int, -9223372036854775808

]]></node>
<StgValue><ssdm name="tmp_81_neg"/></StgValue>
</operation>

<operation id="733" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:94  %tmp_63 = bitcast i64 %tmp_81_neg to double

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="734" st_id="223" stage="69" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="735" st_id="224" stage="67" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="736" st_id="224" stage="67" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="737" st_id="224" stage="67" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="738" st_id="224" stage="68" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="739" st_id="225" stage="66" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="740" st_id="225" stage="66" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="741" st_id="225" stage="66" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="742" st_id="225" stage="67" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="743" st_id="226" stage="65" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="744" st_id="226" stage="65" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="745" st_id="226" stage="65" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="746" st_id="226" stage="66" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="747" st_id="227" stage="64" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="748" st_id="227" stage="64" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="749" st_id="227" stage="64" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="750" st_id="227" stage="65" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="751" st_id="228" stage="63" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="752" st_id="228" stage="63" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="753" st_id="228" stage="63" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="754" st_id="228" stage="64" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="755" st_id="229" stage="62" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="756" st_id="229" stage="62" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="757" st_id="229" stage="62" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="758" st_id="229" stage="63" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="759" st_id="230" stage="61" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="760" st_id="230" stage="61" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="761" st_id="230" stage="61" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="762" st_id="230" stage="62" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="763" st_id="231" stage="60" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="764" st_id="231" stage="60" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="765" st_id="231" stage="60" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="766" st_id="231" stage="61" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="767" st_id="232" stage="59" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="768" st_id="232" stage="59" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="769" st_id="232" stage="59" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="770" st_id="232" stage="60" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="771" st_id="233" stage="58" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="772" st_id="233" stage="58" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="773" st_id="233" stage="58" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="774" st_id="233" stage="59" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="775" st_id="234" stage="57" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="776" st_id="234" stage="57" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="777" st_id="234" stage="57" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="778" st_id="234" stage="58" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="779" st_id="235" stage="56" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="780" st_id="235" stage="56" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="781" st_id="235" stage="56" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="782" st_id="235" stage="57" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="783" st_id="236" stage="55" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="784" st_id="236" stage="55" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="785" st_id="236" stage="55" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="786" st_id="236" stage="56" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="787" st_id="237" stage="54" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="788" st_id="237" stage="54" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="789" st_id="237" stage="54" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="790" st_id="237" stage="55" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="791" st_id="238" stage="53" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="792" st_id="238" stage="53" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="793" st_id="238" stage="53" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="794" st_id="238" stage="54" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="795" st_id="239" stage="52" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="796" st_id="239" stage="52" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="797" st_id="239" stage="52" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="798" st_id="239" stage="53" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="799" st_id="240" stage="51" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="800" st_id="240" stage="51" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="801" st_id="240" stage="51" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="802" st_id="240" stage="52" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="803" st_id="241" stage="50" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="804" st_id="241" stage="50" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="805" st_id="241" stage="50" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="806" st_id="241" stage="51" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="807" st_id="242" stage="49" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="808" st_id="242" stage="49" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="809" st_id="242" stage="49" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="810" st_id="242" stage="50" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="811" st_id="243" stage="48" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="812" st_id="243" stage="48" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="813" st_id="243" stage="48" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="814" st_id="243" stage="49" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="815" st_id="244" stage="47" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="816" st_id="244" stage="47" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="817" st_id="244" stage="47" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="818" st_id="244" stage="48" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="819" st_id="245" stage="46" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="820" st_id="245" stage="46" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="821" st_id="245" stage="46" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="822" st_id="245" stage="47" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="823" st_id="246" stage="45" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="824" st_id="246" stage="45" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="825" st_id="246" stage="45" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="826" st_id="246" stage="46" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="827" st_id="247" stage="44" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="828" st_id="247" stage="44" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="829" st_id="247" stage="44" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="830" st_id="247" stage="45" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="831" st_id="248" stage="43" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="832" st_id="248" stage="43" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="833" st_id="248" stage="43" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="834" st_id="248" stage="44" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="835" st_id="249" stage="42" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="836" st_id="249" stage="42" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="837" st_id="249" stage="42" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="838" st_id="249" stage="43" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="839" st_id="250" stage="41" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="840" st_id="250" stage="41" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="841" st_id="250" stage="41" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="842" st_id="250" stage="42" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="843" st_id="251" stage="40" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="844" st_id="251" stage="40" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="845" st_id="251" stage="40" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="846" st_id="251" stage="41" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="847" st_id="252" stage="39" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="848" st_id="252" stage="39" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="849" st_id="252" stage="39" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="850" st_id="252" stage="40" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="851" st_id="253" stage="38" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="852" st_id="253" stage="38" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="853" st_id="253" stage="38" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="854" st_id="253" stage="39" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="855" st_id="254" stage="37" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="856" st_id="254" stage="37" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="857" st_id="254" stage="37" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="858" st_id="254" stage="38" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="859" st_id="255" stage="36" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="860" st_id="255" stage="36" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="861" st_id="255" stage="36" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="862" st_id="255" stage="37" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="863" st_id="256" stage="35" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="864" st_id="256" stage="35" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="865" st_id="256" stage="35" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="866" st_id="256" stage="36" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="867" st_id="257" stage="34" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="868" st_id="257" stage="34" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="869" st_id="257" stage="34" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="870" st_id="257" stage="35" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="871" st_id="258" stage="33" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="872" st_id="258" stage="33" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="873" st_id="258" stage="33" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="874" st_id="258" stage="34" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="875" st_id="259" stage="32" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="876" st_id="259" stage="32" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="877" st_id="259" stage="32" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="878" st_id="259" stage="33" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="879" st_id="260" stage="31" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="880" st_id="260" stage="31" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="881" st_id="260" stage="31" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="882" st_id="260" stage="32" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="883" st_id="261" stage="30" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="884" st_id="261" stage="30" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="885" st_id="261" stage="30" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="886" st_id="261" stage="31" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="887" st_id="262" stage="29" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="888" st_id="262" stage="29" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="889" st_id="262" stage="29" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="890" st_id="262" stage="30" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="891" st_id="263" stage="28" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="892" st_id="263" stage="28" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="893" st_id="263" stage="28" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="894" st_id="263" stage="29" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="895" st_id="264" stage="27" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="896" st_id="264" stage="27" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="897" st_id="264" stage="27" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="898" st_id="264" stage="28" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="899" st_id="265" stage="26" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="900" st_id="265" stage="26" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="901" st_id="265" stage="26" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="902" st_id="265" stage="27" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="903" st_id="266" stage="25" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="904" st_id="266" stage="25" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="905" st_id="266" stage="25" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="906" st_id="266" stage="26" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="907" st_id="267" stage="24" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="908" st_id="267" stage="24" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="909" st_id="267" stage="24" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="910" st_id="267" stage="25" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="911" st_id="268" stage="23" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="912" st_id="268" stage="23" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="913" st_id="268" stage="23" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="914" st_id="268" stage="24" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="915" st_id="269" stage="22" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="916" st_id="269" stage="22" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="917" st_id="269" stage="22" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="918" st_id="269" stage="23" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="919" st_id="270" stage="21" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="920" st_id="270" stage="21" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="921" st_id="270" stage="21" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="922" st_id="270" stage="22" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="923" st_id="271" stage="20" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="924" st_id="271" stage="20" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="925" st_id="271" stage="20" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="926" st_id="271" stage="21" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="927" st_id="272" stage="19" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="928" st_id="272" stage="19" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="929" st_id="272" stage="19" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="930" st_id="272" stage="20" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="931" st_id="273" stage="18" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="932" st_id="273" stage="18" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="933" st_id="273" stage="18" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="934" st_id="273" stage="19" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="935" st_id="274" stage="17" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="936" st_id="274" stage="17" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="937" st_id="274" stage="17" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="938" st_id="274" stage="18" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="939" st_id="275" stage="16" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="940" st_id="275" stage="16" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="941" st_id="275" stage="16" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="942" st_id="275" stage="17" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="943" st_id="276" stage="15" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="944" st_id="276" stage="15" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="945" st_id="276" stage="15" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="946" st_id="276" stage="16" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="947" st_id="277" stage="14" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="948" st_id="277" stage="14" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="949" st_id="277" stage="14" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="950" st_id="277" stage="15" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="951" st_id="278" stage="13" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="952" st_id="278" stage="13" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="953" st_id="278" stage="13" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="954" st_id="278" stage="14" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="955" st_id="279" stage="12" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="956" st_id="279" stage="12" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="957" st_id="279" stage="12" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="958" st_id="279" stage="13" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="959" st_id="280" stage="11" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="960" st_id="280" stage="11" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="961" st_id="280" stage="11" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="962" st_id="280" stage="12" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="963" st_id="281" stage="10" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="964" st_id="281" stage="10" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="965" st_id="281" stage="10" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="966" st_id="281" stage="11" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="967" st_id="282" stage="9" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="968" st_id="282" stage="9" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="969" st_id="282" stage="9" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="970" st_id="282" stage="10" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="971" st_id="283" stage="8" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="972" st_id="283" stage="8" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="973" st_id="283" stage="8" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="974" st_id="283" stage="9" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="975" st_id="284" stage="7" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="976" st_id="284" stage="7" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="977" st_id="284" stage="7" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="978" st_id="284" stage="8" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="979" st_id="285" stage="6" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="980" st_id="285" stage="6" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="981" st_id="285" stage="6" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="982" st_id="285" stage="7" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="983" st_id="286" stage="5" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="984" st_id="286" stage="5" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="985" st_id="286" stage="5" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="986" st_id="286" stage="6" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="987" st_id="287" stage="4" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="988" st_id="287" stage="4" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="989" st_id="287" stage="4" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="990" st_id="287" stage="5" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="991" st_id="288" stage="3" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="992" st_id="288" stage="3" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="993" st_id="288" stage="3" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="994" st_id="288" stage="4" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="995" st_id="289" stage="2" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="996" st_id="289" stage="2" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="997" st_id="289" stage="2" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="998" st_id="289" stage="3" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="999" st_id="290" stage="1" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:22  %x_assign = call fastcc double @BlackScholes_CND(double %d1) nounwind

]]></node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="1000" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:23  %p_Val2_s = bitcast double %x_assign to i64

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="1001" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:24  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="1002" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge:25  %loc_V_1 = trunc i64 %p_Val2_s to i52

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="1003" st_id="290" stage="1" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:44  %x_assign_1 = call fastcc double @BlackScholes_CND(double %d2) nounwind

]]></node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="1004" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:45  %p_Val2_5 = bitcast double %x_assign_1 to i64

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="1005" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:46  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="1006" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge:47  %loc_V_3 = trunc i64 %p_Val2_5 to i52

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="1007" st_id="290" stage="1" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:70  %x_assign_2 = call fastcc double @BlackScholes_CND(double %tmp_61) nounwind

]]></node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="1008" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:71  %p_Val2_10 = bitcast double %x_assign_2 to i64

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="1009" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:72  %loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_10, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V_4"/></StgValue>
</operation>

<operation id="1010" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge:73  %loc_V_5 = trunc i64 %p_Val2_10 to i52

]]></node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="1011" st_id="290" stage="2" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="1012" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1195">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge:26  %p_Result_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1013" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1190">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="136" op_0_bw="53">
<![CDATA[
._crit_edge:27  %tmp_i_i = zext i53 %p_Result_s to i136

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="1014" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:28  %tmp_i_i_i_cast = zext i11 %loc_V to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast"/></StgValue>
</operation>

<operation id="1015" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:29  %sh_assign = add i12 %tmp_i_i_i_cast, -1023

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="1016" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge:30  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="1017" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:31  %tmp_i_i_101 = sub i11 1023, %loc_V

]]></node>
<StgValue><ssdm name="tmp_i_i_101"/></StgValue>
</operation>

<operation id="1018" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:32  %tmp_i_i_cast = sext i11 %tmp_i_i_101 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_cast"/></StgValue>
</operation>

<operation id="1019" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge:33  %sh_assign_1 = select i1 %isNeg, i12 %tmp_i_i_cast, i12 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="1020" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1197">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge:34  %sh_assign_1_i_cast = sext i12 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i_cast"/></StgValue>
</operation>

<operation id="1021" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="136" op_0_bw="32">
<![CDATA[
._crit_edge:35  %tmp_85_i_i = zext i32 %sh_assign_1_i_cast to i136

]]></node>
<StgValue><ssdm name="tmp_85_i_i"/></StgValue>
</operation>

<operation id="1022" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="53" op_0_bw="32">
<![CDATA[
._crit_edge:36  %tmp_85_i_i_cast = zext i32 %sh_assign_1_i_cast to i53

]]></node>
<StgValue><ssdm name="tmp_85_i_i_cast"/></StgValue>
</operation>

<operation id="1023" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
._crit_edge:37  %tmp_86_i_i = lshr i53 %p_Result_s, %tmp_85_i_i_cast

]]></node>
<StgValue><ssdm name="tmp_86_i_i"/></StgValue>
</operation>

<operation id="1024" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1185">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="136" op_0_bw="53">
<![CDATA[
._crit_edge:38  %tmp_86_i_i_cast = zext i53 %tmp_86_i_i to i136

]]></node>
<StgValue><ssdm name="tmp_86_i_i_cast"/></StgValue>
</operation>

<operation id="1025" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
._crit_edge:39  %tmp_88_i_i = shl i136 %tmp_i_i, %tmp_85_i_i

]]></node>
<StgValue><ssdm name="tmp_88_i_i"/></StgValue>
</operation>

<operation id="1026" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="136" op_0_bw="1" op_1_bw="136" op_2_bw="136">
<![CDATA[
._crit_edge:40  %p_Val2_3 = select i1 %isNeg, i136 %tmp_86_i_i_cast, i136 %tmp_88_i_i

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="1027" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:41  %result_V = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_3, i32 52, i32 83)

]]></node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="1028" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1198">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge:48  %p_Result_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="1029" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="136" op_0_bw="53">
<![CDATA[
._crit_edge:49  %tmp_i_i5 = zext i53 %p_Result_4 to i136

]]></node>
<StgValue><ssdm name="tmp_i_i5"/></StgValue>
</operation>

<operation id="1030" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:50  %tmp_i_i_i6_cast = zext i11 %loc_V_2 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i6_cast"/></StgValue>
</operation>

<operation id="1031" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:51  %sh_assign_2 = add i12 %tmp_i_i_i6_cast, -1023

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="1032" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge:52  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="1033" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:53  %tmp_i_i9 = sub i11 1023, %loc_V_2

]]></node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="1034" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:54  %tmp_i_i9_cast = sext i11 %tmp_i_i9 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i9_cast"/></StgValue>
</operation>

<operation id="1035" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge:55  %sh_assign_3 = select i1 %isNeg_1, i12 %tmp_i_i9_cast, i12 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="1036" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1200">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge:56  %sh_assign_1_i10_cast = sext i12 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i10_cast"/></StgValue>
</operation>

<operation id="1037" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="136" op_0_bw="32">
<![CDATA[
._crit_edge:57  %tmp_85_i_i1 = zext i32 %sh_assign_1_i10_cast to i136

]]></node>
<StgValue><ssdm name="tmp_85_i_i1"/></StgValue>
</operation>

<operation id="1038" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="53" op_0_bw="32">
<![CDATA[
._crit_edge:58  %tmp_85_i_i11_cast = zext i32 %sh_assign_1_i10_cast to i53

]]></node>
<StgValue><ssdm name="tmp_85_i_i11_cast"/></StgValue>
</operation>

<operation id="1039" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1192">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
._crit_edge:59  %tmp_86_i_i1 = lshr i53 %p_Result_4, %tmp_85_i_i11_cast

]]></node>
<StgValue><ssdm name="tmp_86_i_i1"/></StgValue>
</operation>

<operation id="1040" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="136" op_0_bw="53">
<![CDATA[
._crit_edge:60  %tmp_86_i_i12_cast = zext i53 %tmp_86_i_i1 to i136

]]></node>
<StgValue><ssdm name="tmp_86_i_i12_cast"/></StgValue>
</operation>

<operation id="1041" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1188">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
._crit_edge:61  %tmp_88_i_i1 = shl i136 %tmp_i_i5, %tmp_85_i_i1

]]></node>
<StgValue><ssdm name="tmp_88_i_i1"/></StgValue>
</operation>

<operation id="1042" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1184">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="136" op_0_bw="1" op_1_bw="136" op_2_bw="136">
<![CDATA[
._crit_edge:62  %p_Val2_8 = select i1 %isNeg_1, i136 %tmp_86_i_i12_cast, i136 %tmp_88_i_i1

]]></node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="1043" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1182">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:63  %result_V_1 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_8, i32 52, i32 83)

]]></node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="1044" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge:74  %p_Result_5 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_5) nounwind

]]></node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1045" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="136" op_0_bw="53">
<![CDATA[
._crit_edge:75  %tmp_i_i1 = zext i53 %p_Result_5 to i136

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="1046" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:76  %tmp_i_i_i22_cast = zext i11 %loc_V_4 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i22_cast"/></StgValue>
</operation>

<operation id="1047" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:77  %sh_assign_4 = add i12 %tmp_i_i_i22_cast, -1023

]]></node>
<StgValue><ssdm name="sh_assign_4"/></StgValue>
</operation>

<operation id="1048" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge:78  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_4, i32 11)

]]></node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="1049" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:79  %tmp_i_i1_102 = sub i11 1023, %loc_V_4

]]></node>
<StgValue><ssdm name="tmp_i_i1_102"/></StgValue>
</operation>

<operation id="1050" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:80  %tmp_i_i25_cast = sext i11 %tmp_i_i1_102 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i25_cast"/></StgValue>
</operation>

<operation id="1051" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge:81  %sh_assign_5 = select i1 %isNeg_2, i12 %tmp_i_i25_cast, i12 %sh_assign_4

]]></node>
<StgValue><ssdm name="sh_assign_5"/></StgValue>
</operation>

<operation id="1052" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge:82  %sh_assign_1_i26_cast = sext i12 %sh_assign_5 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i26_cast"/></StgValue>
</operation>

<operation id="1053" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="136" op_0_bw="32">
<![CDATA[
._crit_edge:83  %tmp_85_i_i2 = zext i32 %sh_assign_1_i26_cast to i136

]]></node>
<StgValue><ssdm name="tmp_85_i_i2"/></StgValue>
</operation>

<operation id="1054" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="53" op_0_bw="32">
<![CDATA[
._crit_edge:84  %tmp_85_i_i27_cast = zext i32 %sh_assign_1_i26_cast to i53

]]></node>
<StgValue><ssdm name="tmp_85_i_i27_cast"/></StgValue>
</operation>

<operation id="1055" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
._crit_edge:85  %tmp_86_i_i2 = lshr i53 %p_Result_5, %tmp_85_i_i27_cast

]]></node>
<StgValue><ssdm name="tmp_86_i_i2"/></StgValue>
</operation>

<operation id="1056" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="136" op_0_bw="53">
<![CDATA[
._crit_edge:86  %tmp_86_i_i28_cast = zext i53 %tmp_86_i_i2 to i136

]]></node>
<StgValue><ssdm name="tmp_86_i_i28_cast"/></StgValue>
</operation>

<operation id="1057" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
._crit_edge:87  %tmp_88_i_i2 = shl i136 %tmp_i_i1, %tmp_85_i_i2

]]></node>
<StgValue><ssdm name="tmp_88_i_i2"/></StgValue>
</operation>

<operation id="1058" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="136" op_0_bw="1" op_1_bw="136" op_2_bw="136">
<![CDATA[
._crit_edge:88  %p_Val2_13 = select i1 %isNeg_2, i136 %tmp_86_i_i28_cast, i136 %tmp_88_i_i2

]]></node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="1059" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:89  %result_V_2 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_13, i32 52, i32 83)

]]></node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="1060" st_id="291" stage="1" lat="69">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:95  %x_assign_3 = call fastcc double @BlackScholes_CND(double %tmp_63) nounwind

]]></node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="1061" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge:96  %p_Val2_15 = bitcast double %x_assign_3 to i64

]]></node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="1062" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:97  %loc_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_15, i32 52, i32 62) nounwind

]]></node>
<StgValue><ssdm name="loc_V_6"/></StgValue>
</operation>

<operation id="1063" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="52" op_0_bw="64">
<![CDATA[
._crit_edge:98  %loc_V_7 = trunc i64 %p_Val2_15 to i52

]]></node>
<StgValue><ssdm name="loc_V_7"/></StgValue>
</operation>

<operation id="1064" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
._crit_edge:99  %p_Result_6 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_7) nounwind

]]></node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="1065" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="136" op_0_bw="53">
<![CDATA[
._crit_edge:100  %tmp_i_i2 = zext i53 %p_Result_6 to i136

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="1066" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:101  %tmp_i_i_i38_cast = zext i11 %loc_V_6 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i_i38_cast"/></StgValue>
</operation>

<operation id="1067" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:102  %sh_assign_6 = add i12 %tmp_i_i_i38_cast, -1023

]]></node>
<StgValue><ssdm name="sh_assign_6"/></StgValue>
</operation>

<operation id="1068" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
._crit_edge:103  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_6, i32 11)

]]></node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="1069" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:104  %tmp_i_i2_103 = sub i11 1023, %loc_V_6

]]></node>
<StgValue><ssdm name="tmp_i_i2_103"/></StgValue>
</operation>

<operation id="1070" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="12" op_0_bw="11">
<![CDATA[
._crit_edge:105  %tmp_i_i41_cast = sext i11 %tmp_i_i2_103 to i12

]]></node>
<StgValue><ssdm name="tmp_i_i41_cast"/></StgValue>
</operation>

<operation id="1071" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge:106  %sh_assign_7 = select i1 %isNeg_3, i12 %tmp_i_i41_cast, i12 %sh_assign_6

]]></node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="1072" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge:107  %sh_assign_1_i42_cast = sext i12 %sh_assign_7 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_i42_cast"/></StgValue>
</operation>

<operation id="1073" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="136" op_0_bw="32">
<![CDATA[
._crit_edge:108  %tmp_85_i_i3 = zext i32 %sh_assign_1_i42_cast to i136

]]></node>
<StgValue><ssdm name="tmp_85_i_i3"/></StgValue>
</operation>

<operation id="1074" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="53" op_0_bw="32">
<![CDATA[
._crit_edge:109  %tmp_85_i_i43_cast = zext i32 %sh_assign_1_i42_cast to i53

]]></node>
<StgValue><ssdm name="tmp_85_i_i43_cast"/></StgValue>
</operation>

<operation id="1075" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
._crit_edge:110  %tmp_86_i_i3 = lshr i53 %p_Result_6, %tmp_85_i_i43_cast

]]></node>
<StgValue><ssdm name="tmp_86_i_i3"/></StgValue>
</operation>

<operation id="1076" st_id="291" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="136" op_0_bw="136" op_1_bw="136">
<![CDATA[
._crit_edge:112  %tmp_88_i_i3 = shl i136 %tmp_i_i2, %tmp_85_i_i3

]]></node>
<StgValue><ssdm name="tmp_88_i_i3"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="1077" st_id="292" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1169">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1078" st_id="292" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1175">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1079" st_id="292" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1080" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="isNeg_3" val="1"/>
<literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="136" op_0_bw="53">
<![CDATA[
._crit_edge:111  %tmp_86_i_i44_cast = zext i53 %tmp_86_i_i3 to i136

]]></node>
<StgValue><ssdm name="tmp_86_i_i44_cast"/></StgValue>
</operation>

<operation id="1081" st_id="292" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="136" op_0_bw="1" op_1_bw="136" op_2_bw="136">
<![CDATA[
._crit_edge:113  %p_Val2_18 = select i1 %isNeg_3, i136 %tmp_86_i_i44_cast, i136 %tmp_88_i_i3

]]></node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="1082" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="136" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:114  %result_V_3 = call i32 @_ssdm_op_PartSelect.i32.i136.i32.i32(i136 %p_Val2_18, i32 52, i32 83)

]]></node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="1083" st_id="292" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="1084" st_id="293" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1170">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1085" st_id="293" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1176">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1086" st_id="293" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1087" st_id="293" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="1088" st_id="294" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1171">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1089" st_id="294" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1177">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1090" st_id="294" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1091" st_id="294" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="1092" st_id="295" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1172">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1093" st_id="295" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1178">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1094" st_id="295" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1095" st_id="295" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="1096" st_id="296" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1173">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1097" st_id="296" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1179">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1098" st_id="296" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1099" st_id="296" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="1100" st_id="297" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1174">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:42  %tmp_59 = sitofp i32 %result_V to double

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1101" st_id="297" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:64  %tmp_60 = sitofp i32 %result_V_1 to double

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1102" st_id="297" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:90  %tmp_62 = sitofp i32 %result_V_2 to double

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1103" st_id="297" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:115  %tmp_64 = sitofp i32 %result_V_3 to double

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="1104" st_id="298" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1157">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

]]></node>
<StgValue><ssdm name="vc1"/></StgValue>
</operation>

<operation id="1105" st_id="298" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1163">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

]]></node>
<StgValue><ssdm name="vc2"/></StgValue>
</operation>

<operation id="1106" st_id="298" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1230">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

]]></node>
<StgValue><ssdm name="vp1"/></StgValue>
</operation>

<operation id="1107" st_id="298" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64

]]></node>
<StgValue><ssdm name="vp2"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="1108" st_id="299" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1158">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

]]></node>
<StgValue><ssdm name="vc1"/></StgValue>
</operation>

<operation id="1109" st_id="299" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1164">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

]]></node>
<StgValue><ssdm name="vc2"/></StgValue>
</operation>

<operation id="1110" st_id="299" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

]]></node>
<StgValue><ssdm name="vp1"/></StgValue>
</operation>

<operation id="1111" st_id="299" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64

]]></node>
<StgValue><ssdm name="vp2"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="1112" st_id="300" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1159">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

]]></node>
<StgValue><ssdm name="vc1"/></StgValue>
</operation>

<operation id="1113" st_id="300" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1165">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

]]></node>
<StgValue><ssdm name="vc2"/></StgValue>
</operation>

<operation id="1114" st_id="300" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

]]></node>
<StgValue><ssdm name="vp1"/></StgValue>
</operation>

<operation id="1115" st_id="300" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64

]]></node>
<StgValue><ssdm name="vp2"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="1116" st_id="301" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1160">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

]]></node>
<StgValue><ssdm name="vc1"/></StgValue>
</operation>

<operation id="1117" st_id="301" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1166">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

]]></node>
<StgValue><ssdm name="vc2"/></StgValue>
</operation>

<operation id="1118" st_id="301" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1233">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

]]></node>
<StgValue><ssdm name="vp1"/></StgValue>
</operation>

<operation id="1119" st_id="301" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64

]]></node>
<StgValue><ssdm name="vp2"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="1120" st_id="302" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1161">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

]]></node>
<StgValue><ssdm name="vc1"/></StgValue>
</operation>

<operation id="1121" st_id="302" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1167">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

]]></node>
<StgValue><ssdm name="vc2"/></StgValue>
</operation>

<operation id="1122" st_id="302" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

]]></node>
<StgValue><ssdm name="vp1"/></StgValue>
</operation>

<operation id="1123" st_id="302" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1228">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64

]]></node>
<StgValue><ssdm name="vp2"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="1124" st_id="303" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1162">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:43  %vc1 = fmul double %t1, %tmp_59

]]></node>
<StgValue><ssdm name="vc1"/></StgValue>
</operation>

<operation id="1125" st_id="303" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1168">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:65  %vc2 = fmul double %t2, %tmp_60

]]></node>
<StgValue><ssdm name="vc2"/></StgValue>
</operation>

<operation id="1126" st_id="303" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:91  %vp1 = fmul double %t1, %tmp_62

]]></node>
<StgValue><ssdm name="vp1"/></StgValue>
</operation>

<operation id="1127" st_id="303" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1229">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:116  %vp2 = fmul double %t2, %tmp_64

]]></node>
<StgValue><ssdm name="vp2"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="1128" st_id="304" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1152">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:66  %vc = fsub double %vc1, %vc2

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="1129" st_id="304" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1219">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:117  %vp = fsub double %vp2, %vp1

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="1130" st_id="305" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1153">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:66  %vc = fsub double %vc1, %vc2

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="1131" st_id="305" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:117  %vp = fsub double %vp2, %vp1

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="1132" st_id="306" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1154">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:66  %vc = fsub double %vc1, %vc2

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="1133" st_id="306" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:117  %vp = fsub double %vp2, %vp1

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="1134" st_id="307" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1155">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:66  %vc = fsub double %vc1, %vc2

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="1135" st_id="307" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1222">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:117  %vp = fsub double %vp2, %vp1

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="1136" st_id="308" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1156">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:66  %vc = fsub double %vc1, %vc2

]]></node>
<StgValue><ssdm name="vc"/></StgValue>
</operation>

<operation id="1137" st_id="308" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:117  %vp = fsub double %vp2, %vp1

]]></node>
<StgValue><ssdm name="vp"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="1138" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %CallPutFlag) nounwind, !map !29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1139" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(double %S) nounwind, !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1140" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(double %X) nounwind, !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1141" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(double %T) nounwind, !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1142" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(double %r) nounwind, !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1143" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(double %b) nounwind, !map !51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1144" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1145" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1146" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1147" st_id="309" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:119  %vc_1 = select i1 %tmp_65, double %vc, double %vp

]]></node>
<StgValue><ssdm name="vc_1"/></StgValue>
</operation>

<operation id="1148" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge:120  ret double %vc_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
