verilog xil_defaultlib --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/70fd/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/sim/zedboard_base_processing_system7_0_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/sim/zedboard_base.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/59bc/hdl/verilog/ddr_hls_test_addrbkb.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/59bc/hdl/verilog/ddr_hls_test_BUS_A_s_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/59bc/hdl/verilog/ddr_hls_test_gmem_m_axi.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/59bc/hdl/verilog/ddr_hls_test.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_ddr_hls_test_0_0/sim/zedboard_base_ddr_hls_test_0_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/sim/bd_777a.v" \

sv xil_defaultlib --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/70fd/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_10/sim/bd_777a_s01a2s_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_16/sim/bd_777a_m00s2a_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_22/sim/bd_777a_m00e_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_17/sim/bd_777a_m00arn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_18/sim/bd_777a_m00rn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_19/sim/bd_777a_m00awn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_20/sim/bd_777a_m00wn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_21/sim/bd_777a_m00bn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_11/sim/bd_777a_sarn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_12/sim/bd_777a_srn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_13/sim/bd_777a_sawn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_14/sim/bd_777a_swn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_15/sim/bd_777a_sbn_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_7/sim/bd_777a_s01mmu_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_8/sim/bd_777a_s01tr_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_9/sim/bd_777a_s01sic_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_2/sim/bd_777a_arsw_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_3/sim/bd_777a_rsw_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_4/sim/bd_777a_awsw_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_5/sim/bd_777a_wsw_0.sv" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_6/sim/bd_777a_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/ec67/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/5bb9/hdl/verilog" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/70fd/hdl" --include "../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ipshared/f90c/hdl/verilog" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_0/sim/bd_777a_one_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/sim/zedboard_base_axi_smc_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_0/sim/zedboard_base_xbar_0.v" \
"../../../../zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/sim/zedboard_base_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
