

================================================================
== Vitis HLS Report for 'array_add'
================================================================
* Date:           Sat Nov  2 16:17:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chatGPT_proj
* Solution:       chatGPT_proj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 0" [HLS_Code/array_add.cpp:14]   --->   Operation 12 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 13 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 0" [HLS_Code/array_add.cpp:14]   --->   Operation 14 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 15 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 16 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 16 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 17 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 18 [1/1] (2.55ns)   --->   "%add_ln14 = add i32 %b_load, i32 %a_load" [HLS_Code/array_add.cpp:14]   --->   Operation 18 'add' 'add_ln14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%result_addr = getelementptr i32 %result, i64 0, i64 0" [HLS_Code/array_add.cpp:14]   --->   Operation 19 'getelementptr' 'result_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14, i4 %result_addr" [HLS_Code/array_add.cpp:14]   --->   Operation 20 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 1" [HLS_Code/array_add.cpp:14]   --->   Operation 21 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 22 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 1" [HLS_Code/array_add.cpp:14]   --->   Operation 23 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 24 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 7.19>
ST_3 : Operation 25 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 25 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 26 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 26 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%add_ln14_1 = add i32 %b_load_1, i32 %a_load_1" [HLS_Code/array_add.cpp:14]   --->   Operation 27 'add' 'add_ln14_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%result_addr_1 = getelementptr i32 %result, i64 0, i64 1" [HLS_Code/array_add.cpp:14]   --->   Operation 28 'getelementptr' 'result_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_1, i4 %result_addr_1" [HLS_Code/array_add.cpp:14]   --->   Operation 29 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i32 %a, i64 0, i64 2" [HLS_Code/array_add.cpp:14]   --->   Operation 30 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 31 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i32 %b, i64 0, i64 2" [HLS_Code/array_add.cpp:14]   --->   Operation 32 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 33 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 7.19>
ST_4 : Operation 34 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 34 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 35 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln14_2 = add i32 %b_load_2, i32 %a_load_2" [HLS_Code/array_add.cpp:14]   --->   Operation 36 'add' 'add_ln14_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%result_addr_2 = getelementptr i32 %result, i64 0, i64 2" [HLS_Code/array_add.cpp:14]   --->   Operation 37 'getelementptr' 'result_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_2, i4 %result_addr_2" [HLS_Code/array_add.cpp:14]   --->   Operation 38 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr i32 %a, i64 0, i64 3" [HLS_Code/array_add.cpp:14]   --->   Operation 39 'getelementptr' 'a_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (2.32ns)   --->   "%a_load_3 = load i4 %a_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 40 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i32 %b, i64 0, i64 3" [HLS_Code/array_add.cpp:14]   --->   Operation 41 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.32ns)   --->   "%b_load_3 = load i4 %b_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 42 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 7.19>
ST_5 : Operation 43 [1/2] (2.32ns)   --->   "%a_load_3 = load i4 %a_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 43 'load' 'a_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 44 [1/2] (2.32ns)   --->   "%b_load_3 = load i4 %b_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 44 'load' 'b_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln14_3 = add i32 %b_load_3, i32 %a_load_3" [HLS_Code/array_add.cpp:14]   --->   Operation 45 'add' 'add_ln14_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%result_addr_3 = getelementptr i32 %result, i64 0, i64 3" [HLS_Code/array_add.cpp:14]   --->   Operation 46 'getelementptr' 'result_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_3, i4 %result_addr_3" [HLS_Code/array_add.cpp:14]   --->   Operation 47 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr i32 %a, i64 0, i64 4" [HLS_Code/array_add.cpp:14]   --->   Operation 48 'getelementptr' 'a_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (2.32ns)   --->   "%a_load_4 = load i4 %a_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 49 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i32 %b, i64 0, i64 4" [HLS_Code/array_add.cpp:14]   --->   Operation 50 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (2.32ns)   --->   "%b_load_4 = load i4 %b_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 51 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 52 [1/2] (2.32ns)   --->   "%a_load_4 = load i4 %a_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 52 'load' 'a_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 53 [1/2] (2.32ns)   --->   "%b_load_4 = load i4 %b_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 53 'load' 'b_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 54 [1/1] (2.55ns)   --->   "%add_ln14_4 = add i32 %b_load_4, i32 %a_load_4" [HLS_Code/array_add.cpp:14]   --->   Operation 54 'add' 'add_ln14_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%result_addr_4 = getelementptr i32 %result, i64 0, i64 4" [HLS_Code/array_add.cpp:14]   --->   Operation 55 'getelementptr' 'result_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_4, i4 %result_addr_4" [HLS_Code/array_add.cpp:14]   --->   Operation 56 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr i32 %a, i64 0, i64 5" [HLS_Code/array_add.cpp:14]   --->   Operation 57 'getelementptr' 'a_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (2.32ns)   --->   "%a_load_5 = load i4 %a_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 58 'load' 'a_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr i32 %b, i64 0, i64 5" [HLS_Code/array_add.cpp:14]   --->   Operation 59 'getelementptr' 'b_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (2.32ns)   --->   "%b_load_5 = load i4 %b_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 60 'load' 'b_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 7.19>
ST_7 : Operation 61 [1/2] (2.32ns)   --->   "%a_load_5 = load i4 %a_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 61 'load' 'a_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 62 [1/2] (2.32ns)   --->   "%b_load_5 = load i4 %b_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 62 'load' 'b_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln14_5 = add i32 %b_load_5, i32 %a_load_5" [HLS_Code/array_add.cpp:14]   --->   Operation 63 'add' 'add_ln14_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%result_addr_5 = getelementptr i32 %result, i64 0, i64 5" [HLS_Code/array_add.cpp:14]   --->   Operation 64 'getelementptr' 'result_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_5, i4 %result_addr_5" [HLS_Code/array_add.cpp:14]   --->   Operation 65 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr i32 %a, i64 0, i64 6" [HLS_Code/array_add.cpp:14]   --->   Operation 66 'getelementptr' 'a_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (2.32ns)   --->   "%a_load_6 = load i4 %a_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 67 'load' 'a_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr i32 %b, i64 0, i64 6" [HLS_Code/array_add.cpp:14]   --->   Operation 68 'getelementptr' 'b_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (2.32ns)   --->   "%b_load_6 = load i4 %b_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 69 'load' 'b_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 7.19>
ST_8 : Operation 70 [1/2] (2.32ns)   --->   "%a_load_6 = load i4 %a_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 70 'load' 'a_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 71 [1/2] (2.32ns)   --->   "%b_load_6 = load i4 %b_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 71 'load' 'b_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln14_6 = add i32 %b_load_6, i32 %a_load_6" [HLS_Code/array_add.cpp:14]   --->   Operation 72 'add' 'add_ln14_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%result_addr_6 = getelementptr i32 %result, i64 0, i64 6" [HLS_Code/array_add.cpp:14]   --->   Operation 73 'getelementptr' 'result_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_6, i4 %result_addr_6" [HLS_Code/array_add.cpp:14]   --->   Operation 74 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr i32 %a, i64 0, i64 7" [HLS_Code/array_add.cpp:14]   --->   Operation 75 'getelementptr' 'a_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (2.32ns)   --->   "%a_load_7 = load i4 %a_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 76 'load' 'a_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr i32 %b, i64 0, i64 7" [HLS_Code/array_add.cpp:14]   --->   Operation 77 'getelementptr' 'b_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [2/2] (2.32ns)   --->   "%b_load_7 = load i4 %b_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 78 'load' 'b_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 7.19>
ST_9 : Operation 79 [1/2] (2.32ns)   --->   "%a_load_7 = load i4 %a_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 79 'load' 'a_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 80 [1/2] (2.32ns)   --->   "%b_load_7 = load i4 %b_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 80 'load' 'b_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln14_7 = add i32 %b_load_7, i32 %a_load_7" [HLS_Code/array_add.cpp:14]   --->   Operation 81 'add' 'add_ln14_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%result_addr_7 = getelementptr i32 %result, i64 0, i64 7" [HLS_Code/array_add.cpp:14]   --->   Operation 82 'getelementptr' 'result_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_7, i4 %result_addr_7" [HLS_Code/array_add.cpp:14]   --->   Operation 83 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr i32 %a, i64 0, i64 8" [HLS_Code/array_add.cpp:14]   --->   Operation 84 'getelementptr' 'a_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (2.32ns)   --->   "%a_load_8 = load i4 %a_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 85 'load' 'a_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr i32 %b, i64 0, i64 8" [HLS_Code/array_add.cpp:14]   --->   Operation 86 'getelementptr' 'b_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [2/2] (2.32ns)   --->   "%b_load_8 = load i4 %b_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 87 'load' 'b_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 7.19>
ST_10 : Operation 88 [1/2] (2.32ns)   --->   "%a_load_8 = load i4 %a_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 88 'load' 'a_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 89 [1/2] (2.32ns)   --->   "%b_load_8 = load i4 %b_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 89 'load' 'b_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln14_8 = add i32 %b_load_8, i32 %a_load_8" [HLS_Code/array_add.cpp:14]   --->   Operation 90 'add' 'add_ln14_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%result_addr_8 = getelementptr i32 %result, i64 0, i64 8" [HLS_Code/array_add.cpp:14]   --->   Operation 91 'getelementptr' 'result_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_8, i4 %result_addr_8" [HLS_Code/array_add.cpp:14]   --->   Operation 92 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr i32 %a, i64 0, i64 9" [HLS_Code/array_add.cpp:14]   --->   Operation 93 'getelementptr' 'a_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [2/2] (2.32ns)   --->   "%a_load_9 = load i4 %a_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 94 'load' 'a_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr i32 %b, i64 0, i64 9" [HLS_Code/array_add.cpp:14]   --->   Operation 95 'getelementptr' 'b_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (2.32ns)   --->   "%b_load_9 = load i4 %b_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 96 'load' 'b_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 7.19>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [HLS_Code/array_add.cpp:11]   --->   Operation 97 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [HLS_Code/array_add.cpp:5]   --->   Operation 98 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %a, i64 666, i64 207, i64 1"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %b, i64 666, i64 207, i64 1"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %result, i64 666, i64 207, i64 1"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %result"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/2] (2.32ns)   --->   "%a_load_9 = load i4 %a_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 112 'load' 'a_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 113 [1/2] (2.32ns)   --->   "%b_load_9 = load i4 %b_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 113 'load' 'b_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln14_9 = add i32 %b_load_9, i32 %a_load_9" [HLS_Code/array_add.cpp:14]   --->   Operation 114 'add' 'add_ln14_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%result_addr_9 = getelementptr i32 %result, i64 0, i64 9" [HLS_Code/array_add.cpp:14]   --->   Operation 115 'getelementptr' 'result_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (2.32ns)   --->   "%store_ln14 = store i32 %add_ln14_9, i4 %result_addr_9" [HLS_Code/array_add.cpp:14]   --->   Operation 116 'store' 'store_ln14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [HLS_Code/array_add.cpp:16]   --->   Operation 117 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_addr            (getelementptr) [ 001000000000]
b_addr            (getelementptr) [ 001000000000]
a_load            (load         ) [ 000000000000]
b_load            (load         ) [ 000000000000]
add_ln14          (add          ) [ 000000000000]
result_addr       (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_1          (getelementptr) [ 000100000000]
b_addr_1          (getelementptr) [ 000100000000]
a_load_1          (load         ) [ 000000000000]
b_load_1          (load         ) [ 000000000000]
add_ln14_1        (add          ) [ 000000000000]
result_addr_1     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_2          (getelementptr) [ 000010000000]
b_addr_2          (getelementptr) [ 000010000000]
a_load_2          (load         ) [ 000000000000]
b_load_2          (load         ) [ 000000000000]
add_ln14_2        (add          ) [ 000000000000]
result_addr_2     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_3          (getelementptr) [ 000001000000]
b_addr_3          (getelementptr) [ 000001000000]
a_load_3          (load         ) [ 000000000000]
b_load_3          (load         ) [ 000000000000]
add_ln14_3        (add          ) [ 000000000000]
result_addr_3     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_4          (getelementptr) [ 000000100000]
b_addr_4          (getelementptr) [ 000000100000]
a_load_4          (load         ) [ 000000000000]
b_load_4          (load         ) [ 000000000000]
add_ln14_4        (add          ) [ 000000000000]
result_addr_4     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_5          (getelementptr) [ 000000010000]
b_addr_5          (getelementptr) [ 000000010000]
a_load_5          (load         ) [ 000000000000]
b_load_5          (load         ) [ 000000000000]
add_ln14_5        (add          ) [ 000000000000]
result_addr_5     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_6          (getelementptr) [ 000000001000]
b_addr_6          (getelementptr) [ 000000001000]
a_load_6          (load         ) [ 000000000000]
b_load_6          (load         ) [ 000000000000]
add_ln14_6        (add          ) [ 000000000000]
result_addr_6     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_7          (getelementptr) [ 000000000100]
b_addr_7          (getelementptr) [ 000000000100]
a_load_7          (load         ) [ 000000000000]
b_load_7          (load         ) [ 000000000000]
add_ln14_7        (add          ) [ 000000000000]
result_addr_7     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_8          (getelementptr) [ 000000000010]
b_addr_8          (getelementptr) [ 000000000010]
a_load_8          (load         ) [ 000000000000]
b_load_8          (load         ) [ 000000000000]
add_ln14_8        (add          ) [ 000000000000]
result_addr_8     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
a_addr_9          (getelementptr) [ 010000000001]
b_addr_9          (getelementptr) [ 010000000001]
specpipeline_ln11 (specpipeline ) [ 000000000000]
spectopmodule_ln5 (spectopmodule) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
a_load_9          (load         ) [ 000000000000]
b_load_9          (load         ) [ 000000000000]
add_ln14_9        (add          ) [ 000000000000]
result_addr_9     (getelementptr) [ 000000000000]
store_ln14        (store        ) [ 000000000000]
ret_ln16          (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="a_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/2 a_load_2/3 a_load_3/4 a_load_4/5 a_load_5/6 a_load_6/7 a_load_7/8 a_load_8/9 a_load_9/10 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/2 b_load_2/3 b_load_3/4 b_load_4/5 b_load_5/6 b_load_6/7 b_load_7/8 b_load_8/9 b_load_9/10 "/>
</bind>
</comp>

<comp id="90" class="1004" name="result_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/2 store_ln14/3 store_ln14/4 store_ln14/5 store_ln14/6 store_ln14/7 store_ln14/8 store_ln14/9 store_ln14/10 store_ln14/11 "/>
</bind>
</comp>

<comp id="104" class="1004" name="a_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="b_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="result_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="a_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="b_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="result_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_2/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="a_addr_3_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_3/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="b_addr_3_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="result_addr_3_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_3/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="a_addr_4_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_4/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="b_addr_4_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_4/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="result_addr_4_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_4/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="a_addr_5_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_5/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="b_addr_5_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_5/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="result_addr_5_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_5/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="a_addr_6_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_6/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="b_addr_6_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_6/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="result_addr_6_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_6/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="a_addr_7_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_7/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="b_addr_7_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="4" slack="0"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_7/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="result_addr_7_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_7/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="a_addr_8_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_8/9 "/>
</bind>
</comp>

<comp id="302" class="1004" name="b_addr_8_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_8/9 "/>
</bind>
</comp>

<comp id="311" class="1004" name="result_addr_8_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_8/10 "/>
</bind>
</comp>

<comp id="320" class="1004" name="a_addr_9_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_9/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="b_addr_9_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_9/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="result_addr_9_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_9/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 add_ln14_1/3 add_ln14_2/4 add_ln14_3/5 add_ln14_4/6 add_ln14_5/7 add_ln14_6/8 add_ln14_7/9 add_ln14_8/10 add_ln14_9/11 "/>
</bind>
</comp>

<comp id="354" class="1005" name="a_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="b_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="a_addr_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="1"/>
<pin id="366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="b_addr_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="1"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="a_addr_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="b_addr_2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="a_addr_3_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="1"/>
<pin id="386" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_3 "/>
</bind>
</comp>

<comp id="389" class="1005" name="b_addr_3_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="a_addr_4_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_4 "/>
</bind>
</comp>

<comp id="399" class="1005" name="b_addr_4_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_4 "/>
</bind>
</comp>

<comp id="404" class="1005" name="a_addr_5_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_5 "/>
</bind>
</comp>

<comp id="409" class="1005" name="b_addr_5_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="1"/>
<pin id="411" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_5 "/>
</bind>
</comp>

<comp id="414" class="1005" name="a_addr_6_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_6 "/>
</bind>
</comp>

<comp id="419" class="1005" name="b_addr_6_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_6 "/>
</bind>
</comp>

<comp id="424" class="1005" name="a_addr_7_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_7 "/>
</bind>
</comp>

<comp id="429" class="1005" name="b_addr_7_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="1"/>
<pin id="431" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_7 "/>
</bind>
</comp>

<comp id="434" class="1005" name="a_addr_8_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_8 "/>
</bind>
</comp>

<comp id="439" class="1005" name="b_addr_8_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_8 "/>
</bind>
</comp>

<comp id="444" class="1005" name="a_addr_9_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="1"/>
<pin id="446" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_9 "/>
</bind>
</comp>

<comp id="449" class="1005" name="b_addr_9_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="1"/>
<pin id="451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="62" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="76" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="90" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="104" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="130"><net_src comp="122" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="149" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="158" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="167" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="176" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="202"><net_src comp="194" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="14" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="220"><net_src comp="212" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="229"><net_src comp="221" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="6" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="230" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="247"><net_src comp="239" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="256"><net_src comp="248" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="18" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="265"><net_src comp="257" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="266" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="280"><net_src comp="2" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="6" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="289"><net_src comp="4" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="20" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="292"><net_src comp="284" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="307"><net_src comp="2" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="6" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="6" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="6" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="24" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="334"><net_src comp="2" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="6" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="329" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="6" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="346"><net_src comp="338" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="351"><net_src comp="84" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="70" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="357"><net_src comp="62" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="362"><net_src comp="76" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="367"><net_src comp="104" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="372"><net_src comp="113" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="377"><net_src comp="131" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="382"><net_src comp="140" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="387"><net_src comp="158" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="392"><net_src comp="167" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="397"><net_src comp="185" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="402"><net_src comp="194" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="407"><net_src comp="212" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="412"><net_src comp="221" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="417"><net_src comp="239" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="422"><net_src comp="248" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="427"><net_src comp="266" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="432"><net_src comp="275" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="437"><net_src comp="293" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="442"><net_src comp="302" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="447"><net_src comp="320" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="452"><net_src comp="329" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {2 3 4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: array_add : a | {1 2 3 4 5 6 7 8 9 10 11 }
	Port: array_add : b | {1 2 3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		a_load : 1
		b_load : 1
	State 2
		add_ln14 : 1
		store_ln14 : 2
		a_load_1 : 1
		b_load_1 : 1
	State 3
		add_ln14_1 : 1
		store_ln14 : 2
		a_load_2 : 1
		b_load_2 : 1
	State 4
		add_ln14_2 : 1
		store_ln14 : 2
		a_load_3 : 1
		b_load_3 : 1
	State 5
		add_ln14_3 : 1
		store_ln14 : 2
		a_load_4 : 1
		b_load_4 : 1
	State 6
		add_ln14_4 : 1
		store_ln14 : 2
		a_load_5 : 1
		b_load_5 : 1
	State 7
		add_ln14_5 : 1
		store_ln14 : 2
		a_load_6 : 1
		b_load_6 : 1
	State 8
		add_ln14_6 : 1
		store_ln14 : 2
		a_load_7 : 1
		b_load_7 : 1
	State 9
		add_ln14_7 : 1
		store_ln14 : 2
		a_load_8 : 1
		b_load_8 : 1
	State 10
		add_ln14_8 : 1
		store_ln14 : 2
		a_load_9 : 1
		b_load_9 : 1
	State 11
		add_ln14_9 : 1
		store_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |   grp_fu_347   |    0    |    39   |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    39   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|a_addr_1_reg_364|    4   |
|a_addr_2_reg_374|    4   |
|a_addr_3_reg_384|    4   |
|a_addr_4_reg_394|    4   |
|a_addr_5_reg_404|    4   |
|a_addr_6_reg_414|    4   |
|a_addr_7_reg_424|    4   |
|a_addr_8_reg_434|    4   |
|a_addr_9_reg_444|    4   |
| a_addr_reg_354 |    4   |
|b_addr_1_reg_369|    4   |
|b_addr_2_reg_379|    4   |
|b_addr_3_reg_389|    4   |
|b_addr_4_reg_399|    4   |
|b_addr_5_reg_409|    4   |
|b_addr_6_reg_419|    4   |
|b_addr_7_reg_429|    4   |
|b_addr_8_reg_439|    4   |
|b_addr_9_reg_449|    4   |
| b_addr_reg_359 |    4   |
+----------------+--------+
|      Total     |   80   |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_70 |  p0  |  20  |   4  |   80   ||   100   |
| grp_access_fu_84 |  p0  |  20  |   4  |   80   ||   100   |
| grp_access_fu_98 |  p0  |  10  |   4  |   40   ||    53   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   200  ||  8.5828 ||   253   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   253  |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   80   |   292  |
+-----------+--------+--------+--------+
