;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB #12, @0
	MOV -7, <-410
	SUB #127, 306
	SLT 210, 30
	SLT 210, 30
	SUB @127, 100
	SLT 210, 30
	MOV -1, <-20
	MOV -7, <-410
	SUB @121, 106
	MOV -7, <-410
	MOV -7, <-410
	SLT 2, @-10
	ADD -130, 9
	SUB 12, @10
	SUB 812, @10
	SUB #127, 306
	SUB 12, @10
	SUB @127, 100
	SLT 700, 80
	SLT 700, 80
	SUB -1, <-0
	SUB @127, 100
	SUB -1, <-0
	SUB -1, <-0
	ADD 700, 80
	ADD 700, 80
	MOV -7, <-420
	ADD 700, 80
	SUB 0, -2
	SLT 0, @0
	SUB @0, 2
	SUB 0, -2
	SUB @0, 2
	SUB 0, -2
	SUB #0, -0
	CMP #12, @0
	DJN -1, @-20
	MOV -1, <-20
	SUB #12, @0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
